
mainboard_envoi_donnee.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012304  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000604  080124e8  080124e8  000134e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012aec  08012aec  000141f4  2**0
                  CONTENTS
  4 .ARM          00000008  08012aec  08012aec  00013aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012af4  08012af4  000141f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012af4  08012af4  00013af4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012af8  08012af8  00013af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  08012afc  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000136c  200001f4  08012cf0  000141f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001560  08012cf0  00014560  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000141f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029202  00000000  00000000  00014224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000058ed  00000000  00000000  0003d426  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002200  00000000  00000000  00042d18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a4f  00000000  00000000  00044f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026c99  00000000  00000000  00046967  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002f0b9  00000000  00000000  0006d600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e7d1e  00000000  00000000  0009c6b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001843d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a598  00000000  00000000  0018441c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  0018e9b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f4 	.word	0x200001f4
 80001fc:	00000000 	.word	0x00000000
 8000200:	080124cc 	.word	0x080124cc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f8 	.word	0x200001f8
 800021c:	080124cc 	.word	0x080124cc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <Init_HighPerf_Mode_6_axis>:



// Fonction d'initialisation du capteur en mode haute performance
void Init_HighPerf_Mode_6_axis(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af04      	add	r7, sp, #16
    uint8_t data = 0;
 800103a:	2300      	movs	r3, #0
 800103c:	71fb      	strb	r3, [r7, #7]

    // Activer le mode haute performance pour l'acclromtre et le gyroscope
    data = 0x54; // 208 Hz, 16g pour l'acclromtre
 800103e:	2354      	movs	r3, #84	@ 0x54
 8001040:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL1_XL, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 8001042:	f04f 33ff 	mov.w	r3, #4294967295
 8001046:	9302      	str	r3, [sp, #8]
 8001048:	2301      	movs	r3, #1
 800104a:	9301      	str	r3, [sp, #4]
 800104c:	1dfb      	adds	r3, r7, #7
 800104e:	9300      	str	r3, [sp, #0]
 8001050:	2301      	movs	r3, #1
 8001052:	2210      	movs	r2, #16
 8001054:	21d6      	movs	r1, #214	@ 0xd6
 8001056:	4838      	ldr	r0, [pc, #224]	@ (8001138 <Init_HighPerf_Mode_6_axis+0x104>)
 8001058:	f004 fdf0 	bl	8005c3c <HAL_I2C_Mem_Write>

    data = 0x4C; // 208 Hz, 2000 dps pour le gyroscope
 800105c:	234c      	movs	r3, #76	@ 0x4c
 800105e:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL2_G, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 8001060:	f04f 33ff 	mov.w	r3, #4294967295
 8001064:	9302      	str	r3, [sp, #8]
 8001066:	2301      	movs	r3, #1
 8001068:	9301      	str	r3, [sp, #4]
 800106a:	1dfb      	adds	r3, r7, #7
 800106c:	9300      	str	r3, [sp, #0]
 800106e:	2301      	movs	r3, #1
 8001070:	2211      	movs	r2, #17
 8001072:	21d6      	movs	r1, #214	@ 0xd6
 8001074:	4830      	ldr	r0, [pc, #192]	@ (8001138 <Init_HighPerf_Mode_6_axis+0x104>)
 8001076:	f004 fde1 	bl	8005c3c <HAL_I2C_Mem_Write>

    // Activer l'incrmentation automatique des adresses et l'update des donnes
    data = 0x00; // Incrmentation automatique active, BDU activ
 800107a:	2300      	movs	r3, #0
 800107c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL3_C, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 800107e:	f04f 33ff 	mov.w	r3, #4294967295
 8001082:	9302      	str	r3, [sp, #8]
 8001084:	2301      	movs	r3, #1
 8001086:	9301      	str	r3, [sp, #4]
 8001088:	1dfb      	adds	r3, r7, #7
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	2301      	movs	r3, #1
 800108e:	2212      	movs	r2, #18
 8001090:	21d6      	movs	r1, #214	@ 0xd6
 8001092:	4829      	ldr	r0, [pc, #164]	@ (8001138 <Init_HighPerf_Mode_6_axis+0x104>)
 8001094:	f004 fdd2 	bl	8005c3c <HAL_I2C_Mem_Write>

    // Configurer la bande passante et autres options
    data = 0x00; // Paramtre par dfaut pour CTRL6_C
 8001098:	2300      	movs	r3, #0
 800109a:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL6_C, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 800109c:	f04f 33ff 	mov.w	r3, #4294967295
 80010a0:	9302      	str	r3, [sp, #8]
 80010a2:	2301      	movs	r3, #1
 80010a4:	9301      	str	r3, [sp, #4]
 80010a6:	1dfb      	adds	r3, r7, #7
 80010a8:	9300      	str	r3, [sp, #0]
 80010aa:	2301      	movs	r3, #1
 80010ac:	2215      	movs	r2, #21
 80010ae:	21d6      	movs	r1, #214	@ 0xd6
 80010b0:	4821      	ldr	r0, [pc, #132]	@ (8001138 <Init_HighPerf_Mode_6_axis+0x104>)
 80010b2:	f004 fdc3 	bl	8005c3c <HAL_I2C_Mem_Write>

    // Configuration supplmentaire du gyroscope
    data = 0x00; // Paramtre par dfaut pour CTRL7_G
 80010b6:	2300      	movs	r3, #0
 80010b8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL7_G, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80010ba:	f04f 33ff 	mov.w	r3, #4294967295
 80010be:	9302      	str	r3, [sp, #8]
 80010c0:	2301      	movs	r3, #1
 80010c2:	9301      	str	r3, [sp, #4]
 80010c4:	1dfb      	adds	r3, r7, #7
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2301      	movs	r3, #1
 80010ca:	2216      	movs	r2, #22
 80010cc:	21d6      	movs	r1, #214	@ 0xd6
 80010ce:	481a      	ldr	r0, [pc, #104]	@ (8001138 <Init_HighPerf_Mode_6_axis+0x104>)
 80010d0:	f004 fdb4 	bl	8005c3c <HAL_I2C_Mem_Write>

    // Configuration supplmentaire pour l'acclromtre
    data = 0x00; // Paramtre par dfaut pour CTRL8_XL
 80010d4:	2300      	movs	r3, #0
 80010d6:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c3, SENSOR_ADDRESS, CTRL8_XL, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80010d8:	f04f 33ff 	mov.w	r3, #4294967295
 80010dc:	9302      	str	r3, [sp, #8]
 80010de:	2301      	movs	r3, #1
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	1dfb      	adds	r3, r7, #7
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2301      	movs	r3, #1
 80010e8:	2217      	movs	r2, #23
 80010ea:	21d6      	movs	r1, #214	@ 0xd6
 80010ec:	4812      	ldr	r0, [pc, #72]	@ (8001138 <Init_HighPerf_Mode_6_axis+0x104>)
 80010ee:	f004 fda5 	bl	8005c3c <HAL_I2C_Mem_Write>

    uint8_t status = 0;
 80010f2:	2300      	movs	r3, #0
 80010f4:	71bb      	strb	r3, [r7, #6]

        // Lire le registre de statut via STATUS_REG pour voir si les donnes sont prtes (XLDA et GDA)
        HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, STATUS_REG, I2C_MEMADD_SIZE_8BIT, &status, 1, HAL_MAX_DELAY);
 80010f6:	f04f 33ff 	mov.w	r3, #4294967295
 80010fa:	9302      	str	r3, [sp, #8]
 80010fc:	2301      	movs	r3, #1
 80010fe:	9301      	str	r3, [sp, #4]
 8001100:	1dbb      	adds	r3, r7, #6
 8001102:	9300      	str	r3, [sp, #0]
 8001104:	2301      	movs	r3, #1
 8001106:	221e      	movs	r2, #30
 8001108:	21d6      	movs	r1, #214	@ 0xd6
 800110a:	480b      	ldr	r0, [pc, #44]	@ (8001138 <Init_HighPerf_Mode_6_axis+0x104>)
 800110c:	f004 feaa 	bl	8005e64 <HAL_I2C_Mem_Read>

        if (status & 0x01) {
 8001110:	79bb      	ldrb	r3, [r7, #6]
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	2b00      	cmp	r3, #0
 8001118:	d002      	beq.n	8001120 <Init_HighPerf_Mode_6_axis+0xec>
            printf("Les donnes de l'acclromtre sont prtes. q\r\n");
 800111a:	4808      	ldr	r0, [pc, #32]	@ (800113c <Init_HighPerf_Mode_6_axis+0x108>)
 800111c:	f00e fc9a 	bl	800fa54 <puts>
        }
        if (status & 0x02) {
 8001120:	79bb      	ldrb	r3, [r7, #6]
 8001122:	f003 0302 	and.w	r3, r3, #2
 8001126:	2b00      	cmp	r3, #0
 8001128:	d002      	beq.n	8001130 <Init_HighPerf_Mode_6_axis+0xfc>
            printf("Les donnes du gyroscope sont prtes.\r\n");
 800112a:	4805      	ldr	r0, [pc, #20]	@ (8001140 <Init_HighPerf_Mode_6_axis+0x10c>)
 800112c:	f00e fc92 	bl	800fa54 <puts>
        }

}
 8001130:	bf00      	nop
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	200003bc 	.word	0x200003bc
 800113c:	080124e8 	.word	0x080124e8
 8001140:	0801251c 	.word	0x0801251c

08001144 <read_sensor_axis>:





int16_t read_sensor_axis(uint8_t base_addr, uint8_t axis_index) {
 8001144:	b580      	push	{r7, lr}
 8001146:	b088      	sub	sp, #32
 8001148:	af04      	add	r7, sp, #16
 800114a:	4603      	mov	r3, r0
 800114c:	460a      	mov	r2, r1
 800114e:	71fb      	strb	r3, [r7, #7]
 8001150:	4613      	mov	r3, r2
 8001152:	71bb      	strb	r3, [r7, #6]
	uint8_t low_byte, high_byte;
	uint8_t low_addr = base_addr + axis_index * 2;
 8001154:	79bb      	ldrb	r3, [r7, #6]
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	b2da      	uxtb	r2, r3
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	4413      	add	r3, r2
 800115e:	73fb      	strb	r3, [r7, #15]
       uint8_t high_addr = low_addr + 1;
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	3301      	adds	r3, #1
 8001164:	73bb      	strb	r3, [r7, #14]
       HAL_StatusTypeDef status;

       // Lire l'octet bas
       status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, low_addr, I2C_MEMADD_SIZE_8BIT, &low_byte, 1, HAL_MAX_DELAY);
 8001166:	7bfb      	ldrb	r3, [r7, #15]
 8001168:	b29a      	uxth	r2, r3
 800116a:	f04f 33ff 	mov.w	r3, #4294967295
 800116e:	9302      	str	r3, [sp, #8]
 8001170:	2301      	movs	r3, #1
 8001172:	9301      	str	r3, [sp, #4]
 8001174:	f107 030c 	add.w	r3, r7, #12
 8001178:	9300      	str	r3, [sp, #0]
 800117a:	2301      	movs	r3, #1
 800117c:	21d6      	movs	r1, #214	@ 0xd6
 800117e:	4816      	ldr	r0, [pc, #88]	@ (80011d8 <read_sensor_axis+0x94>)
 8001180:	f004 fe70 	bl	8005e64 <HAL_I2C_Mem_Read>
 8001184:	4603      	mov	r3, r0
 8001186:	737b      	strb	r3, [r7, #13]
       if (status != HAL_OK) return -1; // Retourner une erreur en cas d'chec
 8001188:	7b7b      	ldrb	r3, [r7, #13]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d002      	beq.n	8001194 <read_sensor_axis+0x50>
 800118e:	f04f 33ff 	mov.w	r3, #4294967295
 8001192:	e01d      	b.n	80011d0 <read_sensor_axis+0x8c>

       // Lire l'octet haut
       status = HAL_I2C_Mem_Read(&hi2c3, SENSOR_ADDRESS, high_addr, I2C_MEMADD_SIZE_8BIT, &high_byte, 1, HAL_MAX_DELAY);
 8001194:	7bbb      	ldrb	r3, [r7, #14]
 8001196:	b29a      	uxth	r2, r3
 8001198:	f04f 33ff 	mov.w	r3, #4294967295
 800119c:	9302      	str	r3, [sp, #8]
 800119e:	2301      	movs	r3, #1
 80011a0:	9301      	str	r3, [sp, #4]
 80011a2:	f107 030b 	add.w	r3, r7, #11
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2301      	movs	r3, #1
 80011aa:	21d6      	movs	r1, #214	@ 0xd6
 80011ac:	480a      	ldr	r0, [pc, #40]	@ (80011d8 <read_sensor_axis+0x94>)
 80011ae:	f004 fe59 	bl	8005e64 <HAL_I2C_Mem_Read>
 80011b2:	4603      	mov	r3, r0
 80011b4:	737b      	strb	r3, [r7, #13]
       if (status != HAL_OK) return -1; // Retourner une erreur en cas d'chec
 80011b6:	7b7b      	ldrb	r3, [r7, #13]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d002      	beq.n	80011c2 <read_sensor_axis+0x7e>
 80011bc:	f04f 33ff 	mov.w	r3, #4294967295
 80011c0:	e006      	b.n	80011d0 <read_sensor_axis+0x8c>

       // Combiner les octets
       return (int16_t)((high_byte << 8) | low_byte);
 80011c2:	7afb      	ldrb	r3, [r7, #11]
 80011c4:	021b      	lsls	r3, r3, #8
 80011c6:	b21a      	sxth	r2, r3
 80011c8:	7b3b      	ldrb	r3, [r7, #12]
 80011ca:	b21b      	sxth	r3, r3
 80011cc:	4313      	orrs	r3, r2
 80011ce:	b21b      	sxth	r3, r3
 }
 80011d0:	4618      	mov	r0, r3
 80011d2:	3710      	adds	r7, #16
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	200003bc 	.word	0x200003bc

080011dc <Read_sensor_data>:





void Read_sensor_data(void) {
 80011dc:	b590      	push	{r4, r7, lr}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
//            value /= 10;
//        }
//    }

    // Lire les donnes des gyroscopes
    for (int i = 0; i < 3; i++) {
 80011e2:	2300      	movs	r3, #0
 80011e4:	607b      	str	r3, [r7, #4]
 80011e6:	e00e      	b.n	8001206 <Read_sensor_data+0x2a>
    	buffer6axe[i] = read_sensor_axis(G_X_OUT_L, i);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	4619      	mov	r1, r3
 80011ee:	2022      	movs	r0, #34	@ 0x22
 80011f0:	f7ff ffa8 	bl	8001144 <read_sensor_axis>
 80011f4:	4603      	mov	r3, r0
 80011f6:	4619      	mov	r1, r3
 80011f8:	4a12      	ldr	r2, [pc, #72]	@ (8001244 <Read_sensor_data+0x68>)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 3; i++) {
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	3301      	adds	r3, #1
 8001204:	607b      	str	r3, [r7, #4]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2b02      	cmp	r3, #2
 800120a:	dded      	ble.n	80011e8 <Read_sensor_data+0xc>

    }

    for (int i = 0; i < 3; i++) {
 800120c:	2300      	movs	r3, #0
 800120e:	603b      	str	r3, [r7, #0]
 8001210:	e00f      	b.n	8001232 <Read_sensor_data+0x56>
        buffer6axe[i+3] = read_sensor_axis(XL_X_OUT_L, i);
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	b2da      	uxtb	r2, r3
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	1cdc      	adds	r4, r3, #3
 800121a:	4611      	mov	r1, r2
 800121c:	2028      	movs	r0, #40	@ 0x28
 800121e:	f7ff ff91 	bl	8001144 <read_sensor_axis>
 8001222:	4603      	mov	r3, r0
 8001224:	461a      	mov	r2, r3
 8001226:	4b07      	ldr	r3, [pc, #28]	@ (8001244 <Read_sensor_data+0x68>)
 8001228:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    for (int i = 0; i < 3; i++) {
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	3301      	adds	r3, #1
 8001230:	603b      	str	r3, [r7, #0]
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	2b02      	cmp	r3, #2
 8001236:	ddec      	ble.n	8001212 <Read_sensor_data+0x36>
    }
}
 8001238:	bf00      	nop
 800123a:	bf00      	nop
 800123c:	370c      	adds	r7, #12
 800123e:	46bd      	mov	sp, r7
 8001240:	bd90      	pop	{r4, r7, pc}
 8001242:	bf00      	nop
 8001244:	20000210 	.word	0x20000210

08001248 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b08c      	sub	sp, #48	@ 0x30
 800124c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800124e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800125a:	1d3b      	adds	r3, r7, #4
 800125c:	2220      	movs	r2, #32
 800125e:	2100      	movs	r1, #0
 8001260:	4618      	mov	r0, r3
 8001262:	f00e fd2b 	bl	800fcbc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001266:	4b48      	ldr	r3, [pc, #288]	@ (8001388 <MX_ADC1_Init+0x140>)
 8001268:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800126c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800126e:	4b46      	ldr	r3, [pc, #280]	@ (8001388 <MX_ADC1_Init+0x140>)
 8001270:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001274:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001276:	4b44      	ldr	r3, [pc, #272]	@ (8001388 <MX_ADC1_Init+0x140>)
 8001278:	2200      	movs	r2, #0
 800127a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800127c:	4b42      	ldr	r3, [pc, #264]	@ (8001388 <MX_ADC1_Init+0x140>)
 800127e:	2200      	movs	r2, #0
 8001280:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001282:	4b41      	ldr	r3, [pc, #260]	@ (8001388 <MX_ADC1_Init+0x140>)
 8001284:	2200      	movs	r2, #0
 8001286:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001288:	4b3f      	ldr	r3, [pc, #252]	@ (8001388 <MX_ADC1_Init+0x140>)
 800128a:	2201      	movs	r2, #1
 800128c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800128e:	4b3e      	ldr	r3, [pc, #248]	@ (8001388 <MX_ADC1_Init+0x140>)
 8001290:	2208      	movs	r2, #8
 8001292:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001294:	4b3c      	ldr	r3, [pc, #240]	@ (8001388 <MX_ADC1_Init+0x140>)
 8001296:	2200      	movs	r2, #0
 8001298:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800129a:	4b3b      	ldr	r3, [pc, #236]	@ (8001388 <MX_ADC1_Init+0x140>)
 800129c:	2201      	movs	r2, #1
 800129e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 4;
 80012a0:	4b39      	ldr	r3, [pc, #228]	@ (8001388 <MX_ADC1_Init+0x140>)
 80012a2:	2204      	movs	r2, #4
 80012a4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012a6:	4b38      	ldr	r3, [pc, #224]	@ (8001388 <MX_ADC1_Init+0x140>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T4_TRGO;
 80012ae:	4b36      	ldr	r3, [pc, #216]	@ (8001388 <MX_ADC1_Init+0x140>)
 80012b0:	f44f 62b0 	mov.w	r2, #1408	@ 0x580
 80012b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80012b6:	4b34      	ldr	r3, [pc, #208]	@ (8001388 <MX_ADC1_Init+0x140>)
 80012b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012be:	4b32      	ldr	r3, [pc, #200]	@ (8001388 <MX_ADC1_Init+0x140>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012c6:	4b30      	ldr	r3, [pc, #192]	@ (8001388 <MX_ADC1_Init+0x140>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80012cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001388 <MX_ADC1_Init+0x140>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012d4:	482c      	ldr	r0, [pc, #176]	@ (8001388 <MX_ADC1_Init+0x140>)
 80012d6:	f002 fdd1 	bl	8003e7c <HAL_ADC_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 80012e0:	f001 fa60 	bl	80027a4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80012e4:	2300      	movs	r3, #0
 80012e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80012e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ec:	4619      	mov	r1, r3
 80012ee:	4826      	ldr	r0, [pc, #152]	@ (8001388 <MX_ADC1_Init+0x140>)
 80012f0:	f003 fd40 	bl	8004d74 <HAL_ADCEx_MultiModeConfigChannel>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80012fa:	f001 fa53 	bl	80027a4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80012fe:	4b23      	ldr	r3, [pc, #140]	@ (800138c <MX_ADC1_Init+0x144>)
 8001300:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001302:	2306      	movs	r3, #6
 8001304:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001306:	2307      	movs	r3, #7
 8001308:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800130a:	237f      	movs	r3, #127	@ 0x7f
 800130c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800130e:	2304      	movs	r3, #4
 8001310:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001312:	2300      	movs	r3, #0
 8001314:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001316:	1d3b      	adds	r3, r7, #4
 8001318:	4619      	mov	r1, r3
 800131a:	481b      	ldr	r0, [pc, #108]	@ (8001388 <MX_ADC1_Init+0x140>)
 800131c:	f002 fffa 	bl	8004314 <HAL_ADC_ConfigChannel>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001326:	f001 fa3d 	bl	80027a4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 800132a:	4b19      	ldr	r3, [pc, #100]	@ (8001390 <MX_ADC1_Init+0x148>)
 800132c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800132e:	230c      	movs	r3, #12
 8001330:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001332:	1d3b      	adds	r3, r7, #4
 8001334:	4619      	mov	r1, r3
 8001336:	4814      	ldr	r0, [pc, #80]	@ (8001388 <MX_ADC1_Init+0x140>)
 8001338:	f002 ffec 	bl	8004314 <HAL_ADC_ConfigChannel>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8001342:	f001 fa2f 	bl	80027a4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001346:	4b13      	ldr	r3, [pc, #76]	@ (8001394 <MX_ADC1_Init+0x14c>)
 8001348:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800134a:	2312      	movs	r3, #18
 800134c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800134e:	1d3b      	adds	r3, r7, #4
 8001350:	4619      	mov	r1, r3
 8001352:	480d      	ldr	r0, [pc, #52]	@ (8001388 <MX_ADC1_Init+0x140>)
 8001354:	f002 ffde 	bl	8004314 <HAL_ADC_ConfigChannel>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 800135e:	f001 fa21 	bl	80027a4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001362:	4b0d      	ldr	r3, [pc, #52]	@ (8001398 <MX_ADC1_Init+0x150>)
 8001364:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001366:	2318      	movs	r3, #24
 8001368:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800136a:	1d3b      	adds	r3, r7, #4
 800136c:	4619      	mov	r1, r3
 800136e:	4806      	ldr	r0, [pc, #24]	@ (8001388 <MX_ADC1_Init+0x140>)
 8001370:	f002 ffd0 	bl	8004314 <HAL_ADC_ConfigChannel>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 800137a:	f001 fa13 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800137e:	bf00      	nop
 8001380:	3730      	adds	r7, #48	@ 0x30
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	2000021c 	.word	0x2000021c
 800138c:	cb840000 	.word	0xcb840000
 8001390:	c3210000 	.word	0xc3210000
 8001394:	08600004 	.word	0x08600004
 8001398:	0c900008 	.word	0x0c900008

0800139c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b088      	sub	sp, #32
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013a2:	463b      	mov	r3, r7
 80013a4:	2220      	movs	r2, #32
 80013a6:	2100      	movs	r1, #0
 80013a8:	4618      	mov	r0, r3
 80013aa:	f00e fc87 	bl	800fcbc <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80013ae:	4b2c      	ldr	r3, [pc, #176]	@ (8001460 <MX_ADC2_Init+0xc4>)
 80013b0:	4a2c      	ldr	r2, [pc, #176]	@ (8001464 <MX_ADC2_Init+0xc8>)
 80013b2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80013b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001460 <MX_ADC2_Init+0xc4>)
 80013b6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80013ba:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80013bc:	4b28      	ldr	r3, [pc, #160]	@ (8001460 <MX_ADC2_Init+0xc4>)
 80013be:	2200      	movs	r2, #0
 80013c0:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013c2:	4b27      	ldr	r3, [pc, #156]	@ (8001460 <MX_ADC2_Init+0xc4>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80013c8:	4b25      	ldr	r3, [pc, #148]	@ (8001460 <MX_ADC2_Init+0xc4>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013ce:	4b24      	ldr	r3, [pc, #144]	@ (8001460 <MX_ADC2_Init+0xc4>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013d4:	4b22      	ldr	r3, [pc, #136]	@ (8001460 <MX_ADC2_Init+0xc4>)
 80013d6:	2204      	movs	r2, #4
 80013d8:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80013da:	4b21      	ldr	r3, [pc, #132]	@ (8001460 <MX_ADC2_Init+0xc4>)
 80013dc:	2200      	movs	r2, #0
 80013de:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80013e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001460 <MX_ADC2_Init+0xc4>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80013e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001460 <MX_ADC2_Init+0xc4>)
 80013e8:	2201      	movs	r2, #1
 80013ea:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80013ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001460 <MX_ADC2_Init+0xc4>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T4_TRGO;
 80013f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001460 <MX_ADC2_Init+0xc4>)
 80013f6:	f44f 62b0 	mov.w	r2, #1408	@ 0x580
 80013fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80013fc:	4b18      	ldr	r3, [pc, #96]	@ (8001460 <MX_ADC2_Init+0xc4>)
 80013fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001402:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001404:	4b16      	ldr	r3, [pc, #88]	@ (8001460 <MX_ADC2_Init+0xc4>)
 8001406:	2200      	movs	r2, #0
 8001408:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800140c:	4b14      	ldr	r3, [pc, #80]	@ (8001460 <MX_ADC2_Init+0xc4>)
 800140e:	2200      	movs	r2, #0
 8001410:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001412:	4b13      	ldr	r3, [pc, #76]	@ (8001460 <MX_ADC2_Init+0xc4>)
 8001414:	2200      	movs	r2, #0
 8001416:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800141a:	4811      	ldr	r0, [pc, #68]	@ (8001460 <MX_ADC2_Init+0xc4>)
 800141c:	f002 fd2e 	bl	8003e7c <HAL_ADC_Init>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001426:	f001 f9bd 	bl	80027a4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 800142a:	4b0f      	ldr	r3, [pc, #60]	@ (8001468 <MX_ADC2_Init+0xcc>)
 800142c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800142e:	2306      	movs	r3, #6
 8001430:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001432:	2307      	movs	r3, #7
 8001434:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001436:	237f      	movs	r3, #127	@ 0x7f
 8001438:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800143a:	2304      	movs	r3, #4
 800143c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800143e:	2300      	movs	r3, #0
 8001440:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001442:	463b      	mov	r3, r7
 8001444:	4619      	mov	r1, r3
 8001446:	4806      	ldr	r0, [pc, #24]	@ (8001460 <MX_ADC2_Init+0xc4>)
 8001448:	f002 ff64 	bl	8004314 <HAL_ADC_ConfigChannel>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8001452:	f001 f9a7 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001456:	bf00      	nop
 8001458:	3720      	adds	r7, #32
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000288 	.word	0x20000288
 8001464:	50000100 	.word	0x50000100
 8001468:	47520000 	.word	0x47520000

0800146c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b09c      	sub	sp, #112	@ 0x70
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001474:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	60da      	str	r2, [r3, #12]
 8001482:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001484:	f107 0318 	add.w	r3, r7, #24
 8001488:	2244      	movs	r2, #68	@ 0x44
 800148a:	2100      	movs	r1, #0
 800148c:	4618      	mov	r0, r3
 800148e:	f00e fc15 	bl	800fcbc <memset>
  if(adcHandle->Instance==ADC1)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800149a:	d169      	bne.n	8001570 <HAL_ADC_MspInit+0x104>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800149c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80014a0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80014a2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80014a6:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014a8:	f107 0318 	add.w	r3, r7, #24
 80014ac:	4618      	mov	r0, r3
 80014ae:	f006 f823 	bl	80074f8 <HAL_RCCEx_PeriphCLKConfig>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80014b8:	f001 f974 	bl	80027a4 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80014bc:	4b65      	ldr	r3, [pc, #404]	@ (8001654 <HAL_ADC_MspInit+0x1e8>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	3301      	adds	r3, #1
 80014c2:	4a64      	ldr	r2, [pc, #400]	@ (8001654 <HAL_ADC_MspInit+0x1e8>)
 80014c4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80014c6:	4b63      	ldr	r3, [pc, #396]	@ (8001654 <HAL_ADC_MspInit+0x1e8>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d10b      	bne.n	80014e6 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80014ce:	4b62      	ldr	r3, [pc, #392]	@ (8001658 <HAL_ADC_MspInit+0x1ec>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d2:	4a61      	ldr	r2, [pc, #388]	@ (8001658 <HAL_ADC_MspInit+0x1ec>)
 80014d4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014da:	4b5f      	ldr	r3, [pc, #380]	@ (8001658 <HAL_ADC_MspInit+0x1ec>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80014e2:	617b      	str	r3, [r7, #20]
 80014e4:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e6:	4b5c      	ldr	r3, [pc, #368]	@ (8001658 <HAL_ADC_MspInit+0x1ec>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ea:	4a5b      	ldr	r2, [pc, #364]	@ (8001658 <HAL_ADC_MspInit+0x1ec>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f2:	4b59      	ldr	r3, [pc, #356]	@ (8001658 <HAL_ADC_MspInit+0x1ec>)
 80014f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	613b      	str	r3, [r7, #16]
 80014fc:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80014fe:	2306      	movs	r3, #6
 8001500:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001502:	2303      	movs	r3, #3
 8001504:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800150e:	4619      	mov	r1, r3
 8001510:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001514:	f004 f920 	bl	8005758 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 8001518:	4b50      	ldr	r3, [pc, #320]	@ (800165c <HAL_ADC_MspInit+0x1f0>)
 800151a:	4a51      	ldr	r2, [pc, #324]	@ (8001660 <HAL_ADC_MspInit+0x1f4>)
 800151c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800151e:	4b4f      	ldr	r3, [pc, #316]	@ (800165c <HAL_ADC_MspInit+0x1f0>)
 8001520:	2205      	movs	r2, #5
 8001522:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001524:	4b4d      	ldr	r3, [pc, #308]	@ (800165c <HAL_ADC_MspInit+0x1f0>)
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800152a:	4b4c      	ldr	r3, [pc, #304]	@ (800165c <HAL_ADC_MspInit+0x1f0>)
 800152c:	2200      	movs	r2, #0
 800152e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001530:	4b4a      	ldr	r3, [pc, #296]	@ (800165c <HAL_ADC_MspInit+0x1f0>)
 8001532:	2280      	movs	r2, #128	@ 0x80
 8001534:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001536:	4b49      	ldr	r3, [pc, #292]	@ (800165c <HAL_ADC_MspInit+0x1f0>)
 8001538:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800153c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800153e:	4b47      	ldr	r3, [pc, #284]	@ (800165c <HAL_ADC_MspInit+0x1f0>)
 8001540:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001544:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001546:	4b45      	ldr	r3, [pc, #276]	@ (800165c <HAL_ADC_MspInit+0x1f0>)
 8001548:	2220      	movs	r2, #32
 800154a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800154c:	4b43      	ldr	r3, [pc, #268]	@ (800165c <HAL_ADC_MspInit+0x1f0>)
 800154e:	2200      	movs	r2, #0
 8001550:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001552:	4842      	ldr	r0, [pc, #264]	@ (800165c <HAL_ADC_MspInit+0x1f0>)
 8001554:	f003 fdc2 	bl	80050dc <HAL_DMA_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 800155e:	f001 f921 	bl	80027a4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4a3d      	ldr	r2, [pc, #244]	@ (800165c <HAL_ADC_MspInit+0x1f0>)
 8001566:	655a      	str	r2, [r3, #84]	@ 0x54
 8001568:	4a3c      	ldr	r2, [pc, #240]	@ (800165c <HAL_ADC_MspInit+0x1f0>)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800156e:	e06d      	b.n	800164c <HAL_ADC_MspInit+0x1e0>
  else if(adcHandle->Instance==ADC2)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a3b      	ldr	r2, [pc, #236]	@ (8001664 <HAL_ADC_MspInit+0x1f8>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d168      	bne.n	800164c <HAL_ADC_MspInit+0x1e0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800157a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800157e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001580:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001584:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001586:	f107 0318 	add.w	r3, r7, #24
 800158a:	4618      	mov	r0, r3
 800158c:	f005 ffb4 	bl	80074f8 <HAL_RCCEx_PeriphCLKConfig>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <HAL_ADC_MspInit+0x12e>
      Error_Handler();
 8001596:	f001 f905 	bl	80027a4 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800159a:	4b2e      	ldr	r3, [pc, #184]	@ (8001654 <HAL_ADC_MspInit+0x1e8>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	3301      	adds	r3, #1
 80015a0:	4a2c      	ldr	r2, [pc, #176]	@ (8001654 <HAL_ADC_MspInit+0x1e8>)
 80015a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80015a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001654 <HAL_ADC_MspInit+0x1e8>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d10b      	bne.n	80015c4 <HAL_ADC_MspInit+0x158>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80015ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001658 <HAL_ADC_MspInit+0x1ec>)
 80015ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b0:	4a29      	ldr	r2, [pc, #164]	@ (8001658 <HAL_ADC_MspInit+0x1ec>)
 80015b2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80015b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015b8:	4b27      	ldr	r3, [pc, #156]	@ (8001658 <HAL_ADC_MspInit+0x1ec>)
 80015ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c4:	4b24      	ldr	r3, [pc, #144]	@ (8001658 <HAL_ADC_MspInit+0x1ec>)
 80015c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c8:	4a23      	ldr	r2, [pc, #140]	@ (8001658 <HAL_ADC_MspInit+0x1ec>)
 80015ca:	f043 0301 	orr.w	r3, r3, #1
 80015ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015d0:	4b21      	ldr	r3, [pc, #132]	@ (8001658 <HAL_ADC_MspInit+0x1ec>)
 80015d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d4:	f003 0301 	and.w	r3, r3, #1
 80015d8:	60bb      	str	r3, [r7, #8]
 80015da:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015dc:	2310      	movs	r3, #16
 80015de:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015e0:	2303      	movs	r3, #3
 80015e2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80015ec:	4619      	mov	r1, r3
 80015ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015f2:	f004 f8b1 	bl	8005758 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel5;
 80015f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001668 <HAL_ADC_MspInit+0x1fc>)
 80015f8:	4a1c      	ldr	r2, [pc, #112]	@ (800166c <HAL_ADC_MspInit+0x200>)
 80015fa:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 80015fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001668 <HAL_ADC_MspInit+0x1fc>)
 80015fe:	2224      	movs	r2, #36	@ 0x24
 8001600:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001602:	4b19      	ldr	r3, [pc, #100]	@ (8001668 <HAL_ADC_MspInit+0x1fc>)
 8001604:	2200      	movs	r2, #0
 8001606:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001608:	4b17      	ldr	r3, [pc, #92]	@ (8001668 <HAL_ADC_MspInit+0x1fc>)
 800160a:	2200      	movs	r2, #0
 800160c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800160e:	4b16      	ldr	r3, [pc, #88]	@ (8001668 <HAL_ADC_MspInit+0x1fc>)
 8001610:	2280      	movs	r2, #128	@ 0x80
 8001612:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001614:	4b14      	ldr	r3, [pc, #80]	@ (8001668 <HAL_ADC_MspInit+0x1fc>)
 8001616:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800161a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800161c:	4b12      	ldr	r3, [pc, #72]	@ (8001668 <HAL_ADC_MspInit+0x1fc>)
 800161e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001622:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001624:	4b10      	ldr	r3, [pc, #64]	@ (8001668 <HAL_ADC_MspInit+0x1fc>)
 8001626:	2220      	movs	r2, #32
 8001628:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800162a:	4b0f      	ldr	r3, [pc, #60]	@ (8001668 <HAL_ADC_MspInit+0x1fc>)
 800162c:	2200      	movs	r2, #0
 800162e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001630:	480d      	ldr	r0, [pc, #52]	@ (8001668 <HAL_ADC_MspInit+0x1fc>)
 8001632:	f003 fd53 	bl	80050dc <HAL_DMA_Init>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <HAL_ADC_MspInit+0x1d4>
      Error_Handler();
 800163c:	f001 f8b2 	bl	80027a4 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	4a09      	ldr	r2, [pc, #36]	@ (8001668 <HAL_ADC_MspInit+0x1fc>)
 8001644:	655a      	str	r2, [r3, #84]	@ 0x54
 8001646:	4a08      	ldr	r2, [pc, #32]	@ (8001668 <HAL_ADC_MspInit+0x1fc>)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6293      	str	r3, [r2, #40]	@ 0x28
}
 800164c:	bf00      	nop
 800164e:	3770      	adds	r7, #112	@ 0x70
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	200003b4 	.word	0x200003b4
 8001658:	40021000 	.word	0x40021000
 800165c:	200002f4 	.word	0x200002f4
 8001660:	40020030 	.word	0x40020030
 8001664:	50000100 	.word	0x50000100
 8001668:	20000354 	.word	0x20000354
 800166c:	40020058 	.word	0x40020058

08001670 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001670:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001674:	b082      	sub	sp, #8
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]

	if(hadc->Instance==ADC1){
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001682:	f040 80cd 	bne.w	8001820 <HAL_ADC_ConvCpltCallback+0x1b0>
		vrefint=(float) ((4095.0*1.212)/rawADCdata[0]);
 8001686:	4b80      	ldr	r3, [pc, #512]	@ (8001888 <HAL_ADC_ConvCpltCallback+0x218>)
 8001688:	881b      	ldrh	r3, [r3, #0]
 800168a:	4618      	mov	r0, r3
 800168c:	f7fe ff72 	bl	8000574 <__aeabi_i2d>
 8001690:	4602      	mov	r2, r0
 8001692:	460b      	mov	r3, r1
 8001694:	a178      	add	r1, pc, #480	@ (adr r1, 8001878 <HAL_ADC_ConvCpltCallback+0x208>)
 8001696:	e9d1 0100 	ldrd	r0, r1, [r1]
 800169a:	f7ff f8ff 	bl	800089c <__aeabi_ddiv>
 800169e:	4602      	mov	r2, r0
 80016a0:	460b      	mov	r3, r1
 80016a2:	4610      	mov	r0, r2
 80016a4:	4619      	mov	r1, r3
 80016a6:	f7ff fac7 	bl	8000c38 <__aeabi_d2f>
 80016aa:	4603      	mov	r3, r0
 80016ac:	4a77      	ldr	r2, [pc, #476]	@ (800188c <HAL_ADC_ConvCpltCallback+0x21c>)
 80016ae:	6013      	str	r3, [r2, #0]
		temp=(float) (((100.0)/(tscal2-tscal1))*(rawADCdata[1]*(vrefint/3.0)-tscal1))+30.0;
 80016b0:	4b77      	ldr	r3, [pc, #476]	@ (8001890 <HAL_ADC_ConvCpltCallback+0x220>)
 80016b2:	ed93 7a00 	vldr	s14, [r3]
 80016b6:	4b77      	ldr	r3, [pc, #476]	@ (8001894 <HAL_ADC_ConvCpltCallback+0x224>)
 80016b8:	edd3 7a00 	vldr	s15, [r3]
 80016bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016c0:	ee17 0a90 	vmov	r0, s15
 80016c4:	f7fe ff68 	bl	8000598 <__aeabi_f2d>
 80016c8:	4602      	mov	r2, r0
 80016ca:	460b      	mov	r3, r1
 80016cc:	f04f 0000 	mov.w	r0, #0
 80016d0:	4971      	ldr	r1, [pc, #452]	@ (8001898 <HAL_ADC_ConvCpltCallback+0x228>)
 80016d2:	f7ff f8e3 	bl	800089c <__aeabi_ddiv>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4690      	mov	r8, r2
 80016dc:	4699      	mov	r9, r3
 80016de:	4b6a      	ldr	r3, [pc, #424]	@ (8001888 <HAL_ADC_ConvCpltCallback+0x218>)
 80016e0:	885b      	ldrh	r3, [r3, #2]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7fe ff46 	bl	8000574 <__aeabi_i2d>
 80016e8:	4604      	mov	r4, r0
 80016ea:	460d      	mov	r5, r1
 80016ec:	4b67      	ldr	r3, [pc, #412]	@ (800188c <HAL_ADC_ConvCpltCallback+0x21c>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7fe ff51 	bl	8000598 <__aeabi_f2d>
 80016f6:	f04f 0200 	mov.w	r2, #0
 80016fa:	4b68      	ldr	r3, [pc, #416]	@ (800189c <HAL_ADC_ConvCpltCallback+0x22c>)
 80016fc:	f7ff f8ce 	bl	800089c <__aeabi_ddiv>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4620      	mov	r0, r4
 8001706:	4629      	mov	r1, r5
 8001708:	f7fe ff9e 	bl	8000648 <__aeabi_dmul>
 800170c:	4602      	mov	r2, r0
 800170e:	460b      	mov	r3, r1
 8001710:	4614      	mov	r4, r2
 8001712:	461d      	mov	r5, r3
 8001714:	4b5f      	ldr	r3, [pc, #380]	@ (8001894 <HAL_ADC_ConvCpltCallback+0x224>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f7fe ff3d 	bl	8000598 <__aeabi_f2d>
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	4620      	mov	r0, r4
 8001724:	4629      	mov	r1, r5
 8001726:	f7fe fdd7 	bl	80002d8 <__aeabi_dsub>
 800172a:	4602      	mov	r2, r0
 800172c:	460b      	mov	r3, r1
 800172e:	4640      	mov	r0, r8
 8001730:	4649      	mov	r1, r9
 8001732:	f7fe ff89 	bl	8000648 <__aeabi_dmul>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	4610      	mov	r0, r2
 800173c:	4619      	mov	r1, r3
 800173e:	f7ff fa7b 	bl	8000c38 <__aeabi_d2f>
 8001742:	ee07 0a10 	vmov	s14, r0
 8001746:	eef3 7a0e 	vmov.f32	s15, #62	@ 0x41f00000  30.0
 800174a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800174e:	4b54      	ldr	r3, [pc, #336]	@ (80018a0 <HAL_ADC_ConvCpltCallback+0x230>)
 8001750:	edc3 7a00 	vstr	s15, [r3]
		vbat=(float) 3*(rawADCdata[3]/4095.0)*vrefint;
 8001754:	4b4c      	ldr	r3, [pc, #304]	@ (8001888 <HAL_ADC_ConvCpltCallback+0x218>)
 8001756:	88db      	ldrh	r3, [r3, #6]
 8001758:	4618      	mov	r0, r3
 800175a:	f7fe ff0b 	bl	8000574 <__aeabi_i2d>
 800175e:	a348      	add	r3, pc, #288	@ (adr r3, 8001880 <HAL_ADC_ConvCpltCallback+0x210>)
 8001760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001764:	f7ff f89a 	bl	800089c <__aeabi_ddiv>
 8001768:	4602      	mov	r2, r0
 800176a:	460b      	mov	r3, r1
 800176c:	4610      	mov	r0, r2
 800176e:	4619      	mov	r1, r3
 8001770:	f04f 0200 	mov.w	r2, #0
 8001774:	4b49      	ldr	r3, [pc, #292]	@ (800189c <HAL_ADC_ConvCpltCallback+0x22c>)
 8001776:	f7fe ff67 	bl	8000648 <__aeabi_dmul>
 800177a:	4602      	mov	r2, r0
 800177c:	460b      	mov	r3, r1
 800177e:	4614      	mov	r4, r2
 8001780:	461d      	mov	r5, r3
 8001782:	4b42      	ldr	r3, [pc, #264]	@ (800188c <HAL_ADC_ConvCpltCallback+0x21c>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4618      	mov	r0, r3
 8001788:	f7fe ff06 	bl	8000598 <__aeabi_f2d>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	4620      	mov	r0, r4
 8001792:	4629      	mov	r1, r5
 8001794:	f7fe ff58 	bl	8000648 <__aeabi_dmul>
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	4610      	mov	r0, r2
 800179e:	4619      	mov	r1, r3
 80017a0:	f7ff fa4a 	bl	8000c38 <__aeabi_d2f>
 80017a4:	4603      	mov	r3, r0
 80017a6:	4a3f      	ldr	r2, [pc, #252]	@ (80018a4 <HAL_ADC_ConvCpltCallback+0x234>)
 80017a8:	6013      	str	r3, [r2, #0]
		current=(float) 60.0*(rawADCdata[2]/4095.0)*vrefint;
 80017aa:	4b37      	ldr	r3, [pc, #220]	@ (8001888 <HAL_ADC_ConvCpltCallback+0x218>)
 80017ac:	889b      	ldrh	r3, [r3, #4]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7fe fee0 	bl	8000574 <__aeabi_i2d>
 80017b4:	a332      	add	r3, pc, #200	@ (adr r3, 8001880 <HAL_ADC_ConvCpltCallback+0x210>)
 80017b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ba:	f7ff f86f 	bl	800089c <__aeabi_ddiv>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	4610      	mov	r0, r2
 80017c4:	4619      	mov	r1, r3
 80017c6:	f04f 0200 	mov.w	r2, #0
 80017ca:	4b37      	ldr	r3, [pc, #220]	@ (80018a8 <HAL_ADC_ConvCpltCallback+0x238>)
 80017cc:	f7fe ff3c 	bl	8000648 <__aeabi_dmul>
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	4614      	mov	r4, r2
 80017d6:	461d      	mov	r5, r3
 80017d8:	4b2c      	ldr	r3, [pc, #176]	@ (800188c <HAL_ADC_ConvCpltCallback+0x21c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7fe fedb 	bl	8000598 <__aeabi_f2d>
 80017e2:	4602      	mov	r2, r0
 80017e4:	460b      	mov	r3, r1
 80017e6:	4620      	mov	r0, r4
 80017e8:	4629      	mov	r1, r5
 80017ea:	f7fe ff2d 	bl	8000648 <__aeabi_dmul>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	4610      	mov	r0, r2
 80017f4:	4619      	mov	r1, r3
 80017f6:	f7ff fa1f 	bl	8000c38 <__aeabi_d2f>
 80017fa:	4603      	mov	r3, r0
 80017fc:	4a2b      	ldr	r2, [pc, #172]	@ (80018ac <HAL_ADC_ConvCpltCallback+0x23c>)
 80017fe:	6013      	str	r3, [r2, #0]
		power=(float) vbat*current;
 8001800:	4b28      	ldr	r3, [pc, #160]	@ (80018a4 <HAL_ADC_ConvCpltCallback+0x234>)
 8001802:	ed93 7a00 	vldr	s14, [r3]
 8001806:	4b29      	ldr	r3, [pc, #164]	@ (80018ac <HAL_ADC_ConvCpltCallback+0x23c>)
 8001808:	edd3 7a00 	vldr	s15, [r3]
 800180c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001810:	4b27      	ldr	r3, [pc, #156]	@ (80018b0 <HAL_ADC_ConvCpltCallback+0x240>)
 8001812:	edc3 7a00 	vstr	s15, [r3]
		HAL_ADC_Start_DMA(&hadc1,(uint16_t*)rawADCdata, 4);
 8001816:	2204      	movs	r2, #4
 8001818:	491b      	ldr	r1, [pc, #108]	@ (8001888 <HAL_ADC_ConvCpltCallback+0x218>)
 800181a:	4826      	ldr	r0, [pc, #152]	@ (80018b4 <HAL_ADC_ConvCpltCallback+0x244>)
 800181c:	f002 fcb2 	bl	8004184 <HAL_ADC_Start_DMA>

	}
	if(hadc->Instance==ADC2){
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a24      	ldr	r2, [pc, #144]	@ (80018b8 <HAL_ADC_ConvCpltCallback+0x248>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d11f      	bne.n	800186a <HAL_ADC_ConvCpltCallback+0x1fa>
		vexternalsensor=(float) (rawADCdata[4]/4095.0)*vrefint;
 800182a:	4b17      	ldr	r3, [pc, #92]	@ (8001888 <HAL_ADC_ConvCpltCallback+0x218>)
 800182c:	891b      	ldrh	r3, [r3, #8]
 800182e:	4618      	mov	r0, r3
 8001830:	f7fe fea0 	bl	8000574 <__aeabi_i2d>
 8001834:	a312      	add	r3, pc, #72	@ (adr r3, 8001880 <HAL_ADC_ConvCpltCallback+0x210>)
 8001836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800183a:	f7ff f82f 	bl	800089c <__aeabi_ddiv>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4610      	mov	r0, r2
 8001844:	4619      	mov	r1, r3
 8001846:	f7ff f9f7 	bl	8000c38 <__aeabi_d2f>
 800184a:	ee07 0a10 	vmov	s14, r0
 800184e:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <HAL_ADC_ConvCpltCallback+0x21c>)
 8001850:	edd3 7a00 	vldr	s15, [r3]
 8001854:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001858:	4b18      	ldr	r3, [pc, #96]	@ (80018bc <HAL_ADC_ConvCpltCallback+0x24c>)
 800185a:	edc3 7a00 	vstr	s15, [r3]
		HAL_ADC_Start_DMA(&hadc2,(uint16_t*)rawADCdata+4, 1);
 800185e:	4b18      	ldr	r3, [pc, #96]	@ (80018c0 <HAL_ADC_ConvCpltCallback+0x250>)
 8001860:	2201      	movs	r2, #1
 8001862:	4619      	mov	r1, r3
 8001864:	4817      	ldr	r0, [pc, #92]	@ (80018c4 <HAL_ADC_ConvCpltCallback+0x254>)
 8001866:	f002 fc8d 	bl	8004184 <HAL_ADC_Start_DMA>

	}

}
 800186a:	bf00      	nop
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001874:	f3af 8000 	nop.w
 8001878:	d70a3d70 	.word	0xd70a3d70
 800187c:	40b36323 	.word	0x40b36323
 8001880:	00000000 	.word	0x00000000
 8001884:	40affe00 	.word	0x40affe00
 8001888:	20000cc8 	.word	0x20000cc8
 800188c:	20000cd8 	.word	0x20000cd8
 8001890:	20000000 	.word	0x20000000
 8001894:	20000004 	.word	0x20000004
 8001898:	40590000 	.word	0x40590000
 800189c:	40080000 	.word	0x40080000
 80018a0:	20000cd4 	.word	0x20000cd4
 80018a4:	20000cdc 	.word	0x20000cdc
 80018a8:	404e0000 	.word	0x404e0000
 80018ac:	20000ce0 	.word	0x20000ce0
 80018b0:	20000ce4 	.word	0x20000ce4
 80018b4:	2000021c 	.word	0x2000021c
 80018b8:	50000100 	.word	0x50000100
 80018bc:	20000ce8 	.word	0x20000ce8
 80018c0:	20000cd0 	.word	0x20000cd0
 80018c4:	20000288 	.word	0x20000288

080018c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80018ce:	4b22      	ldr	r3, [pc, #136]	@ (8001958 <MX_DMA_Init+0x90>)
 80018d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018d2:	4a21      	ldr	r2, [pc, #132]	@ (8001958 <MX_DMA_Init+0x90>)
 80018d4:	f043 0304 	orr.w	r3, r3, #4
 80018d8:	6493      	str	r3, [r2, #72]	@ 0x48
 80018da:	4b1f      	ldr	r3, [pc, #124]	@ (8001958 <MX_DMA_Init+0x90>)
 80018dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018de:	f003 0304 	and.w	r3, r3, #4
 80018e2:	607b      	str	r3, [r7, #4]
 80018e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001958 <MX_DMA_Init+0x90>)
 80018e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018ea:	4a1b      	ldr	r2, [pc, #108]	@ (8001958 <MX_DMA_Init+0x90>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	6493      	str	r3, [r2, #72]	@ 0x48
 80018f2:	4b19      	ldr	r3, [pc, #100]	@ (8001958 <MX_DMA_Init+0x90>)
 80018f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	603b      	str	r3, [r7, #0]
 80018fc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80018fe:	2200      	movs	r2, #0
 8001900:	2100      	movs	r1, #0
 8001902:	200b      	movs	r0, #11
 8001904:	f003 fbb5 	bl	8005072 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001908:	200b      	movs	r0, #11
 800190a:	f003 fbcc 	bl	80050a6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800190e:	2200      	movs	r2, #0
 8001910:	2100      	movs	r1, #0
 8001912:	200c      	movs	r0, #12
 8001914:	f003 fbad 	bl	8005072 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001918:	200c      	movs	r0, #12
 800191a:	f003 fbc4 	bl	80050a6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800191e:	2200      	movs	r2, #0
 8001920:	2100      	movs	r1, #0
 8001922:	200d      	movs	r0, #13
 8001924:	f003 fba5 	bl	8005072 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001928:	200d      	movs	r0, #13
 800192a:	f003 fbbc 	bl	80050a6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800192e:	2200      	movs	r2, #0
 8001930:	2100      	movs	r1, #0
 8001932:	200e      	movs	r0, #14
 8001934:	f003 fb9d 	bl	8005072 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001938:	200e      	movs	r0, #14
 800193a:	f003 fbb4 	bl	80050a6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800193e:	2200      	movs	r2, #0
 8001940:	2100      	movs	r1, #0
 8001942:	200f      	movs	r0, #15
 8001944:	f003 fb95 	bl	8005072 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001948:	200f      	movs	r0, #15
 800194a:	f003 fbac 	bl	80050a6 <HAL_NVIC_EnableIRQ>

}
 800194e:	bf00      	nop
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40021000 	.word	0x40021000

0800195c <SELECT>:
static uint8_t CardType;                                /* SD  0:MMC, 1:SDC, 2:Block addressing */
static uint8_t PowerFlag = 0;                           /* Power  Flag */

/* SPI Chip Select */
static void SELECT(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8001960:	2200      	movs	r2, #0
 8001962:	2110      	movs	r1, #16
 8001964:	4802      	ldr	r0, [pc, #8]	@ (8001970 <SELECT+0x14>)
 8001966:	f004 f879 	bl	8005a5c <HAL_GPIO_WritePin>
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	48000800 	.word	0x48000800

08001974 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8001978:	2201      	movs	r2, #1
 800197a:	2110      	movs	r1, #16
 800197c:	4802      	ldr	r0, [pc, #8]	@ (8001988 <DESELECT+0x14>)
 800197e:	f004 f86d 	bl	8005a5c <HAL_GPIO_WritePin>
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	48000800 	.word	0x48000800

0800198c <SPI_TxByte>:

/* SPI   */
static void SPI_TxByte(BYTE data)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001996:	bf00      	nop
 8001998:	4808      	ldr	r0, [pc, #32]	@ (80019bc <SPI_TxByte+0x30>)
 800199a:	f006 fbdd 	bl	8008158 <HAL_SPI_GetState>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d1f9      	bne.n	8001998 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi1, &data, 1, SPI_TIMEOUT);
 80019a4:	1df9      	adds	r1, r7, #7
 80019a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019aa:	2201      	movs	r2, #1
 80019ac:	4803      	ldr	r0, [pc, #12]	@ (80019bc <SPI_TxByte+0x30>)
 80019ae:	f006 f83e 	bl	8007a2e <HAL_SPI_Transmit>
}
 80019b2:	bf00      	nop
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	20000d54 	.word	0x20000d54

080019c0 <SPI_RxByte>:

/* SPI     */
static uint8_t SPI_RxByte(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 80019c6:	23ff      	movs	r3, #255	@ 0xff
 80019c8:	71fb      	strb	r3, [r7, #7]
  data = 0;
 80019ca:	2300      	movs	r3, #0
 80019cc:	71bb      	strb	r3, [r7, #6]

  while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 80019ce:	bf00      	nop
 80019d0:	4809      	ldr	r0, [pc, #36]	@ (80019f8 <SPI_RxByte+0x38>)
 80019d2:	f006 fbc1 	bl	8008158 <HAL_SPI_GetState>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d1f9      	bne.n	80019d0 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, SPI_TIMEOUT);
 80019dc:	1dba      	adds	r2, r7, #6
 80019de:	1df9      	adds	r1, r7, #7
 80019e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019e4:	9300      	str	r3, [sp, #0]
 80019e6:	2301      	movs	r3, #1
 80019e8:	4803      	ldr	r0, [pc, #12]	@ (80019f8 <SPI_RxByte+0x38>)
 80019ea:	f006 f996 	bl	8007d1a <HAL_SPI_TransmitReceive>

  return data;
 80019ee:	79bb      	ldrb	r3, [r7, #6]
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	20000d54 	.word	0x20000d54

080019fc <SPI_RxBytePtr>:

/* SPI     */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8001a04:	f7ff ffdc 	bl	80019c0 <SPI_RxByte>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	701a      	strb	r2, [r3, #0]
}
 8001a10:	bf00      	nop
 8001a12:	3708      	adds	r7, #8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <SD_ReadyWait>:

/* SD Ready  */
static uint8_t SD_ReadyWait(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
  uint8_t res;

  /* 500ms   */
  Timer2 = 50;
 8001a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a4c <SD_ReadyWait+0x34>)
 8001a20:	2232      	movs	r2, #50	@ 0x32
 8001a22:	701a      	strb	r2, [r3, #0]
  SPI_RxByte();
 8001a24:	f7ff ffcc 	bl	80019c0 <SPI_RxByte>

  do
  {
    /* 0xFF     SPI  */
    res = SPI_RxByte();
 8001a28:	f7ff ffca 	bl	80019c0 <SPI_RxByte>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	2bff      	cmp	r3, #255	@ 0xff
 8001a34:	d004      	beq.n	8001a40 <SD_ReadyWait+0x28>
 8001a36:	4b05      	ldr	r3, [pc, #20]	@ (8001a4c <SD_ReadyWait+0x34>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d1f3      	bne.n	8001a28 <SD_ReadyWait+0x10>

  return res;
 8001a40:	79fb      	ldrb	r3, [r7, #7]
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	200003b9 	.word	0x200003b9

08001a50 <SD_PowerOn>:

/*   */
static void SD_PowerOn(void) 
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 8001a56:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8001a5a:	617b      	str	r3, [r7, #20]

  /* Deselect  SPI    . */
  DESELECT();
 8001a5c:	f7ff ff8a 	bl	8001974 <DESELECT>

  for(int i = 0; i < 10; i++)
 8001a60:	2300      	movs	r3, #0
 8001a62:	613b      	str	r3, [r7, #16]
 8001a64:	e005      	b.n	8001a72 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8001a66:	20ff      	movs	r0, #255	@ 0xff
 8001a68:	f7ff ff90 	bl	800198c <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	613b      	str	r3, [r7, #16]
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	2b09      	cmp	r3, #9
 8001a76:	ddf6      	ble.n	8001a66 <SD_PowerOn+0x16>
  }

  /* SPI Chips Select */
  SELECT();
 8001a78:	f7ff ff70 	bl	800195c <SELECT>

  /*  GO_IDLE_STATE   */
  cmd_arg[0] = (CMD0 | 0x40);
 8001a7c:	2340      	movs	r3, #64	@ 0x40
 8001a7e:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8001a80:	2300      	movs	r3, #0
 8001a82:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8001a84:	2300      	movs	r3, #0
 8001a86:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8001a90:	2395      	movs	r3, #149	@ 0x95
 8001a92:	727b      	strb	r3, [r7, #9]

  /*   */
  for (int i = 0; i < 6; i++)
 8001a94:	2300      	movs	r3, #0
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	e009      	b.n	8001aae <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 8001a9a:	1d3a      	adds	r2, r7, #4
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	4413      	add	r3, r2
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff ff72 	bl	800198c <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	2b05      	cmp	r3, #5
 8001ab2:	ddf2      	ble.n	8001a9a <SD_PowerOn+0x4a>
  }

  /*   */
  while ((SPI_RxByte() != 0x01) && Count)
 8001ab4:	e002      	b.n	8001abc <SD_PowerOn+0x6c>
  {
    Count--;
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	3b01      	subs	r3, #1
 8001aba:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 8001abc:	f7ff ff80 	bl	80019c0 <SPI_RxByte>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d002      	beq.n	8001acc <SD_PowerOn+0x7c>
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d1f4      	bne.n	8001ab6 <SD_PowerOn+0x66>
  }

  DESELECT();
 8001acc:	f7ff ff52 	bl	8001974 <DESELECT>
  SPI_TxByte(0XFF);
 8001ad0:	20ff      	movs	r0, #255	@ 0xff
 8001ad2:	f7ff ff5b 	bl	800198c <SPI_TxByte>

  PowerFlag = 1;
 8001ad6:	4b03      	ldr	r3, [pc, #12]	@ (8001ae4 <SD_PowerOn+0x94>)
 8001ad8:	2201      	movs	r2, #1
 8001ada:	701a      	strb	r2, [r3, #0]
}
 8001adc:	bf00      	nop
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	200003bb 	.word	0x200003bb

08001ae8 <SD_PowerOff>:

/*   */
static void SD_PowerOff(void) 
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8001aec:	4b03      	ldr	r3, [pc, #12]	@ (8001afc <SD_PowerOff+0x14>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	701a      	strb	r2, [r3, #0]
}
 8001af2:	bf00      	nop
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	200003bb 	.word	0x200003bb

08001b00 <SD_CheckPower>:

/*    */
static uint8_t SD_CheckPower(void) 
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 8001b04:	4b03      	ldr	r3, [pc, #12]	@ (8001b14 <SD_CheckPower+0x14>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	200003bb 	.word	0x200003bb

08001b18 <SD_RxDataBlock>:

/*    */
static bool SD_RxDataBlock(BYTE *buff, UINT btr)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	6039      	str	r1, [r7, #0]
  uint8_t token;

  /* 100ms  */
  Timer1 = 10;
 8001b22:	4b17      	ldr	r3, [pc, #92]	@ (8001b80 <SD_RxDataBlock+0x68>)
 8001b24:	220a      	movs	r2, #10
 8001b26:	701a      	strb	r2, [r3, #0]

  /*   */
  do
  {
    token = SPI_RxByte();
 8001b28:	f7ff ff4a 	bl	80019c0 <SPI_RxByte>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8001b30:	7bfb      	ldrb	r3, [r7, #15]
 8001b32:	2bff      	cmp	r3, #255	@ 0xff
 8001b34:	d104      	bne.n	8001b40 <SD_RxDataBlock+0x28>
 8001b36:	4b12      	ldr	r3, [pc, #72]	@ (8001b80 <SD_RxDataBlock+0x68>)
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d1f3      	bne.n	8001b28 <SD_RxDataBlock+0x10>

  /* 0xFE  Token     */
  if(token != 0xFE)
 8001b40:	7bfb      	ldrb	r3, [r7, #15]
 8001b42:	2bfe      	cmp	r3, #254	@ 0xfe
 8001b44:	d001      	beq.n	8001b4a <SD_RxDataBlock+0x32>
    return FALSE;
 8001b46:	2300      	movs	r3, #0
 8001b48:	e016      	b.n	8001b78 <SD_RxDataBlock+0x60>

  /*    */
  do
  {
    SPI_RxBytePtr(buff++);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	1c5a      	adds	r2, r3, #1
 8001b4e:	607a      	str	r2, [r7, #4]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff ff53 	bl	80019fc <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	1c5a      	adds	r2, r3, #1
 8001b5a:	607a      	str	r2, [r7, #4]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff ff4d 	bl	80019fc <SPI_RxBytePtr>
  } while(btr -= 2);
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	3b02      	subs	r3, #2
 8001b66:	603b      	str	r3, [r7, #0]
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d1ed      	bne.n	8001b4a <SD_RxDataBlock+0x32>

  SPI_RxByte(); /* CRC  */
 8001b6e:	f7ff ff27 	bl	80019c0 <SPI_RxByte>
  SPI_RxByte();
 8001b72:	f7ff ff25 	bl	80019c0 <SPI_RxByte>

  return TRUE;
 8001b76:	2301      	movs	r3, #1
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3710      	adds	r7, #16
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	200003b8 	.word	0x200003b8

08001b84 <SD_TxDataBlock>:

/*    */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 8001b90:	2300      	movs	r3, #0
 8001b92:	737b      	strb	r3, [r7, #13]

  /* SD   */
  if (SD_ReadyWait() != 0xFF)
 8001b94:	f7ff ff40 	bl	8001a18 <SD_ReadyWait>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2bff      	cmp	r3, #255	@ 0xff
 8001b9c:	d001      	beq.n	8001ba2 <SD_TxDataBlock+0x1e>
    return FALSE;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	e040      	b.n	8001c24 <SD_TxDataBlock+0xa0>

  /*   */
  SPI_TxByte(token);
 8001ba2:	78fb      	ldrb	r3, [r7, #3]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff fef1 	bl	800198c <SPI_TxByte>

  /*    */
  if (token != 0xFD)
 8001baa:	78fb      	ldrb	r3, [r7, #3]
 8001bac:	2bfd      	cmp	r3, #253	@ 0xfd
 8001bae:	d031      	beq.n	8001c14 <SD_TxDataBlock+0x90>
  {
    wc = 0;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	73bb      	strb	r3, [r7, #14]

    /* 512    */
    do
    {
      SPI_TxByte(*buff++);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	1c5a      	adds	r2, r3, #1
 8001bb8:	607a      	str	r2, [r7, #4]
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff fee5 	bl	800198c <SPI_TxByte>
      SPI_TxByte(*buff++);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	1c5a      	adds	r2, r3, #1
 8001bc6:	607a      	str	r2, [r7, #4]
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff fede 	bl	800198c <SPI_TxByte>
    } while (--wc);
 8001bd0:	7bbb      	ldrb	r3, [r7, #14]
 8001bd2:	3b01      	subs	r3, #1
 8001bd4:	73bb      	strb	r3, [r7, #14]
 8001bd6:	7bbb      	ldrb	r3, [r7, #14]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d1eb      	bne.n	8001bb4 <SD_TxDataBlock+0x30>

    SPI_RxByte();       /* CRC  */
 8001bdc:	f7ff fef0 	bl	80019c0 <SPI_RxByte>
    SPI_RxByte();
 8001be0:	f7ff feee 	bl	80019c0 <SPI_RxByte>

    /*    */
    while (i <= 64)
 8001be4:	e00b      	b.n	8001bfe <SD_TxDataBlock+0x7a>
    {
      resp = SPI_RxByte();
 8001be6:	f7ff feeb 	bl	80019c0 <SPI_RxByte>
 8001bea:	4603      	mov	r3, r0
 8001bec:	73fb      	strb	r3, [r7, #15]

      /*    */
      if ((resp & 0x1F) == 0x05)
 8001bee:	7bfb      	ldrb	r3, [r7, #15]
 8001bf0:	f003 031f 	and.w	r3, r3, #31
 8001bf4:	2b05      	cmp	r3, #5
 8001bf6:	d006      	beq.n	8001c06 <SD_TxDataBlock+0x82>
        break;

      i++;
 8001bf8:	7b7b      	ldrb	r3, [r7, #13]
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	737b      	strb	r3, [r7, #13]
    while (i <= 64)
 8001bfe:	7b7b      	ldrb	r3, [r7, #13]
 8001c00:	2b40      	cmp	r3, #64	@ 0x40
 8001c02:	d9f0      	bls.n	8001be6 <SD_TxDataBlock+0x62>
 8001c04:	e000      	b.n	8001c08 <SD_TxDataBlock+0x84>
        break;
 8001c06:	bf00      	nop
    }

    /* SPI   Clear */
    while (SPI_RxByte() == 0);
 8001c08:	bf00      	nop
 8001c0a:	f7ff fed9 	bl	80019c0 <SPI_RxByte>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d0fa      	beq.n	8001c0a <SD_TxDataBlock+0x86>
  }

  if ((resp & 0x1F) == 0x05)
 8001c14:	7bfb      	ldrb	r3, [r7, #15]
 8001c16:	f003 031f 	and.w	r3, r3, #31
 8001c1a:	2b05      	cmp	r3, #5
 8001c1c:	d101      	bne.n	8001c22 <SD_TxDataBlock+0x9e>
    return TRUE;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e000      	b.n	8001c24 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 8001c22:	2300      	movs	r3, #0
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3710      	adds	r7, #16
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <SD_SendCmd>:
#endif /* _READONLY */

static BYTE SD_SendCmd(BYTE cmd, DWORD arg)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	4603      	mov	r3, r0
 8001c34:	6039      	str	r1, [r7, #0]
 8001c36:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;

  /* SD  */
  if (SD_ReadyWait() != 0xFF)
 8001c38:	f7ff feee 	bl	8001a18 <SD_ReadyWait>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2bff      	cmp	r3, #255	@ 0xff
 8001c40:	d001      	beq.n	8001c46 <SD_SendCmd+0x1a>
    return 0xFF;
 8001c42:	23ff      	movs	r3, #255	@ 0xff
 8001c44:	e040      	b.n	8001cc8 <SD_SendCmd+0x9c>

  /*    */
  SPI_TxByte(cmd); 			/* Command */
 8001c46:	79fb      	ldrb	r3, [r7, #7]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff fe9f 	bl	800198c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	0e1b      	lsrs	r3, r3, #24
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff fe99 	bl	800198c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	0c1b      	lsrs	r3, r3, #16
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7ff fe93 	bl	800198c <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	0a1b      	lsrs	r3, r3, #8
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff fe8d 	bl	800198c <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff fe88 	bl	800198c <SPI_TxByte>

  /*  CRC  */
  crc = 0;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 8001c80:	79fb      	ldrb	r3, [r7, #7]
 8001c82:	2b40      	cmp	r3, #64	@ 0x40
 8001c84:	d101      	bne.n	8001c8a <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 8001c86:	2395      	movs	r3, #149	@ 0x95
 8001c88:	73fb      	strb	r3, [r7, #15]

  if (cmd == CMD8)
 8001c8a:	79fb      	ldrb	r3, [r7, #7]
 8001c8c:	2b48      	cmp	r3, #72	@ 0x48
 8001c8e:	d101      	bne.n	8001c94 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 8001c90:	2387      	movs	r3, #135	@ 0x87
 8001c92:	73fb      	strb	r3, [r7, #15]

  /* CRC  */
  SPI_TxByte(crc);
 8001c94:	7bfb      	ldrb	r3, [r7, #15]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7ff fe78 	bl	800198c <SPI_TxByte>

  /* CMD12 Stop Reading       */
  if (cmd == CMD12)
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
 8001c9e:	2b4c      	cmp	r3, #76	@ 0x4c
 8001ca0:	d101      	bne.n	8001ca6 <SD_SendCmd+0x7a>
    SPI_RxByte();
 8001ca2:	f7ff fe8d 	bl	80019c0 <SPI_RxByte>

  /* 10    . */
  uint8_t n = 10;
 8001ca6:	230a      	movs	r3, #10
 8001ca8:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 8001caa:	f7ff fe89 	bl	80019c0 <SPI_RxByte>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 8001cb2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	da05      	bge.n	8001cc6 <SD_SendCmd+0x9a>
 8001cba:	7bbb      	ldrb	r3, [r7, #14]
 8001cbc:	3b01      	subs	r3, #1
 8001cbe:	73bb      	strb	r3, [r7, #14]
 8001cc0:	7bbb      	ldrb	r3, [r7, #14]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d1f1      	bne.n	8001caa <SD_SendCmd+0x7e>

  return res;
 8001cc6:	7b7b      	ldrb	r3, [r7, #13]
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3710      	adds	r7, #16
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <SD_disk_initialize>:
  user_diskio.c  .
-----------------------------------------------------------------------*/

/* SD  */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8001cd0:	b590      	push	{r4, r7, lr}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];

  /*    */
  if(drv)
 8001cda:	79fb      	ldrb	r3, [r7, #7]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <SD_disk_initialize+0x14>
    return STA_NOINIT;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e0d5      	b.n	8001e90 <SD_disk_initialize+0x1c0>

  /* SD  */
  if(Stat & STA_NODISK)
 8001ce4:	4b6c      	ldr	r3, [pc, #432]	@ (8001e98 <SD_disk_initialize+0x1c8>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d003      	beq.n	8001cfa <SD_disk_initialize+0x2a>
    return Stat;
 8001cf2:	4b69      	ldr	r3, [pc, #420]	@ (8001e98 <SD_disk_initialize+0x1c8>)
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	e0ca      	b.n	8001e90 <SD_disk_initialize+0x1c0>

  /* SD Power On */
  SD_PowerOn();
 8001cfa:	f7ff fea9 	bl	8001a50 <SD_PowerOn>

  /* SPI   Chip Select */
  SELECT();
 8001cfe:	f7ff fe2d 	bl	800195c <SELECT>

  /* SD   */
  type = 0;
 8001d02:	2300      	movs	r3, #0
 8001d04:	73bb      	strb	r3, [r7, #14]

  /* Idle   */
  if (SD_SendCmd(CMD0, 0) == 1)
 8001d06:	2100      	movs	r1, #0
 8001d08:	2040      	movs	r0, #64	@ 0x40
 8001d0a:	f7ff ff8f 	bl	8001c2c <SD_SendCmd>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	f040 80a5 	bne.w	8001e60 <SD_disk_initialize+0x190>
  {
    /*  1  */
    Timer1 = 100;
 8001d16:	4b61      	ldr	r3, [pc, #388]	@ (8001e9c <SD_disk_initialize+0x1cc>)
 8001d18:	2264      	movs	r2, #100	@ 0x64
 8001d1a:	701a      	strb	r2, [r3, #0]

    /* SD     */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8001d1c:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001d20:	2048      	movs	r0, #72	@ 0x48
 8001d22:	f7ff ff83 	bl	8001c2c <SD_SendCmd>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d158      	bne.n	8001dde <SD_disk_initialize+0x10e>
    {
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	73fb      	strb	r3, [r7, #15]
 8001d30:	e00c      	b.n	8001d4c <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 8001d32:	7bfc      	ldrb	r4, [r7, #15]
 8001d34:	f7ff fe44 	bl	80019c0 <SPI_RxByte>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	f104 0310 	add.w	r3, r4, #16
 8001d40:	443b      	add	r3, r7
 8001d42:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8001d46:	7bfb      	ldrb	r3, [r7, #15]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	73fb      	strb	r3, [r7, #15]
 8001d4c:	7bfb      	ldrb	r3, [r7, #15]
 8001d4e:	2b03      	cmp	r3, #3
 8001d50:	d9ef      	bls.n	8001d32 <SD_disk_initialize+0x62>
      }

      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001d52:	7abb      	ldrb	r3, [r7, #10]
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	f040 8083 	bne.w	8001e60 <SD_disk_initialize+0x190>
 8001d5a:	7afb      	ldrb	r3, [r7, #11]
 8001d5c:	2baa      	cmp	r3, #170	@ 0xaa
 8001d5e:	d17f      	bne.n	8001e60 <SD_disk_initialize+0x190>
      {
        /* 2.7-3.6V   */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 8001d60:	2100      	movs	r1, #0
 8001d62:	2077      	movs	r0, #119	@ 0x77
 8001d64:	f7ff ff62 	bl	8001c2c <SD_SendCmd>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d807      	bhi.n	8001d7e <SD_disk_initialize+0xae>
 8001d6e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001d72:	2069      	movs	r0, #105	@ 0x69
 8001d74:	f7ff ff5a 	bl	8001c2c <SD_SendCmd>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d005      	beq.n	8001d8a <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 8001d7e:	4b47      	ldr	r3, [pc, #284]	@ (8001e9c <SD_disk_initialize+0x1cc>)
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d1eb      	bne.n	8001d60 <SD_disk_initialize+0x90>
 8001d88:	e000      	b.n	8001d8c <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 8001d8a:	bf00      	nop

        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8001d8c:	4b43      	ldr	r3, [pc, #268]	@ (8001e9c <SD_disk_initialize+0x1cc>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d064      	beq.n	8001e60 <SD_disk_initialize+0x190>
 8001d96:	2100      	movs	r1, #0
 8001d98:	207a      	movs	r0, #122	@ 0x7a
 8001d9a:	f7ff ff47 	bl	8001c2c <SD_SendCmd>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d15d      	bne.n	8001e60 <SD_disk_initialize+0x190>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8001da4:	2300      	movs	r3, #0
 8001da6:	73fb      	strb	r3, [r7, #15]
 8001da8:	e00c      	b.n	8001dc4 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 8001daa:	7bfc      	ldrb	r4, [r7, #15]
 8001dac:	f7ff fe08 	bl	80019c0 <SPI_RxByte>
 8001db0:	4603      	mov	r3, r0
 8001db2:	461a      	mov	r2, r3
 8001db4:	f104 0310 	add.w	r3, r4, #16
 8001db8:	443b      	add	r3, r7
 8001dba:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 8001dbe:	7bfb      	ldrb	r3, [r7, #15]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	73fb      	strb	r3, [r7, #15]
 8001dc4:	7bfb      	ldrb	r3, [r7, #15]
 8001dc6:	2b03      	cmp	r3, #3
 8001dc8:	d9ef      	bls.n	8001daa <SD_disk_initialize+0xda>
          }

          type = (ocr[0] & 0x40) ? 6 : 2;
 8001dca:	7a3b      	ldrb	r3, [r7, #8]
 8001dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <SD_disk_initialize+0x108>
 8001dd4:	2306      	movs	r3, #6
 8001dd6:	e000      	b.n	8001dda <SD_disk_initialize+0x10a>
 8001dd8:	2302      	movs	r3, #2
 8001dda:	73bb      	strb	r3, [r7, #14]
 8001ddc:	e040      	b.n	8001e60 <SD_disk_initialize+0x190>
      }
    }
    else
    {
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 8001dde:	2100      	movs	r1, #0
 8001de0:	2077      	movs	r0, #119	@ 0x77
 8001de2:	f7ff ff23 	bl	8001c2c <SD_SendCmd>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d808      	bhi.n	8001dfe <SD_disk_initialize+0x12e>
 8001dec:	2100      	movs	r1, #0
 8001dee:	2069      	movs	r0, #105	@ 0x69
 8001df0:	f7ff ff1c 	bl	8001c2c <SD_SendCmd>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d801      	bhi.n	8001dfe <SD_disk_initialize+0x12e>
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	e000      	b.n	8001e00 <SD_disk_initialize+0x130>
 8001dfe:	2301      	movs	r3, #1
 8001e00:	73bb      	strb	r3, [r7, #14]

      do {
        if (type == 2)
 8001e02:	7bbb      	ldrb	r3, [r7, #14]
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d10e      	bne.n	8001e26 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 8001e08:	2100      	movs	r1, #0
 8001e0a:	2077      	movs	r0, #119	@ 0x77
 8001e0c:	f7ff ff0e 	bl	8001c2c <SD_SendCmd>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d80e      	bhi.n	8001e34 <SD_disk_initialize+0x164>
 8001e16:	2100      	movs	r1, #0
 8001e18:	2069      	movs	r0, #105	@ 0x69
 8001e1a:	f7ff ff07 	bl	8001c2c <SD_SendCmd>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d107      	bne.n	8001e34 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 8001e24:	e00d      	b.n	8001e42 <SD_disk_initialize+0x172>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 8001e26:	2100      	movs	r1, #0
 8001e28:	2041      	movs	r0, #65	@ 0x41
 8001e2a:	f7ff feff 	bl	8001c2c <SD_SendCmd>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d005      	beq.n	8001e40 <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 8001e34:	4b19      	ldr	r3, [pc, #100]	@ (8001e9c <SD_disk_initialize+0x1cc>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1e1      	bne.n	8001e02 <SD_disk_initialize+0x132>
 8001e3e:	e000      	b.n	8001e42 <SD_disk_initialize+0x172>
            break; /* CMD1 */
 8001e40:	bf00      	nop

      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0)
 8001e42:	4b16      	ldr	r3, [pc, #88]	@ (8001e9c <SD_disk_initialize+0x1cc>)
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d007      	beq.n	8001e5c <SD_disk_initialize+0x18c>
 8001e4c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e50:	2050      	movs	r0, #80	@ 0x50
 8001e52:	f7ff feeb 	bl	8001c2c <SD_SendCmd>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <SD_disk_initialize+0x190>
      {
        /*    */
        type = 0;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	73bb      	strb	r3, [r7, #14]
      }
    }
  }

  CardType = type;
 8001e60:	4a0f      	ldr	r2, [pc, #60]	@ (8001ea0 <SD_disk_initialize+0x1d0>)
 8001e62:	7bbb      	ldrb	r3, [r7, #14]
 8001e64:	7013      	strb	r3, [r2, #0]

  DESELECT();
 8001e66:	f7ff fd85 	bl	8001974 <DESELECT>

  SPI_RxByte(); /* Idle   (Release DO) */
 8001e6a:	f7ff fda9 	bl	80019c0 <SPI_RxByte>

  if (type)
 8001e6e:	7bbb      	ldrb	r3, [r7, #14]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d008      	beq.n	8001e86 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT;
 8001e74:	4b08      	ldr	r3, [pc, #32]	@ (8001e98 <SD_disk_initialize+0x1c8>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	f023 0301 	bic.w	r3, r3, #1
 8001e7e:	b2da      	uxtb	r2, r3
 8001e80:	4b05      	ldr	r3, [pc, #20]	@ (8001e98 <SD_disk_initialize+0x1c8>)
 8001e82:	701a      	strb	r2, [r3, #0]
 8001e84:	e001      	b.n	8001e8a <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8001e86:	f7ff fe2f 	bl	8001ae8 <SD_PowerOff>
  }

  return Stat;
 8001e8a:	4b03      	ldr	r3, [pc, #12]	@ (8001e98 <SD_disk_initialize+0x1c8>)
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	b2db      	uxtb	r3, r3
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd90      	pop	{r4, r7, pc}
 8001e98:	20000008 	.word	0x20000008
 8001e9c:	200003b8 	.word	0x200003b8
 8001ea0:	200003ba 	.word	0x200003ba

08001ea4 <SD_disk_status>:

/*    */
DSTATUS SD_disk_status(BYTE drv) 
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	71fb      	strb	r3, [r7, #7]
  if (drv)
 8001eae:	79fb      	ldrb	r3, [r7, #7]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <SD_disk_status+0x14>
    return STA_NOINIT;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e002      	b.n	8001ebe <SD_disk_status+0x1a>

  return Stat;
 8001eb8:	4b04      	ldr	r3, [pc, #16]	@ (8001ecc <SD_disk_status+0x28>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	b2db      	uxtb	r3, r3
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	20000008 	.word	0x20000008

08001ed0 <SD_disk_read>:

/*   */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	60b9      	str	r1, [r7, #8]
 8001ed8:	607a      	str	r2, [r7, #4]
 8001eda:	603b      	str	r3, [r7, #0]
 8001edc:	4603      	mov	r3, r0
 8001ede:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001ee0:	7bfb      	ldrb	r3, [r7, #15]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d102      	bne.n	8001eec <SD_disk_read+0x1c>
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d101      	bne.n	8001ef0 <SD_disk_read+0x20>
    return RES_PARERR;
 8001eec:	2304      	movs	r3, #4
 8001eee:	e051      	b.n	8001f94 <SD_disk_read+0xc4>

  if (Stat & STA_NOINIT)
 8001ef0:	4b2a      	ldr	r3, [pc, #168]	@ (8001f9c <SD_disk_read+0xcc>)
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <SD_disk_read+0x32>
    return RES_NOTRDY;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e048      	b.n	8001f94 <SD_disk_read+0xc4>

  if (!(CardType & 4))
 8001f02:	4b27      	ldr	r3, [pc, #156]	@ (8001fa0 <SD_disk_read+0xd0>)
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	f003 0304 	and.w	r3, r3, #4
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d102      	bne.n	8001f14 <SD_disk_read+0x44>
    sector *= 512;      /*  sector Byte addressing   */
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	025b      	lsls	r3, r3, #9
 8001f12:	607b      	str	r3, [r7, #4]

  SELECT();
 8001f14:	f7ff fd22 	bl	800195c <SELECT>

  if (count == 1)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d111      	bne.n	8001f42 <SD_disk_read+0x72>
  {
    /*    */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 8001f1e:	6879      	ldr	r1, [r7, #4]
 8001f20:	2051      	movs	r0, #81	@ 0x51
 8001f22:	f7ff fe83 	bl	8001c2c <SD_SendCmd>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d129      	bne.n	8001f80 <SD_disk_read+0xb0>
 8001f2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f30:	68b8      	ldr	r0, [r7, #8]
 8001f32:	f7ff fdf1 	bl	8001b18 <SD_RxDataBlock>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d021      	beq.n	8001f80 <SD_disk_read+0xb0>
      count = 0;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	603b      	str	r3, [r7, #0]
 8001f40:	e01e      	b.n	8001f80 <SD_disk_read+0xb0>
  }
  else
  {
    /*    */
    if (SD_SendCmd(CMD18, sector) == 0)
 8001f42:	6879      	ldr	r1, [r7, #4]
 8001f44:	2052      	movs	r0, #82	@ 0x52
 8001f46:	f7ff fe71 	bl	8001c2c <SD_SendCmd>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d117      	bne.n	8001f80 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512))
 8001f50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f54:	68b8      	ldr	r0, [r7, #8]
 8001f56:	f7ff fddf 	bl	8001b18 <SD_RxDataBlock>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d00a      	beq.n	8001f76 <SD_disk_read+0xa6>
          break;

        buff += 512;
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001f66:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	603b      	str	r3, [r7, #0]
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d1ed      	bne.n	8001f50 <SD_disk_read+0x80>
 8001f74:	e000      	b.n	8001f78 <SD_disk_read+0xa8>
          break;
 8001f76:	bf00      	nop

      /* STOP_TRANSMISSION,     ,    */
      SD_SendCmd(CMD12, 0);
 8001f78:	2100      	movs	r1, #0
 8001f7a:	204c      	movs	r0, #76	@ 0x4c
 8001f7c:	f7ff fe56 	bl	8001c2c <SD_SendCmd>
    }
  }

  DESELECT();
 8001f80:	f7ff fcf8 	bl	8001974 <DESELECT>
  SPI_RxByte(); /* Idle (Release DO) */
 8001f84:	f7ff fd1c 	bl	80019c0 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	bf14      	ite	ne
 8001f8e:	2301      	movne	r3, #1
 8001f90:	2300      	moveq	r3, #0
 8001f92:	b2db      	uxtb	r3, r3
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3710      	adds	r7, #16
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	20000008 	.word	0x20000008
 8001fa0:	200003ba 	.word	0x200003ba

08001fa4 <SD_disk_write>:
/*   */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60b9      	str	r1, [r7, #8]
 8001fac:	607a      	str	r2, [r7, #4]
 8001fae:	603b      	str	r3, [r7, #0]
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001fb4:	7bfb      	ldrb	r3, [r7, #15]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d102      	bne.n	8001fc0 <SD_disk_write+0x1c>
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d101      	bne.n	8001fc4 <SD_disk_write+0x20>
    return RES_PARERR;
 8001fc0:	2304      	movs	r3, #4
 8001fc2:	e06b      	b.n	800209c <SD_disk_write+0xf8>

  if (Stat & STA_NOINIT)
 8001fc4:	4b37      	ldr	r3, [pc, #220]	@ (80020a4 <SD_disk_write+0x100>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <SD_disk_write+0x32>
    return RES_NOTRDY;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e062      	b.n	800209c <SD_disk_write+0xf8>

  if (Stat & STA_PROTECT)
 8001fd6:	4b33      	ldr	r3, [pc, #204]	@ (80020a4 <SD_disk_write+0x100>)
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	f003 0304 	and.w	r3, r3, #4
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <SD_disk_write+0x44>
    return RES_WRPRT;
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	e059      	b.n	800209c <SD_disk_write+0xf8>

  if (!(CardType & 4))
 8001fe8:	4b2f      	ldr	r3, [pc, #188]	@ (80020a8 <SD_disk_write+0x104>)
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	f003 0304 	and.w	r3, r3, #4
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d102      	bne.n	8001ffa <SD_disk_write+0x56>
    sector *= 512; /*  sector Byte addressing   */
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	025b      	lsls	r3, r3, #9
 8001ff8:	607b      	str	r3, [r7, #4]

  SELECT();
 8001ffa:	f7ff fcaf 	bl	800195c <SELECT>

  if (count == 1)
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	2b01      	cmp	r3, #1
 8002002:	d110      	bne.n	8002026 <SD_disk_write+0x82>
  {
    /*    */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8002004:	6879      	ldr	r1, [r7, #4]
 8002006:	2058      	movs	r0, #88	@ 0x58
 8002008:	f7ff fe10 	bl	8001c2c <SD_SendCmd>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d13a      	bne.n	8002088 <SD_disk_write+0xe4>
 8002012:	21fe      	movs	r1, #254	@ 0xfe
 8002014:	68b8      	ldr	r0, [r7, #8]
 8002016:	f7ff fdb5 	bl	8001b84 <SD_TxDataBlock>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d033      	beq.n	8002088 <SD_disk_write+0xe4>
      count = 0;
 8002020:	2300      	movs	r3, #0
 8002022:	603b      	str	r3, [r7, #0]
 8002024:	e030      	b.n	8002088 <SD_disk_write+0xe4>
  }
  else
  {
    /*    */
    if (CardType & 2)
 8002026:	4b20      	ldr	r3, [pc, #128]	@ (80020a8 <SD_disk_write+0x104>)
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	2b00      	cmp	r3, #0
 8002030:	d007      	beq.n	8002042 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8002032:	2100      	movs	r1, #0
 8002034:	2077      	movs	r0, #119	@ 0x77
 8002036:	f7ff fdf9 	bl	8001c2c <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 800203a:	6839      	ldr	r1, [r7, #0]
 800203c:	2057      	movs	r0, #87	@ 0x57
 800203e:	f7ff fdf5 	bl	8001c2c <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	2059      	movs	r0, #89	@ 0x59
 8002046:	f7ff fdf1 	bl	8001c2c <SD_SendCmd>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d11b      	bne.n	8002088 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8002050:	21fc      	movs	r1, #252	@ 0xfc
 8002052:	68b8      	ldr	r0, [r7, #8]
 8002054:	f7ff fd96 	bl	8001b84 <SD_TxDataBlock>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d00a      	beq.n	8002074 <SD_disk_write+0xd0>
          break;

        buff += 512;
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002064:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	3b01      	subs	r3, #1
 800206a:	603b      	str	r3, [r7, #0]
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d1ee      	bne.n	8002050 <SD_disk_write+0xac>
 8002072:	e000      	b.n	8002076 <SD_disk_write+0xd2>
          break;
 8002074:	bf00      	nop

      if(!SD_TxDataBlock(0, 0xFD))
 8002076:	21fd      	movs	r1, #253	@ 0xfd
 8002078:	2000      	movs	r0, #0
 800207a:	f7ff fd83 	bl	8001b84 <SD_TxDataBlock>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d101      	bne.n	8002088 <SD_disk_write+0xe4>
      {
        count = 1;
 8002084:	2301      	movs	r3, #1
 8002086:	603b      	str	r3, [r7, #0]
      }
    }
  }

  DESELECT();
 8002088:	f7ff fc74 	bl	8001974 <DESELECT>
  SPI_RxByte();
 800208c:	f7ff fc98 	bl	80019c0 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	2b00      	cmp	r3, #0
 8002094:	bf14      	ite	ne
 8002096:	2301      	movne	r3, #1
 8002098:	2300      	moveq	r3, #0
 800209a:	b2db      	uxtb	r3, r3
}
 800209c:	4618      	mov	r0, r3
 800209e:	3710      	adds	r7, #16
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20000008 	.word	0x20000008
 80020a8:	200003ba 	.word	0x200003ba

080020ac <SD_disk_ioctl>:
#endif /* _READONLY */

/*   */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 80020ac:	b590      	push	{r4, r7, lr}
 80020ae:	b08b      	sub	sp, #44	@ 0x2c
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	603a      	str	r2, [r7, #0]
 80020b6:	71fb      	strb	r3, [r7, #7]
 80020b8:	460b      	mov	r3, r1
 80020ba:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	623b      	str	r3, [r7, #32]
  WORD csize;

  if (drv)
 80020c0:	79fb      	ldrb	r3, [r7, #7]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 80020c6:	2304      	movs	r3, #4
 80020c8:	e119      	b.n	80022fe <SD_disk_ioctl+0x252>

  res = RES_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ctrl == CTRL_POWER)
 80020d0:	79bb      	ldrb	r3, [r7, #6]
 80020d2:	2b05      	cmp	r3, #5
 80020d4:	d129      	bne.n	800212a <SD_disk_ioctl+0x7e>
  {
    switch (*ptr)
 80020d6:	6a3b      	ldr	r3, [r7, #32]
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d017      	beq.n	800210e <SD_disk_ioctl+0x62>
 80020de:	2b02      	cmp	r3, #2
 80020e0:	dc1f      	bgt.n	8002122 <SD_disk_ioctl+0x76>
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d002      	beq.n	80020ec <SD_disk_ioctl+0x40>
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d00b      	beq.n	8002102 <SD_disk_ioctl+0x56>
 80020ea:	e01a      	b.n	8002122 <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 80020ec:	f7ff fd08 	bl	8001b00 <SD_CheckPower>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 80020f6:	f7ff fcf7 	bl	8001ae8 <SD_PowerOff>
      res = RES_OK;
 80020fa:	2300      	movs	r3, #0
 80020fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8002100:	e0fb      	b.n	80022fa <SD_disk_ioctl+0x24e>
    case 1:
      SD_PowerOn();             /* Power On */
 8002102:	f7ff fca5 	bl	8001a50 <SD_PowerOn>
      res = RES_OK;
 8002106:	2300      	movs	r3, #0
 8002108:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800210c:	e0f5      	b.n	80022fa <SD_disk_ioctl+0x24e>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 800210e:	6a3b      	ldr	r3, [r7, #32]
 8002110:	1c5c      	adds	r4, r3, #1
 8002112:	f7ff fcf5 	bl	8001b00 <SD_CheckPower>
 8002116:	4603      	mov	r3, r0
 8002118:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 800211a:	2300      	movs	r3, #0
 800211c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8002120:	e0eb      	b.n	80022fa <SD_disk_ioctl+0x24e>
    default:
      res = RES_PARERR;
 8002122:	2304      	movs	r3, #4
 8002124:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002128:	e0e7      	b.n	80022fa <SD_disk_ioctl+0x24e>
    }
  }
  else
  {
    if (Stat & STA_NOINIT)
 800212a:	4b77      	ldr	r3, [pc, #476]	@ (8002308 <SD_disk_ioctl+0x25c>)
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	b2db      	uxtb	r3, r3
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 8002138:	2303      	movs	r3, #3
 800213a:	e0e0      	b.n	80022fe <SD_disk_ioctl+0x252>

    SELECT();
 800213c:	f7ff fc0e 	bl	800195c <SELECT>

    switch (ctrl)
 8002140:	79bb      	ldrb	r3, [r7, #6]
 8002142:	2b0d      	cmp	r3, #13
 8002144:	f200 80ca 	bhi.w	80022dc <SD_disk_ioctl+0x230>
 8002148:	a201      	add	r2, pc, #4	@ (adr r2, 8002150 <SD_disk_ioctl+0xa4>)
 800214a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800214e:	bf00      	nop
 8002150:	08002247 	.word	0x08002247
 8002154:	08002189 	.word	0x08002189
 8002158:	08002237 	.word	0x08002237
 800215c:	080022dd 	.word	0x080022dd
 8002160:	080022dd 	.word	0x080022dd
 8002164:	080022dd 	.word	0x080022dd
 8002168:	080022dd 	.word	0x080022dd
 800216c:	080022dd 	.word	0x080022dd
 8002170:	080022dd 	.word	0x080022dd
 8002174:	080022dd 	.word	0x080022dd
 8002178:	080022dd 	.word	0x080022dd
 800217c:	08002259 	.word	0x08002259
 8002180:	0800227d 	.word	0x0800227d
 8002184:	080022a1 	.word	0x080022a1
    {
    case GET_SECTOR_COUNT:
      /* SD  Sector  (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8002188:	2100      	movs	r1, #0
 800218a:	2049      	movs	r0, #73	@ 0x49
 800218c:	f7ff fd4e 	bl	8001c2c <SD_SendCmd>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	f040 80a6 	bne.w	80022e4 <SD_disk_ioctl+0x238>
 8002198:	f107 030c 	add.w	r3, r7, #12
 800219c:	2110      	movs	r1, #16
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff fcba 	bl	8001b18 <SD_RxDataBlock>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	f000 809c 	beq.w	80022e4 <SD_disk_ioctl+0x238>
      {
        if ((csd[0] >> 6) == 1)
 80021ac:	7b3b      	ldrb	r3, [r7, #12]
 80021ae:	099b      	lsrs	r3, r3, #6
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d10d      	bne.n	80021d2 <SD_disk_ioctl+0x126>
        {
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80021b6:	7d7b      	ldrb	r3, [r7, #21]
 80021b8:	461a      	mov	r2, r3
 80021ba:	7d3b      	ldrb	r3, [r7, #20]
 80021bc:	021b      	lsls	r3, r3, #8
 80021be:	b29b      	uxth	r3, r3
 80021c0:	4413      	add	r3, r2
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	3301      	adds	r3, #1
 80021c6:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 80021c8:	8bfb      	ldrh	r3, [r7, #30]
 80021ca:	029a      	lsls	r2, r3, #10
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	e02d      	b.n	800222e <SD_disk_ioctl+0x182>
        }
        else
        {
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80021d2:	7c7b      	ldrb	r3, [r7, #17]
 80021d4:	f003 030f 	and.w	r3, r3, #15
 80021d8:	b2da      	uxtb	r2, r3
 80021da:	7dbb      	ldrb	r3, [r7, #22]
 80021dc:	09db      	lsrs	r3, r3, #7
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	4413      	add	r3, r2
 80021e2:	b2da      	uxtb	r2, r3
 80021e4:	7d7b      	ldrb	r3, [r7, #21]
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	f003 0306 	and.w	r3, r3, #6
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	4413      	add	r3, r2
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	3302      	adds	r3, #2
 80021f6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 80021fa:	7d3b      	ldrb	r3, [r7, #20]
 80021fc:	099b      	lsrs	r3, r3, #6
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	461a      	mov	r2, r3
 8002202:	7cfb      	ldrb	r3, [r7, #19]
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	b29b      	uxth	r3, r3
 8002208:	4413      	add	r3, r2
 800220a:	b29a      	uxth	r2, r3
 800220c:	7cbb      	ldrb	r3, [r7, #18]
 800220e:	029b      	lsls	r3, r3, #10
 8002210:	b29b      	uxth	r3, r3
 8002212:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002216:	b29b      	uxth	r3, r3
 8002218:	4413      	add	r3, r2
 800221a:	b29b      	uxth	r3, r3
 800221c:	3301      	adds	r3, #1
 800221e:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8002220:	8bfa      	ldrh	r2, [r7, #30]
 8002222:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002226:	3b09      	subs	r3, #9
 8002228:	409a      	lsls	r2, r3
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	601a      	str	r2, [r3, #0]
        }

        res = RES_OK;
 800222e:	2300      	movs	r3, #0
 8002230:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8002234:	e056      	b.n	80022e4 <SD_disk_ioctl+0x238>

    case GET_SECTOR_SIZE:
      /*    (WORD) */
      *(WORD*) buff = 512;
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800223c:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 800223e:	2300      	movs	r3, #0
 8002240:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8002244:	e055      	b.n	80022f2 <SD_disk_ioctl+0x246>

    case CTRL_SYNC:
      /*   */
      if (SD_ReadyWait() == 0xFF)
 8002246:	f7ff fbe7 	bl	8001a18 <SD_ReadyWait>
 800224a:	4603      	mov	r3, r0
 800224c:	2bff      	cmp	r3, #255	@ 0xff
 800224e:	d14b      	bne.n	80022e8 <SD_disk_ioctl+0x23c>
        res = RES_OK;
 8002250:	2300      	movs	r3, #0
 8002252:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8002256:	e047      	b.n	80022e8 <SD_disk_ioctl+0x23c>

    case MMC_GET_CSD:
      /* CSD   (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8002258:	2100      	movs	r1, #0
 800225a:	2049      	movs	r0, #73	@ 0x49
 800225c:	f7ff fce6 	bl	8001c2c <SD_SendCmd>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d142      	bne.n	80022ec <SD_disk_ioctl+0x240>
 8002266:	2110      	movs	r1, #16
 8002268:	6a38      	ldr	r0, [r7, #32]
 800226a:	f7ff fc55 	bl	8001b18 <SD_RxDataBlock>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d03b      	beq.n	80022ec <SD_disk_ioctl+0x240>
        res = RES_OK;
 8002274:	2300      	movs	r3, #0
 8002276:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800227a:	e037      	b.n	80022ec <SD_disk_ioctl+0x240>

    case MMC_GET_CID:
      /* CID   (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 800227c:	2100      	movs	r1, #0
 800227e:	204a      	movs	r0, #74	@ 0x4a
 8002280:	f7ff fcd4 	bl	8001c2c <SD_SendCmd>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d132      	bne.n	80022f0 <SD_disk_ioctl+0x244>
 800228a:	2110      	movs	r1, #16
 800228c:	6a38      	ldr	r0, [r7, #32]
 800228e:	f7ff fc43 	bl	8001b18 <SD_RxDataBlock>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d02b      	beq.n	80022f0 <SD_disk_ioctl+0x244>
        res = RES_OK;
 8002298:	2300      	movs	r3, #0
 800229a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800229e:	e027      	b.n	80022f0 <SD_disk_ioctl+0x244>

    case MMC_GET_OCR:
      /* OCR   (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0)
 80022a0:	2100      	movs	r1, #0
 80022a2:	207a      	movs	r0, #122	@ 0x7a
 80022a4:	f7ff fcc2 	bl	8001c2c <SD_SendCmd>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d116      	bne.n	80022dc <SD_disk_ioctl+0x230>
      {
        for (n = 0; n < 4; n++)
 80022ae:	2300      	movs	r3, #0
 80022b0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80022b4:	e00b      	b.n	80022ce <SD_disk_ioctl+0x222>
        {
          *ptr++ = SPI_RxByte();
 80022b6:	6a3c      	ldr	r4, [r7, #32]
 80022b8:	1c63      	adds	r3, r4, #1
 80022ba:	623b      	str	r3, [r7, #32]
 80022bc:	f7ff fb80 	bl	80019c0 <SPI_RxByte>
 80022c0:	4603      	mov	r3, r0
 80022c2:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 80022c4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80022c8:	3301      	adds	r3, #1
 80022ca:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80022ce:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80022d2:	2b03      	cmp	r3, #3
 80022d4:	d9ef      	bls.n	80022b6 <SD_disk_ioctl+0x20a>
        }

        res = RES_OK;
 80022d6:	2300      	movs	r3, #0
 80022d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }

    default:
      res = RES_PARERR;
 80022dc:	2304      	movs	r3, #4
 80022de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80022e2:	e006      	b.n	80022f2 <SD_disk_ioctl+0x246>
      break;
 80022e4:	bf00      	nop
 80022e6:	e004      	b.n	80022f2 <SD_disk_ioctl+0x246>
      break;
 80022e8:	bf00      	nop
 80022ea:	e002      	b.n	80022f2 <SD_disk_ioctl+0x246>
      break;
 80022ec:	bf00      	nop
 80022ee:	e000      	b.n	80022f2 <SD_disk_ioctl+0x246>
      break;
 80022f0:	bf00      	nop
    }

    DESELECT();
 80022f2:	f7ff fb3f 	bl	8001974 <DESELECT>
    SPI_RxByte();
 80022f6:	f7ff fb63 	bl	80019c0 <SPI_RxByte>
  }

  return res;
 80022fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80022fe:	4618      	mov	r0, r3
 8002300:	372c      	adds	r7, #44	@ 0x2c
 8002302:	46bd      	mov	sp, r7
 8002304:	bd90      	pop	{r4, r7, pc}
 8002306:	bf00      	nop
 8002308:	20000008 	.word	0x20000008

0800230c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b08a      	sub	sp, #40	@ 0x28
 8002310:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002312:	f107 0314 	add.w	r3, r7, #20
 8002316:	2200      	movs	r2, #0
 8002318:	601a      	str	r2, [r3, #0]
 800231a:	605a      	str	r2, [r3, #4]
 800231c:	609a      	str	r2, [r3, #8]
 800231e:	60da      	str	r2, [r3, #12]
 8002320:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002322:	4b3c      	ldr	r3, [pc, #240]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002326:	4a3b      	ldr	r2, [pc, #236]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002328:	f043 0320 	orr.w	r3, r3, #32
 800232c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800232e:	4b39      	ldr	r3, [pc, #228]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002332:	f003 0320 	and.w	r3, r3, #32
 8002336:	613b      	str	r3, [r7, #16]
 8002338:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800233a:	4b36      	ldr	r3, [pc, #216]	@ (8002414 <MX_GPIO_Init+0x108>)
 800233c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800233e:	4a35      	ldr	r2, [pc, #212]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002340:	f043 0301 	orr.w	r3, r3, #1
 8002344:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002346:	4b33      	ldr	r3, [pc, #204]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	60fb      	str	r3, [r7, #12]
 8002350:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002352:	4b30      	ldr	r3, [pc, #192]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002356:	4a2f      	ldr	r2, [pc, #188]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002358:	f043 0304 	orr.w	r3, r3, #4
 800235c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800235e:	4b2d      	ldr	r3, [pc, #180]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002362:	f003 0304 	and.w	r3, r3, #4
 8002366:	60bb      	str	r3, [r7, #8]
 8002368:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800236a:	4b2a      	ldr	r3, [pc, #168]	@ (8002414 <MX_GPIO_Init+0x108>)
 800236c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800236e:	4a29      	ldr	r2, [pc, #164]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002370:	f043 0302 	orr.w	r3, r3, #2
 8002374:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002376:	4b27      	ldr	r3, [pc, #156]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	607b      	str	r3, [r7, #4]
 8002380:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8002382:	2200      	movs	r2, #0
 8002384:	2110      	movs	r1, #16
 8002386:	4824      	ldr	r0, [pc, #144]	@ (8002418 <MX_GPIO_Init+0x10c>)
 8002388:	f003 fb68 	bl	8005a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800238c:	2200      	movs	r2, #0
 800238e:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8002392:	4822      	ldr	r0, [pc, #136]	@ (800241c <MX_GPIO_Init+0x110>)
 8002394:	f003 fb62 	bl	8005a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002398:	2310      	movs	r3, #16
 800239a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800239c:	2301      	movs	r3, #1
 800239e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a0:	2300      	movs	r3, #0
 80023a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a4:	2300      	movs	r3, #0
 80023a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023a8:	f107 0314 	add.w	r3, r7, #20
 80023ac:	4619      	mov	r1, r3
 80023ae:	481a      	ldr	r0, [pc, #104]	@ (8002418 <MX_GPIO_Init+0x10c>)
 80023b0:	f003 f9d2 	bl	8005758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80023b4:	2306      	movs	r3, #6
 80023b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023b8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80023bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023be:	2300      	movs	r3, #0
 80023c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c2:	f107 0314 	add.w	r3, r7, #20
 80023c6:	4619      	mov	r1, r3
 80023c8:	4814      	ldr	r0, [pc, #80]	@ (800241c <MX_GPIO_Init+0x110>)
 80023ca:	f003 f9c5 	bl	8005758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80023ce:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80023d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023d4:	2301      	movs	r3, #1
 80023d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d8:	2300      	movs	r3, #0
 80023da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023dc:	2300      	movs	r3, #0
 80023de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023e0:	f107 0314 	add.w	r3, r7, #20
 80023e4:	4619      	mov	r1, r3
 80023e6:	480d      	ldr	r0, [pc, #52]	@ (800241c <MX_GPIO_Init+0x110>)
 80023e8:	f003 f9b6 	bl	8005758 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80023ec:	2200      	movs	r2, #0
 80023ee:	2100      	movs	r1, #0
 80023f0:	2007      	movs	r0, #7
 80023f2:	f002 fe3e 	bl	8005072 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80023f6:	2007      	movs	r0, #7
 80023f8:	f002 fe55 	bl	80050a6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80023fc:	2200      	movs	r2, #0
 80023fe:	2100      	movs	r1, #0
 8002400:	2008      	movs	r0, #8
 8002402:	f002 fe36 	bl	8005072 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002406:	2008      	movs	r0, #8
 8002408:	f002 fe4d 	bl	80050a6 <HAL_NVIC_EnableIRQ>

}
 800240c:	bf00      	nop
 800240e:	3728      	adds	r7, #40	@ 0x28
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	40021000 	.word	0x40021000
 8002418:	48000800 	.word	0x48000800
 800241c:	48000400 	.word	0x48000400

08002420 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002424:	4b1b      	ldr	r3, [pc, #108]	@ (8002494 <MX_I2C3_Init+0x74>)
 8002426:	4a1c      	ldr	r2, [pc, #112]	@ (8002498 <MX_I2C3_Init+0x78>)
 8002428:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x0070597B;
 800242a:	4b1a      	ldr	r3, [pc, #104]	@ (8002494 <MX_I2C3_Init+0x74>)
 800242c:	4a1b      	ldr	r2, [pc, #108]	@ (800249c <MX_I2C3_Init+0x7c>)
 800242e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8002430:	4b18      	ldr	r3, [pc, #96]	@ (8002494 <MX_I2C3_Init+0x74>)
 8002432:	2200      	movs	r2, #0
 8002434:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002436:	4b17      	ldr	r3, [pc, #92]	@ (8002494 <MX_I2C3_Init+0x74>)
 8002438:	2201      	movs	r2, #1
 800243a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800243c:	4b15      	ldr	r3, [pc, #84]	@ (8002494 <MX_I2C3_Init+0x74>)
 800243e:	2200      	movs	r2, #0
 8002440:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8002442:	4b14      	ldr	r3, [pc, #80]	@ (8002494 <MX_I2C3_Init+0x74>)
 8002444:	2200      	movs	r2, #0
 8002446:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002448:	4b12      	ldr	r3, [pc, #72]	@ (8002494 <MX_I2C3_Init+0x74>)
 800244a:	2200      	movs	r2, #0
 800244c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800244e:	4b11      	ldr	r3, [pc, #68]	@ (8002494 <MX_I2C3_Init+0x74>)
 8002450:	2200      	movs	r2, #0
 8002452:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002454:	4b0f      	ldr	r3, [pc, #60]	@ (8002494 <MX_I2C3_Init+0x74>)
 8002456:	2200      	movs	r2, #0
 8002458:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800245a:	480e      	ldr	r0, [pc, #56]	@ (8002494 <MX_I2C3_Init+0x74>)
 800245c:	f003 fb53 	bl	8005b06 <HAL_I2C_Init>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d001      	beq.n	800246a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8002466:	f000 f99d 	bl	80027a4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800246a:	2100      	movs	r1, #0
 800246c:	4809      	ldr	r0, [pc, #36]	@ (8002494 <MX_I2C3_Init+0x74>)
 800246e:	f004 f8d5 	bl	800661c <HAL_I2CEx_ConfigAnalogFilter>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8002478:	f000 f994 	bl	80027a4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800247c:	2100      	movs	r1, #0
 800247e:	4805      	ldr	r0, [pc, #20]	@ (8002494 <MX_I2C3_Init+0x74>)
 8002480:	f004 f917 	bl	80066b2 <HAL_I2CEx_ConfigDigitalFilter>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800248a:	f000 f98b 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800248e:	bf00      	nop
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	200003bc 	.word	0x200003bc
 8002498:	40007800 	.word	0x40007800
 800249c:	0070597b 	.word	0x0070597b

080024a0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b09c      	sub	sp, #112	@ 0x70
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	605a      	str	r2, [r3, #4]
 80024b2:	609a      	str	r2, [r3, #8]
 80024b4:	60da      	str	r2, [r3, #12]
 80024b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024b8:	f107 0318 	add.w	r3, r7, #24
 80024bc:	2244      	movs	r2, #68	@ 0x44
 80024be:	2100      	movs	r1, #0
 80024c0:	4618      	mov	r0, r3
 80024c2:	f00d fbfb 	bl	800fcbc <memset>
  if(i2cHandle->Instance==I2C3)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a2e      	ldr	r2, [pc, #184]	@ (8002584 <HAL_I2C_MspInit+0xe4>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d155      	bne.n	800257c <HAL_I2C_MspInit+0xdc>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80024d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024d4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80024d6:	2300      	movs	r3, #0
 80024d8:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024da:	f107 0318 	add.w	r3, r7, #24
 80024de:	4618      	mov	r0, r3
 80024e0:	f005 f80a 	bl	80074f8 <HAL_RCCEx_PeriphCLKConfig>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80024ea:	f000 f95b 	bl	80027a4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ee:	4b26      	ldr	r3, [pc, #152]	@ (8002588 <HAL_I2C_MspInit+0xe8>)
 80024f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024f2:	4a25      	ldr	r2, [pc, #148]	@ (8002588 <HAL_I2C_MspInit+0xe8>)
 80024f4:	f043 0301 	orr.w	r3, r3, #1
 80024f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024fa:	4b23      	ldr	r3, [pc, #140]	@ (8002588 <HAL_I2C_MspInit+0xe8>)
 80024fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	617b      	str	r3, [r7, #20]
 8002504:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002506:	4b20      	ldr	r3, [pc, #128]	@ (8002588 <HAL_I2C_MspInit+0xe8>)
 8002508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800250a:	4a1f      	ldr	r2, [pc, #124]	@ (8002588 <HAL_I2C_MspInit+0xe8>)
 800250c:	f043 0304 	orr.w	r3, r3, #4
 8002510:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002512:	4b1d      	ldr	r3, [pc, #116]	@ (8002588 <HAL_I2C_MspInit+0xe8>)
 8002514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002516:	f003 0304 	and.w	r3, r3, #4
 800251a:	613b      	str	r3, [r7, #16]
 800251c:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PA8     ------> I2C3_SCL
    PC11     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800251e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002522:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002524:	2312      	movs	r3, #18
 8002526:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002528:	2300      	movs	r3, #0
 800252a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800252c:	2300      	movs	r3, #0
 800252e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF2_I2C3;
 8002530:	2302      	movs	r3, #2
 8002532:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002534:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002538:	4619      	mov	r1, r3
 800253a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800253e:	f003 f90b 	bl	8005758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002542:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002546:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002548:	2312      	movs	r3, #18
 800254a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254c:	2300      	movs	r3, #0
 800254e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002550:	2300      	movs	r3, #0
 8002552:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8002554:	2308      	movs	r3, #8
 8002556:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002558:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800255c:	4619      	mov	r1, r3
 800255e:	480b      	ldr	r0, [pc, #44]	@ (800258c <HAL_I2C_MspInit+0xec>)
 8002560:	f003 f8fa 	bl	8005758 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002564:	4b08      	ldr	r3, [pc, #32]	@ (8002588 <HAL_I2C_MspInit+0xe8>)
 8002566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002568:	4a07      	ldr	r2, [pc, #28]	@ (8002588 <HAL_I2C_MspInit+0xe8>)
 800256a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800256e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002570:	4b05      	ldr	r3, [pc, #20]	@ (8002588 <HAL_I2C_MspInit+0xe8>)
 8002572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002574:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002578:	60fb      	str	r3, [r7, #12]
 800257a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800257c:	bf00      	nop
 800257e:	3770      	adds	r7, #112	@ 0x70
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	40007800 	.word	0x40007800
 8002588:	40021000 	.word	0x40021000
 800258c:	48000800 	.word	0x48000800

08002590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002596:	f001 f9c0 	bl	800391a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800259a:	f000 f8b1 	bl	8002700 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800259e:	f7ff feb5 	bl	800230c <MX_GPIO_Init>
  MX_DMA_Init();
 80025a2:	f7ff f991 	bl	80018c8 <MX_DMA_Init>
  MX_SPI1_Init();
 80025a6:	f000 f903 	bl	80027b0 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 80025aa:	f001 f931 	bl	8003810 <MX_USB_PCD_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80025ae:	f009 f819 	bl	800b5e4 <MX_FATFS_Init>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d001      	beq.n	80025bc <main+0x2c>
    Error_Handler();
 80025b8:	f000 f8f4 	bl	80027a4 <Error_Handler>
  }
  MX_I2C3_Init();
 80025bc:	f7ff ff30 	bl	8002420 <MX_I2C3_Init>
  MX_LPUART1_UART_Init();
 80025c0:	f000 fe9e 	bl	8003300 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 80025c4:	f7fe fe40 	bl	8001248 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80025c8:	f000 fee4 	bl	8003394 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80025cc:	f000 fd46 	bl	800305c <MX_TIM3_Init>
  MX_TIM4_Init();
 80025d0:	f000 fdbc 	bl	800314c <MX_TIM4_Init>
  MX_ADC2_Init();
 80025d4:	f7fe fee2 	bl	800139c <MX_ADC2_Init>
  MX_TIM2_Init();
 80025d8:	f000 fcf2 	bl	8002fc0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_DMA(&hadc1,(uint16_t*)rawADCdata, 5);
 80025dc:	2205      	movs	r2, #5
 80025de:	4932      	ldr	r1, [pc, #200]	@ (80026a8 <main+0x118>)
 80025e0:	4832      	ldr	r0, [pc, #200]	@ (80026ac <main+0x11c>)
 80025e2:	f001 fdcf 	bl	8004184 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2,(uint16_t*)rawADCdata+4, 1);
 80025e6:	4b32      	ldr	r3, [pc, #200]	@ (80026b0 <main+0x120>)
 80025e8:	2201      	movs	r2, #1
 80025ea:	4619      	mov	r1, r3
 80025ec:	4831      	ldr	r0, [pc, #196]	@ (80026b4 <main+0x124>)
 80025ee:	f001 fdc9 	bl	8004184 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 80025f2:	2100      	movs	r1, #0
 80025f4:	4830      	ldr	r0, [pc, #192]	@ (80026b8 <main+0x128>)
 80025f6:	f006 f845 	bl	8008684 <HAL_TIM_PWM_Start>

  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_SET);
 80025fa:	2201      	movs	r2, #1
 80025fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002600:	482e      	ldr	r0, [pc, #184]	@ (80026bc <main+0x12c>)
 8002602:	f003 fa2b 	bl	8005a5c <HAL_GPIO_WritePin>


  HAL_Delay(100);
 8002606:	2064      	movs	r0, #100	@ 0x64
 8002608:	f001 f9f8 	bl	80039fc <HAL_Delay>
  HAL_UART_Abort(&huart1);
 800260c:	482c      	ldr	r0, [pc, #176]	@ (80026c0 <main+0x130>)
 800260e:	f007 fb0f 	bl	8009c30 <HAL_UART_Abort>
  HAL_UART_Receive_DMA(&huart1, (uint8_t *)GPS_RX_Tampon, GPSRxTamponSize);
 8002612:	2240      	movs	r2, #64	@ 0x40
 8002614:	492b      	ldr	r1, [pc, #172]	@ (80026c4 <main+0x134>)
 8002616:	482a      	ldr	r0, [pc, #168]	@ (80026c0 <main+0x130>)
 8002618:	f007 fabe 	bl	8009b98 <HAL_UART_Receive_DMA>

  HAL_Delay(100);
 800261c:	2064      	movs	r0, #100	@ 0x64
 800261e:	f001 f9ed 	bl	80039fc <HAL_Delay>
  HAL_UART_Abort(&hlpuart1);
 8002622:	4829      	ldr	r0, [pc, #164]	@ (80026c8 <main+0x138>)
 8002624:	f007 fb04 	bl	8009c30 <HAL_UART_Abort>
  HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)tarvos_RX_Tampon, TarvosRxTamponSize);
 8002628:	2208      	movs	r2, #8
 800262a:	4928      	ldr	r1, [pc, #160]	@ (80026cc <main+0x13c>)
 800262c:	4826      	ldr	r0, [pc, #152]	@ (80026c8 <main+0x138>)
 800262e:	f007 fab3 	bl	8009b98 <HAL_UART_Receive_DMA>


  Init_HighPerf_Mode_6_axis();
 8002632:	f7fe fcff 	bl	8001034 <Init_HighPerf_Mode_6_axis>




  f_mount(&fs, "", 0);
 8002636:	2200      	movs	r2, #0
 8002638:	4925      	ldr	r1, [pc, #148]	@ (80026d0 <main+0x140>)
 800263a:	4826      	ldr	r0, [pc, #152]	@ (80026d4 <main+0x144>)
 800263c:	f00a fd82 	bl	800d144 <f_mount>
//  f_close(&fil);
//  /* Unmount SDCARD */
//  f_mount(NULL, "", 1);


  int indexboucle=0;
 8002640:	2300      	movs	r3, #0
 8002642:	607b      	str	r3, [r7, #4]
  int tarvosen=0;
 8002644:	2300      	movs	r3, #0
 8002646:	603b      	str	r3, [r7, #0]
  f_open(&fil, "test.txt", FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8002648:	2213      	movs	r2, #19
 800264a:	4923      	ldr	r1, [pc, #140]	@ (80026d8 <main+0x148>)
 800264c:	4823      	ldr	r0, [pc, #140]	@ (80026dc <main+0x14c>)
 800264e:	f00a fdbf 	bl	800d1d0 <f_open>
  f_getfree("", &fre_clust, &pfs);
 8002652:	4a23      	ldr	r2, [pc, #140]	@ (80026e0 <main+0x150>)
 8002654:	4923      	ldr	r1, [pc, #140]	@ (80026e4 <main+0x154>)
 8002656:	481e      	ldr	r0, [pc, #120]	@ (80026d0 <main+0x140>)
 8002658:	f00b f991 	bl	800d97e <f_getfree>
  f_puts("test\n", &fil);
 800265c:	491f      	ldr	r1, [pc, #124]	@ (80026dc <main+0x14c>)
 800265e:	4822      	ldr	r0, [pc, #136]	@ (80026e8 <main+0x158>)
 8002660:	f00b fab9 	bl	800dbd6 <f_puts>

  HAL_TIM_Base_Start_IT(&htim2);
 8002664:	4821      	ldr	r0, [pc, #132]	@ (80026ec <main+0x15c>)
 8002666:	f005 ff41 	bl	80084ec <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 800266a:	4821      	ldr	r0, [pc, #132]	@ (80026f0 <main+0x160>)
 800266c:	f005 ff3e 	bl	80084ec <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  INIT_PERM_TARVOS(0x16, 0x07);
 8002670:	2107      	movs	r1, #7
 8002672:	2016      	movs	r0, #22
 8002674:	f000 fb68 	bl	8002d48 <INIT_PERM_TARVOS>
  {
	  //L'adresse du module est 1 et il envoit  2
	 //SEND_DATA_NETW("Voila le test",0x82, 0x07, sizeof("Voila le test")); // on envoi  l'adresse 0x07


	 if (flag_capteur == 1){
 8002678:	4b1e      	ldr	r3, [pc, #120]	@ (80026f4 <main+0x164>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2b01      	cmp	r3, #1
 800267e:	d102      	bne.n	8002686 <main+0xf6>
			  //strcpy(gyro, Read_sensor_data());
			  //strcpy(time,Get_Time());
			  //strcpy(loc,Get_Loc());
	  		  flag_capteur = 0;
 8002680:	4b1c      	ldr	r3, [pc, #112]	@ (80026f4 <main+0x164>)
 8002682:	2200      	movs	r2, #0
 8002684:	601a      	str	r2, [r3, #0]
	  	 }
	 if (flag_envoi == 1){
 8002686:	4b1c      	ldr	r3, [pc, #112]	@ (80026f8 <main+0x168>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d108      	bne.n	80026a0 <main+0x110>
		 SEND_DATA_NETW(buffer_envoi,0x82, 0x02, sizeof(buffer_envoi)); // on envoi  l'adresse 0x02
 800268e:	2364      	movs	r3, #100	@ 0x64
 8002690:	2202      	movs	r2, #2
 8002692:	2182      	movs	r1, #130	@ 0x82
 8002694:	4819      	ldr	r0, [pc, #100]	@ (80026fc <main+0x16c>)
 8002696:	f000 fc1f 	bl	8002ed8 <SEND_DATA_NETW>
		 flag_envoi = 0;
 800269a:	4b17      	ldr	r3, [pc, #92]	@ (80026f8 <main+0x168>)
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]
	 }


	 HAL_Delay(100);
 80026a0:	2064      	movs	r0, #100	@ 0x64
 80026a2:	f001 f9ab 	bl	80039fc <HAL_Delay>
	 if (flag_capteur == 1){
 80026a6:	e7e7      	b.n	8002678 <main+0xe8>
 80026a8:	20000cc8 	.word	0x20000cc8
 80026ac:	2000021c 	.word	0x2000021c
 80026b0:	20000cd0 	.word	0x20000cd0
 80026b4:	20000288 	.word	0x20000288
 80026b8:	20000e18 	.word	0x20000e18
 80026bc:	48000400 	.word	0x48000400
 80026c0:	20000f44 	.word	0x20000f44
 80026c4:	20000b80 	.word	0x20000b80
 80026c8:	20000eb0 	.word	0x20000eb0
 80026cc:	20000978 	.word	0x20000978
 80026d0:	08012548 	.word	0x08012548
 80026d4:	20000410 	.word	0x20000410
 80026d8:	0801254c 	.word	0x0801254c
 80026dc:	20000644 	.word	0x20000644
 80026e0:	20000640 	.word	0x20000640
 80026e4:	20000874 	.word	0x20000874
 80026e8:	08012558 	.word	0x08012558
 80026ec:	20000dcc 	.word	0x20000dcc
 80026f0:	20000e64 	.word	0x20000e64
 80026f4:	20000dc0 	.word	0x20000dc0
 80026f8:	20000dbc 	.word	0x20000dbc
 80026fc:	20000cec 	.word	0x20000cec

08002700 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b094      	sub	sp, #80	@ 0x50
 8002704:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002706:	f107 0318 	add.w	r3, r7, #24
 800270a:	2238      	movs	r2, #56	@ 0x38
 800270c:	2100      	movs	r1, #0
 800270e:	4618      	mov	r0, r3
 8002710:	f00d fad4 	bl	800fcbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002714:	1d3b      	adds	r3, r7, #4
 8002716:	2200      	movs	r2, #0
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	605a      	str	r2, [r3, #4]
 800271c:	609a      	str	r2, [r3, #8]
 800271e:	60da      	str	r2, [r3, #12]
 8002720:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002722:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002726:	f004 f909 	bl	800693c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48
 800272a:	2323      	movs	r3, #35	@ 0x23
 800272c:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800272e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002732:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002734:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002738:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800273a:	2340      	movs	r3, #64	@ 0x40
 800273c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800273e:	2301      	movs	r3, #1
 8002740:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002742:	2302      	movs	r3, #2
 8002744:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002746:	2303      	movs	r3, #3
 8002748:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800274a:	2304      	movs	r3, #4
 800274c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 45;
 800274e:	232d      	movs	r3, #45	@ 0x2d
 8002750:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002752:	2302      	movs	r3, #2
 8002754:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002756:	2302      	movs	r3, #2
 8002758:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800275a:	2302      	movs	r3, #2
 800275c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800275e:	f107 0318 	add.w	r3, r7, #24
 8002762:	4618      	mov	r0, r3
 8002764:	f004 f99e 	bl	8006aa4 <HAL_RCC_OscConfig>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800276e:	f000 f819 	bl	80027a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002772:	230f      	movs	r3, #15
 8002774:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002776:	2303      	movs	r3, #3
 8002778:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800277a:	2300      	movs	r3, #0
 800277c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800277e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8002782:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002784:	2300      	movs	r3, #0
 8002786:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002788:	1d3b      	adds	r3, r7, #4
 800278a:	2102      	movs	r1, #2
 800278c:	4618      	mov	r0, r3
 800278e:	f004 fc9b 	bl	80070c8 <HAL_RCC_ClockConfig>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002798:	f000 f804 	bl	80027a4 <Error_Handler>
  }
}
 800279c:	bf00      	nop
 800279e:	3750      	adds	r7, #80	@ 0x50
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027a8:	b672      	cpsid	i
}
 80027aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027ac:	bf00      	nop
 80027ae:	e7fd      	b.n	80027ac <Error_Handler+0x8>

080027b0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80027b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002824 <MX_SPI1_Init+0x74>)
 80027b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002828 <MX_SPI1_Init+0x78>)
 80027b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80027ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002824 <MX_SPI1_Init+0x74>)
 80027bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80027c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80027c2:	4b18      	ldr	r3, [pc, #96]	@ (8002824 <MX_SPI1_Init+0x74>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80027c8:	4b16      	ldr	r3, [pc, #88]	@ (8002824 <MX_SPI1_Init+0x74>)
 80027ca:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80027ce:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027d0:	4b14      	ldr	r3, [pc, #80]	@ (8002824 <MX_SPI1_Init+0x74>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027d6:	4b13      	ldr	r3, [pc, #76]	@ (8002824 <MX_SPI1_Init+0x74>)
 80027d8:	2200      	movs	r2, #0
 80027da:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80027dc:	4b11      	ldr	r3, [pc, #68]	@ (8002824 <MX_SPI1_Init+0x74>)
 80027de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027e2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80027e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002824 <MX_SPI1_Init+0x74>)
 80027e6:	2210      	movs	r2, #16
 80027e8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002824 <MX_SPI1_Init+0x74>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80027f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002824 <MX_SPI1_Init+0x74>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002824 <MX_SPI1_Init+0x74>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80027fc:	4b09      	ldr	r3, [pc, #36]	@ (8002824 <MX_SPI1_Init+0x74>)
 80027fe:	2207      	movs	r2, #7
 8002800:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002802:	4b08      	ldr	r3, [pc, #32]	@ (8002824 <MX_SPI1_Init+0x74>)
 8002804:	2200      	movs	r2, #0
 8002806:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002808:	4b06      	ldr	r3, [pc, #24]	@ (8002824 <MX_SPI1_Init+0x74>)
 800280a:	2208      	movs	r2, #8
 800280c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800280e:	4805      	ldr	r0, [pc, #20]	@ (8002824 <MX_SPI1_Init+0x74>)
 8002810:	f005 f862 	bl	80078d8 <HAL_SPI_Init>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800281a:	f7ff ffc3 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800281e:	bf00      	nop
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	20000d54 	.word	0x20000d54
 8002828:	40013000 	.word	0x40013000

0800282c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b08a      	sub	sp, #40	@ 0x28
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002834:	f107 0314 	add.w	r3, r7, #20
 8002838:	2200      	movs	r2, #0
 800283a:	601a      	str	r2, [r3, #0]
 800283c:	605a      	str	r2, [r3, #4]
 800283e:	609a      	str	r2, [r3, #8]
 8002840:	60da      	str	r2, [r3, #12]
 8002842:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a17      	ldr	r2, [pc, #92]	@ (80028a8 <HAL_SPI_MspInit+0x7c>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d128      	bne.n	80028a0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800284e:	4b17      	ldr	r3, [pc, #92]	@ (80028ac <HAL_SPI_MspInit+0x80>)
 8002850:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002852:	4a16      	ldr	r2, [pc, #88]	@ (80028ac <HAL_SPI_MspInit+0x80>)
 8002854:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002858:	6613      	str	r3, [r2, #96]	@ 0x60
 800285a:	4b14      	ldr	r3, [pc, #80]	@ (80028ac <HAL_SPI_MspInit+0x80>)
 800285c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800285e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002862:	613b      	str	r3, [r7, #16]
 8002864:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002866:	4b11      	ldr	r3, [pc, #68]	@ (80028ac <HAL_SPI_MspInit+0x80>)
 8002868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800286a:	4a10      	ldr	r2, [pc, #64]	@ (80028ac <HAL_SPI_MspInit+0x80>)
 800286c:	f043 0301 	orr.w	r3, r3, #1
 8002870:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002872:	4b0e      	ldr	r3, [pc, #56]	@ (80028ac <HAL_SPI_MspInit+0x80>)
 8002874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800287e:	23e0      	movs	r3, #224	@ 0xe0
 8002880:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002882:	2302      	movs	r3, #2
 8002884:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002886:	2300      	movs	r3, #0
 8002888:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800288a:	2300      	movs	r3, #0
 800288c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800288e:	2305      	movs	r3, #5
 8002890:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002892:	f107 0314 	add.w	r3, r7, #20
 8002896:	4619      	mov	r1, r3
 8002898:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800289c:	f002 ff5c 	bl	8005758 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80028a0:	bf00      	nop
 80028a2:	3728      	adds	r7, #40	@ 0x28
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	40013000 	.word	0x40013000
 80028ac:	40021000 	.word	0x40021000

080028b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028b6:	4b0f      	ldr	r3, [pc, #60]	@ (80028f4 <HAL_MspInit+0x44>)
 80028b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ba:	4a0e      	ldr	r2, [pc, #56]	@ (80028f4 <HAL_MspInit+0x44>)
 80028bc:	f043 0301 	orr.w	r3, r3, #1
 80028c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80028c2:	4b0c      	ldr	r3, [pc, #48]	@ (80028f4 <HAL_MspInit+0x44>)
 80028c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028c6:	f003 0301 	and.w	r3, r3, #1
 80028ca:	607b      	str	r3, [r7, #4]
 80028cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028ce:	4b09      	ldr	r3, [pc, #36]	@ (80028f4 <HAL_MspInit+0x44>)
 80028d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d2:	4a08      	ldr	r2, [pc, #32]	@ (80028f4 <HAL_MspInit+0x44>)
 80028d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80028da:	4b06      	ldr	r3, [pc, #24]	@ (80028f4 <HAL_MspInit+0x44>)
 80028dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028e2:	603b      	str	r3, [r7, #0]
 80028e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80028e6:	f004 f8cd 	bl	8006a84 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028ea:	bf00      	nop
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	40021000 	.word	0x40021000

080028f8 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
extern 	volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 80028fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002938 <SDTimer_Handler+0x40>)
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	b2db      	uxtb	r3, r3
 8002902:	2b00      	cmp	r3, #0
 8002904:	d006      	beq.n	8002914 <SDTimer_Handler+0x1c>
    Timer1--;
 8002906:	4b0c      	ldr	r3, [pc, #48]	@ (8002938 <SDTimer_Handler+0x40>)
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	b2db      	uxtb	r3, r3
 800290c:	3b01      	subs	r3, #1
 800290e:	b2da      	uxtb	r2, r3
 8002910:	4b09      	ldr	r3, [pc, #36]	@ (8002938 <SDTimer_Handler+0x40>)
 8002912:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 8002914:	4b09      	ldr	r3, [pc, #36]	@ (800293c <SDTimer_Handler+0x44>)
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d006      	beq.n	800292c <SDTimer_Handler+0x34>
    Timer2--;
 800291e:	4b07      	ldr	r3, [pc, #28]	@ (800293c <SDTimer_Handler+0x44>)
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	b2db      	uxtb	r3, r3
 8002924:	3b01      	subs	r3, #1
 8002926:	b2da      	uxtb	r2, r3
 8002928:	4b04      	ldr	r3, [pc, #16]	@ (800293c <SDTimer_Handler+0x44>)
 800292a:	701a      	strb	r2, [r3, #0]
}
 800292c:	bf00      	nop
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	200003b8 	.word	0x200003b8
 800293c:	200003b9 	.word	0x200003b9

08002940 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002944:	bf00      	nop
 8002946:	e7fd      	b.n	8002944 <NMI_Handler+0x4>

08002948 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800294c:	bf00      	nop
 800294e:	e7fd      	b.n	800294c <HardFault_Handler+0x4>

08002950 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002954:	bf00      	nop
 8002956:	e7fd      	b.n	8002954 <MemManage_Handler+0x4>

08002958 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800295c:	bf00      	nop
 800295e:	e7fd      	b.n	800295c <BusFault_Handler+0x4>

08002960 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002964:	bf00      	nop
 8002966:	e7fd      	b.n	8002964 <UsageFault_Handler+0x4>

08002968 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002976:	b480      	push	{r7}
 8002978:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800297a:	bf00      	nop
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002988:	bf00      	nop
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
	...

08002994 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

	  FatFsCnt++;
 8002998:	4b0a      	ldr	r3, [pc, #40]	@ (80029c4 <SysTick_Handler+0x30>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	b2db      	uxtb	r3, r3
 800299e:	3301      	adds	r3, #1
 80029a0:	b2da      	uxtb	r2, r3
 80029a2:	4b08      	ldr	r3, [pc, #32]	@ (80029c4 <SysTick_Handler+0x30>)
 80029a4:	701a      	strb	r2, [r3, #0]
	  if(FatFsCnt >= 10)
 80029a6:	4b07      	ldr	r3, [pc, #28]	@ (80029c4 <SysTick_Handler+0x30>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2b09      	cmp	r3, #9
 80029ae:	d904      	bls.n	80029ba <SysTick_Handler+0x26>
	  {
	    FatFsCnt = 0;
 80029b0:	4b04      	ldr	r3, [pc, #16]	@ (80029c4 <SysTick_Handler+0x30>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	701a      	strb	r2, [r3, #0]
	    SDTimer_Handler();
 80029b6:	f7ff ff9f 	bl	80028f8 <SDTimer_Handler>
	  }
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029ba:	f001 f801 	bl	80039c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029be:	bf00      	nop
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	20000dc4 	.word	0x20000dc4

080029c8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80029cc:	2002      	movs	r0, #2
 80029ce:	f003 f877 	bl	8005ac0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80029d2:	bf00      	nop
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80029da:	2004      	movs	r0, #4
 80029dc:	f003 f870 	bl	8005ac0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80029e0:	bf00      	nop
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 80029e8:	4802      	ldr	r0, [pc, #8]	@ (80029f4 <DMA1_Channel1_IRQHandler+0x10>)
 80029ea:	f002 fd5a 	bl	80054a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80029ee:	bf00      	nop
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	20000fd8 	.word	0x20000fd8

080029f8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 80029fc:	4802      	ldr	r0, [pc, #8]	@ (8002a08 <DMA1_Channel2_IRQHandler+0x10>)
 80029fe:	f002 fd50 	bl	80054a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002a02:	bf00      	nop
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	20001038 	.word	0x20001038

08002a0c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002a10:	4802      	ldr	r0, [pc, #8]	@ (8002a1c <DMA1_Channel3_IRQHandler+0x10>)
 8002a12:	f002 fd46 	bl	80054a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002a16:	bf00      	nop
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	200002f4 	.word	0x200002f4

08002a20 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002a24:	4802      	ldr	r0, [pc, #8]	@ (8002a30 <DMA1_Channel4_IRQHandler+0x10>)
 8002a26:	f002 fd3c 	bl	80054a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002a2a:	bf00      	nop
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	20001098 	.word	0x20001098

08002a34 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002a38:	4802      	ldr	r0, [pc, #8]	@ (8002a44 <DMA1_Channel5_IRQHandler+0x10>)
 8002a3a:	f002 fd32 	bl	80054a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002a3e:	bf00      	nop
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	20000354 	.word	0x20000354

08002a48 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002a48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a4a:	b087      	sub	sp, #28
 8002a4c:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a4e:	482d      	ldr	r0, [pc, #180]	@ (8002b04 <TIM2_IRQHandler+0xbc>)
 8002a50:	f005 ff18 	bl	8008884 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  if(indexsdcard<=5000){
 8002a54:	4b2c      	ldr	r3, [pc, #176]	@ (8002b08 <TIM2_IRQHandler+0xc0>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	dc33      	bgt.n	8002ac8 <TIM2_IRQHandler+0x80>
  Read_sensor_data();
 8002a60:	f7fe fbbc 	bl	80011dc <Read_sensor_data>
  snprintf((uint8_t *) SD_Card_Write_Buffer,100,"%d,%d,%d,%d,%d,%d,%d \n",indexsdcard,buffer6axe[0],buffer6axe[1],buffer6axe[2],buffer6axe[3],buffer6axe[4],buffer6axe[5]);
 8002a64:	4b28      	ldr	r3, [pc, #160]	@ (8002b08 <TIM2_IRQHandler+0xc0>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a28      	ldr	r2, [pc, #160]	@ (8002b0c <TIM2_IRQHandler+0xc4>)
 8002a6a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002a6e:	4611      	mov	r1, r2
 8002a70:	4a26      	ldr	r2, [pc, #152]	@ (8002b0c <TIM2_IRQHandler+0xc4>)
 8002a72:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8002a76:	4610      	mov	r0, r2
 8002a78:	4a24      	ldr	r2, [pc, #144]	@ (8002b0c <TIM2_IRQHandler+0xc4>)
 8002a7a:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8002a7e:	4614      	mov	r4, r2
 8002a80:	4a22      	ldr	r2, [pc, #136]	@ (8002b0c <TIM2_IRQHandler+0xc4>)
 8002a82:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8002a86:	4615      	mov	r5, r2
 8002a88:	4a20      	ldr	r2, [pc, #128]	@ (8002b0c <TIM2_IRQHandler+0xc4>)
 8002a8a:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8002a8e:	4616      	mov	r6, r2
 8002a90:	4a1e      	ldr	r2, [pc, #120]	@ (8002b0c <TIM2_IRQHandler+0xc4>)
 8002a92:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8002a96:	9205      	str	r2, [sp, #20]
 8002a98:	9604      	str	r6, [sp, #16]
 8002a9a:	9503      	str	r5, [sp, #12]
 8002a9c:	9402      	str	r4, [sp, #8]
 8002a9e:	9001      	str	r0, [sp, #4]
 8002aa0:	9100      	str	r1, [sp, #0]
 8002aa2:	4a1b      	ldr	r2, [pc, #108]	@ (8002b10 <TIM2_IRQHandler+0xc8>)
 8002aa4:	2164      	movs	r1, #100	@ 0x64
 8002aa6:	481b      	ldr	r0, [pc, #108]	@ (8002b14 <TIM2_IRQHandler+0xcc>)
 8002aa8:	f00c ffdc 	bl	800fa64 <sniprintf>
  f_puts((uint8_t *) SD_Card_Write_Buffer, &fil);
 8002aac:	491a      	ldr	r1, [pc, #104]	@ (8002b18 <TIM2_IRQHandler+0xd0>)
 8002aae:	4819      	ldr	r0, [pc, #100]	@ (8002b14 <TIM2_IRQHandler+0xcc>)
 8002ab0:	f00b f891 	bl	800dbd6 <f_puts>
  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_14);
 8002ab4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002ab8:	4818      	ldr	r0, [pc, #96]	@ (8002b1c <TIM2_IRQHandler+0xd4>)
 8002aba:	f002 ffe7 	bl	8005a8c <HAL_GPIO_TogglePin>
  indexsdcard++;
 8002abe:	4b12      	ldr	r3, [pc, #72]	@ (8002b08 <TIM2_IRQHandler+0xc0>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	4a10      	ldr	r2, [pc, #64]	@ (8002b08 <TIM2_IRQHandler+0xc0>)
 8002ac6:	6013      	str	r3, [r2, #0]
  }

  if(indexsdcard==5000){
 8002ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8002b08 <TIM2_IRQHandler+0xc0>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d112      	bne.n	8002afa <TIM2_IRQHandler+0xb2>
	  f_close(&fil);
 8002ad4:	4810      	ldr	r0, [pc, #64]	@ (8002b18 <TIM2_IRQHandler+0xd0>)
 8002ad6:	f00a ff28 	bl	800d92a <f_close>
	  f_mount(NULL, "", 1);
 8002ada:	2201      	movs	r2, #1
 8002adc:	4910      	ldr	r1, [pc, #64]	@ (8002b20 <TIM2_IRQHandler+0xd8>)
 8002ade:	2000      	movs	r0, #0
 8002ae0:	f00a fb30 	bl	800d144 <f_mount>
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002aea:	480c      	ldr	r0, [pc, #48]	@ (8002b1c <TIM2_IRQHandler+0xd4>)
 8002aec:	f002 ffb6 	bl	8005a5c <HAL_GPIO_WritePin>


    indexsdcard++;
 8002af0:	4b05      	ldr	r3, [pc, #20]	@ (8002b08 <TIM2_IRQHandler+0xc0>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	3301      	adds	r3, #1
 8002af6:	4a04      	ldr	r2, [pc, #16]	@ (8002b08 <TIM2_IRQHandler+0xc0>)
 8002af8:	6013      	str	r3, [r2, #0]
    }


  /* USER CODE END TIM2_IRQn 1 */
}
 8002afa:	bf00      	nop
 8002afc:	3704      	adds	r7, #4
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b02:	bf00      	nop
 8002b04:	20000dcc 	.word	0x20000dcc
 8002b08:	20000d50 	.word	0x20000d50
 8002b0c:	20000210 	.word	0x20000210
 8002b10:	08012560 	.word	0x08012560
 8002b14:	20000bc0 	.word	0x20000bc0
 8002b18:	20000644 	.word	0x20000644
 8002b1c:	48000400 	.word	0x48000400
 8002b20:	08012578 	.word	0x08012578

08002b24 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002b28:	480d      	ldr	r0, [pc, #52]	@ (8002b60 <TIM3_IRQHandler+0x3c>)
 8002b2a:	f005 feab 	bl	8008884 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  if (compteur != 4){
 8002b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8002b64 <TIM3_IRQHandler+0x40>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	2b04      	cmp	r3, #4
 8002b34:	d007      	beq.n	8002b46 <TIM3_IRQHandler+0x22>
	  flag_capteur = 1;
 8002b36:	4b0c      	ldr	r3, [pc, #48]	@ (8002b68 <TIM3_IRQHandler+0x44>)
 8002b38:	2201      	movs	r2, #1
 8002b3a:	601a      	str	r2, [r3, #0]
	  compteur ++;
 8002b3c:	4b09      	ldr	r3, [pc, #36]	@ (8002b64 <TIM3_IRQHandler+0x40>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	3301      	adds	r3, #1
 8002b42:	4a08      	ldr	r2, [pc, #32]	@ (8002b64 <TIM3_IRQHandler+0x40>)
 8002b44:	6013      	str	r3, [r2, #0]
  }
  if (compteur==4){
 8002b46:	4b07      	ldr	r3, [pc, #28]	@ (8002b64 <TIM3_IRQHandler+0x40>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2b04      	cmp	r3, #4
 8002b4c:	d105      	bne.n	8002b5a <TIM3_IRQHandler+0x36>
	  flag_envoi = 1;
 8002b4e:	4b07      	ldr	r3, [pc, #28]	@ (8002b6c <TIM3_IRQHandler+0x48>)
 8002b50:	2201      	movs	r2, #1
 8002b52:	601a      	str	r2, [r3, #0]
	  compteur = 0;
 8002b54:	4b03      	ldr	r3, [pc, #12]	@ (8002b64 <TIM3_IRQHandler+0x40>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	601a      	str	r2, [r3, #0]
  }

  /* USER CODE END TIM3_IRQn 1 */
}
 8002b5a:	bf00      	nop
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	20000e18 	.word	0x20000e18
 8002b64:	20000db8 	.word	0x20000db8
 8002b68:	20000dc0 	.word	0x20000dc0
 8002b6c:	20000dbc 	.word	0x20000dbc

08002b70 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b74:	4802      	ldr	r0, [pc, #8]	@ (8002b80 <USART1_IRQHandler+0x10>)
 8002b76:	f007 f969 	bl	8009e4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002b7a:	bf00      	nop
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	20000f44 	.word	0x20000f44

08002b84 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002b88:	4802      	ldr	r0, [pc, #8]	@ (8002b94 <LPUART1_IRQHandler+0x10>)
 8002b8a:	f007 f95f 	bl	8009e4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002b8e:	bf00      	nop
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	20000eb0 	.word	0x20000eb0

08002b98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  return 1;
 8002b9c:	2301      	movs	r3, #1
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr

08002ba8 <_kill>:

int _kill(int pid, int sig)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bb2:	f00d f8f7 	bl	800fda4 <__errno>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2216      	movs	r2, #22
 8002bba:	601a      	str	r2, [r3, #0]
  return -1;
 8002bbc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <_exit>:

void _exit (int status)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bd0:	f04f 31ff 	mov.w	r1, #4294967295
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f7ff ffe7 	bl	8002ba8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002bda:	bf00      	nop
 8002bdc:	e7fd      	b.n	8002bda <_exit+0x12>

08002bde <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bde:	b580      	push	{r7, lr}
 8002be0:	b086      	sub	sp, #24
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	60f8      	str	r0, [r7, #12]
 8002be6:	60b9      	str	r1, [r7, #8]
 8002be8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bea:	2300      	movs	r3, #0
 8002bec:	617b      	str	r3, [r7, #20]
 8002bee:	e00a      	b.n	8002c06 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002bf0:	f3af 8000 	nop.w
 8002bf4:	4601      	mov	r1, r0
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	1c5a      	adds	r2, r3, #1
 8002bfa:	60ba      	str	r2, [r7, #8]
 8002bfc:	b2ca      	uxtb	r2, r1
 8002bfe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	3301      	adds	r3, #1
 8002c04:	617b      	str	r3, [r7, #20]
 8002c06:	697a      	ldr	r2, [r7, #20]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	dbf0      	blt.n	8002bf0 <_read+0x12>
  }

  return len;
 8002c0e:	687b      	ldr	r3, [r7, #4]
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b086      	sub	sp, #24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c24:	2300      	movs	r3, #0
 8002c26:	617b      	str	r3, [r7, #20]
 8002c28:	e009      	b.n	8002c3e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	1c5a      	adds	r2, r3, #1
 8002c2e:	60ba      	str	r2, [r7, #8]
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	617b      	str	r3, [r7, #20]
 8002c3e:	697a      	ldr	r2, [r7, #20]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	dbf1      	blt.n	8002c2a <_write+0x12>
  }
  return len;
 8002c46:	687b      	ldr	r3, [r7, #4]
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3718      	adds	r7, #24
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <_close>:

int _close(int file)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c78:	605a      	str	r2, [r3, #4]
  return 0;
 8002c7a:	2300      	movs	r3, #0
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <_isatty>:

int _isatty(int file)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c90:	2301      	movs	r3, #1
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b085      	sub	sp, #20
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	60f8      	str	r0, [r7, #12]
 8002ca6:	60b9      	str	r1, [r7, #8]
 8002ca8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3714      	adds	r7, #20
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cc0:	4a14      	ldr	r2, [pc, #80]	@ (8002d14 <_sbrk+0x5c>)
 8002cc2:	4b15      	ldr	r3, [pc, #84]	@ (8002d18 <_sbrk+0x60>)
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ccc:	4b13      	ldr	r3, [pc, #76]	@ (8002d1c <_sbrk+0x64>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d102      	bne.n	8002cda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cd4:	4b11      	ldr	r3, [pc, #68]	@ (8002d1c <_sbrk+0x64>)
 8002cd6:	4a12      	ldr	r2, [pc, #72]	@ (8002d20 <_sbrk+0x68>)
 8002cd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cda:	4b10      	ldr	r3, [pc, #64]	@ (8002d1c <_sbrk+0x64>)
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4413      	add	r3, r2
 8002ce2:	693a      	ldr	r2, [r7, #16]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d207      	bcs.n	8002cf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ce8:	f00d f85c 	bl	800fda4 <__errno>
 8002cec:	4603      	mov	r3, r0
 8002cee:	220c      	movs	r2, #12
 8002cf0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8002cf6:	e009      	b.n	8002d0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cf8:	4b08      	ldr	r3, [pc, #32]	@ (8002d1c <_sbrk+0x64>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cfe:	4b07      	ldr	r3, [pc, #28]	@ (8002d1c <_sbrk+0x64>)
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4413      	add	r3, r2
 8002d06:	4a05      	ldr	r2, [pc, #20]	@ (8002d1c <_sbrk+0x64>)
 8002d08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3718      	adds	r7, #24
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	20008000 	.word	0x20008000
 8002d18:	00000400 	.word	0x00000400
 8002d1c:	20000dc8 	.word	0x20000dc8
 8002d20:	20001560 	.word	0x20001560

08002d24 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002d28:	4b06      	ldr	r3, [pc, #24]	@ (8002d44 <SystemInit+0x20>)
 8002d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d2e:	4a05      	ldr	r2, [pc, #20]	@ (8002d44 <SystemInit+0x20>)
 8002d30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d38:	bf00      	nop
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	e000ed00 	.word	0xe000ed00

08002d48 <INIT_PERM_TARVOS>:

	HAL_UART_Transmit(&hlpuart1,"yo",sizeof("yo"),100);
	HAL_Delay(1000);
}

void INIT_PERM_TARVOS(uint8_t Hadr, uint8_t Sadr) {
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b08e      	sub	sp, #56	@ 0x38
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	4603      	mov	r3, r0
 8002d50:	460a      	mov	r2, r1
 8002d52:	71fb      	strb	r3, [r7, #7]
 8002d54:	4613      	mov	r3, r2
 8002d56:	71bb      	strb	r3, [r7, #6]
    // On passe le module en mode 1 byte (scurit)
    uint8_t mode1[6] = {0x02, 0x09, 0x02, 0x04, 0x01,0x00};
 8002d58:	4a4a      	ldr	r2, [pc, #296]	@ (8002e84 <INIT_PERM_TARVOS+0x13c>)
 8002d5a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002d5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002d62:	6018      	str	r0, [r3, #0]
 8002d64:	3304      	adds	r3, #4
 8002d66:	8019      	strh	r1, [r3, #0]
    mode1[5] = Get_CRC8(mode1, 5); // Ajout du CRC
 8002d68:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002d6c:	2105      	movs	r1, #5
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f000 f892 	bl	8002e98 <Get_CRC8>
 8002d74:	4603      	mov	r3, r0
 8002d76:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    HAL_UART_Transmit(&hlpuart1,(uint8_t *)mode1, sizeof(mode1), 500);
 8002d7a:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8002d7e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002d82:	2206      	movs	r2, #6
 8002d84:	4840      	ldr	r0, [pc, #256]	@ (8002e88 <INIT_PERM_TARVOS+0x140>)
 8002d86:	f006 fe79 	bl	8009a7c <HAL_UART_Transmit>

    // On change le canal (la frquence du module)
    uint8_t frequence[6] = {0x02, 0x09, 0x02, 0x03, 0x82, 0x00}; // 869.5 MHz -> 130 = 0x82
 8002d8a:	4a40      	ldr	r2, [pc, #256]	@ (8002e8c <INIT_PERM_TARVOS+0x144>)
 8002d8c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002d90:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002d94:	6018      	str	r0, [r3, #0]
 8002d96:	3304      	adds	r3, #4
 8002d98:	8019      	strh	r1, [r3, #0]
    frequence[5] = Get_CRC8(frequence, 5); // Ajout du CRC
 8002d9a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002d9e:	2105      	movs	r1, #5
 8002da0:	4618      	mov	r0, r3
 8002da2:	f000 f879 	bl	8002e98 <Get_CRC8>
 8002da6:	4603      	mov	r3, r0
 8002da8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    HAL_UART_Transmit(&hlpuart1, frequence, sizeof(frequence), 500);
 8002dac:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8002db0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002db4:	2206      	movs	r2, #6
 8002db6:	4834      	ldr	r0, [pc, #208]	@ (8002e88 <INIT_PERM_TARVOS+0x140>)
 8002db8:	f006 fe60 	bl	8009a7c <HAL_UART_Transmit>

    // On modifie la puissance (ici  500mW max)
    uint8_t puissance[6] = {0x02, 0x09, 0x02, 0x02, 0x1B, 0x00};
 8002dbc:	4a34      	ldr	r2, [pc, #208]	@ (8002e90 <INIT_PERM_TARVOS+0x148>)
 8002dbe:	f107 0320 	add.w	r3, r7, #32
 8002dc2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002dc6:	6018      	str	r0, [r3, #0]
 8002dc8:	3304      	adds	r3, #4
 8002dca:	8019      	strh	r1, [r3, #0]
    puissance[5] = Get_CRC8(puissance, 5); // Ajout du CRC
 8002dcc:	f107 0320 	add.w	r3, r7, #32
 8002dd0:	2105      	movs	r1, #5
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f000 f860 	bl	8002e98 <Get_CRC8>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    HAL_UART_Transmit(&hlpuart1, puissance, sizeof(puissance), 500);
 8002dde:	f107 0120 	add.w	r1, r7, #32
 8002de2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002de6:	2206      	movs	r2, #6
 8002de8:	4827      	ldr	r0, [pc, #156]	@ (8002e88 <INIT_PERM_TARVOS+0x140>)
 8002dea:	f006 fe47 	bl	8009a7c <HAL_UART_Transmit>

    // On modifie l'adresse de la source
    uint8_t Sadrr[6] = {0x02, 0x09, 0x02, 0x0B, Hadr, 0x00};
 8002dee:	2302      	movs	r3, #2
 8002df0:	763b      	strb	r3, [r7, #24]
 8002df2:	2309      	movs	r3, #9
 8002df4:	767b      	strb	r3, [r7, #25]
 8002df6:	2302      	movs	r3, #2
 8002df8:	76bb      	strb	r3, [r7, #26]
 8002dfa:	230b      	movs	r3, #11
 8002dfc:	76fb      	strb	r3, [r7, #27]
 8002dfe:	79fb      	ldrb	r3, [r7, #7]
 8002e00:	773b      	strb	r3, [r7, #28]
 8002e02:	2300      	movs	r3, #0
 8002e04:	777b      	strb	r3, [r7, #29]
    Sadrr[5] = Get_CRC8(Sadrr, 5); // Ajout du CRC
 8002e06:	f107 0318 	add.w	r3, r7, #24
 8002e0a:	2105      	movs	r1, #5
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f000 f843 	bl	8002e98 <Get_CRC8>
 8002e12:	4603      	mov	r3, r0
 8002e14:	777b      	strb	r3, [r7, #29]
    HAL_UART_Transmit(&hlpuart1, Sadrr, sizeof(Sadrr), 500);
 8002e16:	f107 0118 	add.w	r1, r7, #24
 8002e1a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002e1e:	2206      	movs	r2, #6
 8002e20:	4819      	ldr	r0, [pc, #100]	@ (8002e88 <INIT_PERM_TARVOS+0x140>)
 8002e22:	f006 fe2b 	bl	8009a7c <HAL_UART_Transmit>

    // On modifie l'adresse avec qui on veut communiquer
	uint8_t send[6] = {0x02, 0x09, 0x02, 0x08, Sadr, 0x00};
 8002e26:	2302      	movs	r3, #2
 8002e28:	743b      	strb	r3, [r7, #16]
 8002e2a:	2309      	movs	r3, #9
 8002e2c:	747b      	strb	r3, [r7, #17]
 8002e2e:	2302      	movs	r3, #2
 8002e30:	74bb      	strb	r3, [r7, #18]
 8002e32:	2308      	movs	r3, #8
 8002e34:	74fb      	strb	r3, [r7, #19]
 8002e36:	79bb      	ldrb	r3, [r7, #6]
 8002e38:	753b      	strb	r3, [r7, #20]
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	757b      	strb	r3, [r7, #21]
	send[5] = Get_CRC8(send, 5); // Ajout du CRC
 8002e3e:	f107 0310 	add.w	r3, r7, #16
 8002e42:	2105      	movs	r1, #5
 8002e44:	4618      	mov	r0, r3
 8002e46:	f000 f827 	bl	8002e98 <Get_CRC8>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	757b      	strb	r3, [r7, #21]
	HAL_UART_Transmit(&hlpuart1, send, sizeof(send), 500);
 8002e4e:	f107 0110 	add.w	r1, r7, #16
 8002e52:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002e56:	2206      	movs	r2, #6
 8002e58:	480b      	ldr	r0, [pc, #44]	@ (8002e88 <INIT_PERM_TARVOS+0x140>)
 8002e5a:	f006 fe0f 	bl	8009a7c <HAL_UART_Transmit>

    // On redmarre le module pour mettre  jour les paramtres
    uint8_t restart[4] = {0x02, 0x05, 0x00, 0x07};
 8002e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e94 <INIT_PERM_TARVOS+0x14c>)
 8002e60:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&hlpuart1, restart, sizeof(restart), 500);
 8002e62:	f107 010c 	add.w	r1, r7, #12
 8002e66:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002e6a:	2204      	movs	r2, #4
 8002e6c:	4806      	ldr	r0, [pc, #24]	@ (8002e88 <INIT_PERM_TARVOS+0x140>)
 8002e6e:	f006 fe05 	bl	8009a7c <HAL_UART_Transmit>

    HAL_Delay(1000);
 8002e72:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002e76:	f000 fdc1 	bl	80039fc <HAL_Delay>
}
 8002e7a:	bf00      	nop
 8002e7c:	3738      	adds	r7, #56	@ 0x38
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	08012588 	.word	0x08012588
 8002e88:	20000eb0 	.word	0x20000eb0
 8002e8c:	08012590 	.word	0x08012590
 8002e90:	08012598 	.word	0x08012598
 8002e94:	07000502 	.word	0x07000502

08002e98 <Get_CRC8>:
		HAL_UART_Transmit(&hlpuart1,command,sizeof(command),500);
	}
}
//Calcule du CRC
uint8_t Get_CRC8(uint8_t * bufP, uint16_t len)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	807b      	strh	r3, [r7, #2]
uint8_t crc = 0x00;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	73fb      	strb	r3, [r7, #15]
for (uint16_t i = 0; i < len; i++)
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	81bb      	strh	r3, [r7, #12]
 8002eac:	e009      	b.n	8002ec2 <Get_CRC8+0x2a>
{
crc ^= bufP[i];
 8002eae:	89bb      	ldrh	r3, [r7, #12]
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	4413      	add	r3, r2
 8002eb4:	781a      	ldrb	r2, [r3, #0]
 8002eb6:	7bfb      	ldrb	r3, [r7, #15]
 8002eb8:	4053      	eors	r3, r2
 8002eba:	73fb      	strb	r3, [r7, #15]
for (uint16_t i = 0; i < len; i++)
 8002ebc:	89bb      	ldrh	r3, [r7, #12]
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	81bb      	strh	r3, [r7, #12]
 8002ec2:	89ba      	ldrh	r2, [r7, #12]
 8002ec4:	887b      	ldrh	r3, [r7, #2]
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d3f1      	bcc.n	8002eae <Get_CRC8+0x16>
}
return crc;
 8002eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3714      	adds	r7, #20
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <SEND_DATA_NETW>:

void SEND_DATA_NETW(uint8_t *data, uint8_t channel, uint8_t dest_adress, int length) {
 8002ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002edc:	b088      	sub	sp, #32
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	60f8      	str	r0, [r7, #12]
 8002ee2:	607b      	str	r3, [r7, #4]
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	72fb      	strb	r3, [r7, #11]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	72bb      	strb	r3, [r7, #10]
 8002eec:	466b      	mov	r3, sp
 8002eee:	469a      	mov	sl, r3
    // Longueur totale de la trame : en-tte (5 octets) + donnes + CRC
    uint8_t trame[5 + length + 1]; // +1 pour le CRC
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	1d9e      	adds	r6, r3, #6
 8002ef4:	1e73      	subs	r3, r6, #1
 8002ef6:	61bb      	str	r3, [r7, #24]
 8002ef8:	4632      	mov	r2, r6
 8002efa:	2300      	movs	r3, #0
 8002efc:	4690      	mov	r8, r2
 8002efe:	4699      	mov	r9, r3
 8002f00:	f04f 0200 	mov.w	r2, #0
 8002f04:	f04f 0300 	mov.w	r3, #0
 8002f08:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f0c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f10:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f14:	4632      	mov	r2, r6
 8002f16:	2300      	movs	r3, #0
 8002f18:	4614      	mov	r4, r2
 8002f1a:	461d      	mov	r5, r3
 8002f1c:	f04f 0200 	mov.w	r2, #0
 8002f20:	f04f 0300 	mov.w	r3, #0
 8002f24:	00eb      	lsls	r3, r5, #3
 8002f26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f2a:	00e2      	lsls	r2, r4, #3
 8002f2c:	4633      	mov	r3, r6
 8002f2e:	3307      	adds	r3, #7
 8002f30:	08db      	lsrs	r3, r3, #3
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	ebad 0d03 	sub.w	sp, sp, r3
 8002f38:	466b      	mov	r3, sp
 8002f3a:	3300      	adds	r3, #0
 8002f3c:	617b      	str	r3, [r7, #20]

    // Initialisation de l'en-tte
    trame[0] = 0x02;            // Start byte
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	2202      	movs	r2, #2
 8002f42:	701a      	strb	r2, [r3, #0]
    trame[1] = 0x01;            // Command identifier
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	2201      	movs	r2, #1
 8002f48:	705a      	strb	r2, [r3, #1]
    trame[2] = length + 2;      // Longueur totale (length + channel + dest_adress)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	3302      	adds	r3, #2
 8002f50:	b2da      	uxtb	r2, r3
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	709a      	strb	r2, [r3, #2]
    trame[3] = channel;         // Canal
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	7afa      	ldrb	r2, [r7, #11]
 8002f5a:	70da      	strb	r2, [r3, #3]
    trame[4] = dest_adress;     // Adresse de destination
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	7aba      	ldrb	r2, [r7, #10]
 8002f60:	711a      	strb	r2, [r3, #4]

    // Copie des donnes dans la trame
    for (uint8_t i = 0; i < length; i++) {
 8002f62:	2300      	movs	r3, #0
 8002f64:	77fb      	strb	r3, [r7, #31]
 8002f66:	e00a      	b.n	8002f7e <SEND_DATA_NETW+0xa6>
        trame[5 + i] = data[i];
 8002f68:	7ffb      	ldrb	r3, [r7, #31]
 8002f6a:	68fa      	ldr	r2, [r7, #12]
 8002f6c:	441a      	add	r2, r3
 8002f6e:	7ffb      	ldrb	r3, [r7, #31]
 8002f70:	3305      	adds	r3, #5
 8002f72:	7811      	ldrb	r1, [r2, #0]
 8002f74:	697a      	ldr	r2, [r7, #20]
 8002f76:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < length; i++) {
 8002f78:	7ffb      	ldrb	r3, [r7, #31]
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	77fb      	strb	r3, [r7, #31]
 8002f7e:	7ffb      	ldrb	r3, [r7, #31]
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	dcf0      	bgt.n	8002f68 <SEND_DATA_NETW+0x90>
    }

    // Calcul du CRC (sur tout sauf le CRC lui-mme)
    trame[5 + length] = Get_CRC8(trame, 5 + length);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	3305      	adds	r3, #5
 8002f8c:	b29a      	uxth	r2, r3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	1d5c      	adds	r4, r3, #5
 8002f92:	4611      	mov	r1, r2
 8002f94:	6978      	ldr	r0, [r7, #20]
 8002f96:	f7ff ff7f 	bl	8002e98 <Get_CRC8>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	551a      	strb	r2, [r3, r4]

    // Transmission de la trame
    HAL_UART_Transmit(&hlpuart1, trame, sizeof(trame), 500);
 8002fa2:	b2b2      	uxth	r2, r6
 8002fa4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002fa8:	6979      	ldr	r1, [r7, #20]
 8002faa:	4804      	ldr	r0, [pc, #16]	@ (8002fbc <SEND_DATA_NETW+0xe4>)
 8002fac:	f006 fd66 	bl	8009a7c <HAL_UART_Transmit>
 8002fb0:	46d5      	mov	sp, sl
}
 8002fb2:	bf00      	nop
 8002fb4:	3720      	adds	r7, #32
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fbc:	20000eb0 	.word	0x20000eb0

08002fc0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b088      	sub	sp, #32
 8002fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fc6:	f107 0310 	add.w	r3, r7, #16
 8002fca:	2200      	movs	r2, #0
 8002fcc:	601a      	str	r2, [r3, #0]
 8002fce:	605a      	str	r2, [r3, #4]
 8002fd0:	609a      	str	r2, [r3, #8]
 8002fd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fd4:	1d3b      	adds	r3, r7, #4
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	601a      	str	r2, [r3, #0]
 8002fda:	605a      	str	r2, [r3, #4]
 8002fdc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002fde:	4b1e      	ldr	r3, [pc, #120]	@ (8003058 <MX_TIM2_Init+0x98>)
 8002fe0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002fe4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4499;
 8002fe6:	4b1c      	ldr	r3, [pc, #112]	@ (8003058 <MX_TIM2_Init+0x98>)
 8002fe8:	f241 1293 	movw	r2, #4499	@ 0x1193
 8002fec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fee:	4b1a      	ldr	r3, [pc, #104]	@ (8003058 <MX_TIM2_Init+0x98>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8002ff4:	4b18      	ldr	r3, [pc, #96]	@ (8003058 <MX_TIM2_Init+0x98>)
 8002ff6:	2209      	movs	r2, #9
 8002ff8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ffa:	4b17      	ldr	r3, [pc, #92]	@ (8003058 <MX_TIM2_Init+0x98>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003000:	4b15      	ldr	r3, [pc, #84]	@ (8003058 <MX_TIM2_Init+0x98>)
 8003002:	2200      	movs	r2, #0
 8003004:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003006:	4814      	ldr	r0, [pc, #80]	@ (8003058 <MX_TIM2_Init+0x98>)
 8003008:	f005 fa18 	bl	800843c <HAL_TIM_Base_Init>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003012:	f7ff fbc7 	bl	80027a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003016:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800301a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800301c:	f107 0310 	add.w	r3, r7, #16
 8003020:	4619      	mov	r1, r3
 8003022:	480d      	ldr	r0, [pc, #52]	@ (8003058 <MX_TIM2_Init+0x98>)
 8003024:	f005 fe92 	bl	8008d4c <HAL_TIM_ConfigClockSource>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800302e:	f7ff fbb9 	bl	80027a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003032:	2300      	movs	r3, #0
 8003034:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003036:	2300      	movs	r3, #0
 8003038:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800303a:	1d3b      	adds	r3, r7, #4
 800303c:	4619      	mov	r1, r3
 800303e:	4806      	ldr	r0, [pc, #24]	@ (8003058 <MX_TIM2_Init+0x98>)
 8003040:	f006 fc04 	bl	800984c <HAL_TIMEx_MasterConfigSynchronization>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800304a:	f7ff fbab 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800304e:	bf00      	nop
 8003050:	3720      	adds	r7, #32
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	20000dcc 	.word	0x20000dcc

0800305c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b08e      	sub	sp, #56	@ 0x38
 8003060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003062:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003066:	2200      	movs	r2, #0
 8003068:	601a      	str	r2, [r3, #0]
 800306a:	605a      	str	r2, [r3, #4]
 800306c:	609a      	str	r2, [r3, #8]
 800306e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003070:	f107 031c 	add.w	r3, r7, #28
 8003074:	2200      	movs	r2, #0
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	605a      	str	r2, [r3, #4]
 800307a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800307c:	463b      	mov	r3, r7
 800307e:	2200      	movs	r2, #0
 8003080:	601a      	str	r2, [r3, #0]
 8003082:	605a      	str	r2, [r3, #4]
 8003084:	609a      	str	r2, [r3, #8]
 8003086:	60da      	str	r2, [r3, #12]
 8003088:	611a      	str	r2, [r3, #16]
 800308a:	615a      	str	r2, [r3, #20]
 800308c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800308e:	4b2d      	ldr	r3, [pc, #180]	@ (8003144 <MX_TIM3_Init+0xe8>)
 8003090:	4a2d      	ldr	r2, [pc, #180]	@ (8003148 <MX_TIM3_Init+0xec>)
 8003092:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 44;
 8003094:	4b2b      	ldr	r3, [pc, #172]	@ (8003144 <MX_TIM3_Init+0xe8>)
 8003096:	222c      	movs	r2, #44	@ 0x2c
 8003098:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800309a:	4b2a      	ldr	r3, [pc, #168]	@ (8003144 <MX_TIM3_Init+0xe8>)
 800309c:	2200      	movs	r2, #0
 800309e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 80030a0:	4b28      	ldr	r3, [pc, #160]	@ (8003144 <MX_TIM3_Init+0xe8>)
 80030a2:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80030a6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030a8:	4b26      	ldr	r3, [pc, #152]	@ (8003144 <MX_TIM3_Init+0xe8>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030ae:	4b25      	ldr	r3, [pc, #148]	@ (8003144 <MX_TIM3_Init+0xe8>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80030b4:	4823      	ldr	r0, [pc, #140]	@ (8003144 <MX_TIM3_Init+0xe8>)
 80030b6:	f005 f9c1 	bl	800843c <HAL_TIM_Base_Init>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d001      	beq.n	80030c4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80030c0:	f7ff fb70 	bl	80027a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80030ca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80030ce:	4619      	mov	r1, r3
 80030d0:	481c      	ldr	r0, [pc, #112]	@ (8003144 <MX_TIM3_Init+0xe8>)
 80030d2:	f005 fe3b 	bl	8008d4c <HAL_TIM_ConfigClockSource>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d001      	beq.n	80030e0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80030dc:	f7ff fb62 	bl	80027a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80030e0:	4818      	ldr	r0, [pc, #96]	@ (8003144 <MX_TIM3_Init+0xe8>)
 80030e2:	f005 fa6d 	bl	80085c0 <HAL_TIM_PWM_Init>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d001      	beq.n	80030f0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80030ec:	f7ff fb5a 	bl	80027a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030f0:	2300      	movs	r3, #0
 80030f2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030f4:	2300      	movs	r3, #0
 80030f6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80030f8:	f107 031c 	add.w	r3, r7, #28
 80030fc:	4619      	mov	r1, r3
 80030fe:	4811      	ldr	r0, [pc, #68]	@ (8003144 <MX_TIM3_Init+0xe8>)
 8003100:	f006 fba4 	bl	800984c <HAL_TIMEx_MasterConfigSynchronization>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d001      	beq.n	800310e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800310a:	f7ff fb4b 	bl	80027a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800310e:	2360      	movs	r3, #96	@ 0x60
 8003110:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003112:	2300      	movs	r3, #0
 8003114:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003116:	2300      	movs	r3, #0
 8003118:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800311a:	2300      	movs	r3, #0
 800311c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800311e:	463b      	mov	r3, r7
 8003120:	2200      	movs	r2, #0
 8003122:	4619      	mov	r1, r3
 8003124:	4807      	ldr	r0, [pc, #28]	@ (8003144 <MX_TIM3_Init+0xe8>)
 8003126:	f005 fcfd 	bl	8008b24 <HAL_TIM_PWM_ConfigChannel>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8003130:	f7ff fb38 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003134:	4803      	ldr	r0, [pc, #12]	@ (8003144 <MX_TIM3_Init+0xe8>)
 8003136:	f000 f8ab 	bl	8003290 <HAL_TIM_MspPostInit>

}
 800313a:	bf00      	nop
 800313c:	3738      	adds	r7, #56	@ 0x38
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	20000e18 	.word	0x20000e18
 8003148:	40000400 	.word	0x40000400

0800314c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b088      	sub	sp, #32
 8003150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003152:	f107 0310 	add.w	r3, r7, #16
 8003156:	2200      	movs	r2, #0
 8003158:	601a      	str	r2, [r3, #0]
 800315a:	605a      	str	r2, [r3, #4]
 800315c:	609a      	str	r2, [r3, #8]
 800315e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003160:	1d3b      	adds	r3, r7, #4
 8003162:	2200      	movs	r2, #0
 8003164:	601a      	str	r2, [r3, #0]
 8003166:	605a      	str	r2, [r3, #4]
 8003168:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800316a:	4b1d      	ldr	r3, [pc, #116]	@ (80031e0 <MX_TIM4_Init+0x94>)
 800316c:	4a1d      	ldr	r2, [pc, #116]	@ (80031e4 <MX_TIM4_Init+0x98>)
 800316e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 64000-1;
 8003170:	4b1b      	ldr	r3, [pc, #108]	@ (80031e0 <MX_TIM4_Init+0x94>)
 8003172:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8003176:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003178:	4b19      	ldr	r3, [pc, #100]	@ (80031e0 <MX_TIM4_Init+0x94>)
 800317a:	2200      	movs	r2, #0
 800317c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 800317e:	4b18      	ldr	r3, [pc, #96]	@ (80031e0 <MX_TIM4_Init+0x94>)
 8003180:	2263      	movs	r2, #99	@ 0x63
 8003182:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003184:	4b16      	ldr	r3, [pc, #88]	@ (80031e0 <MX_TIM4_Init+0x94>)
 8003186:	2200      	movs	r2, #0
 8003188:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800318a:	4b15      	ldr	r3, [pc, #84]	@ (80031e0 <MX_TIM4_Init+0x94>)
 800318c:	2200      	movs	r2, #0
 800318e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003190:	4813      	ldr	r0, [pc, #76]	@ (80031e0 <MX_TIM4_Init+0x94>)
 8003192:	f005 f953 	bl	800843c <HAL_TIM_Base_Init>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d001      	beq.n	80031a0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 800319c:	f7ff fb02 	bl	80027a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031a4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80031a6:	f107 0310 	add.w	r3, r7, #16
 80031aa:	4619      	mov	r1, r3
 80031ac:	480c      	ldr	r0, [pc, #48]	@ (80031e0 <MX_TIM4_Init+0x94>)
 80031ae:	f005 fdcd 	bl	8008d4c <HAL_TIM_ConfigClockSource>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80031b8:	f7ff faf4 	bl	80027a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80031bc:	2320      	movs	r3, #32
 80031be:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031c0:	2300      	movs	r3, #0
 80031c2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80031c4:	1d3b      	adds	r3, r7, #4
 80031c6:	4619      	mov	r1, r3
 80031c8:	4805      	ldr	r0, [pc, #20]	@ (80031e0 <MX_TIM4_Init+0x94>)
 80031ca:	f006 fb3f 	bl	800984c <HAL_TIMEx_MasterConfigSynchronization>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80031d4:	f7ff fae6 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80031d8:	bf00      	nop
 80031da:	3720      	adds	r7, #32
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	20000e64 	.word	0x20000e64
 80031e4:	40000800 	.word	0x40000800

080031e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b086      	sub	sp, #24
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031f8:	d114      	bne.n	8003224 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031fa:	4b22      	ldr	r3, [pc, #136]	@ (8003284 <HAL_TIM_Base_MspInit+0x9c>)
 80031fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031fe:	4a21      	ldr	r2, [pc, #132]	@ (8003284 <HAL_TIM_Base_MspInit+0x9c>)
 8003200:	f043 0301 	orr.w	r3, r3, #1
 8003204:	6593      	str	r3, [r2, #88]	@ 0x58
 8003206:	4b1f      	ldr	r3, [pc, #124]	@ (8003284 <HAL_TIM_Base_MspInit+0x9c>)
 8003208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	617b      	str	r3, [r7, #20]
 8003210:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003212:	2200      	movs	r2, #0
 8003214:	2100      	movs	r1, #0
 8003216:	201c      	movs	r0, #28
 8003218:	f001 ff2b 	bl	8005072 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800321c:	201c      	movs	r0, #28
 800321e:	f001 ff42 	bl	80050a6 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003222:	e02a      	b.n	800327a <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM3)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a17      	ldr	r2, [pc, #92]	@ (8003288 <HAL_TIM_Base_MspInit+0xa0>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d114      	bne.n	8003258 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800322e:	4b15      	ldr	r3, [pc, #84]	@ (8003284 <HAL_TIM_Base_MspInit+0x9c>)
 8003230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003232:	4a14      	ldr	r2, [pc, #80]	@ (8003284 <HAL_TIM_Base_MspInit+0x9c>)
 8003234:	f043 0302 	orr.w	r3, r3, #2
 8003238:	6593      	str	r3, [r2, #88]	@ 0x58
 800323a:	4b12      	ldr	r3, [pc, #72]	@ (8003284 <HAL_TIM_Base_MspInit+0x9c>)
 800323c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800323e:	f003 0302 	and.w	r3, r3, #2
 8003242:	613b      	str	r3, [r7, #16]
 8003244:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003246:	2200      	movs	r2, #0
 8003248:	2100      	movs	r1, #0
 800324a:	201d      	movs	r0, #29
 800324c:	f001 ff11 	bl	8005072 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003250:	201d      	movs	r0, #29
 8003252:	f001 ff28 	bl	80050a6 <HAL_NVIC_EnableIRQ>
}
 8003256:	e010      	b.n	800327a <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM4)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a0b      	ldr	r2, [pc, #44]	@ (800328c <HAL_TIM_Base_MspInit+0xa4>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d10b      	bne.n	800327a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003262:	4b08      	ldr	r3, [pc, #32]	@ (8003284 <HAL_TIM_Base_MspInit+0x9c>)
 8003264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003266:	4a07      	ldr	r2, [pc, #28]	@ (8003284 <HAL_TIM_Base_MspInit+0x9c>)
 8003268:	f043 0304 	orr.w	r3, r3, #4
 800326c:	6593      	str	r3, [r2, #88]	@ 0x58
 800326e:	4b05      	ldr	r3, [pc, #20]	@ (8003284 <HAL_TIM_Base_MspInit+0x9c>)
 8003270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003272:	f003 0304 	and.w	r3, r3, #4
 8003276:	60fb      	str	r3, [r7, #12]
 8003278:	68fb      	ldr	r3, [r7, #12]
}
 800327a:	bf00      	nop
 800327c:	3718      	adds	r7, #24
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	40021000 	.word	0x40021000
 8003288:	40000400 	.word	0x40000400
 800328c:	40000800 	.word	0x40000800

08003290 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b088      	sub	sp, #32
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003298:	f107 030c 	add.w	r3, r7, #12
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	605a      	str	r2, [r3, #4]
 80032a2:	609a      	str	r2, [r3, #8]
 80032a4:	60da      	str	r2, [r3, #12]
 80032a6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a11      	ldr	r2, [pc, #68]	@ (80032f4 <HAL_TIM_MspPostInit+0x64>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d11b      	bne.n	80032ea <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032b2:	4b11      	ldr	r3, [pc, #68]	@ (80032f8 <HAL_TIM_MspPostInit+0x68>)
 80032b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032b6:	4a10      	ldr	r2, [pc, #64]	@ (80032f8 <HAL_TIM_MspPostInit+0x68>)
 80032b8:	f043 0304 	orr.w	r3, r3, #4
 80032bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032be:	4b0e      	ldr	r3, [pc, #56]	@ (80032f8 <HAL_TIM_MspPostInit+0x68>)
 80032c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032c2:	f003 0304 	and.w	r3, r3, #4
 80032c6:	60bb      	str	r3, [r7, #8]
 80032c8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80032ca:	2340      	movs	r3, #64	@ 0x40
 80032cc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ce:	2302      	movs	r3, #2
 80032d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032d2:	2300      	movs	r3, #0
 80032d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032d6:	2300      	movs	r3, #0
 80032d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80032da:	2302      	movs	r3, #2
 80032dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032de:	f107 030c 	add.w	r3, r7, #12
 80032e2:	4619      	mov	r1, r3
 80032e4:	4805      	ldr	r0, [pc, #20]	@ (80032fc <HAL_TIM_MspPostInit+0x6c>)
 80032e6:	f002 fa37 	bl	8005758 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80032ea:	bf00      	nop
 80032ec:	3720      	adds	r7, #32
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	40000400 	.word	0x40000400
 80032f8:	40021000 	.word	0x40021000
 80032fc:	48000800 	.word	0x48000800

08003300 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003304:	4b21      	ldr	r3, [pc, #132]	@ (800338c <MX_LPUART1_UART_Init+0x8c>)
 8003306:	4a22      	ldr	r2, [pc, #136]	@ (8003390 <MX_LPUART1_UART_Init+0x90>)
 8003308:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800330a:	4b20      	ldr	r3, [pc, #128]	@ (800338c <MX_LPUART1_UART_Init+0x8c>)
 800330c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003310:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003312:	4b1e      	ldr	r3, [pc, #120]	@ (800338c <MX_LPUART1_UART_Init+0x8c>)
 8003314:	2200      	movs	r2, #0
 8003316:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8003318:	4b1c      	ldr	r3, [pc, #112]	@ (800338c <MX_LPUART1_UART_Init+0x8c>)
 800331a:	2200      	movs	r2, #0
 800331c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800331e:	4b1b      	ldr	r3, [pc, #108]	@ (800338c <MX_LPUART1_UART_Init+0x8c>)
 8003320:	2200      	movs	r2, #0
 8003322:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8003324:	4b19      	ldr	r3, [pc, #100]	@ (800338c <MX_LPUART1_UART_Init+0x8c>)
 8003326:	220c      	movs	r2, #12
 8003328:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800332a:	4b18      	ldr	r3, [pc, #96]	@ (800338c <MX_LPUART1_UART_Init+0x8c>)
 800332c:	2200      	movs	r2, #0
 800332e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003330:	4b16      	ldr	r3, [pc, #88]	@ (800338c <MX_LPUART1_UART_Init+0x8c>)
 8003332:	2200      	movs	r2, #0
 8003334:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003336:	4b15      	ldr	r3, [pc, #84]	@ (800338c <MX_LPUART1_UART_Init+0x8c>)
 8003338:	2200      	movs	r2, #0
 800333a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800333c:	4b13      	ldr	r3, [pc, #76]	@ (800338c <MX_LPUART1_UART_Init+0x8c>)
 800333e:	2200      	movs	r2, #0
 8003340:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003342:	4812      	ldr	r0, [pc, #72]	@ (800338c <MX_LPUART1_UART_Init+0x8c>)
 8003344:	f006 fb4a 	bl	80099dc <HAL_UART_Init>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d001      	beq.n	8003352 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800334e:	f7ff fa29 	bl	80027a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003352:	2100      	movs	r1, #0
 8003354:	480d      	ldr	r0, [pc, #52]	@ (800338c <MX_LPUART1_UART_Init+0x8c>)
 8003356:	f008 f841 	bl	800b3dc <HAL_UARTEx_SetTxFifoThreshold>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d001      	beq.n	8003364 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8003360:	f7ff fa20 	bl	80027a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003364:	2100      	movs	r1, #0
 8003366:	4809      	ldr	r0, [pc, #36]	@ (800338c <MX_LPUART1_UART_Init+0x8c>)
 8003368:	f008 f876 	bl	800b458 <HAL_UARTEx_SetRxFifoThreshold>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8003372:	f7ff fa17 	bl	80027a4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8003376:	4805      	ldr	r0, [pc, #20]	@ (800338c <MX_LPUART1_UART_Init+0x8c>)
 8003378:	f007 fff7 	bl	800b36a <HAL_UARTEx_DisableFifoMode>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8003382:	f7ff fa0f 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003386:	bf00      	nop
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	20000eb0 	.word	0x20000eb0
 8003390:	40008000 	.word	0x40008000

08003394 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003398:	4b22      	ldr	r3, [pc, #136]	@ (8003424 <MX_USART1_UART_Init+0x90>)
 800339a:	4a23      	ldr	r2, [pc, #140]	@ (8003428 <MX_USART1_UART_Init+0x94>)
 800339c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800339e:	4b21      	ldr	r3, [pc, #132]	@ (8003424 <MX_USART1_UART_Init+0x90>)
 80033a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80033a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80033a6:	4b1f      	ldr	r3, [pc, #124]	@ (8003424 <MX_USART1_UART_Init+0x90>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80033ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003424 <MX_USART1_UART_Init+0x90>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80033b2:	4b1c      	ldr	r3, [pc, #112]	@ (8003424 <MX_USART1_UART_Init+0x90>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80033b8:	4b1a      	ldr	r3, [pc, #104]	@ (8003424 <MX_USART1_UART_Init+0x90>)
 80033ba:	220c      	movs	r2, #12
 80033bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033be:	4b19      	ldr	r3, [pc, #100]	@ (8003424 <MX_USART1_UART_Init+0x90>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80033c4:	4b17      	ldr	r3, [pc, #92]	@ (8003424 <MX_USART1_UART_Init+0x90>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80033ca:	4b16      	ldr	r3, [pc, #88]	@ (8003424 <MX_USART1_UART_Init+0x90>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80033d0:	4b14      	ldr	r3, [pc, #80]	@ (8003424 <MX_USART1_UART_Init+0x90>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80033d6:	4b13      	ldr	r3, [pc, #76]	@ (8003424 <MX_USART1_UART_Init+0x90>)
 80033d8:	2200      	movs	r2, #0
 80033da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80033dc:	4811      	ldr	r0, [pc, #68]	@ (8003424 <MX_USART1_UART_Init+0x90>)
 80033de:	f006 fafd 	bl	80099dc <HAL_UART_Init>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d001      	beq.n	80033ec <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80033e8:	f7ff f9dc 	bl	80027a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80033ec:	2100      	movs	r1, #0
 80033ee:	480d      	ldr	r0, [pc, #52]	@ (8003424 <MX_USART1_UART_Init+0x90>)
 80033f0:	f007 fff4 	bl	800b3dc <HAL_UARTEx_SetTxFifoThreshold>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80033fa:	f7ff f9d3 	bl	80027a4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80033fe:	2100      	movs	r1, #0
 8003400:	4808      	ldr	r0, [pc, #32]	@ (8003424 <MX_USART1_UART_Init+0x90>)
 8003402:	f008 f829 	bl	800b458 <HAL_UARTEx_SetRxFifoThreshold>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d001      	beq.n	8003410 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800340c:	f7ff f9ca 	bl	80027a4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003410:	4804      	ldr	r0, [pc, #16]	@ (8003424 <MX_USART1_UART_Init+0x90>)
 8003412:	f007 ffaa 	bl	800b36a <HAL_UARTEx_DisableFifoMode>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d001      	beq.n	8003420 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800341c:	f7ff f9c2 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003420:	bf00      	nop
 8003422:	bd80      	pop	{r7, pc}
 8003424:	20000f44 	.word	0x20000f44
 8003428:	40013800 	.word	0x40013800

0800342c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b09e      	sub	sp, #120	@ 0x78
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003434:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003438:	2200      	movs	r2, #0
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	605a      	str	r2, [r3, #4]
 800343e:	609a      	str	r2, [r3, #8]
 8003440:	60da      	str	r2, [r3, #12]
 8003442:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003444:	f107 0320 	add.w	r3, r7, #32
 8003448:	2244      	movs	r2, #68	@ 0x44
 800344a:	2100      	movs	r1, #0
 800344c:	4618      	mov	r0, r3
 800344e:	f00c fc35 	bl	800fcbc <memset>
  if(uartHandle->Instance==LPUART1)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a92      	ldr	r2, [pc, #584]	@ (80036a0 <HAL_UART_MspInit+0x274>)
 8003458:	4293      	cmp	r3, r2
 800345a:	f040 80b0 	bne.w	80035be <HAL_UART_MspInit+0x192>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800345e:	2320      	movs	r3, #32
 8003460:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003462:	2300      	movs	r3, #0
 8003464:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003466:	f107 0320 	add.w	r3, r7, #32
 800346a:	4618      	mov	r0, r3
 800346c:	f004 f844 	bl	80074f8 <HAL_RCCEx_PeriphCLKConfig>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003476:	f7ff f995 	bl	80027a4 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800347a:	4b8a      	ldr	r3, [pc, #552]	@ (80036a4 <HAL_UART_MspInit+0x278>)
 800347c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800347e:	4a89      	ldr	r2, [pc, #548]	@ (80036a4 <HAL_UART_MspInit+0x278>)
 8003480:	f043 0301 	orr.w	r3, r3, #1
 8003484:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003486:	4b87      	ldr	r3, [pc, #540]	@ (80036a4 <HAL_UART_MspInit+0x278>)
 8003488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	61fb      	str	r3, [r7, #28]
 8003490:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003492:	4b84      	ldr	r3, [pc, #528]	@ (80036a4 <HAL_UART_MspInit+0x278>)
 8003494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003496:	4a83      	ldr	r2, [pc, #524]	@ (80036a4 <HAL_UART_MspInit+0x278>)
 8003498:	f043 0301 	orr.w	r3, r3, #1
 800349c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800349e:	4b81      	ldr	r3, [pc, #516]	@ (80036a4 <HAL_UART_MspInit+0x278>)
 80034a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	61bb      	str	r3, [r7, #24]
 80034a8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034aa:	4b7e      	ldr	r3, [pc, #504]	@ (80036a4 <HAL_UART_MspInit+0x278>)
 80034ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034ae:	4a7d      	ldr	r2, [pc, #500]	@ (80036a4 <HAL_UART_MspInit+0x278>)
 80034b0:	f043 0302 	orr.w	r3, r3, #2
 80034b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034b6:	4b7b      	ldr	r3, [pc, #492]	@ (80036a4 <HAL_UART_MspInit+0x278>)
 80034b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034ba:	f003 0302 	and.w	r3, r3, #2
 80034be:	617b      	str	r3, [r7, #20]
 80034c0:	697b      	ldr	r3, [r7, #20]
    /**LPUART1 GPIO Configuration
    PA3     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80034c2:	2308      	movs	r3, #8
 80034c4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034c6:	2302      	movs	r3, #2
 80034c8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ca:	2300      	movs	r3, #0
 80034cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034ce:	2300      	movs	r3, #0
 80034d0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80034d2:	230c      	movs	r3, #12
 80034d4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034d6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80034da:	4619      	mov	r1, r3
 80034dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80034e0:	f002 f93a 	bl	8005758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80034e4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80034e8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ea:	2302      	movs	r3, #2
 80034ec:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ee:	2300      	movs	r3, #0
 80034f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f2:	2300      	movs	r3, #0
 80034f4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80034f6:	2308      	movs	r3, #8
 80034f8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034fa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80034fe:	4619      	mov	r1, r3
 8003500:	4869      	ldr	r0, [pc, #420]	@ (80036a8 <HAL_UART_MspInit+0x27c>)
 8003502:	f002 f929 	bl	8005758 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 8003506:	4b69      	ldr	r3, [pc, #420]	@ (80036ac <HAL_UART_MspInit+0x280>)
 8003508:	4a69      	ldr	r2, [pc, #420]	@ (80036b0 <HAL_UART_MspInit+0x284>)
 800350a:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 800350c:	4b67      	ldr	r3, [pc, #412]	@ (80036ac <HAL_UART_MspInit+0x280>)
 800350e:	2222      	movs	r2, #34	@ 0x22
 8003510:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003512:	4b66      	ldr	r3, [pc, #408]	@ (80036ac <HAL_UART_MspInit+0x280>)
 8003514:	2200      	movs	r2, #0
 8003516:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003518:	4b64      	ldr	r3, [pc, #400]	@ (80036ac <HAL_UART_MspInit+0x280>)
 800351a:	2200      	movs	r2, #0
 800351c:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800351e:	4b63      	ldr	r3, [pc, #396]	@ (80036ac <HAL_UART_MspInit+0x280>)
 8003520:	2280      	movs	r2, #128	@ 0x80
 8003522:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003524:	4b61      	ldr	r3, [pc, #388]	@ (80036ac <HAL_UART_MspInit+0x280>)
 8003526:	2200      	movs	r2, #0
 8003528:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800352a:	4b60      	ldr	r3, [pc, #384]	@ (80036ac <HAL_UART_MspInit+0x280>)
 800352c:	2200      	movs	r2, #0
 800352e:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8003530:	4b5e      	ldr	r3, [pc, #376]	@ (80036ac <HAL_UART_MspInit+0x280>)
 8003532:	2200      	movs	r2, #0
 8003534:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003536:	4b5d      	ldr	r3, [pc, #372]	@ (80036ac <HAL_UART_MspInit+0x280>)
 8003538:	2200      	movs	r2, #0
 800353a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 800353c:	485b      	ldr	r0, [pc, #364]	@ (80036ac <HAL_UART_MspInit+0x280>)
 800353e:	f001 fdcd 	bl	80050dc <HAL_DMA_Init>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d001      	beq.n	800354c <HAL_UART_MspInit+0x120>
    {
      Error_Handler();
 8003548:	f7ff f92c 	bl	80027a4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	4a57      	ldr	r2, [pc, #348]	@ (80036ac <HAL_UART_MspInit+0x280>)
 8003550:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003554:	4a55      	ldr	r2, [pc, #340]	@ (80036ac <HAL_UART_MspInit+0x280>)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel2;
 800355a:	4b56      	ldr	r3, [pc, #344]	@ (80036b4 <HAL_UART_MspInit+0x288>)
 800355c:	4a56      	ldr	r2, [pc, #344]	@ (80036b8 <HAL_UART_MspInit+0x28c>)
 800355e:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8003560:	4b54      	ldr	r3, [pc, #336]	@ (80036b4 <HAL_UART_MspInit+0x288>)
 8003562:	2223      	movs	r2, #35	@ 0x23
 8003564:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003566:	4b53      	ldr	r3, [pc, #332]	@ (80036b4 <HAL_UART_MspInit+0x288>)
 8003568:	2210      	movs	r2, #16
 800356a:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800356c:	4b51      	ldr	r3, [pc, #324]	@ (80036b4 <HAL_UART_MspInit+0x288>)
 800356e:	2200      	movs	r2, #0
 8003570:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003572:	4b50      	ldr	r3, [pc, #320]	@ (80036b4 <HAL_UART_MspInit+0x288>)
 8003574:	2280      	movs	r2, #128	@ 0x80
 8003576:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003578:	4b4e      	ldr	r3, [pc, #312]	@ (80036b4 <HAL_UART_MspInit+0x288>)
 800357a:	2200      	movs	r2, #0
 800357c:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800357e:	4b4d      	ldr	r3, [pc, #308]	@ (80036b4 <HAL_UART_MspInit+0x288>)
 8003580:	2200      	movs	r2, #0
 8003582:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8003584:	4b4b      	ldr	r3, [pc, #300]	@ (80036b4 <HAL_UART_MspInit+0x288>)
 8003586:	2200      	movs	r2, #0
 8003588:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800358a:	4b4a      	ldr	r3, [pc, #296]	@ (80036b4 <HAL_UART_MspInit+0x288>)
 800358c:	2200      	movs	r2, #0
 800358e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8003590:	4848      	ldr	r0, [pc, #288]	@ (80036b4 <HAL_UART_MspInit+0x288>)
 8003592:	f001 fda3 	bl	80050dc <HAL_DMA_Init>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d001      	beq.n	80035a0 <HAL_UART_MspInit+0x174>
    {
      Error_Handler();
 800359c:	f7ff f902 	bl	80027a4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a44      	ldr	r2, [pc, #272]	@ (80036b4 <HAL_UART_MspInit+0x288>)
 80035a4:	67da      	str	r2, [r3, #124]	@ 0x7c
 80035a6:	4a43      	ldr	r2, [pc, #268]	@ (80036b4 <HAL_UART_MspInit+0x288>)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80035ac:	2200      	movs	r2, #0
 80035ae:	2100      	movs	r1, #0
 80035b0:	205b      	movs	r0, #91	@ 0x5b
 80035b2:	f001 fd5e 	bl	8005072 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80035b6:	205b      	movs	r0, #91	@ 0x5b
 80035b8:	f001 fd75 	bl	80050a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80035bc:	e06c      	b.n	8003698 <HAL_UART_MspInit+0x26c>
  else if(uartHandle->Instance==USART1)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a3e      	ldr	r2, [pc, #248]	@ (80036bc <HAL_UART_MspInit+0x290>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d167      	bne.n	8003698 <HAL_UART_MspInit+0x26c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80035c8:	2301      	movs	r3, #1
 80035ca:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 80035cc:	2302      	movs	r3, #2
 80035ce:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035d0:	f107 0320 	add.w	r3, r7, #32
 80035d4:	4618      	mov	r0, r3
 80035d6:	f003 ff8f 	bl	80074f8 <HAL_RCCEx_PeriphCLKConfig>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d001      	beq.n	80035e4 <HAL_UART_MspInit+0x1b8>
      Error_Handler();
 80035e0:	f7ff f8e0 	bl	80027a4 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80035e4:	4b2f      	ldr	r3, [pc, #188]	@ (80036a4 <HAL_UART_MspInit+0x278>)
 80035e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035e8:	4a2e      	ldr	r2, [pc, #184]	@ (80036a4 <HAL_UART_MspInit+0x278>)
 80035ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80035f0:	4b2c      	ldr	r3, [pc, #176]	@ (80036a4 <HAL_UART_MspInit+0x278>)
 80035f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035f8:	613b      	str	r3, [r7, #16]
 80035fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035fc:	4b29      	ldr	r3, [pc, #164]	@ (80036a4 <HAL_UART_MspInit+0x278>)
 80035fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003600:	4a28      	ldr	r2, [pc, #160]	@ (80036a4 <HAL_UART_MspInit+0x278>)
 8003602:	f043 0302 	orr.w	r3, r3, #2
 8003606:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003608:	4b26      	ldr	r3, [pc, #152]	@ (80036a4 <HAL_UART_MspInit+0x278>)
 800360a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800360c:	f003 0302 	and.w	r3, r3, #2
 8003610:	60fb      	str	r3, [r7, #12]
 8003612:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003614:	23c0      	movs	r3, #192	@ 0xc0
 8003616:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003618:	2302      	movs	r3, #2
 800361a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800361c:	2300      	movs	r3, #0
 800361e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003620:	2300      	movs	r3, #0
 8003622:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003624:	2307      	movs	r3, #7
 8003626:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003628:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800362c:	4619      	mov	r1, r3
 800362e:	481e      	ldr	r0, [pc, #120]	@ (80036a8 <HAL_UART_MspInit+0x27c>)
 8003630:	f002 f892 	bl	8005758 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel4;
 8003634:	4b22      	ldr	r3, [pc, #136]	@ (80036c0 <HAL_UART_MspInit+0x294>)
 8003636:	4a23      	ldr	r2, [pc, #140]	@ (80036c4 <HAL_UART_MspInit+0x298>)
 8003638:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800363a:	4b21      	ldr	r3, [pc, #132]	@ (80036c0 <HAL_UART_MspInit+0x294>)
 800363c:	2218      	movs	r2, #24
 800363e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003640:	4b1f      	ldr	r3, [pc, #124]	@ (80036c0 <HAL_UART_MspInit+0x294>)
 8003642:	2200      	movs	r2, #0
 8003644:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003646:	4b1e      	ldr	r3, [pc, #120]	@ (80036c0 <HAL_UART_MspInit+0x294>)
 8003648:	2200      	movs	r2, #0
 800364a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800364c:	4b1c      	ldr	r3, [pc, #112]	@ (80036c0 <HAL_UART_MspInit+0x294>)
 800364e:	2280      	movs	r2, #128	@ 0x80
 8003650:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003652:	4b1b      	ldr	r3, [pc, #108]	@ (80036c0 <HAL_UART_MspInit+0x294>)
 8003654:	2200      	movs	r2, #0
 8003656:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003658:	4b19      	ldr	r3, [pc, #100]	@ (80036c0 <HAL_UART_MspInit+0x294>)
 800365a:	2200      	movs	r2, #0
 800365c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800365e:	4b18      	ldr	r3, [pc, #96]	@ (80036c0 <HAL_UART_MspInit+0x294>)
 8003660:	2220      	movs	r2, #32
 8003662:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003664:	4b16      	ldr	r3, [pc, #88]	@ (80036c0 <HAL_UART_MspInit+0x294>)
 8003666:	2200      	movs	r2, #0
 8003668:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800366a:	4815      	ldr	r0, [pc, #84]	@ (80036c0 <HAL_UART_MspInit+0x294>)
 800366c:	f001 fd36 	bl	80050dc <HAL_DMA_Init>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <HAL_UART_MspInit+0x24e>
      Error_Handler();
 8003676:	f7ff f895 	bl	80027a4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a10      	ldr	r2, [pc, #64]	@ (80036c0 <HAL_UART_MspInit+0x294>)
 800367e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003682:	4a0f      	ldr	r2, [pc, #60]	@ (80036c0 <HAL_UART_MspInit+0x294>)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003688:	2200      	movs	r2, #0
 800368a:	2100      	movs	r1, #0
 800368c:	2025      	movs	r0, #37	@ 0x25
 800368e:	f001 fcf0 	bl	8005072 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003692:	2025      	movs	r0, #37	@ 0x25
 8003694:	f001 fd07 	bl	80050a6 <HAL_NVIC_EnableIRQ>
}
 8003698:	bf00      	nop
 800369a:	3778      	adds	r7, #120	@ 0x78
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40008000 	.word	0x40008000
 80036a4:	40021000 	.word	0x40021000
 80036a8:	48000400 	.word	0x48000400
 80036ac:	20000fd8 	.word	0x20000fd8
 80036b0:	40020008 	.word	0x40020008
 80036b4:	20001038 	.word	0x20001038
 80036b8:	4002001c 	.word	0x4002001c
 80036bc:	40013800 	.word	0x40013800
 80036c0:	20001098 	.word	0x20001098
 80036c4:	40020044 	.word	0x40020044

080036c8 <HAL_UART_RxCpltCallback>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80036c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036ca:	b085      	sub	sp, #20
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
	if(huart->Instance==USART1){
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a43      	ldr	r2, [pc, #268]	@ (80037e4 <HAL_UART_RxCpltCallback+0x11c>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d15b      	bne.n	8003792 <HAL_UART_RxCpltCallback+0xca>
		GPSbufferoldpos = GPSbuffernewpos; //keep track of the last position in the buffer
 80036da:	4b43      	ldr	r3, [pc, #268]	@ (80037e8 <HAL_UART_RxCpltCallback+0x120>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a43      	ldr	r2, [pc, #268]	@ (80037ec <HAL_UART_RxCpltCallback+0x124>)
 80036e0:	6013      	str	r3, [r2, #0]
			if(GPSbufferoldpos + GPSRxTamponSize > GPSRxBufferSize){ //if the buffer is full, parse it, then reset the buffer
 80036e2:	4b42      	ldr	r3, [pc, #264]	@ (80037ec <HAL_UART_RxCpltCallback+0x124>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 80036ea:	dd22      	ble.n	8003732 <HAL_UART_RxCpltCallback+0x6a>

				uint16_t datatocopy = GPSRxBufferSize-GPSbufferoldpos;  // find out how much space is left in the main buffer
 80036ec:	4b3f      	ldr	r3, [pc, #252]	@ (80037ec <HAL_UART_RxCpltCallback+0x124>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80036f6:	817b      	strh	r3, [r7, #10]
				memcpy ((uint8_t *)GPS_RX_Buffer+GPSbufferoldpos,(uint8_t *) GPS_RX_Tampon, datatocopy);  // copy data in that remaining space
 80036f8:	4b3c      	ldr	r3, [pc, #240]	@ (80037ec <HAL_UART_RxCpltCallback+0x124>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	461a      	mov	r2, r3
 80036fe:	4b3c      	ldr	r3, [pc, #240]	@ (80037f0 <HAL_UART_RxCpltCallback+0x128>)
 8003700:	4413      	add	r3, r2
 8003702:	897a      	ldrh	r2, [r7, #10]
 8003704:	493b      	ldr	r1, [pc, #236]	@ (80037f4 <HAL_UART_RxCpltCallback+0x12c>)
 8003706:	4618      	mov	r0, r3
 8003708:	f00c fb79 	bl	800fdfe <memcpy>

				GPSbufferoldpos = 0;  // point to the start of the buffer
 800370c:	4b37      	ldr	r3, [pc, #220]	@ (80037ec <HAL_UART_RxCpltCallback+0x124>)
 800370e:	2200      	movs	r2, #0
 8003710:	601a      	str	r2, [r3, #0]
				memcpy ((uint8_t *)GPS_RX_Buffer, (uint8_t *)GPS_RX_Tampon+datatocopy, (GPSRxTamponSize-datatocopy));  // copy the remaining data
 8003712:	897b      	ldrh	r3, [r7, #10]
 8003714:	4a37      	ldr	r2, [pc, #220]	@ (80037f4 <HAL_UART_RxCpltCallback+0x12c>)
 8003716:	1899      	adds	r1, r3, r2
 8003718:	897b      	ldrh	r3, [r7, #10]
 800371a:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 800371e:	461a      	mov	r2, r3
 8003720:	4833      	ldr	r0, [pc, #204]	@ (80037f0 <HAL_UART_RxCpltCallback+0x128>)
 8003722:	f00c fb6c 	bl	800fdfe <memcpy>
				GPSbuffernewpos = (GPSRxTamponSize-datatocopy);  // update the position
 8003726:	897b      	ldrh	r3, [r7, #10]
 8003728:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 800372c:	4a2e      	ldr	r2, [pc, #184]	@ (80037e8 <HAL_UART_RxCpltCallback+0x120>)
 800372e:	6013      	str	r3, [r2, #0]
 8003730:	e01d      	b.n	800376e <HAL_UART_RxCpltCallback+0xa6>
			}
			else{
				memcpy((uint8_t *)GPS_RX_Buffer+GPSbufferoldpos,(uint8_t *) GPS_RX_Tampon, GPSRxTamponSize); //copy received data to the buffer
 8003732:	4b2e      	ldr	r3, [pc, #184]	@ (80037ec <HAL_UART_RxCpltCallback+0x124>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	461a      	mov	r2, r3
 8003738:	4b2d      	ldr	r3, [pc, #180]	@ (80037f0 <HAL_UART_RxCpltCallback+0x128>)
 800373a:	441a      	add	r2, r3
 800373c:	4b2d      	ldr	r3, [pc, #180]	@ (80037f4 <HAL_UART_RxCpltCallback+0x12c>)
 800373e:	4610      	mov	r0, r2
 8003740:	f103 0440 	add.w	r4, r3, #64	@ 0x40
 8003744:	4602      	mov	r2, r0
 8003746:	4619      	mov	r1, r3
 8003748:	f8d1 c000 	ldr.w	ip, [r1]
 800374c:	684e      	ldr	r6, [r1, #4]
 800374e:	688d      	ldr	r5, [r1, #8]
 8003750:	68c9      	ldr	r1, [r1, #12]
 8003752:	f8c2 c000 	str.w	ip, [r2]
 8003756:	6056      	str	r6, [r2, #4]
 8003758:	6095      	str	r5, [r2, #8]
 800375a:	60d1      	str	r1, [r2, #12]
 800375c:	3310      	adds	r3, #16
 800375e:	3010      	adds	r0, #16
 8003760:	42a3      	cmp	r3, r4
 8003762:	d1ef      	bne.n	8003744 <HAL_UART_RxCpltCallback+0x7c>
				GPSbuffernewpos = GPSRxTamponSize+GPSbufferoldpos; //update buffer position
 8003764:	4b21      	ldr	r3, [pc, #132]	@ (80037ec <HAL_UART_RxCpltCallback+0x124>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	3340      	adds	r3, #64	@ 0x40
 800376a:	4a1f      	ldr	r2, [pc, #124]	@ (80037e8 <HAL_UART_RxCpltCallback+0x120>)
 800376c:	6013      	str	r3, [r2, #0]

			}
			HAL_UART_Receive_DMA(&huart1, (uint8_t *)GPS_RX_Tampon, GPSRxTamponSize);//on recoit par dma  nouveau 64 caractres
 800376e:	2240      	movs	r2, #64	@ 0x40
 8003770:	4920      	ldr	r1, [pc, #128]	@ (80037f4 <HAL_UART_RxCpltCallback+0x12c>)
 8003772:	4821      	ldr	r0, [pc, #132]	@ (80037f8 <HAL_UART_RxCpltCallback+0x130>)
 8003774:	f006 fa10 	bl	8009b98 <HAL_UART_Receive_DMA>
			__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8003778:	4b20      	ldr	r3, [pc, #128]	@ (80037fc <HAL_UART_RxCpltCallback+0x134>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681a      	ldr	r2, [r3, #0]
 800377e:	4b1f      	ldr	r3, [pc, #124]	@ (80037fc <HAL_UART_RxCpltCallback+0x134>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f022 0204 	bic.w	r2, r2, #4
 8003786:	601a      	str	r2, [r3, #0]
			HAL_UART_Receive_DMA(&huart1, (uint8_t *)GPS_RX_Tampon, GPSRxTamponSize);
 8003788:	2240      	movs	r2, #64	@ 0x40
 800378a:	491a      	ldr	r1, [pc, #104]	@ (80037f4 <HAL_UART_RxCpltCallback+0x12c>)
 800378c:	481a      	ldr	r0, [pc, #104]	@ (80037f8 <HAL_UART_RxCpltCallback+0x130>)
 800378e:	f006 fa03 	bl	8009b98 <HAL_UART_Receive_DMA>
			}
	if(huart->Instance==LPUART1){
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a1a      	ldr	r2, [pc, #104]	@ (8003800 <HAL_UART_RxCpltCallback+0x138>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d11f      	bne.n	80037dc <HAL_UART_RxCpltCallback+0x114>
			for(int i=0;i<TarvosRxTamponSize;i++){
 800379c:	2300      	movs	r3, #0
 800379e:	60fb      	str	r3, [r7, #12]
 80037a0:	e014      	b.n	80037cc <HAL_UART_RxCpltCallback+0x104>
				if (tarvos_RX_Tampon[i] == 0x02){
 80037a2:	4a18      	ldr	r2, [pc, #96]	@ (8003804 <HAL_UART_RxCpltCallback+0x13c>)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	4413      	add	r3, r2
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d10b      	bne.n	80037c6 <HAL_UART_RxCpltCallback+0xfe>
					memcpy((uint8_t *)tarvos_RX_Buffer,(uint8_t *) tarvos_RX_Tampon + i, (int)tarvos_RX_Tampon[i+2]+4); //copy received data to the buffer
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	4a14      	ldr	r2, [pc, #80]	@ (8003804 <HAL_UART_RxCpltCallback+0x13c>)
 80037b2:	1899      	adds	r1, r3, r2
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	3302      	adds	r3, #2
 80037b8:	4a12      	ldr	r2, [pc, #72]	@ (8003804 <HAL_UART_RxCpltCallback+0x13c>)
 80037ba:	5cd3      	ldrb	r3, [r2, r3]
 80037bc:	3304      	adds	r3, #4
 80037be:	461a      	mov	r2, r3
 80037c0:	4811      	ldr	r0, [pc, #68]	@ (8003808 <HAL_UART_RxCpltCallback+0x140>)
 80037c2:	f00c fb1c 	bl	800fdfe <memcpy>
			for(int i=0;i<TarvosRxTamponSize;i++){
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	3301      	adds	r3, #1
 80037ca:	60fb      	str	r3, [r7, #12]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2b07      	cmp	r3, #7
 80037d0:	dde7      	ble.n	80037a2 <HAL_UART_RxCpltCallback+0xda>
				}
			}
			HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)tarvos_RX_Tampon, TarvosRxTamponSize);//on recoit par dma  nouveau 64 caractres
 80037d2:	2208      	movs	r2, #8
 80037d4:	490b      	ldr	r1, [pc, #44]	@ (8003804 <HAL_UART_RxCpltCallback+0x13c>)
 80037d6:	480d      	ldr	r0, [pc, #52]	@ (800380c <HAL_UART_RxCpltCallback+0x144>)
 80037d8:	f006 f9de 	bl	8009b98 <HAL_UART_Receive_DMA>
	}
}
 80037dc:	bf00      	nop
 80037de:	3714      	adds	r7, #20
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037e4:	40013800 	.word	0x40013800
 80037e8:	20000cc4 	.word	0x20000cc4
 80037ec:	20000cc0 	.word	0x20000cc0
 80037f0:	20000980 	.word	0x20000980
 80037f4:	20000b80 	.word	0x20000b80
 80037f8:	20000f44 	.word	0x20000f44
 80037fc:	20001098 	.word	0x20001098
 8003800:	40008000 	.word	0x40008000
 8003804:	20000978 	.word	0x20000978
 8003808:	20000878 	.word	0x20000878
 800380c:	20000eb0 	.word	0x20000eb0

08003810 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8003814:	4b10      	ldr	r3, [pc, #64]	@ (8003858 <MX_USB_PCD_Init+0x48>)
 8003816:	4a11      	ldr	r2, [pc, #68]	@ (800385c <MX_USB_PCD_Init+0x4c>)
 8003818:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800381a:	4b0f      	ldr	r3, [pc, #60]	@ (8003858 <MX_USB_PCD_Init+0x48>)
 800381c:	2208      	movs	r2, #8
 800381e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8003820:	4b0d      	ldr	r3, [pc, #52]	@ (8003858 <MX_USB_PCD_Init+0x48>)
 8003822:	2202      	movs	r2, #2
 8003824:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003826:	4b0c      	ldr	r3, [pc, #48]	@ (8003858 <MX_USB_PCD_Init+0x48>)
 8003828:	2202      	movs	r2, #2
 800382a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800382c:	4b0a      	ldr	r3, [pc, #40]	@ (8003858 <MX_USB_PCD_Init+0x48>)
 800382e:	2200      	movs	r2, #0
 8003830:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8003832:	4b09      	ldr	r3, [pc, #36]	@ (8003858 <MX_USB_PCD_Init+0x48>)
 8003834:	2200      	movs	r2, #0
 8003836:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8003838:	4b07      	ldr	r3, [pc, #28]	@ (8003858 <MX_USB_PCD_Init+0x48>)
 800383a:	2200      	movs	r2, #0
 800383c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800383e:	4b06      	ldr	r3, [pc, #24]	@ (8003858 <MX_USB_PCD_Init+0x48>)
 8003840:	2200      	movs	r2, #0
 8003842:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8003844:	4804      	ldr	r0, [pc, #16]	@ (8003858 <MX_USB_PCD_Init+0x48>)
 8003846:	f002 ff80 	bl	800674a <HAL_PCD_Init>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d001      	beq.n	8003854 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8003850:	f7fe ffa8 	bl	80027a4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8003854:	bf00      	nop
 8003856:	bd80      	pop	{r7, pc}
 8003858:	200010f8 	.word	0x200010f8
 800385c:	40005c00 	.word	0x40005c00

08003860 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b094      	sub	sp, #80	@ 0x50
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003868:	f107 030c 	add.w	r3, r7, #12
 800386c:	2244      	movs	r2, #68	@ 0x44
 800386e:	2100      	movs	r1, #0
 8003870:	4618      	mov	r0, r3
 8003872:	f00c fa23 	bl	800fcbc <memset>
  if(pcdHandle->Instance==USB)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a11      	ldr	r2, [pc, #68]	@ (80038c0 <HAL_PCD_MspInit+0x60>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d11a      	bne.n	80038b6 <HAL_PCD_MspInit+0x56>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003880:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003884:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8003886:	2300      	movs	r3, #0
 8003888:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800388a:	f107 030c 	add.w	r3, r7, #12
 800388e:	4618      	mov	r0, r3
 8003890:	f003 fe32 	bl	80074f8 <HAL_RCCEx_PeriphCLKConfig>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d001      	beq.n	800389e <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800389a:	f7fe ff83 	bl	80027a4 <Error_Handler>
    }

    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800389e:	4b09      	ldr	r3, [pc, #36]	@ (80038c4 <HAL_PCD_MspInit+0x64>)
 80038a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a2:	4a08      	ldr	r2, [pc, #32]	@ (80038c4 <HAL_PCD_MspInit+0x64>)
 80038a4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80038a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80038aa:	4b06      	ldr	r3, [pc, #24]	@ (80038c4 <HAL_PCD_MspInit+0x64>)
 80038ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038b2:	60bb      	str	r3, [r7, #8]
 80038b4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80038b6:	bf00      	nop
 80038b8:	3750      	adds	r7, #80	@ 0x50
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	40005c00 	.word	0x40005c00
 80038c4:	40021000 	.word	0x40021000

080038c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80038c8:	480d      	ldr	r0, [pc, #52]	@ (8003900 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80038ca:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80038cc:	f7ff fa2a 	bl	8002d24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80038d0:	480c      	ldr	r0, [pc, #48]	@ (8003904 <LoopForever+0x6>)
  ldr r1, =_edata
 80038d2:	490d      	ldr	r1, [pc, #52]	@ (8003908 <LoopForever+0xa>)
  ldr r2, =_sidata
 80038d4:	4a0d      	ldr	r2, [pc, #52]	@ (800390c <LoopForever+0xe>)
  movs r3, #0
 80038d6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80038d8:	e002      	b.n	80038e0 <LoopCopyDataInit>

080038da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038de:	3304      	adds	r3, #4

080038e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038e4:	d3f9      	bcc.n	80038da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038e6:	4a0a      	ldr	r2, [pc, #40]	@ (8003910 <LoopForever+0x12>)
  ldr r4, =_ebss
 80038e8:	4c0a      	ldr	r4, [pc, #40]	@ (8003914 <LoopForever+0x16>)
  movs r3, #0
 80038ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038ec:	e001      	b.n	80038f2 <LoopFillZerobss>

080038ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038f0:	3204      	adds	r2, #4

080038f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038f4:	d3fb      	bcc.n	80038ee <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80038f6:	f00c fa5b 	bl	800fdb0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80038fa:	f7fe fe49 	bl	8002590 <main>

080038fe <LoopForever>:

LoopForever:
    b LoopForever
 80038fe:	e7fe      	b.n	80038fe <LoopForever>
  ldr   r0, =_estack
 8003900:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8003904:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003908:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 800390c:	08012afc 	.word	0x08012afc
  ldr r2, =_sbss
 8003910:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8003914:	20001560 	.word	0x20001560

08003918 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003918:	e7fe      	b.n	8003918 <ADC1_2_IRQHandler>

0800391a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b082      	sub	sp, #8
 800391e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003920:	2300      	movs	r3, #0
 8003922:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003924:	2003      	movs	r0, #3
 8003926:	f001 fb99 	bl	800505c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800392a:	200f      	movs	r0, #15
 800392c:	f000 f80e 	bl	800394c <HAL_InitTick>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d002      	beq.n	800393c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	71fb      	strb	r3, [r7, #7]
 800393a:	e001      	b.n	8003940 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800393c:	f7fe ffb8 	bl	80028b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003940:	79fb      	ldrb	r3, [r7, #7]

}
 8003942:	4618      	mov	r0, r3
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
	...

0800394c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003954:	2300      	movs	r3, #0
 8003956:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003958:	4b16      	ldr	r3, [pc, #88]	@ (80039b4 <HAL_InitTick+0x68>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d022      	beq.n	80039a6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003960:	4b15      	ldr	r3, [pc, #84]	@ (80039b8 <HAL_InitTick+0x6c>)
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	4b13      	ldr	r3, [pc, #76]	@ (80039b4 <HAL_InitTick+0x68>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800396c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003970:	fbb2 f3f3 	udiv	r3, r2, r3
 8003974:	4618      	mov	r0, r3
 8003976:	f001 fba4 	bl	80050c2 <HAL_SYSTICK_Config>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d10f      	bne.n	80039a0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2b0f      	cmp	r3, #15
 8003984:	d809      	bhi.n	800399a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003986:	2200      	movs	r2, #0
 8003988:	6879      	ldr	r1, [r7, #4]
 800398a:	f04f 30ff 	mov.w	r0, #4294967295
 800398e:	f001 fb70 	bl	8005072 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003992:	4a0a      	ldr	r2, [pc, #40]	@ (80039bc <HAL_InitTick+0x70>)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6013      	str	r3, [r2, #0]
 8003998:	e007      	b.n	80039aa <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	73fb      	strb	r3, [r7, #15]
 800399e:	e004      	b.n	80039aa <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	73fb      	strb	r3, [r7, #15]
 80039a4:	e001      	b.n	80039aa <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80039aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3710      	adds	r7, #16
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	20000014 	.word	0x20000014
 80039b8:	2000000c 	.word	0x2000000c
 80039bc:	20000010 	.word	0x20000010

080039c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039c4:	4b05      	ldr	r3, [pc, #20]	@ (80039dc <HAL_IncTick+0x1c>)
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	4b05      	ldr	r3, [pc, #20]	@ (80039e0 <HAL_IncTick+0x20>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4413      	add	r3, r2
 80039ce:	4a03      	ldr	r2, [pc, #12]	@ (80039dc <HAL_IncTick+0x1c>)
 80039d0:	6013      	str	r3, [r2, #0]
}
 80039d2:	bf00      	nop
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr
 80039dc:	200013d4 	.word	0x200013d4
 80039e0:	20000014 	.word	0x20000014

080039e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039e4:	b480      	push	{r7}
 80039e6:	af00      	add	r7, sp, #0
  return uwTick;
 80039e8:	4b03      	ldr	r3, [pc, #12]	@ (80039f8 <HAL_GetTick+0x14>)
 80039ea:	681b      	ldr	r3, [r3, #0]
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	200013d4 	.word	0x200013d4

080039fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a04:	f7ff ffee 	bl	80039e4 <HAL_GetTick>
 8003a08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a14:	d004      	beq.n	8003a20 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a16:	4b09      	ldr	r3, [pc, #36]	@ (8003a3c <HAL_Delay+0x40>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a20:	bf00      	nop
 8003a22:	f7ff ffdf 	bl	80039e4 <HAL_GetTick>
 8003a26:	4602      	mov	r2, r0
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	1ad3      	subs	r3, r2, r3
 8003a2c:	68fa      	ldr	r2, [r7, #12]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d8f7      	bhi.n	8003a22 <HAL_Delay+0x26>
  {
  }
}
 8003a32:	bf00      	nop
 8003a34:	bf00      	nop
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	20000014 	.word	0x20000014

08003a40 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	431a      	orrs	r2, r3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	609a      	str	r2, [r3, #8]
}
 8003a5a:	bf00      	nop
 8003a5c:	370c      	adds	r7, #12
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr

08003a66 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003a66:	b480      	push	{r7}
 8003a68:	b083      	sub	sp, #12
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
 8003a6e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	609a      	str	r2, [r3, #8]
}
 8003a80:	bf00      	nop
 8003a82:	370c      	adds	r7, #12
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b087      	sub	sp, #28
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	607a      	str	r2, [r7, #4]
 8003ab4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	3360      	adds	r3, #96	@ 0x60
 8003aba:	461a      	mov	r2, r3
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	4413      	add	r3, r2
 8003ac2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	4b08      	ldr	r3, [pc, #32]	@ (8003aec <LL_ADC_SetOffset+0x44>)
 8003aca:	4013      	ands	r3, r2
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003ad2:	683a      	ldr	r2, [r7, #0]
 8003ad4:	430a      	orrs	r2, r1
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003ae0:	bf00      	nop
 8003ae2:	371c      	adds	r7, #28
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr
 8003aec:	03fff000 	.word	0x03fff000

08003af0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b085      	sub	sp, #20
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	3360      	adds	r3, #96	@ 0x60
 8003afe:	461a      	mov	r2, r3
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	4413      	add	r3, r2
 8003b06:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3714      	adds	r7, #20
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b087      	sub	sp, #28
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	60b9      	str	r1, [r7, #8]
 8003b26:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	3360      	adds	r3, #96	@ 0x60
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	4413      	add	r3, r2
 8003b34:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	431a      	orrs	r2, r3
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003b46:	bf00      	nop
 8003b48:	371c      	adds	r7, #28
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr

08003b52 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003b52:	b480      	push	{r7}
 8003b54:	b087      	sub	sp, #28
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	60f8      	str	r0, [r7, #12]
 8003b5a:	60b9      	str	r1, [r7, #8]
 8003b5c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	3360      	adds	r3, #96	@ 0x60
 8003b62:	461a      	mov	r2, r3
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	4413      	add	r3, r2
 8003b6a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	431a      	orrs	r2, r3
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003b7c:	bf00      	nop
 8003b7e:	371c      	adds	r7, #28
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b087      	sub	sp, #28
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	3360      	adds	r3, #96	@ 0x60
 8003b98:	461a      	mov	r2, r3
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	4413      	add	r3, r2
 8003ba0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	431a      	orrs	r2, r3
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003bb2:	bf00      	nop
 8003bb4:	371c      	adds	r7, #28
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr

08003bbe <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003bbe:	b480      	push	{r7}
 8003bc0:	b083      	sub	sp, #12
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
 8003bc6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	431a      	orrs	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	615a      	str	r2, [r3, #20]
}
 8003bd8:	bf00      	nop
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d101      	bne.n	8003bfc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e000      	b.n	8003bfe <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	370c      	adds	r7, #12
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr

08003c0a <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003c0a:	b480      	push	{r7}
 8003c0c:	b087      	sub	sp, #28
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	60f8      	str	r0, [r7, #12]
 8003c12:	60b9      	str	r1, [r7, #8]
 8003c14:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	3330      	adds	r3, #48	@ 0x30
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	0a1b      	lsrs	r3, r3, #8
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	f003 030c 	and.w	r3, r3, #12
 8003c26:	4413      	add	r3, r2
 8003c28:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	f003 031f 	and.w	r3, r3, #31
 8003c34:	211f      	movs	r1, #31
 8003c36:	fa01 f303 	lsl.w	r3, r1, r3
 8003c3a:	43db      	mvns	r3, r3
 8003c3c:	401a      	ands	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	0e9b      	lsrs	r3, r3, #26
 8003c42:	f003 011f 	and.w	r1, r3, #31
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	f003 031f 	and.w	r3, r3, #31
 8003c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c50:	431a      	orrs	r2, r3
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003c56:	bf00      	nop
 8003c58:	371c      	adds	r7, #28
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr

08003c62 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003c62:	b480      	push	{r7}
 8003c64:	b087      	sub	sp, #28
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	60f8      	str	r0, [r7, #12]
 8003c6a:	60b9      	str	r1, [r7, #8]
 8003c6c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	3314      	adds	r3, #20
 8003c72:	461a      	mov	r2, r3
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	0e5b      	lsrs	r3, r3, #25
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	f003 0304 	and.w	r3, r3, #4
 8003c7e:	4413      	add	r3, r2
 8003c80:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	0d1b      	lsrs	r3, r3, #20
 8003c8a:	f003 031f 	and.w	r3, r3, #31
 8003c8e:	2107      	movs	r1, #7
 8003c90:	fa01 f303 	lsl.w	r3, r1, r3
 8003c94:	43db      	mvns	r3, r3
 8003c96:	401a      	ands	r2, r3
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	0d1b      	lsrs	r3, r3, #20
 8003c9c:	f003 031f 	and.w	r3, r3, #31
 8003ca0:	6879      	ldr	r1, [r7, #4]
 8003ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003cac:	bf00      	nop
 8003cae:	371c      	adds	r7, #28
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb6:	4770      	bx	lr

08003cb8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b085      	sub	sp, #20
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	60b9      	str	r1, [r7, #8]
 8003cc2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cd0:	43db      	mvns	r3, r3
 8003cd2:	401a      	ands	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f003 0318 	and.w	r3, r3, #24
 8003cda:	4908      	ldr	r1, [pc, #32]	@ (8003cfc <LL_ADC_SetChannelSingleDiff+0x44>)
 8003cdc:	40d9      	lsrs	r1, r3
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	400b      	ands	r3, r1
 8003ce2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ce6:	431a      	orrs	r2, r3
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003cee:	bf00      	nop
 8003cf0:	3714      	adds	r7, #20
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	0007ffff 	.word	0x0007ffff

08003d00 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	f003 031f 	and.w	r3, r3, #31
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr

08003d1c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003d2c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	6093      	str	r3, [r2, #8]
}
 8003d34:	bf00      	nop
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d54:	d101      	bne.n	8003d5a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003d56:	2301      	movs	r3, #1
 8003d58:	e000      	b.n	8003d5c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003d78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003d7c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003d84:	bf00      	nop
 8003d86:	370c      	adds	r7, #12
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr

08003d90 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b083      	sub	sp, #12
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003da0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003da4:	d101      	bne.n	8003daa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003da6:	2301      	movs	r3, #1
 8003da8:	e000      	b.n	8003dac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003daa:	2300      	movs	r3, #0
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	370c      	adds	r7, #12
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr

08003db8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003dc8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003dcc:	f043 0201 	orr.w	r2, r3, #1
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003dd4:	bf00      	nop
 8003dd6:	370c      	adds	r7, #12
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr

08003de0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f003 0301 	and.w	r3, r3, #1
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d101      	bne.n	8003df8 <LL_ADC_IsEnabled+0x18>
 8003df4:	2301      	movs	r3, #1
 8003df6:	e000      	b.n	8003dfa <LL_ADC_IsEnabled+0x1a>
 8003df8:	2300      	movs	r3, #0
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	370c      	adds	r7, #12
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr

08003e06 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b083      	sub	sp, #12
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003e16:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003e1a:	f043 0204 	orr.w	r2, r3, #4
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003e22:	bf00      	nop
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr

08003e2e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003e2e:	b480      	push	{r7}
 8003e30:	b083      	sub	sp, #12
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	f003 0304 	and.w	r3, r3, #4
 8003e3e:	2b04      	cmp	r3, #4
 8003e40:	d101      	bne.n	8003e46 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003e42:	2301      	movs	r3, #1
 8003e44:	e000      	b.n	8003e48 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	f003 0308 	and.w	r3, r3, #8
 8003e64:	2b08      	cmp	r3, #8
 8003e66:	d101      	bne.n	8003e6c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e000      	b.n	8003e6e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003e6c:	2300      	movs	r3, #0
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	370c      	adds	r7, #12
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
	...

08003e7c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003e7c:	b590      	push	{r4, r7, lr}
 8003e7e:	b089      	sub	sp, #36	@ 0x24
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e84:	2300      	movs	r3, #0
 8003e86:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d101      	bne.n	8003e96 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e167      	b.n	8004166 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d109      	bne.n	8003eb8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f7fd fae1 	bl	800146c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f7ff ff3f 	bl	8003d40 <LL_ADC_IsDeepPowerDownEnabled>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d004      	beq.n	8003ed2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f7ff ff25 	bl	8003d1c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f7ff ff5a 	bl	8003d90 <LL_ADC_IsInternalRegulatorEnabled>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d115      	bne.n	8003f0e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7ff ff3e 	bl	8003d68 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003eec:	4ba0      	ldr	r3, [pc, #640]	@ (8004170 <HAL_ADC_Init+0x2f4>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	099b      	lsrs	r3, r3, #6
 8003ef2:	4aa0      	ldr	r2, [pc, #640]	@ (8004174 <HAL_ADC_Init+0x2f8>)
 8003ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ef8:	099b      	lsrs	r3, r3, #6
 8003efa:	3301      	adds	r3, #1
 8003efc:	005b      	lsls	r3, r3, #1
 8003efe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003f00:	e002      	b.n	8003f08 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	3b01      	subs	r3, #1
 8003f06:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1f9      	bne.n	8003f02 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7ff ff3c 	bl	8003d90 <LL_ADC_IsInternalRegulatorEnabled>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10d      	bne.n	8003f3a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f22:	f043 0210 	orr.w	r2, r3, #16
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f2e:	f043 0201 	orr.w	r2, r3, #1
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f7ff ff75 	bl	8003e2e <LL_ADC_REG_IsConversionOngoing>
 8003f44:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f4a:	f003 0310 	and.w	r3, r3, #16
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	f040 8100 	bne.w	8004154 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	f040 80fc 	bne.w	8004154 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f60:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003f64:	f043 0202 	orr.w	r2, r3, #2
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7ff ff35 	bl	8003de0 <LL_ADC_IsEnabled>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d111      	bne.n	8003fa0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f7c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003f80:	f7ff ff2e 	bl	8003de0 <LL_ADC_IsEnabled>
 8003f84:	4604      	mov	r4, r0
 8003f86:	487c      	ldr	r0, [pc, #496]	@ (8004178 <HAL_ADC_Init+0x2fc>)
 8003f88:	f7ff ff2a 	bl	8003de0 <LL_ADC_IsEnabled>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	4323      	orrs	r3, r4
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d105      	bne.n	8003fa0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	4619      	mov	r1, r3
 8003f9a:	4878      	ldr	r0, [pc, #480]	@ (800417c <HAL_ADC_Init+0x300>)
 8003f9c:	f7ff fd50 	bl	8003a40 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	7f5b      	ldrb	r3, [r3, #29]
 8003fa4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003faa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003fb0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003fb6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003fbe:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d106      	bne.n	8003fdc <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd2:	3b01      	subs	r3, #1
 8003fd4:	045b      	lsls	r3, r3, #17
 8003fd6:	69ba      	ldr	r2, [r7, #24]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d009      	beq.n	8003ff8 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ff0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ff2:	69ba      	ldr	r2, [r7, #24]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68da      	ldr	r2, [r3, #12]
 8003ffe:	4b60      	ldr	r3, [pc, #384]	@ (8004180 <HAL_ADC_Init+0x304>)
 8004000:	4013      	ands	r3, r2
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	6812      	ldr	r2, [r2, #0]
 8004006:	69b9      	ldr	r1, [r7, #24]
 8004008:	430b      	orrs	r3, r1
 800400a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	691b      	ldr	r3, [r3, #16]
 8004012:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	430a      	orrs	r2, r1
 8004020:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4618      	mov	r0, r3
 8004028:	f7ff ff14 	bl	8003e54 <LL_ADC_INJ_IsConversionOngoing>
 800402c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d16d      	bne.n	8004110 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d16a      	bne.n	8004110 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800403e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004046:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004048:	4313      	orrs	r3, r2
 800404a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004056:	f023 0302 	bic.w	r3, r3, #2
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	6812      	ldr	r2, [r2, #0]
 800405e:	69b9      	ldr	r1, [r7, #24]
 8004060:	430b      	orrs	r3, r1
 8004062:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	691b      	ldr	r3, [r3, #16]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d017      	beq.n	800409c <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	691a      	ldr	r2, [r3, #16]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800407a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004084:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004088:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	6911      	ldr	r1, [r2, #16]
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	6812      	ldr	r2, [r2, #0]
 8004094:	430b      	orrs	r3, r1
 8004096:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800409a:	e013      	b.n	80040c4 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	691a      	ldr	r2, [r3, #16]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80040aa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	6812      	ldr	r2, [r2, #0]
 80040b8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80040bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80040c0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d118      	bne.n	8004100 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	691b      	ldr	r3, [r3, #16]
 80040d4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80040d8:	f023 0304 	bic.w	r3, r3, #4
 80040dc:	687a      	ldr	r2, [r7, #4]
 80040de:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80040e4:	4311      	orrs	r1, r2
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80040ea:	4311      	orrs	r1, r2
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80040f0:	430a      	orrs	r2, r1
 80040f2:	431a      	orrs	r2, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f042 0201 	orr.w	r2, r2, #1
 80040fc:	611a      	str	r2, [r3, #16]
 80040fe:	e007      	b.n	8004110 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	691a      	ldr	r2, [r3, #16]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f022 0201 	bic.w	r2, r2, #1
 800410e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	2b01      	cmp	r3, #1
 8004116:	d10c      	bne.n	8004132 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800411e:	f023 010f 	bic.w	r1, r3, #15
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	1e5a      	subs	r2, r3, #1
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	430a      	orrs	r2, r1
 800412e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004130:	e007      	b.n	8004142 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f022 020f 	bic.w	r2, r2, #15
 8004140:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004146:	f023 0303 	bic.w	r3, r3, #3
 800414a:	f043 0201 	orr.w	r2, r3, #1
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004152:	e007      	b.n	8004164 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004158:	f043 0210 	orr.w	r2, r3, #16
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004164:	7ffb      	ldrb	r3, [r7, #31]
}
 8004166:	4618      	mov	r0, r3
 8004168:	3724      	adds	r7, #36	@ 0x24
 800416a:	46bd      	mov	sp, r7
 800416c:	bd90      	pop	{r4, r7, pc}
 800416e:	bf00      	nop
 8004170:	2000000c 	.word	0x2000000c
 8004174:	053e2d63 	.word	0x053e2d63
 8004178:	50000100 	.word	0x50000100
 800417c:	50000300 	.word	0x50000300
 8004180:	fff04007 	.word	0xfff04007

08004184 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af00      	add	r7, sp, #0
 800418a:	60f8      	str	r0, [r7, #12]
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004190:	4851      	ldr	r0, [pc, #324]	@ (80042d8 <HAL_ADC_Start_DMA+0x154>)
 8004192:	f7ff fdb5 	bl	8003d00 <LL_ADC_GetMultimode>
 8004196:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4618      	mov	r0, r3
 800419e:	f7ff fe46 	bl	8003e2e <LL_ADC_REG_IsConversionOngoing>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	f040 808f 	bne.w	80042c8 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d101      	bne.n	80041b8 <HAL_ADC_Start_DMA+0x34>
 80041b4:	2302      	movs	r3, #2
 80041b6:	e08a      	b.n	80042ce <HAL_ADC_Start_DMA+0x14a>
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d005      	beq.n	80041d2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	2b05      	cmp	r3, #5
 80041ca:	d002      	beq.n	80041d2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	2b09      	cmp	r3, #9
 80041d0:	d173      	bne.n	80042ba <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80041d2:	68f8      	ldr	r0, [r7, #12]
 80041d4:	f000 fc8e 	bl	8004af4 <ADC_Enable>
 80041d8:	4603      	mov	r3, r0
 80041da:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80041dc:	7dfb      	ldrb	r3, [r7, #23]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d166      	bne.n	80042b0 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041e6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80041ea:	f023 0301 	bic.w	r3, r3, #1
 80041ee:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a38      	ldr	r2, [pc, #224]	@ (80042dc <HAL_ADC_Start_DMA+0x158>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d002      	beq.n	8004206 <HAL_ADC_Start_DMA+0x82>
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	e001      	b.n	800420a <HAL_ADC_Start_DMA+0x86>
 8004206:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800420a:	68fa      	ldr	r2, [r7, #12]
 800420c:	6812      	ldr	r2, [r2, #0]
 800420e:	4293      	cmp	r3, r2
 8004210:	d002      	beq.n	8004218 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d105      	bne.n	8004224 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800421c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004228:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d006      	beq.n	800423e <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004234:	f023 0206 	bic.w	r2, r3, #6
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	661a      	str	r2, [r3, #96]	@ 0x60
 800423c:	e002      	b.n	8004244 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2200      	movs	r2, #0
 8004242:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004248:	4a25      	ldr	r2, [pc, #148]	@ (80042e0 <HAL_ADC_Start_DMA+0x15c>)
 800424a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004250:	4a24      	ldr	r2, [pc, #144]	@ (80042e4 <HAL_ADC_Start_DMA+0x160>)
 8004252:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004258:	4a23      	ldr	r2, [pc, #140]	@ (80042e8 <HAL_ADC_Start_DMA+0x164>)
 800425a:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	221c      	movs	r2, #28
 8004262:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	685a      	ldr	r2, [r3, #4]
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f042 0210 	orr.w	r2, r2, #16
 800427a:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68da      	ldr	r2, [r3, #12]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f042 0201 	orr.w	r2, r2, #1
 800428a:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	3340      	adds	r3, #64	@ 0x40
 8004296:	4619      	mov	r1, r3
 8004298:	68ba      	ldr	r2, [r7, #8]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f000 ffc6 	bl	800522c <HAL_DMA_Start_IT>
 80042a0:	4603      	mov	r3, r0
 80042a2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4618      	mov	r0, r3
 80042aa:	f7ff fdac 	bl	8003e06 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80042ae:	e00d      	b.n	80042cc <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80042b8:	e008      	b.n	80042cc <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80042c6:	e001      	b.n	80042cc <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80042c8:	2302      	movs	r3, #2
 80042ca:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80042cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3718      	adds	r7, #24
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	50000300 	.word	0x50000300
 80042dc:	50000100 	.word	0x50000100
 80042e0:	08004c01 	.word	0x08004c01
 80042e4:	08004cd9 	.word	0x08004cd9
 80042e8:	08004cf5 	.word	0x08004cf5

080042ec <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80042f4:	bf00      	nop
 80042f6:	370c      	adds	r7, #12
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr

08004300 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004308:	bf00      	nop
 800430a:	370c      	adds	r7, #12
 800430c:	46bd      	mov	sp, r7
 800430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004312:	4770      	bx	lr

08004314 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b0b6      	sub	sp, #216	@ 0xd8
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800431e:	2300      	movs	r3, #0
 8004320:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004324:	2300      	movs	r3, #0
 8004326:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800432e:	2b01      	cmp	r3, #1
 8004330:	d101      	bne.n	8004336 <HAL_ADC_ConfigChannel+0x22>
 8004332:	2302      	movs	r3, #2
 8004334:	e3c8      	b.n	8004ac8 <HAL_ADC_ConfigChannel+0x7b4>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4618      	mov	r0, r3
 8004344:	f7ff fd73 	bl	8003e2e <LL_ADC_REG_IsConversionOngoing>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	f040 83ad 	bne.w	8004aaa <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6818      	ldr	r0, [r3, #0]
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	6859      	ldr	r1, [r3, #4]
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	461a      	mov	r2, r3
 800435e:	f7ff fc54 	bl	8003c0a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4618      	mov	r0, r3
 8004368:	f7ff fd61 	bl	8003e2e <LL_ADC_REG_IsConversionOngoing>
 800436c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4618      	mov	r0, r3
 8004376:	f7ff fd6d 	bl	8003e54 <LL_ADC_INJ_IsConversionOngoing>
 800437a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800437e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004382:	2b00      	cmp	r3, #0
 8004384:	f040 81d9 	bne.w	800473a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004388:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800438c:	2b00      	cmp	r3, #0
 800438e:	f040 81d4 	bne.w	800473a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800439a:	d10f      	bne.n	80043bc <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6818      	ldr	r0, [r3, #0]
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2200      	movs	r2, #0
 80043a6:	4619      	mov	r1, r3
 80043a8:	f7ff fc5b 	bl	8003c62 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80043b4:	4618      	mov	r0, r3
 80043b6:	f7ff fc02 	bl	8003bbe <LL_ADC_SetSamplingTimeCommonConfig>
 80043ba:	e00e      	b.n	80043da <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6818      	ldr	r0, [r3, #0]
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	6819      	ldr	r1, [r3, #0]
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	461a      	mov	r2, r3
 80043ca:	f7ff fc4a 	bl	8003c62 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2100      	movs	r1, #0
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7ff fbf2 	bl	8003bbe <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	695a      	ldr	r2, [r3, #20]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	08db      	lsrs	r3, r3, #3
 80043e6:	f003 0303 	and.w	r3, r3, #3
 80043ea:	005b      	lsls	r3, r3, #1
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	691b      	ldr	r3, [r3, #16]
 80043f8:	2b04      	cmp	r3, #4
 80043fa:	d022      	beq.n	8004442 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6818      	ldr	r0, [r3, #0]
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	6919      	ldr	r1, [r3, #16]
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800440c:	f7ff fb4c 	bl	8003aa8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6818      	ldr	r0, [r3, #0]
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	6919      	ldr	r1, [r3, #16]
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	699b      	ldr	r3, [r3, #24]
 800441c:	461a      	mov	r2, r3
 800441e:	f7ff fb98 	bl	8003b52 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6818      	ldr	r0, [r3, #0]
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800442e:	2b01      	cmp	r3, #1
 8004430:	d102      	bne.n	8004438 <HAL_ADC_ConfigChannel+0x124>
 8004432:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004436:	e000      	b.n	800443a <HAL_ADC_ConfigChannel+0x126>
 8004438:	2300      	movs	r3, #0
 800443a:	461a      	mov	r2, r3
 800443c:	f7ff fba4 	bl	8003b88 <LL_ADC_SetOffsetSaturation>
 8004440:	e17b      	b.n	800473a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2100      	movs	r1, #0
 8004448:	4618      	mov	r0, r3
 800444a:	f7ff fb51 	bl	8003af0 <LL_ADC_GetOffsetChannel>
 800444e:	4603      	mov	r3, r0
 8004450:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004454:	2b00      	cmp	r3, #0
 8004456:	d10a      	bne.n	800446e <HAL_ADC_ConfigChannel+0x15a>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	2100      	movs	r1, #0
 800445e:	4618      	mov	r0, r3
 8004460:	f7ff fb46 	bl	8003af0 <LL_ADC_GetOffsetChannel>
 8004464:	4603      	mov	r3, r0
 8004466:	0e9b      	lsrs	r3, r3, #26
 8004468:	f003 021f 	and.w	r2, r3, #31
 800446c:	e01e      	b.n	80044ac <HAL_ADC_ConfigChannel+0x198>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2100      	movs	r1, #0
 8004474:	4618      	mov	r0, r3
 8004476:	f7ff fb3b 	bl	8003af0 <LL_ADC_GetOffsetChannel>
 800447a:	4603      	mov	r3, r0
 800447c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004480:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004484:	fa93 f3a3 	rbit	r3, r3
 8004488:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800448c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004490:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004494:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d101      	bne.n	80044a0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 800449c:	2320      	movs	r3, #32
 800449e:	e004      	b.n	80044aa <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80044a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80044a4:	fab3 f383 	clz	r3, r3
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d105      	bne.n	80044c4 <HAL_ADC_ConfigChannel+0x1b0>
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	0e9b      	lsrs	r3, r3, #26
 80044be:	f003 031f 	and.w	r3, r3, #31
 80044c2:	e018      	b.n	80044f6 <HAL_ADC_ConfigChannel+0x1e2>
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044cc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80044d0:	fa93 f3a3 	rbit	r3, r3
 80044d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80044d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80044dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80044e0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d101      	bne.n	80044ec <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80044e8:	2320      	movs	r3, #32
 80044ea:	e004      	b.n	80044f6 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80044ec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80044f0:	fab3 f383 	clz	r3, r3
 80044f4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d106      	bne.n	8004508 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	2200      	movs	r2, #0
 8004500:	2100      	movs	r1, #0
 8004502:	4618      	mov	r0, r3
 8004504:	f7ff fb0a 	bl	8003b1c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2101      	movs	r1, #1
 800450e:	4618      	mov	r0, r3
 8004510:	f7ff faee 	bl	8003af0 <LL_ADC_GetOffsetChannel>
 8004514:	4603      	mov	r3, r0
 8004516:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800451a:	2b00      	cmp	r3, #0
 800451c:	d10a      	bne.n	8004534 <HAL_ADC_ConfigChannel+0x220>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	2101      	movs	r1, #1
 8004524:	4618      	mov	r0, r3
 8004526:	f7ff fae3 	bl	8003af0 <LL_ADC_GetOffsetChannel>
 800452a:	4603      	mov	r3, r0
 800452c:	0e9b      	lsrs	r3, r3, #26
 800452e:	f003 021f 	and.w	r2, r3, #31
 8004532:	e01e      	b.n	8004572 <HAL_ADC_ConfigChannel+0x25e>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2101      	movs	r1, #1
 800453a:	4618      	mov	r0, r3
 800453c:	f7ff fad8 	bl	8003af0 <LL_ADC_GetOffsetChannel>
 8004540:	4603      	mov	r3, r0
 8004542:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004546:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800454a:	fa93 f3a3 	rbit	r3, r3
 800454e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004552:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004556:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800455a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800455e:	2b00      	cmp	r3, #0
 8004560:	d101      	bne.n	8004566 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8004562:	2320      	movs	r3, #32
 8004564:	e004      	b.n	8004570 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8004566:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800456a:	fab3 f383 	clz	r3, r3
 800456e:	b2db      	uxtb	r3, r3
 8004570:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800457a:	2b00      	cmp	r3, #0
 800457c:	d105      	bne.n	800458a <HAL_ADC_ConfigChannel+0x276>
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	0e9b      	lsrs	r3, r3, #26
 8004584:	f003 031f 	and.w	r3, r3, #31
 8004588:	e018      	b.n	80045bc <HAL_ADC_ConfigChannel+0x2a8>
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004592:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004596:	fa93 f3a3 	rbit	r3, r3
 800459a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800459e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80045a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80045a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80045ae:	2320      	movs	r3, #32
 80045b0:	e004      	b.n	80045bc <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80045b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80045b6:	fab3 f383 	clz	r3, r3
 80045ba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80045bc:	429a      	cmp	r2, r3
 80045be:	d106      	bne.n	80045ce <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2200      	movs	r2, #0
 80045c6:	2101      	movs	r1, #1
 80045c8:	4618      	mov	r0, r3
 80045ca:	f7ff faa7 	bl	8003b1c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	2102      	movs	r1, #2
 80045d4:	4618      	mov	r0, r3
 80045d6:	f7ff fa8b 	bl	8003af0 <LL_ADC_GetOffsetChannel>
 80045da:	4603      	mov	r3, r0
 80045dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d10a      	bne.n	80045fa <HAL_ADC_ConfigChannel+0x2e6>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2102      	movs	r1, #2
 80045ea:	4618      	mov	r0, r3
 80045ec:	f7ff fa80 	bl	8003af0 <LL_ADC_GetOffsetChannel>
 80045f0:	4603      	mov	r3, r0
 80045f2:	0e9b      	lsrs	r3, r3, #26
 80045f4:	f003 021f 	and.w	r2, r3, #31
 80045f8:	e01e      	b.n	8004638 <HAL_ADC_ConfigChannel+0x324>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2102      	movs	r1, #2
 8004600:	4618      	mov	r0, r3
 8004602:	f7ff fa75 	bl	8003af0 <LL_ADC_GetOffsetChannel>
 8004606:	4603      	mov	r3, r0
 8004608:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800460c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004610:	fa93 f3a3 	rbit	r3, r3
 8004614:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004618:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800461c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004620:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004624:	2b00      	cmp	r3, #0
 8004626:	d101      	bne.n	800462c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8004628:	2320      	movs	r3, #32
 800462a:	e004      	b.n	8004636 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800462c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004630:	fab3 f383 	clz	r3, r3
 8004634:	b2db      	uxtb	r3, r3
 8004636:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004640:	2b00      	cmp	r3, #0
 8004642:	d105      	bne.n	8004650 <HAL_ADC_ConfigChannel+0x33c>
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	0e9b      	lsrs	r3, r3, #26
 800464a:	f003 031f 	and.w	r3, r3, #31
 800464e:	e016      	b.n	800467e <HAL_ADC_ConfigChannel+0x36a>
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004658:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800465c:	fa93 f3a3 	rbit	r3, r3
 8004660:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004662:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004664:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004668:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800466c:	2b00      	cmp	r3, #0
 800466e:	d101      	bne.n	8004674 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8004670:	2320      	movs	r3, #32
 8004672:	e004      	b.n	800467e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8004674:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004678:	fab3 f383 	clz	r3, r3
 800467c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800467e:	429a      	cmp	r2, r3
 8004680:	d106      	bne.n	8004690 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2200      	movs	r2, #0
 8004688:	2102      	movs	r1, #2
 800468a:	4618      	mov	r0, r3
 800468c:	f7ff fa46 	bl	8003b1c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2103      	movs	r1, #3
 8004696:	4618      	mov	r0, r3
 8004698:	f7ff fa2a 	bl	8003af0 <LL_ADC_GetOffsetChannel>
 800469c:	4603      	mov	r3, r0
 800469e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d10a      	bne.n	80046bc <HAL_ADC_ConfigChannel+0x3a8>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	2103      	movs	r1, #3
 80046ac:	4618      	mov	r0, r3
 80046ae:	f7ff fa1f 	bl	8003af0 <LL_ADC_GetOffsetChannel>
 80046b2:	4603      	mov	r3, r0
 80046b4:	0e9b      	lsrs	r3, r3, #26
 80046b6:	f003 021f 	and.w	r2, r3, #31
 80046ba:	e017      	b.n	80046ec <HAL_ADC_ConfigChannel+0x3d8>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2103      	movs	r1, #3
 80046c2:	4618      	mov	r0, r3
 80046c4:	f7ff fa14 	bl	8003af0 <LL_ADC_GetOffsetChannel>
 80046c8:	4603      	mov	r3, r0
 80046ca:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046ce:	fa93 f3a3 	rbit	r3, r3
 80046d2:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80046d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80046d6:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80046d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80046de:	2320      	movs	r3, #32
 80046e0:	e003      	b.n	80046ea <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80046e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046e4:	fab3 f383 	clz	r3, r3
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d105      	bne.n	8004704 <HAL_ADC_ConfigChannel+0x3f0>
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	0e9b      	lsrs	r3, r3, #26
 80046fe:	f003 031f 	and.w	r3, r3, #31
 8004702:	e011      	b.n	8004728 <HAL_ADC_ConfigChannel+0x414>
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800470a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800470c:	fa93 f3a3 	rbit	r3, r3
 8004710:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004712:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004714:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004716:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004718:	2b00      	cmp	r3, #0
 800471a:	d101      	bne.n	8004720 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800471c:	2320      	movs	r3, #32
 800471e:	e003      	b.n	8004728 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8004720:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004722:	fab3 f383 	clz	r3, r3
 8004726:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004728:	429a      	cmp	r2, r3
 800472a:	d106      	bne.n	800473a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2200      	movs	r2, #0
 8004732:	2103      	movs	r1, #3
 8004734:	4618      	mov	r0, r3
 8004736:	f7ff f9f1 	bl	8003b1c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4618      	mov	r0, r3
 8004740:	f7ff fb4e 	bl	8003de0 <LL_ADC_IsEnabled>
 8004744:	4603      	mov	r3, r0
 8004746:	2b00      	cmp	r3, #0
 8004748:	f040 8140 	bne.w	80049cc <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6818      	ldr	r0, [r3, #0]
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	6819      	ldr	r1, [r3, #0]
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	461a      	mov	r2, r3
 800475a:	f7ff faad 	bl	8003cb8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	4a8f      	ldr	r2, [pc, #572]	@ (80049a0 <HAL_ADC_ConfigChannel+0x68c>)
 8004764:	4293      	cmp	r3, r2
 8004766:	f040 8131 	bne.w	80049cc <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10b      	bne.n	8004792 <HAL_ADC_ConfigChannel+0x47e>
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	0e9b      	lsrs	r3, r3, #26
 8004780:	3301      	adds	r3, #1
 8004782:	f003 031f 	and.w	r3, r3, #31
 8004786:	2b09      	cmp	r3, #9
 8004788:	bf94      	ite	ls
 800478a:	2301      	movls	r3, #1
 800478c:	2300      	movhi	r3, #0
 800478e:	b2db      	uxtb	r3, r3
 8004790:	e019      	b.n	80047c6 <HAL_ADC_ConfigChannel+0x4b2>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004798:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800479a:	fa93 f3a3 	rbit	r3, r3
 800479e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80047a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80047a2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80047a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d101      	bne.n	80047ae <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80047aa:	2320      	movs	r3, #32
 80047ac:	e003      	b.n	80047b6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80047ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80047b0:	fab3 f383 	clz	r3, r3
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	3301      	adds	r3, #1
 80047b8:	f003 031f 	and.w	r3, r3, #31
 80047bc:	2b09      	cmp	r3, #9
 80047be:	bf94      	ite	ls
 80047c0:	2301      	movls	r3, #1
 80047c2:	2300      	movhi	r3, #0
 80047c4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d079      	beq.n	80048be <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d107      	bne.n	80047e6 <HAL_ADC_ConfigChannel+0x4d2>
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	0e9b      	lsrs	r3, r3, #26
 80047dc:	3301      	adds	r3, #1
 80047de:	069b      	lsls	r3, r3, #26
 80047e0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80047e4:	e015      	b.n	8004812 <HAL_ADC_ConfigChannel+0x4fe>
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80047ee:	fa93 f3a3 	rbit	r3, r3
 80047f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80047f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047f6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80047f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80047fe:	2320      	movs	r3, #32
 8004800:	e003      	b.n	800480a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8004802:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004804:	fab3 f383 	clz	r3, r3
 8004808:	b2db      	uxtb	r3, r3
 800480a:	3301      	adds	r3, #1
 800480c:	069b      	lsls	r3, r3, #26
 800480e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800481a:	2b00      	cmp	r3, #0
 800481c:	d109      	bne.n	8004832 <HAL_ADC_ConfigChannel+0x51e>
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	0e9b      	lsrs	r3, r3, #26
 8004824:	3301      	adds	r3, #1
 8004826:	f003 031f 	and.w	r3, r3, #31
 800482a:	2101      	movs	r1, #1
 800482c:	fa01 f303 	lsl.w	r3, r1, r3
 8004830:	e017      	b.n	8004862 <HAL_ADC_ConfigChannel+0x54e>
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004838:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800483a:	fa93 f3a3 	rbit	r3, r3
 800483e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004840:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004842:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004844:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004846:	2b00      	cmp	r3, #0
 8004848:	d101      	bne.n	800484e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800484a:	2320      	movs	r3, #32
 800484c:	e003      	b.n	8004856 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800484e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004850:	fab3 f383 	clz	r3, r3
 8004854:	b2db      	uxtb	r3, r3
 8004856:	3301      	adds	r3, #1
 8004858:	f003 031f 	and.w	r3, r3, #31
 800485c:	2101      	movs	r1, #1
 800485e:	fa01 f303 	lsl.w	r3, r1, r3
 8004862:	ea42 0103 	orr.w	r1, r2, r3
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10a      	bne.n	8004888 <HAL_ADC_ConfigChannel+0x574>
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	0e9b      	lsrs	r3, r3, #26
 8004878:	3301      	adds	r3, #1
 800487a:	f003 021f 	and.w	r2, r3, #31
 800487e:	4613      	mov	r3, r2
 8004880:	005b      	lsls	r3, r3, #1
 8004882:	4413      	add	r3, r2
 8004884:	051b      	lsls	r3, r3, #20
 8004886:	e018      	b.n	80048ba <HAL_ADC_ConfigChannel+0x5a6>
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800488e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004890:	fa93 f3a3 	rbit	r3, r3
 8004894:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004896:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004898:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800489a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800489c:	2b00      	cmp	r3, #0
 800489e:	d101      	bne.n	80048a4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80048a0:	2320      	movs	r3, #32
 80048a2:	e003      	b.n	80048ac <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80048a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048a6:	fab3 f383 	clz	r3, r3
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	3301      	adds	r3, #1
 80048ae:	f003 021f 	and.w	r2, r3, #31
 80048b2:	4613      	mov	r3, r2
 80048b4:	005b      	lsls	r3, r3, #1
 80048b6:	4413      	add	r3, r2
 80048b8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80048ba:	430b      	orrs	r3, r1
 80048bc:	e081      	b.n	80049c2 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d107      	bne.n	80048da <HAL_ADC_ConfigChannel+0x5c6>
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	0e9b      	lsrs	r3, r3, #26
 80048d0:	3301      	adds	r3, #1
 80048d2:	069b      	lsls	r3, r3, #26
 80048d4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80048d8:	e015      	b.n	8004906 <HAL_ADC_ConfigChannel+0x5f2>
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e2:	fa93 f3a3 	rbit	r3, r3
 80048e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80048e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ea:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80048ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d101      	bne.n	80048f6 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80048f2:	2320      	movs	r3, #32
 80048f4:	e003      	b.n	80048fe <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80048f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048f8:	fab3 f383 	clz	r3, r3
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	3301      	adds	r3, #1
 8004900:	069b      	lsls	r3, r3, #26
 8004902:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800490e:	2b00      	cmp	r3, #0
 8004910:	d109      	bne.n	8004926 <HAL_ADC_ConfigChannel+0x612>
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	0e9b      	lsrs	r3, r3, #26
 8004918:	3301      	adds	r3, #1
 800491a:	f003 031f 	and.w	r3, r3, #31
 800491e:	2101      	movs	r1, #1
 8004920:	fa01 f303 	lsl.w	r3, r1, r3
 8004924:	e017      	b.n	8004956 <HAL_ADC_ConfigChannel+0x642>
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800492c:	6a3b      	ldr	r3, [r7, #32]
 800492e:	fa93 f3a3 	rbit	r3, r3
 8004932:	61fb      	str	r3, [r7, #28]
  return result;
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800493a:	2b00      	cmp	r3, #0
 800493c:	d101      	bne.n	8004942 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800493e:	2320      	movs	r3, #32
 8004940:	e003      	b.n	800494a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8004942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004944:	fab3 f383 	clz	r3, r3
 8004948:	b2db      	uxtb	r3, r3
 800494a:	3301      	adds	r3, #1
 800494c:	f003 031f 	and.w	r3, r3, #31
 8004950:	2101      	movs	r1, #1
 8004952:	fa01 f303 	lsl.w	r3, r1, r3
 8004956:	ea42 0103 	orr.w	r1, r2, r3
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004962:	2b00      	cmp	r3, #0
 8004964:	d10d      	bne.n	8004982 <HAL_ADC_ConfigChannel+0x66e>
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	0e9b      	lsrs	r3, r3, #26
 800496c:	3301      	adds	r3, #1
 800496e:	f003 021f 	and.w	r2, r3, #31
 8004972:	4613      	mov	r3, r2
 8004974:	005b      	lsls	r3, r3, #1
 8004976:	4413      	add	r3, r2
 8004978:	3b1e      	subs	r3, #30
 800497a:	051b      	lsls	r3, r3, #20
 800497c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004980:	e01e      	b.n	80049c0 <HAL_ADC_ConfigChannel+0x6ac>
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	fa93 f3a3 	rbit	r3, r3
 800498e:	613b      	str	r3, [r7, #16]
  return result;
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d104      	bne.n	80049a4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800499a:	2320      	movs	r3, #32
 800499c:	e006      	b.n	80049ac <HAL_ADC_ConfigChannel+0x698>
 800499e:	bf00      	nop
 80049a0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	fab3 f383 	clz	r3, r3
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	3301      	adds	r3, #1
 80049ae:	f003 021f 	and.w	r2, r3, #31
 80049b2:	4613      	mov	r3, r2
 80049b4:	005b      	lsls	r3, r3, #1
 80049b6:	4413      	add	r3, r2
 80049b8:	3b1e      	subs	r3, #30
 80049ba:	051b      	lsls	r3, r3, #20
 80049bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049c0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80049c2:	683a      	ldr	r2, [r7, #0]
 80049c4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049c6:	4619      	mov	r1, r3
 80049c8:	f7ff f94b 	bl	8003c62 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	4b3f      	ldr	r3, [pc, #252]	@ (8004ad0 <HAL_ADC_ConfigChannel+0x7bc>)
 80049d2:	4013      	ands	r3, r2
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d071      	beq.n	8004abc <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80049d8:	483e      	ldr	r0, [pc, #248]	@ (8004ad4 <HAL_ADC_ConfigChannel+0x7c0>)
 80049da:	f7ff f857 	bl	8003a8c <LL_ADC_GetCommonPathInternalCh>
 80049de:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a3c      	ldr	r2, [pc, #240]	@ (8004ad8 <HAL_ADC_ConfigChannel+0x7c4>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d004      	beq.n	80049f6 <HAL_ADC_ConfigChannel+0x6e2>
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a3a      	ldr	r2, [pc, #232]	@ (8004adc <HAL_ADC_ConfigChannel+0x7c8>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d127      	bne.n	8004a46 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80049f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80049fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d121      	bne.n	8004a46 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a0a:	d157      	bne.n	8004abc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a10:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004a14:	4619      	mov	r1, r3
 8004a16:	482f      	ldr	r0, [pc, #188]	@ (8004ad4 <HAL_ADC_ConfigChannel+0x7c0>)
 8004a18:	f7ff f825 	bl	8003a66 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004a1c:	4b30      	ldr	r3, [pc, #192]	@ (8004ae0 <HAL_ADC_ConfigChannel+0x7cc>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	099b      	lsrs	r3, r3, #6
 8004a22:	4a30      	ldr	r2, [pc, #192]	@ (8004ae4 <HAL_ADC_ConfigChannel+0x7d0>)
 8004a24:	fba2 2303 	umull	r2, r3, r2, r3
 8004a28:	099b      	lsrs	r3, r3, #6
 8004a2a:	1c5a      	adds	r2, r3, #1
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	005b      	lsls	r3, r3, #1
 8004a30:	4413      	add	r3, r2
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004a36:	e002      	b.n	8004a3e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	3b01      	subs	r3, #1
 8004a3c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d1f9      	bne.n	8004a38 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004a44:	e03a      	b.n	8004abc <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a27      	ldr	r2, [pc, #156]	@ (8004ae8 <HAL_ADC_ConfigChannel+0x7d4>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d113      	bne.n	8004a78 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004a50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d10d      	bne.n	8004a78 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a22      	ldr	r2, [pc, #136]	@ (8004aec <HAL_ADC_ConfigChannel+0x7d8>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d02a      	beq.n	8004abc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a6e:	4619      	mov	r1, r3
 8004a70:	4818      	ldr	r0, [pc, #96]	@ (8004ad4 <HAL_ADC_ConfigChannel+0x7c0>)
 8004a72:	f7fe fff8 	bl	8003a66 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004a76:	e021      	b.n	8004abc <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a1c      	ldr	r2, [pc, #112]	@ (8004af0 <HAL_ADC_ConfigChannel+0x7dc>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d11c      	bne.n	8004abc <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004a82:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d116      	bne.n	8004abc <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a16      	ldr	r2, [pc, #88]	@ (8004aec <HAL_ADC_ConfigChannel+0x7d8>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d011      	beq.n	8004abc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a98:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a9c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	480c      	ldr	r0, [pc, #48]	@ (8004ad4 <HAL_ADC_ConfigChannel+0x7c0>)
 8004aa4:	f7fe ffdf 	bl	8003a66 <LL_ADC_SetCommonPathInternalCh>
 8004aa8:	e008      	b.n	8004abc <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aae:	f043 0220 	orr.w	r2, r3, #32
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004ac4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	37d8      	adds	r7, #216	@ 0xd8
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	80080000 	.word	0x80080000
 8004ad4:	50000300 	.word	0x50000300
 8004ad8:	c3210000 	.word	0xc3210000
 8004adc:	90c00010 	.word	0x90c00010
 8004ae0:	2000000c 	.word	0x2000000c
 8004ae4:	053e2d63 	.word	0x053e2d63
 8004ae8:	c7520000 	.word	0xc7520000
 8004aec:	50000100 	.word	0x50000100
 8004af0:	cb840000 	.word	0xcb840000

08004af4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004afc:	2300      	movs	r3, #0
 8004afe:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4618      	mov	r0, r3
 8004b06:	f7ff f96b 	bl	8003de0 <LL_ADC_IsEnabled>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d169      	bne.n	8004be4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	689a      	ldr	r2, [r3, #8]
 8004b16:	4b36      	ldr	r3, [pc, #216]	@ (8004bf0 <ADC_Enable+0xfc>)
 8004b18:	4013      	ands	r3, r2
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00d      	beq.n	8004b3a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b22:	f043 0210 	orr.w	r2, r3, #16
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b2e:	f043 0201 	orr.w	r2, r3, #1
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e055      	b.n	8004be6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f7ff f93a 	bl	8003db8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004b44:	482b      	ldr	r0, [pc, #172]	@ (8004bf4 <ADC_Enable+0x100>)
 8004b46:	f7fe ffa1 	bl	8003a8c <LL_ADC_GetCommonPathInternalCh>
 8004b4a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004b4c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d013      	beq.n	8004b7c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b54:	4b28      	ldr	r3, [pc, #160]	@ (8004bf8 <ADC_Enable+0x104>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	099b      	lsrs	r3, r3, #6
 8004b5a:	4a28      	ldr	r2, [pc, #160]	@ (8004bfc <ADC_Enable+0x108>)
 8004b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b60:	099b      	lsrs	r3, r3, #6
 8004b62:	1c5a      	adds	r2, r3, #1
 8004b64:	4613      	mov	r3, r2
 8004b66:	005b      	lsls	r3, r3, #1
 8004b68:	4413      	add	r3, r2
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004b6e:	e002      	b.n	8004b76 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	3b01      	subs	r3, #1
 8004b74:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d1f9      	bne.n	8004b70 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004b7c:	f7fe ff32 	bl	80039e4 <HAL_GetTick>
 8004b80:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004b82:	e028      	b.n	8004bd6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f7ff f929 	bl	8003de0 <LL_ADC_IsEnabled>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d104      	bne.n	8004b9e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f7ff f90d 	bl	8003db8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004b9e:	f7fe ff21 	bl	80039e4 <HAL_GetTick>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	1ad3      	subs	r3, r2, r3
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d914      	bls.n	8004bd6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0301 	and.w	r3, r3, #1
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d00d      	beq.n	8004bd6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bbe:	f043 0210 	orr.w	r2, r3, #16
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bca:	f043 0201 	orr.w	r2, r3, #1
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e007      	b.n	8004be6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d1cf      	bne.n	8004b84 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3710      	adds	r7, #16
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	8000003f 	.word	0x8000003f
 8004bf4:	50000300 	.word	0x50000300
 8004bf8:	2000000c 	.word	0x2000000c
 8004bfc:	053e2d63 	.word	0x053e2d63

08004c00 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c0c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c12:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d14b      	bne.n	8004cb2 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c1e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 0308 	and.w	r3, r3, #8
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d021      	beq.n	8004c78 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f7fe ffd3 	bl	8003be4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d032      	beq.n	8004caa <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d12b      	bne.n	8004caa <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c56:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d11f      	bne.n	8004caa <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c6e:	f043 0201 	orr.w	r2, r3, #1
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c76:	e018      	b.n	8004caa <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68db      	ldr	r3, [r3, #12]
 8004c7e:	f003 0302 	and.w	r3, r3, #2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d111      	bne.n	8004caa <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c8a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d105      	bne.n	8004caa <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ca2:	f043 0201 	orr.w	r2, r3, #1
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004caa:	68f8      	ldr	r0, [r7, #12]
 8004cac:	f7fc fce0 	bl	8001670 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004cb0:	e00e      	b.n	8004cd0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cb6:	f003 0310 	and.w	r3, r3, #16
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d003      	beq.n	8004cc6 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	f7ff fb1e 	bl	8004300 <HAL_ADC_ErrorCallback>
}
 8004cc4:	e004      	b.n	8004cd0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	4798      	blx	r3
}
 8004cd0:	bf00      	nop
 8004cd2:	3710      	adds	r7, #16
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004ce6:	68f8      	ldr	r0, [r7, #12]
 8004ce8:	f7ff fb00 	bl	80042ec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004cec:	bf00      	nop
 8004cee:	3710      	adds	r7, #16
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b084      	sub	sp, #16
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d00:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d06:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d12:	f043 0204 	orr.w	r2, r3, #4
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004d1a:	68f8      	ldr	r0, [r7, #12]
 8004d1c:	f7ff faf0 	bl	8004300 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004d20:	bf00      	nop
 8004d22:	3710      	adds	r7, #16
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <LL_ADC_IsEnabled>:
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b083      	sub	sp, #12
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f003 0301 	and.w	r3, r3, #1
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d101      	bne.n	8004d40 <LL_ADC_IsEnabled+0x18>
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e000      	b.n	8004d42 <LL_ADC_IsEnabled+0x1a>
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	370c      	adds	r7, #12
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr

08004d4e <LL_ADC_REG_IsConversionOngoing>:
{
 8004d4e:	b480      	push	{r7}
 8004d50:	b083      	sub	sp, #12
 8004d52:	af00      	add	r7, sp, #0
 8004d54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	f003 0304 	and.w	r3, r3, #4
 8004d5e:	2b04      	cmp	r3, #4
 8004d60:	d101      	bne.n	8004d66 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004d62:	2301      	movs	r3, #1
 8004d64:	e000      	b.n	8004d68 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004d66:	2300      	movs	r3, #0
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004d74:	b590      	push	{r4, r7, lr}
 8004d76:	b0a1      	sub	sp, #132	@ 0x84
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
 8004d7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d101      	bne.n	8004d92 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004d8e:	2302      	movs	r3, #2
 8004d90:	e08b      	b.n	8004eaa <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004d9e:	2300      	movs	r3, #0
 8004da0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004daa:	d102      	bne.n	8004db2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004dac:	4b41      	ldr	r3, [pc, #260]	@ (8004eb4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004dae:	60bb      	str	r3, [r7, #8]
 8004db0:	e001      	b.n	8004db6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004db2:	2300      	movs	r3, #0
 8004db4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d10b      	bne.n	8004dd4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dc0:	f043 0220 	orr.w	r2, r3, #32
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e06a      	b.n	8004eaa <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f7ff ffb9 	bl	8004d4e <LL_ADC_REG_IsConversionOngoing>
 8004ddc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4618      	mov	r0, r3
 8004de4:	f7ff ffb3 	bl	8004d4e <LL_ADC_REG_IsConversionOngoing>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d14c      	bne.n	8004e88 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004dee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d149      	bne.n	8004e88 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004df4:	4b30      	ldr	r3, [pc, #192]	@ (8004eb8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8004df6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d028      	beq.n	8004e52 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004e00:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	6859      	ldr	r1, [r3, #4]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004e12:	035b      	lsls	r3, r3, #13
 8004e14:	430b      	orrs	r3, r1
 8004e16:	431a      	orrs	r2, r3
 8004e18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e1a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004e1c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004e20:	f7ff ff82 	bl	8004d28 <LL_ADC_IsEnabled>
 8004e24:	4604      	mov	r4, r0
 8004e26:	4823      	ldr	r0, [pc, #140]	@ (8004eb4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004e28:	f7ff ff7e 	bl	8004d28 <LL_ADC_IsEnabled>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	4323      	orrs	r3, r4
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d133      	bne.n	8004e9c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004e34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004e3c:	f023 030f 	bic.w	r3, r3, #15
 8004e40:	683a      	ldr	r2, [r7, #0]
 8004e42:	6811      	ldr	r1, [r2, #0]
 8004e44:	683a      	ldr	r2, [r7, #0]
 8004e46:	6892      	ldr	r2, [r2, #8]
 8004e48:	430a      	orrs	r2, r1
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e4e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004e50:	e024      	b.n	8004e9c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004e52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004e5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e5c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004e5e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004e62:	f7ff ff61 	bl	8004d28 <LL_ADC_IsEnabled>
 8004e66:	4604      	mov	r4, r0
 8004e68:	4812      	ldr	r0, [pc, #72]	@ (8004eb4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004e6a:	f7ff ff5d 	bl	8004d28 <LL_ADC_IsEnabled>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	4323      	orrs	r3, r4
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d112      	bne.n	8004e9c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004e76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004e7e:	f023 030f 	bic.w	r3, r3, #15
 8004e82:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004e84:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004e86:	e009      	b.n	8004e9c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e8c:	f043 0220 	orr.w	r2, r3, #32
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004e9a:	e000      	b.n	8004e9e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004e9c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004ea6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3784      	adds	r7, #132	@ 0x84
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd90      	pop	{r4, r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	50000100 	.word	0x50000100
 8004eb8:	50000300 	.word	0x50000300

08004ebc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f003 0307 	and.w	r3, r3, #7
 8004eca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8004f00 <__NVIC_SetPriorityGrouping+0x44>)
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ed2:	68ba      	ldr	r2, [r7, #8]
 8004ed4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004ed8:	4013      	ands	r3, r2
 8004eda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ee4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004ee8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004eec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004eee:	4a04      	ldr	r2, [pc, #16]	@ (8004f00 <__NVIC_SetPriorityGrouping+0x44>)
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	60d3      	str	r3, [r2, #12]
}
 8004ef4:	bf00      	nop
 8004ef6:	3714      	adds	r7, #20
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr
 8004f00:	e000ed00 	.word	0xe000ed00

08004f04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f04:	b480      	push	{r7}
 8004f06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f08:	4b04      	ldr	r3, [pc, #16]	@ (8004f1c <__NVIC_GetPriorityGrouping+0x18>)
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	0a1b      	lsrs	r3, r3, #8
 8004f0e:	f003 0307 	and.w	r3, r3, #7
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr
 8004f1c:	e000ed00 	.word	0xe000ed00

08004f20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	4603      	mov	r3, r0
 8004f28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	db0b      	blt.n	8004f4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f32:	79fb      	ldrb	r3, [r7, #7]
 8004f34:	f003 021f 	and.w	r2, r3, #31
 8004f38:	4907      	ldr	r1, [pc, #28]	@ (8004f58 <__NVIC_EnableIRQ+0x38>)
 8004f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f3e:	095b      	lsrs	r3, r3, #5
 8004f40:	2001      	movs	r0, #1
 8004f42:	fa00 f202 	lsl.w	r2, r0, r2
 8004f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004f4a:	bf00      	nop
 8004f4c:	370c      	adds	r7, #12
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr
 8004f56:	bf00      	nop
 8004f58:	e000e100 	.word	0xe000e100

08004f5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	4603      	mov	r3, r0
 8004f64:	6039      	str	r1, [r7, #0]
 8004f66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	db0a      	blt.n	8004f86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	b2da      	uxtb	r2, r3
 8004f74:	490c      	ldr	r1, [pc, #48]	@ (8004fa8 <__NVIC_SetPriority+0x4c>)
 8004f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f7a:	0112      	lsls	r2, r2, #4
 8004f7c:	b2d2      	uxtb	r2, r2
 8004f7e:	440b      	add	r3, r1
 8004f80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004f84:	e00a      	b.n	8004f9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	b2da      	uxtb	r2, r3
 8004f8a:	4908      	ldr	r1, [pc, #32]	@ (8004fac <__NVIC_SetPriority+0x50>)
 8004f8c:	79fb      	ldrb	r3, [r7, #7]
 8004f8e:	f003 030f 	and.w	r3, r3, #15
 8004f92:	3b04      	subs	r3, #4
 8004f94:	0112      	lsls	r2, r2, #4
 8004f96:	b2d2      	uxtb	r2, r2
 8004f98:	440b      	add	r3, r1
 8004f9a:	761a      	strb	r2, [r3, #24]
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr
 8004fa8:	e000e100 	.word	0xe000e100
 8004fac:	e000ed00 	.word	0xe000ed00

08004fb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b089      	sub	sp, #36	@ 0x24
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f003 0307 	and.w	r3, r3, #7
 8004fc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	f1c3 0307 	rsb	r3, r3, #7
 8004fca:	2b04      	cmp	r3, #4
 8004fcc:	bf28      	it	cs
 8004fce:	2304      	movcs	r3, #4
 8004fd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	3304      	adds	r3, #4
 8004fd6:	2b06      	cmp	r3, #6
 8004fd8:	d902      	bls.n	8004fe0 <NVIC_EncodePriority+0x30>
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	3b03      	subs	r3, #3
 8004fde:	e000      	b.n	8004fe2 <NVIC_EncodePriority+0x32>
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fe4:	f04f 32ff 	mov.w	r2, #4294967295
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	fa02 f303 	lsl.w	r3, r2, r3
 8004fee:	43da      	mvns	r2, r3
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	401a      	ands	r2, r3
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ff8:	f04f 31ff 	mov.w	r1, #4294967295
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8005002:	43d9      	mvns	r1, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005008:	4313      	orrs	r3, r2
         );
}
 800500a:	4618      	mov	r0, r3
 800500c:	3724      	adds	r7, #36	@ 0x24
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr
	...

08005018 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b082      	sub	sp, #8
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	3b01      	subs	r3, #1
 8005024:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005028:	d301      	bcc.n	800502e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800502a:	2301      	movs	r3, #1
 800502c:	e00f      	b.n	800504e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800502e:	4a0a      	ldr	r2, [pc, #40]	@ (8005058 <SysTick_Config+0x40>)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	3b01      	subs	r3, #1
 8005034:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005036:	210f      	movs	r1, #15
 8005038:	f04f 30ff 	mov.w	r0, #4294967295
 800503c:	f7ff ff8e 	bl	8004f5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005040:	4b05      	ldr	r3, [pc, #20]	@ (8005058 <SysTick_Config+0x40>)
 8005042:	2200      	movs	r2, #0
 8005044:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005046:	4b04      	ldr	r3, [pc, #16]	@ (8005058 <SysTick_Config+0x40>)
 8005048:	2207      	movs	r2, #7
 800504a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800504c:	2300      	movs	r3, #0
}
 800504e:	4618      	mov	r0, r3
 8005050:	3708      	adds	r7, #8
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	e000e010 	.word	0xe000e010

0800505c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b082      	sub	sp, #8
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f7ff ff29 	bl	8004ebc <__NVIC_SetPriorityGrouping>
}
 800506a:	bf00      	nop
 800506c:	3708      	adds	r7, #8
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}

08005072 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005072:	b580      	push	{r7, lr}
 8005074:	b086      	sub	sp, #24
 8005076:	af00      	add	r7, sp, #0
 8005078:	4603      	mov	r3, r0
 800507a:	60b9      	str	r1, [r7, #8]
 800507c:	607a      	str	r2, [r7, #4]
 800507e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005080:	f7ff ff40 	bl	8004f04 <__NVIC_GetPriorityGrouping>
 8005084:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	68b9      	ldr	r1, [r7, #8]
 800508a:	6978      	ldr	r0, [r7, #20]
 800508c:	f7ff ff90 	bl	8004fb0 <NVIC_EncodePriority>
 8005090:	4602      	mov	r2, r0
 8005092:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005096:	4611      	mov	r1, r2
 8005098:	4618      	mov	r0, r3
 800509a:	f7ff ff5f 	bl	8004f5c <__NVIC_SetPriority>
}
 800509e:	bf00      	nop
 80050a0:	3718      	adds	r7, #24
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b082      	sub	sp, #8
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	4603      	mov	r3, r0
 80050ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050b4:	4618      	mov	r0, r3
 80050b6:	f7ff ff33 	bl	8004f20 <__NVIC_EnableIRQ>
}
 80050ba:	bf00      	nop
 80050bc:	3708      	adds	r7, #8
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}

080050c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80050c2:	b580      	push	{r7, lr}
 80050c4:	b082      	sub	sp, #8
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f7ff ffa4 	bl	8005018 <SysTick_Config>
 80050d0:	4603      	mov	r3, r0
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3708      	adds	r7, #8
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
	...

080050dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d101      	bne.n	80050ee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e08d      	b.n	800520a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	461a      	mov	r2, r3
 80050f4:	4b47      	ldr	r3, [pc, #284]	@ (8005214 <HAL_DMA_Init+0x138>)
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d80f      	bhi.n	800511a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	461a      	mov	r2, r3
 8005100:	4b45      	ldr	r3, [pc, #276]	@ (8005218 <HAL_DMA_Init+0x13c>)
 8005102:	4413      	add	r3, r2
 8005104:	4a45      	ldr	r2, [pc, #276]	@ (800521c <HAL_DMA_Init+0x140>)
 8005106:	fba2 2303 	umull	r2, r3, r2, r3
 800510a:	091b      	lsrs	r3, r3, #4
 800510c:	009a      	lsls	r2, r3, #2
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a42      	ldr	r2, [pc, #264]	@ (8005220 <HAL_DMA_Init+0x144>)
 8005116:	641a      	str	r2, [r3, #64]	@ 0x40
 8005118:	e00e      	b.n	8005138 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	461a      	mov	r2, r3
 8005120:	4b40      	ldr	r3, [pc, #256]	@ (8005224 <HAL_DMA_Init+0x148>)
 8005122:	4413      	add	r3, r2
 8005124:	4a3d      	ldr	r2, [pc, #244]	@ (800521c <HAL_DMA_Init+0x140>)
 8005126:	fba2 2303 	umull	r2, r3, r2, r3
 800512a:	091b      	lsrs	r3, r3, #4
 800512c:	009a      	lsls	r2, r3, #2
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	4a3c      	ldr	r2, [pc, #240]	@ (8005228 <HAL_DMA_Init+0x14c>)
 8005136:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2202      	movs	r2, #2
 800513c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800514e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005152:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800515c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	691b      	ldr	r3, [r3, #16]
 8005162:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005168:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	699b      	ldr	r3, [r3, #24]
 800516e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005174:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a1b      	ldr	r3, [r3, #32]
 800517a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800517c:	68fa      	ldr	r2, [r7, #12]
 800517e:	4313      	orrs	r3, r2
 8005180:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	68fa      	ldr	r2, [r7, #12]
 8005188:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f000 fa82 	bl	8005694 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005198:	d102      	bne.n	80051a0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	685a      	ldr	r2, [r3, #4]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051a8:	b2d2      	uxtb	r2, r2
 80051aa:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80051b4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d010      	beq.n	80051e0 <HAL_DMA_Init+0x104>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	2b04      	cmp	r3, #4
 80051c4:	d80c      	bhi.n	80051e0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 faa2 	bl	8005710 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051d0:	2200      	movs	r2, #0
 80051d2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80051dc:	605a      	str	r2, [r3, #4]
 80051de:	e008      	b.n	80051f2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005208:	2300      	movs	r3, #0
}
 800520a:	4618      	mov	r0, r3
 800520c:	3710      	adds	r7, #16
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	40020407 	.word	0x40020407
 8005218:	bffdfff8 	.word	0xbffdfff8
 800521c:	cccccccd 	.word	0xcccccccd
 8005220:	40020000 	.word	0x40020000
 8005224:	bffdfbf8 	.word	0xbffdfbf8
 8005228:	40020400 	.word	0x40020400

0800522c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b086      	sub	sp, #24
 8005230:	af00      	add	r7, sp, #0
 8005232:	60f8      	str	r0, [r7, #12]
 8005234:	60b9      	str	r1, [r7, #8]
 8005236:	607a      	str	r2, [r7, #4]
 8005238:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800523a:	2300      	movs	r3, #0
 800523c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005244:	2b01      	cmp	r3, #1
 8005246:	d101      	bne.n	800524c <HAL_DMA_Start_IT+0x20>
 8005248:	2302      	movs	r3, #2
 800524a:	e066      	b.n	800531a <HAL_DMA_Start_IT+0xee>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800525a:	b2db      	uxtb	r3, r3
 800525c:	2b01      	cmp	r3, #1
 800525e:	d155      	bne.n	800530c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2202      	movs	r2, #2
 8005264:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f022 0201 	bic.w	r2, r2, #1
 800527c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	68b9      	ldr	r1, [r7, #8]
 8005284:	68f8      	ldr	r0, [r7, #12]
 8005286:	f000 f9c7 	bl	8005618 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800528e:	2b00      	cmp	r3, #0
 8005290:	d008      	beq.n	80052a4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f042 020e 	orr.w	r2, r2, #14
 80052a0:	601a      	str	r2, [r3, #0]
 80052a2:	e00f      	b.n	80052c4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f022 0204 	bic.w	r2, r2, #4
 80052b2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f042 020a 	orr.w	r2, r2, #10
 80052c2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d007      	beq.n	80052e2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052e0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d007      	beq.n	80052fa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052f8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f042 0201 	orr.w	r2, r2, #1
 8005308:	601a      	str	r2, [r3, #0]
 800530a:	e005      	b.n	8005318 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005314:	2302      	movs	r3, #2
 8005316:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005318:	7dfb      	ldrb	r3, [r7, #23]
}
 800531a:	4618      	mov	r0, r3
 800531c:	3718      	adds	r7, #24
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005322:	b480      	push	{r7}
 8005324:	b085      	sub	sp, #20
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800532a:	2300      	movs	r3, #0
 800532c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005334:	b2db      	uxtb	r3, r3
 8005336:	2b02      	cmp	r3, #2
 8005338:	d005      	beq.n	8005346 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2204      	movs	r2, #4
 800533e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	73fb      	strb	r3, [r7, #15]
 8005344:	e037      	b.n	80053b6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f022 020e 	bic.w	r2, r2, #14
 8005354:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005360:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005364:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f022 0201 	bic.w	r2, r2, #1
 8005374:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800537a:	f003 021f 	and.w	r2, r3, #31
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005382:	2101      	movs	r1, #1
 8005384:	fa01 f202 	lsl.w	r2, r1, r2
 8005388:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005392:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005398:	2b00      	cmp	r3, #0
 800539a:	d00c      	beq.n	80053b6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053aa:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80053b4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2201      	movs	r2, #1
 80053ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80053c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3714      	adds	r7, #20
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053dc:	2300      	movs	r3, #0
 80053de:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	2b02      	cmp	r3, #2
 80053ea:	d00d      	beq.n	8005408 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2204      	movs	r2, #4
 80053f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2201      	movs	r2, #1
 80053f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	73fb      	strb	r3, [r7, #15]
 8005406:	e047      	b.n	8005498 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f022 020e 	bic.w	r2, r2, #14
 8005416:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f022 0201 	bic.w	r2, r2, #1
 8005426:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005432:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005436:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800543c:	f003 021f 	and.w	r2, r3, #31
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005444:	2101      	movs	r1, #1
 8005446:	fa01 f202 	lsl.w	r2, r1, r2
 800544a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005454:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00c      	beq.n	8005478 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005468:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800546c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005476:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800548c:	2b00      	cmp	r3, #0
 800548e:	d003      	beq.n	8005498 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	4798      	blx	r3
    }
  }
  return status;
 8005498:	7bfb      	ldrb	r3, [r7, #15]
}
 800549a:	4618      	mov	r0, r3
 800549c:	3710      	adds	r7, #16
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}

080054a2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80054a2:	b580      	push	{r7, lr}
 80054a4:	b084      	sub	sp, #16
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054be:	f003 031f 	and.w	r3, r3, #31
 80054c2:	2204      	movs	r2, #4
 80054c4:	409a      	lsls	r2, r3
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	4013      	ands	r3, r2
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d026      	beq.n	800551c <HAL_DMA_IRQHandler+0x7a>
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	f003 0304 	and.w	r3, r3, #4
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d021      	beq.n	800551c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f003 0320 	and.w	r3, r3, #32
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d107      	bne.n	80054f6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f022 0204 	bic.w	r2, r2, #4
 80054f4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054fa:	f003 021f 	and.w	r2, r3, #31
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005502:	2104      	movs	r1, #4
 8005504:	fa01 f202 	lsl.w	r2, r1, r2
 8005508:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800550e:	2b00      	cmp	r3, #0
 8005510:	d071      	beq.n	80055f6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005516:	6878      	ldr	r0, [r7, #4]
 8005518:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800551a:	e06c      	b.n	80055f6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005520:	f003 031f 	and.w	r3, r3, #31
 8005524:	2202      	movs	r2, #2
 8005526:	409a      	lsls	r2, r3
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	4013      	ands	r3, r2
 800552c:	2b00      	cmp	r3, #0
 800552e:	d02e      	beq.n	800558e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	f003 0302 	and.w	r3, r3, #2
 8005536:	2b00      	cmp	r3, #0
 8005538:	d029      	beq.n	800558e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0320 	and.w	r3, r3, #32
 8005544:	2b00      	cmp	r3, #0
 8005546:	d10b      	bne.n	8005560 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f022 020a 	bic.w	r2, r2, #10
 8005556:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005564:	f003 021f 	and.w	r2, r3, #31
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800556c:	2102      	movs	r1, #2
 800556e:	fa01 f202 	lsl.w	r2, r1, r2
 8005572:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005580:	2b00      	cmp	r3, #0
 8005582:	d038      	beq.n	80055f6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800558c:	e033      	b.n	80055f6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005592:	f003 031f 	and.w	r3, r3, #31
 8005596:	2208      	movs	r2, #8
 8005598:	409a      	lsls	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	4013      	ands	r3, r2
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d02a      	beq.n	80055f8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	f003 0308 	and.w	r3, r3, #8
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d025      	beq.n	80055f8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f022 020e 	bic.w	r2, r2, #14
 80055ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055c0:	f003 021f 	and.w	r2, r3, #31
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c8:	2101      	movs	r1, #1
 80055ca:	fa01 f202 	lsl.w	r2, r1, r2
 80055ce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2201      	movs	r2, #1
 80055da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d004      	beq.n	80055f8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80055f6:	bf00      	nop
 80055f8:	bf00      	nop
}
 80055fa:	3710      	adds	r7, #16
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800560c:	4618      	mov	r0, r3
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005618:	b480      	push	{r7}
 800561a:	b085      	sub	sp, #20
 800561c:	af00      	add	r7, sp, #0
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	60b9      	str	r1, [r7, #8]
 8005622:	607a      	str	r2, [r7, #4]
 8005624:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800562a:	68fa      	ldr	r2, [r7, #12]
 800562c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800562e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005634:	2b00      	cmp	r3, #0
 8005636:	d004      	beq.n	8005642 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800563c:	68fa      	ldr	r2, [r7, #12]
 800563e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005640:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005646:	f003 021f 	and.w	r2, r3, #31
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800564e:	2101      	movs	r1, #1
 8005650:	fa01 f202 	lsl.w	r2, r1, r2
 8005654:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	683a      	ldr	r2, [r7, #0]
 800565c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	2b10      	cmp	r3, #16
 8005664:	d108      	bne.n	8005678 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005676:	e007      	b.n	8005688 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68ba      	ldr	r2, [r7, #8]
 800567e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	60da      	str	r2, [r3, #12]
}
 8005688:	bf00      	nop
 800568a:	3714      	adds	r7, #20
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005694:	b480      	push	{r7}
 8005696:	b087      	sub	sp, #28
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	461a      	mov	r2, r3
 80056a2:	4b16      	ldr	r3, [pc, #88]	@ (80056fc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d802      	bhi.n	80056ae <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80056a8:	4b15      	ldr	r3, [pc, #84]	@ (8005700 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80056aa:	617b      	str	r3, [r7, #20]
 80056ac:	e001      	b.n	80056b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80056ae:	4b15      	ldr	r3, [pc, #84]	@ (8005704 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80056b0:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	b2db      	uxtb	r3, r3
 80056bc:	3b08      	subs	r3, #8
 80056be:	4a12      	ldr	r2, [pc, #72]	@ (8005708 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80056c0:	fba2 2303 	umull	r2, r3, r2, r3
 80056c4:	091b      	lsrs	r3, r3, #4
 80056c6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056cc:	089b      	lsrs	r3, r3, #2
 80056ce:	009a      	lsls	r2, r3, #2
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	4413      	add	r3, r2
 80056d4:	461a      	mov	r2, r3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a0b      	ldr	r2, [pc, #44]	@ (800570c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80056de:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f003 031f 	and.w	r3, r3, #31
 80056e6:	2201      	movs	r2, #1
 80056e8:	409a      	lsls	r2, r3
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80056ee:	bf00      	nop
 80056f0:	371c      	adds	r7, #28
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop
 80056fc:	40020407 	.word	0x40020407
 8005700:	40020800 	.word	0x40020800
 8005704:	40020820 	.word	0x40020820
 8005708:	cccccccd 	.word	0xcccccccd
 800570c:	40020880 	.word	0x40020880

08005710 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005710:	b480      	push	{r7}
 8005712:	b085      	sub	sp, #20
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	b2db      	uxtb	r3, r3
 800571e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	4b0b      	ldr	r3, [pc, #44]	@ (8005750 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005724:	4413      	add	r3, r2
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	461a      	mov	r2, r3
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a08      	ldr	r2, [pc, #32]	@ (8005754 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005732:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	3b01      	subs	r3, #1
 8005738:	f003 031f 	and.w	r3, r3, #31
 800573c:	2201      	movs	r2, #1
 800573e:	409a      	lsls	r2, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005744:	bf00      	nop
 8005746:	3714      	adds	r7, #20
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr
 8005750:	1000823f 	.word	0x1000823f
 8005754:	40020940 	.word	0x40020940

08005758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005758:	b480      	push	{r7}
 800575a:	b087      	sub	sp, #28
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005762:	2300      	movs	r3, #0
 8005764:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005766:	e15a      	b.n	8005a1e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	2101      	movs	r1, #1
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	fa01 f303 	lsl.w	r3, r1, r3
 8005774:	4013      	ands	r3, r2
 8005776:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2b00      	cmp	r3, #0
 800577c:	f000 814c 	beq.w	8005a18 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	f003 0303 	and.w	r3, r3, #3
 8005788:	2b01      	cmp	r3, #1
 800578a:	d005      	beq.n	8005798 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005794:	2b02      	cmp	r3, #2
 8005796:	d130      	bne.n	80057fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	005b      	lsls	r3, r3, #1
 80057a2:	2203      	movs	r2, #3
 80057a4:	fa02 f303 	lsl.w	r3, r2, r3
 80057a8:	43db      	mvns	r3, r3
 80057aa:	693a      	ldr	r2, [r7, #16]
 80057ac:	4013      	ands	r3, r2
 80057ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	68da      	ldr	r2, [r3, #12]
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	005b      	lsls	r3, r3, #1
 80057b8:	fa02 f303 	lsl.w	r3, r2, r3
 80057bc:	693a      	ldr	r2, [r7, #16]
 80057be:	4313      	orrs	r3, r2
 80057c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	693a      	ldr	r2, [r7, #16]
 80057c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80057ce:	2201      	movs	r2, #1
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	fa02 f303 	lsl.w	r3, r2, r3
 80057d6:	43db      	mvns	r3, r3
 80057d8:	693a      	ldr	r2, [r7, #16]
 80057da:	4013      	ands	r3, r2
 80057dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	091b      	lsrs	r3, r3, #4
 80057e4:	f003 0201 	and.w	r2, r3, #1
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	fa02 f303 	lsl.w	r3, r2, r3
 80057ee:	693a      	ldr	r2, [r7, #16]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	693a      	ldr	r2, [r7, #16]
 80057f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	f003 0303 	and.w	r3, r3, #3
 8005802:	2b03      	cmp	r3, #3
 8005804:	d017      	beq.n	8005836 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	005b      	lsls	r3, r3, #1
 8005810:	2203      	movs	r2, #3
 8005812:	fa02 f303 	lsl.w	r3, r2, r3
 8005816:	43db      	mvns	r3, r3
 8005818:	693a      	ldr	r2, [r7, #16]
 800581a:	4013      	ands	r3, r2
 800581c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	689a      	ldr	r2, [r3, #8]
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	005b      	lsls	r3, r3, #1
 8005826:	fa02 f303 	lsl.w	r3, r2, r3
 800582a:	693a      	ldr	r2, [r7, #16]
 800582c:	4313      	orrs	r3, r2
 800582e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	693a      	ldr	r2, [r7, #16]
 8005834:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	f003 0303 	and.w	r3, r3, #3
 800583e:	2b02      	cmp	r3, #2
 8005840:	d123      	bne.n	800588a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	08da      	lsrs	r2, r3, #3
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	3208      	adds	r2, #8
 800584a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800584e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	f003 0307 	and.w	r3, r3, #7
 8005856:	009b      	lsls	r3, r3, #2
 8005858:	220f      	movs	r2, #15
 800585a:	fa02 f303 	lsl.w	r3, r2, r3
 800585e:	43db      	mvns	r3, r3
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	4013      	ands	r3, r2
 8005864:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	691a      	ldr	r2, [r3, #16]
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	f003 0307 	and.w	r3, r3, #7
 8005870:	009b      	lsls	r3, r3, #2
 8005872:	fa02 f303 	lsl.w	r3, r2, r3
 8005876:	693a      	ldr	r2, [r7, #16]
 8005878:	4313      	orrs	r3, r2
 800587a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	08da      	lsrs	r2, r3, #3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	3208      	adds	r2, #8
 8005884:	6939      	ldr	r1, [r7, #16]
 8005886:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	005b      	lsls	r3, r3, #1
 8005894:	2203      	movs	r2, #3
 8005896:	fa02 f303 	lsl.w	r3, r2, r3
 800589a:	43db      	mvns	r3, r3
 800589c:	693a      	ldr	r2, [r7, #16]
 800589e:	4013      	ands	r3, r2
 80058a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	f003 0203 	and.w	r2, r3, #3
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	005b      	lsls	r3, r3, #1
 80058ae:	fa02 f303 	lsl.w	r3, r2, r3
 80058b2:	693a      	ldr	r2, [r7, #16]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	693a      	ldr	r2, [r7, #16]
 80058bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	f000 80a6 	beq.w	8005a18 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058cc:	4b5b      	ldr	r3, [pc, #364]	@ (8005a3c <HAL_GPIO_Init+0x2e4>)
 80058ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058d0:	4a5a      	ldr	r2, [pc, #360]	@ (8005a3c <HAL_GPIO_Init+0x2e4>)
 80058d2:	f043 0301 	orr.w	r3, r3, #1
 80058d6:	6613      	str	r3, [r2, #96]	@ 0x60
 80058d8:	4b58      	ldr	r3, [pc, #352]	@ (8005a3c <HAL_GPIO_Init+0x2e4>)
 80058da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058dc:	f003 0301 	and.w	r3, r3, #1
 80058e0:	60bb      	str	r3, [r7, #8]
 80058e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80058e4:	4a56      	ldr	r2, [pc, #344]	@ (8005a40 <HAL_GPIO_Init+0x2e8>)
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	089b      	lsrs	r3, r3, #2
 80058ea:	3302      	adds	r3, #2
 80058ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	f003 0303 	and.w	r3, r3, #3
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	220f      	movs	r2, #15
 80058fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005900:	43db      	mvns	r3, r3
 8005902:	693a      	ldr	r2, [r7, #16]
 8005904:	4013      	ands	r3, r2
 8005906:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800590e:	d01f      	beq.n	8005950 <HAL_GPIO_Init+0x1f8>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a4c      	ldr	r2, [pc, #304]	@ (8005a44 <HAL_GPIO_Init+0x2ec>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d019      	beq.n	800594c <HAL_GPIO_Init+0x1f4>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a4b      	ldr	r2, [pc, #300]	@ (8005a48 <HAL_GPIO_Init+0x2f0>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d013      	beq.n	8005948 <HAL_GPIO_Init+0x1f0>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a4a      	ldr	r2, [pc, #296]	@ (8005a4c <HAL_GPIO_Init+0x2f4>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d00d      	beq.n	8005944 <HAL_GPIO_Init+0x1ec>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a49      	ldr	r2, [pc, #292]	@ (8005a50 <HAL_GPIO_Init+0x2f8>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d007      	beq.n	8005940 <HAL_GPIO_Init+0x1e8>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a48      	ldr	r2, [pc, #288]	@ (8005a54 <HAL_GPIO_Init+0x2fc>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d101      	bne.n	800593c <HAL_GPIO_Init+0x1e4>
 8005938:	2305      	movs	r3, #5
 800593a:	e00a      	b.n	8005952 <HAL_GPIO_Init+0x1fa>
 800593c:	2306      	movs	r3, #6
 800593e:	e008      	b.n	8005952 <HAL_GPIO_Init+0x1fa>
 8005940:	2304      	movs	r3, #4
 8005942:	e006      	b.n	8005952 <HAL_GPIO_Init+0x1fa>
 8005944:	2303      	movs	r3, #3
 8005946:	e004      	b.n	8005952 <HAL_GPIO_Init+0x1fa>
 8005948:	2302      	movs	r3, #2
 800594a:	e002      	b.n	8005952 <HAL_GPIO_Init+0x1fa>
 800594c:	2301      	movs	r3, #1
 800594e:	e000      	b.n	8005952 <HAL_GPIO_Init+0x1fa>
 8005950:	2300      	movs	r3, #0
 8005952:	697a      	ldr	r2, [r7, #20]
 8005954:	f002 0203 	and.w	r2, r2, #3
 8005958:	0092      	lsls	r2, r2, #2
 800595a:	4093      	lsls	r3, r2
 800595c:	693a      	ldr	r2, [r7, #16]
 800595e:	4313      	orrs	r3, r2
 8005960:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005962:	4937      	ldr	r1, [pc, #220]	@ (8005a40 <HAL_GPIO_Init+0x2e8>)
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	089b      	lsrs	r3, r3, #2
 8005968:	3302      	adds	r3, #2
 800596a:	693a      	ldr	r2, [r7, #16]
 800596c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005970:	4b39      	ldr	r3, [pc, #228]	@ (8005a58 <HAL_GPIO_Init+0x300>)
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	43db      	mvns	r3, r3
 800597a:	693a      	ldr	r2, [r7, #16]
 800597c:	4013      	ands	r3, r2
 800597e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005988:	2b00      	cmp	r3, #0
 800598a:	d003      	beq.n	8005994 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800598c:	693a      	ldr	r2, [r7, #16]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	4313      	orrs	r3, r2
 8005992:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005994:	4a30      	ldr	r2, [pc, #192]	@ (8005a58 <HAL_GPIO_Init+0x300>)
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800599a:	4b2f      	ldr	r3, [pc, #188]	@ (8005a58 <HAL_GPIO_Init+0x300>)
 800599c:	68db      	ldr	r3, [r3, #12]
 800599e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	43db      	mvns	r3, r3
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	4013      	ands	r3, r2
 80059a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d003      	beq.n	80059be <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80059b6:	693a      	ldr	r2, [r7, #16]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80059be:	4a26      	ldr	r2, [pc, #152]	@ (8005a58 <HAL_GPIO_Init+0x300>)
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80059c4:	4b24      	ldr	r3, [pc, #144]	@ (8005a58 <HAL_GPIO_Init+0x300>)
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	43db      	mvns	r3, r3
 80059ce:	693a      	ldr	r2, [r7, #16]
 80059d0:	4013      	ands	r3, r2
 80059d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d003      	beq.n	80059e8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80059e0:	693a      	ldr	r2, [r7, #16]
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80059e8:	4a1b      	ldr	r2, [pc, #108]	@ (8005a58 <HAL_GPIO_Init+0x300>)
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80059ee:	4b1a      	ldr	r3, [pc, #104]	@ (8005a58 <HAL_GPIO_Init+0x300>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	43db      	mvns	r3, r3
 80059f8:	693a      	ldr	r2, [r7, #16]
 80059fa:	4013      	ands	r3, r2
 80059fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d003      	beq.n	8005a12 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005a0a:	693a      	ldr	r2, [r7, #16]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005a12:	4a11      	ldr	r2, [pc, #68]	@ (8005a58 <HAL_GPIO_Init+0x300>)
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	fa22 f303 	lsr.w	r3, r2, r3
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	f47f ae9d 	bne.w	8005768 <HAL_GPIO_Init+0x10>
  }
}
 8005a2e:	bf00      	nop
 8005a30:	bf00      	nop
 8005a32:	371c      	adds	r7, #28
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr
 8005a3c:	40021000 	.word	0x40021000
 8005a40:	40010000 	.word	0x40010000
 8005a44:	48000400 	.word	0x48000400
 8005a48:	48000800 	.word	0x48000800
 8005a4c:	48000c00 	.word	0x48000c00
 8005a50:	48001000 	.word	0x48001000
 8005a54:	48001400 	.word	0x48001400
 8005a58:	40010400 	.word	0x40010400

08005a5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	460b      	mov	r3, r1
 8005a66:	807b      	strh	r3, [r7, #2]
 8005a68:	4613      	mov	r3, r2
 8005a6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005a6c:	787b      	ldrb	r3, [r7, #1]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d003      	beq.n	8005a7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005a72:	887a      	ldrh	r2, [r7, #2]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005a78:	e002      	b.n	8005a80 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005a7a:	887a      	ldrh	r2, [r7, #2]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b085      	sub	sp, #20
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	460b      	mov	r3, r1
 8005a96:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	695b      	ldr	r3, [r3, #20]
 8005a9c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005a9e:	887a      	ldrh	r2, [r7, #2]
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	4013      	ands	r3, r2
 8005aa4:	041a      	lsls	r2, r3, #16
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	43d9      	mvns	r1, r3
 8005aaa:	887b      	ldrh	r3, [r7, #2]
 8005aac:	400b      	ands	r3, r1
 8005aae:	431a      	orrs	r2, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	619a      	str	r2, [r3, #24]
}
 8005ab4:	bf00      	nop
 8005ab6:	3714      	adds	r7, #20
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr

08005ac0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b082      	sub	sp, #8
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005aca:	4b08      	ldr	r3, [pc, #32]	@ (8005aec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005acc:	695a      	ldr	r2, [r3, #20]
 8005ace:	88fb      	ldrh	r3, [r7, #6]
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d006      	beq.n	8005ae4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005ad6:	4a05      	ldr	r2, [pc, #20]	@ (8005aec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ad8:	88fb      	ldrh	r3, [r7, #6]
 8005ada:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005adc:	88fb      	ldrh	r3, [r7, #6]
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f000 f806 	bl	8005af0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005ae4:	bf00      	nop
 8005ae6:	3708      	adds	r7, #8
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	40010400 	.word	0x40010400

08005af0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	4603      	mov	r3, r0
 8005af8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005afa:	bf00      	nop
 8005afc:	370c      	adds	r7, #12
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr

08005b06 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b082      	sub	sp, #8
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d101      	bne.n	8005b18 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e08d      	b.n	8005c34 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d106      	bne.n	8005b32 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f7fc fcb7 	bl	80024a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2224      	movs	r2, #36	@ 0x24
 8005b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f022 0201 	bic.w	r2, r2, #1
 8005b48:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	685a      	ldr	r2, [r3, #4]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005b56:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	689a      	ldr	r2, [r3, #8]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005b66:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d107      	bne.n	8005b80 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	689a      	ldr	r2, [r3, #8]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b7c:	609a      	str	r2, [r3, #8]
 8005b7e:	e006      	b.n	8005b8e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689a      	ldr	r2, [r3, #8]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005b8c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	2b02      	cmp	r3, #2
 8005b94:	d108      	bne.n	8005ba8 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	685a      	ldr	r2, [r3, #4]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ba4:	605a      	str	r2, [r3, #4]
 8005ba6:	e007      	b.n	8005bb8 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	685a      	ldr	r2, [r3, #4]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005bb6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	6812      	ldr	r2, [r2, #0]
 8005bc2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005bc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005bca:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68da      	ldr	r2, [r3, #12]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005bda:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	691a      	ldr	r2, [r3, #16]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	695b      	ldr	r3, [r3, #20]
 8005be4:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	699b      	ldr	r3, [r3, #24]
 8005bec:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	430a      	orrs	r2, r1
 8005bf4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	69d9      	ldr	r1, [r3, #28]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a1a      	ldr	r2, [r3, #32]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	430a      	orrs	r2, r1
 8005c04:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f042 0201 	orr.w	r2, r2, #1
 8005c14:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2220      	movs	r2, #32
 8005c20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005c32:	2300      	movs	r3, #0
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3708      	adds	r7, #8
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}

08005c3c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b088      	sub	sp, #32
 8005c40:	af02      	add	r7, sp, #8
 8005c42:	60f8      	str	r0, [r7, #12]
 8005c44:	4608      	mov	r0, r1
 8005c46:	4611      	mov	r1, r2
 8005c48:	461a      	mov	r2, r3
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	817b      	strh	r3, [r7, #10]
 8005c4e:	460b      	mov	r3, r1
 8005c50:	813b      	strh	r3, [r7, #8]
 8005c52:	4613      	mov	r3, r2
 8005c54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	2b20      	cmp	r3, #32
 8005c60:	f040 80f9 	bne.w	8005e56 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c64:	6a3b      	ldr	r3, [r7, #32]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d002      	beq.n	8005c70 <HAL_I2C_Mem_Write+0x34>
 8005c6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d105      	bne.n	8005c7c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c76:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e0ed      	b.n	8005e58 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d101      	bne.n	8005c8a <HAL_I2C_Mem_Write+0x4e>
 8005c86:	2302      	movs	r3, #2
 8005c88:	e0e6      	b.n	8005e58 <HAL_I2C_Mem_Write+0x21c>
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c92:	f7fd fea7 	bl	80039e4 <HAL_GetTick>
 8005c96:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	9300      	str	r3, [sp, #0]
 8005c9c:	2319      	movs	r3, #25
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005ca4:	68f8      	ldr	r0, [r7, #12]
 8005ca6:	f000 fac3 	bl	8006230 <I2C_WaitOnFlagUntilTimeout>
 8005caa:	4603      	mov	r3, r0
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d001      	beq.n	8005cb4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e0d1      	b.n	8005e58 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2221      	movs	r2, #33	@ 0x21
 8005cb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2240      	movs	r2, #64	@ 0x40
 8005cc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6a3a      	ldr	r2, [r7, #32]
 8005cce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005cd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005cdc:	88f8      	ldrh	r0, [r7, #6]
 8005cde:	893a      	ldrh	r2, [r7, #8]
 8005ce0:	8979      	ldrh	r1, [r7, #10]
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	9301      	str	r3, [sp, #4]
 8005ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ce8:	9300      	str	r3, [sp, #0]
 8005cea:	4603      	mov	r3, r0
 8005cec:	68f8      	ldr	r0, [r7, #12]
 8005cee:	f000 f9d3 	bl	8006098 <I2C_RequestMemoryWrite>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d005      	beq.n	8005d04 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e0a9      	b.n	8005e58 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d08:	b29b      	uxth	r3, r3
 8005d0a:	2bff      	cmp	r3, #255	@ 0xff
 8005d0c:	d90e      	bls.n	8005d2c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	22ff      	movs	r2, #255	@ 0xff
 8005d12:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d18:	b2da      	uxtb	r2, r3
 8005d1a:	8979      	ldrh	r1, [r7, #10]
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	9300      	str	r3, [sp, #0]
 8005d20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d24:	68f8      	ldr	r0, [r7, #12]
 8005d26:	f000 fc47 	bl	80065b8 <I2C_TransferConfig>
 8005d2a:	e00f      	b.n	8005d4c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d30:	b29a      	uxth	r2, r3
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d3a:	b2da      	uxtb	r2, r3
 8005d3c:	8979      	ldrh	r1, [r7, #10]
 8005d3e:	2300      	movs	r3, #0
 8005d40:	9300      	str	r3, [sp, #0]
 8005d42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005d46:	68f8      	ldr	r0, [r7, #12]
 8005d48:	f000 fc36 	bl	80065b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d50:	68f8      	ldr	r0, [r7, #12]
 8005d52:	f000 fac6 	bl	80062e2 <I2C_WaitOnTXISFlagUntilTimeout>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d001      	beq.n	8005d60 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	e07b      	b.n	8005e58 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d64:	781a      	ldrb	r2, [r3, #0]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d70:	1c5a      	adds	r2, r3, #1
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	b29a      	uxth	r2, r3
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	b29a      	uxth	r2, r3
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d034      	beq.n	8005e04 <HAL_I2C_Mem_Write+0x1c8>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d130      	bne.n	8005e04 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	9300      	str	r3, [sp, #0]
 8005da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da8:	2200      	movs	r2, #0
 8005daa:	2180      	movs	r1, #128	@ 0x80
 8005dac:	68f8      	ldr	r0, [r7, #12]
 8005dae:	f000 fa3f 	bl	8006230 <I2C_WaitOnFlagUntilTimeout>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d001      	beq.n	8005dbc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e04d      	b.n	8005e58 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	2bff      	cmp	r3, #255	@ 0xff
 8005dc4:	d90e      	bls.n	8005de4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	22ff      	movs	r2, #255	@ 0xff
 8005dca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dd0:	b2da      	uxtb	r2, r3
 8005dd2:	8979      	ldrh	r1, [r7, #10]
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	9300      	str	r3, [sp, #0]
 8005dd8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ddc:	68f8      	ldr	r0, [r7, #12]
 8005dde:	f000 fbeb 	bl	80065b8 <I2C_TransferConfig>
 8005de2:	e00f      	b.n	8005e04 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005de8:	b29a      	uxth	r2, r3
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005df2:	b2da      	uxtb	r2, r3
 8005df4:	8979      	ldrh	r1, [r7, #10]
 8005df6:	2300      	movs	r3, #0
 8005df8:	9300      	str	r3, [sp, #0]
 8005dfa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005dfe:	68f8      	ldr	r0, [r7, #12]
 8005e00:	f000 fbda 	bl	80065b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d19e      	bne.n	8005d4c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e0e:	697a      	ldr	r2, [r7, #20]
 8005e10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e12:	68f8      	ldr	r0, [r7, #12]
 8005e14:	f000 faac 	bl	8006370 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d001      	beq.n	8005e22 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	e01a      	b.n	8005e58 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2220      	movs	r2, #32
 8005e28:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	6859      	ldr	r1, [r3, #4]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	4b0a      	ldr	r3, [pc, #40]	@ (8005e60 <HAL_I2C_Mem_Write+0x224>)
 8005e36:	400b      	ands	r3, r1
 8005e38:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2220      	movs	r2, #32
 8005e3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2200      	movs	r2, #0
 8005e46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e52:	2300      	movs	r3, #0
 8005e54:	e000      	b.n	8005e58 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005e56:	2302      	movs	r3, #2
  }
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3718      	adds	r7, #24
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	fe00e800 	.word	0xfe00e800

08005e64 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b088      	sub	sp, #32
 8005e68:	af02      	add	r7, sp, #8
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	4608      	mov	r0, r1
 8005e6e:	4611      	mov	r1, r2
 8005e70:	461a      	mov	r2, r3
 8005e72:	4603      	mov	r3, r0
 8005e74:	817b      	strh	r3, [r7, #10]
 8005e76:	460b      	mov	r3, r1
 8005e78:	813b      	strh	r3, [r7, #8]
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b20      	cmp	r3, #32
 8005e88:	f040 80fd 	bne.w	8006086 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e8c:	6a3b      	ldr	r3, [r7, #32]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d002      	beq.n	8005e98 <HAL_I2C_Mem_Read+0x34>
 8005e92:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d105      	bne.n	8005ea4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e9e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e0f1      	b.n	8006088 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005eaa:	2b01      	cmp	r3, #1
 8005eac:	d101      	bne.n	8005eb2 <HAL_I2C_Mem_Read+0x4e>
 8005eae:	2302      	movs	r3, #2
 8005eb0:	e0ea      	b.n	8006088 <HAL_I2C_Mem_Read+0x224>
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005eba:	f7fd fd93 	bl	80039e4 <HAL_GetTick>
 8005ebe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	9300      	str	r3, [sp, #0]
 8005ec4:	2319      	movs	r3, #25
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005ecc:	68f8      	ldr	r0, [r7, #12]
 8005ece:	f000 f9af 	bl	8006230 <I2C_WaitOnFlagUntilTimeout>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d001      	beq.n	8005edc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	e0d5      	b.n	8006088 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2222      	movs	r2, #34	@ 0x22
 8005ee0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2240      	movs	r2, #64	@ 0x40
 8005ee8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6a3a      	ldr	r2, [r7, #32]
 8005ef6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005efc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2200      	movs	r2, #0
 8005f02:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005f04:	88f8      	ldrh	r0, [r7, #6]
 8005f06:	893a      	ldrh	r2, [r7, #8]
 8005f08:	8979      	ldrh	r1, [r7, #10]
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	9301      	str	r3, [sp, #4]
 8005f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	4603      	mov	r3, r0
 8005f14:	68f8      	ldr	r0, [r7, #12]
 8005f16:	f000 f913 	bl	8006140 <I2C_RequestMemoryRead>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d005      	beq.n	8005f2c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e0ad      	b.n	8006088 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	2bff      	cmp	r3, #255	@ 0xff
 8005f34:	d90e      	bls.n	8005f54 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	22ff      	movs	r2, #255	@ 0xff
 8005f3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f40:	b2da      	uxtb	r2, r3
 8005f42:	8979      	ldrh	r1, [r7, #10]
 8005f44:	4b52      	ldr	r3, [pc, #328]	@ (8006090 <HAL_I2C_Mem_Read+0x22c>)
 8005f46:	9300      	str	r3, [sp, #0]
 8005f48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f4c:	68f8      	ldr	r0, [r7, #12]
 8005f4e:	f000 fb33 	bl	80065b8 <I2C_TransferConfig>
 8005f52:	e00f      	b.n	8005f74 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f58:	b29a      	uxth	r2, r3
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f62:	b2da      	uxtb	r2, r3
 8005f64:	8979      	ldrh	r1, [r7, #10]
 8005f66:	4b4a      	ldr	r3, [pc, #296]	@ (8006090 <HAL_I2C_Mem_Read+0x22c>)
 8005f68:	9300      	str	r3, [sp, #0]
 8005f6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f6e:	68f8      	ldr	r0, [r7, #12]
 8005f70:	f000 fb22 	bl	80065b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	9300      	str	r3, [sp, #0]
 8005f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	2104      	movs	r1, #4
 8005f7e:	68f8      	ldr	r0, [r7, #12]
 8005f80:	f000 f956 	bl	8006230 <I2C_WaitOnFlagUntilTimeout>
 8005f84:	4603      	mov	r3, r0
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d001      	beq.n	8005f8e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e07c      	b.n	8006088 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f98:	b2d2      	uxtb	r2, r2
 8005f9a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa0:	1c5a      	adds	r2, r3, #1
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005faa:	3b01      	subs	r3, #1
 8005fac:	b29a      	uxth	r2, r3
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	3b01      	subs	r3, #1
 8005fba:	b29a      	uxth	r2, r3
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d034      	beq.n	8006034 <HAL_I2C_Mem_Read+0x1d0>
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d130      	bne.n	8006034 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	9300      	str	r3, [sp, #0]
 8005fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd8:	2200      	movs	r2, #0
 8005fda:	2180      	movs	r1, #128	@ 0x80
 8005fdc:	68f8      	ldr	r0, [r7, #12]
 8005fde:	f000 f927 	bl	8006230 <I2C_WaitOnFlagUntilTimeout>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d001      	beq.n	8005fec <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e04d      	b.n	8006088 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	2bff      	cmp	r3, #255	@ 0xff
 8005ff4:	d90e      	bls.n	8006014 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	22ff      	movs	r2, #255	@ 0xff
 8005ffa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006000:	b2da      	uxtb	r2, r3
 8006002:	8979      	ldrh	r1, [r7, #10]
 8006004:	2300      	movs	r3, #0
 8006006:	9300      	str	r3, [sp, #0]
 8006008:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800600c:	68f8      	ldr	r0, [r7, #12]
 800600e:	f000 fad3 	bl	80065b8 <I2C_TransferConfig>
 8006012:	e00f      	b.n	8006034 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006018:	b29a      	uxth	r2, r3
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006022:	b2da      	uxtb	r2, r3
 8006024:	8979      	ldrh	r1, [r7, #10]
 8006026:	2300      	movs	r3, #0
 8006028:	9300      	str	r3, [sp, #0]
 800602a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800602e:	68f8      	ldr	r0, [r7, #12]
 8006030:	f000 fac2 	bl	80065b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006038:	b29b      	uxth	r3, r3
 800603a:	2b00      	cmp	r3, #0
 800603c:	d19a      	bne.n	8005f74 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800603e:	697a      	ldr	r2, [r7, #20]
 8006040:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006042:	68f8      	ldr	r0, [r7, #12]
 8006044:	f000 f994 	bl	8006370 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006048:	4603      	mov	r3, r0
 800604a:	2b00      	cmp	r3, #0
 800604c:	d001      	beq.n	8006052 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	e01a      	b.n	8006088 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	2220      	movs	r2, #32
 8006058:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	6859      	ldr	r1, [r3, #4]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	4b0b      	ldr	r3, [pc, #44]	@ (8006094 <HAL_I2C_Mem_Read+0x230>)
 8006066:	400b      	ands	r3, r1
 8006068:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2220      	movs	r2, #32
 800606e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2200      	movs	r2, #0
 800607e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006082:	2300      	movs	r3, #0
 8006084:	e000      	b.n	8006088 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006086:	2302      	movs	r3, #2
  }
}
 8006088:	4618      	mov	r0, r3
 800608a:	3718      	adds	r7, #24
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}
 8006090:	80002400 	.word	0x80002400
 8006094:	fe00e800 	.word	0xfe00e800

08006098 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b086      	sub	sp, #24
 800609c:	af02      	add	r7, sp, #8
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	4608      	mov	r0, r1
 80060a2:	4611      	mov	r1, r2
 80060a4:	461a      	mov	r2, r3
 80060a6:	4603      	mov	r3, r0
 80060a8:	817b      	strh	r3, [r7, #10]
 80060aa:	460b      	mov	r3, r1
 80060ac:	813b      	strh	r3, [r7, #8]
 80060ae:	4613      	mov	r3, r2
 80060b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80060b2:	88fb      	ldrh	r3, [r7, #6]
 80060b4:	b2da      	uxtb	r2, r3
 80060b6:	8979      	ldrh	r1, [r7, #10]
 80060b8:	4b20      	ldr	r3, [pc, #128]	@ (800613c <I2C_RequestMemoryWrite+0xa4>)
 80060ba:	9300      	str	r3, [sp, #0]
 80060bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80060c0:	68f8      	ldr	r0, [r7, #12]
 80060c2:	f000 fa79 	bl	80065b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80060c6:	69fa      	ldr	r2, [r7, #28]
 80060c8:	69b9      	ldr	r1, [r7, #24]
 80060ca:	68f8      	ldr	r0, [r7, #12]
 80060cc:	f000 f909 	bl	80062e2 <I2C_WaitOnTXISFlagUntilTimeout>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d001      	beq.n	80060da <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80060d6:	2301      	movs	r3, #1
 80060d8:	e02c      	b.n	8006134 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80060da:	88fb      	ldrh	r3, [r7, #6]
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d105      	bne.n	80060ec <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80060e0:	893b      	ldrh	r3, [r7, #8]
 80060e2:	b2da      	uxtb	r2, r3
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80060ea:	e015      	b.n	8006118 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80060ec:	893b      	ldrh	r3, [r7, #8]
 80060ee:	0a1b      	lsrs	r3, r3, #8
 80060f0:	b29b      	uxth	r3, r3
 80060f2:	b2da      	uxtb	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80060fa:	69fa      	ldr	r2, [r7, #28]
 80060fc:	69b9      	ldr	r1, [r7, #24]
 80060fe:	68f8      	ldr	r0, [r7, #12]
 8006100:	f000 f8ef 	bl	80062e2 <I2C_WaitOnTXISFlagUntilTimeout>
 8006104:	4603      	mov	r3, r0
 8006106:	2b00      	cmp	r3, #0
 8006108:	d001      	beq.n	800610e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e012      	b.n	8006134 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800610e:	893b      	ldrh	r3, [r7, #8]
 8006110:	b2da      	uxtb	r2, r3
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006118:	69fb      	ldr	r3, [r7, #28]
 800611a:	9300      	str	r3, [sp, #0]
 800611c:	69bb      	ldr	r3, [r7, #24]
 800611e:	2200      	movs	r2, #0
 8006120:	2180      	movs	r1, #128	@ 0x80
 8006122:	68f8      	ldr	r0, [r7, #12]
 8006124:	f000 f884 	bl	8006230 <I2C_WaitOnFlagUntilTimeout>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d001      	beq.n	8006132 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e000      	b.n	8006134 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006132:	2300      	movs	r3, #0
}
 8006134:	4618      	mov	r0, r3
 8006136:	3710      	adds	r7, #16
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}
 800613c:	80002000 	.word	0x80002000

08006140 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b086      	sub	sp, #24
 8006144:	af02      	add	r7, sp, #8
 8006146:	60f8      	str	r0, [r7, #12]
 8006148:	4608      	mov	r0, r1
 800614a:	4611      	mov	r1, r2
 800614c:	461a      	mov	r2, r3
 800614e:	4603      	mov	r3, r0
 8006150:	817b      	strh	r3, [r7, #10]
 8006152:	460b      	mov	r3, r1
 8006154:	813b      	strh	r3, [r7, #8]
 8006156:	4613      	mov	r3, r2
 8006158:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800615a:	88fb      	ldrh	r3, [r7, #6]
 800615c:	b2da      	uxtb	r2, r3
 800615e:	8979      	ldrh	r1, [r7, #10]
 8006160:	4b20      	ldr	r3, [pc, #128]	@ (80061e4 <I2C_RequestMemoryRead+0xa4>)
 8006162:	9300      	str	r3, [sp, #0]
 8006164:	2300      	movs	r3, #0
 8006166:	68f8      	ldr	r0, [r7, #12]
 8006168:	f000 fa26 	bl	80065b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800616c:	69fa      	ldr	r2, [r7, #28]
 800616e:	69b9      	ldr	r1, [r7, #24]
 8006170:	68f8      	ldr	r0, [r7, #12]
 8006172:	f000 f8b6 	bl	80062e2 <I2C_WaitOnTXISFlagUntilTimeout>
 8006176:	4603      	mov	r3, r0
 8006178:	2b00      	cmp	r3, #0
 800617a:	d001      	beq.n	8006180 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	e02c      	b.n	80061da <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006180:	88fb      	ldrh	r3, [r7, #6]
 8006182:	2b01      	cmp	r3, #1
 8006184:	d105      	bne.n	8006192 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006186:	893b      	ldrh	r3, [r7, #8]
 8006188:	b2da      	uxtb	r2, r3
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006190:	e015      	b.n	80061be <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006192:	893b      	ldrh	r3, [r7, #8]
 8006194:	0a1b      	lsrs	r3, r3, #8
 8006196:	b29b      	uxth	r3, r3
 8006198:	b2da      	uxtb	r2, r3
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061a0:	69fa      	ldr	r2, [r7, #28]
 80061a2:	69b9      	ldr	r1, [r7, #24]
 80061a4:	68f8      	ldr	r0, [r7, #12]
 80061a6:	f000 f89c 	bl	80062e2 <I2C_WaitOnTXISFlagUntilTimeout>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d001      	beq.n	80061b4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e012      	b.n	80061da <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80061b4:	893b      	ldrh	r3, [r7, #8]
 80061b6:	b2da      	uxtb	r2, r3
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80061be:	69fb      	ldr	r3, [r7, #28]
 80061c0:	9300      	str	r3, [sp, #0]
 80061c2:	69bb      	ldr	r3, [r7, #24]
 80061c4:	2200      	movs	r2, #0
 80061c6:	2140      	movs	r1, #64	@ 0x40
 80061c8:	68f8      	ldr	r0, [r7, #12]
 80061ca:	f000 f831 	bl	8006230 <I2C_WaitOnFlagUntilTimeout>
 80061ce:	4603      	mov	r3, r0
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d001      	beq.n	80061d8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e000      	b.n	80061da <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80061d8:	2300      	movs	r3, #0
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3710      	adds	r7, #16
 80061de:	46bd      	mov	sp, r7
 80061e0:	bd80      	pop	{r7, pc}
 80061e2:	bf00      	nop
 80061e4:	80002000 	.word	0x80002000

080061e8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	699b      	ldr	r3, [r3, #24]
 80061f6:	f003 0302 	and.w	r3, r3, #2
 80061fa:	2b02      	cmp	r3, #2
 80061fc:	d103      	bne.n	8006206 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2200      	movs	r2, #0
 8006204:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	699b      	ldr	r3, [r3, #24]
 800620c:	f003 0301 	and.w	r3, r3, #1
 8006210:	2b01      	cmp	r3, #1
 8006212:	d007      	beq.n	8006224 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	699a      	ldr	r2, [r3, #24]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f042 0201 	orr.w	r2, r2, #1
 8006222:	619a      	str	r2, [r3, #24]
  }
}
 8006224:	bf00      	nop
 8006226:	370c      	adds	r7, #12
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr

08006230 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	603b      	str	r3, [r7, #0]
 800623c:	4613      	mov	r3, r2
 800623e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006240:	e03b      	b.n	80062ba <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006242:	69ba      	ldr	r2, [r7, #24]
 8006244:	6839      	ldr	r1, [r7, #0]
 8006246:	68f8      	ldr	r0, [r7, #12]
 8006248:	f000 f8d6 	bl	80063f8 <I2C_IsErrorOccurred>
 800624c:	4603      	mov	r3, r0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d001      	beq.n	8006256 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e041      	b.n	80062da <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800625c:	d02d      	beq.n	80062ba <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800625e:	f7fd fbc1 	bl	80039e4 <HAL_GetTick>
 8006262:	4602      	mov	r2, r0
 8006264:	69bb      	ldr	r3, [r7, #24]
 8006266:	1ad3      	subs	r3, r2, r3
 8006268:	683a      	ldr	r2, [r7, #0]
 800626a:	429a      	cmp	r2, r3
 800626c:	d302      	bcc.n	8006274 <I2C_WaitOnFlagUntilTimeout+0x44>
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d122      	bne.n	80062ba <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	699a      	ldr	r2, [r3, #24]
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	4013      	ands	r3, r2
 800627e:	68ba      	ldr	r2, [r7, #8]
 8006280:	429a      	cmp	r2, r3
 8006282:	bf0c      	ite	eq
 8006284:	2301      	moveq	r3, #1
 8006286:	2300      	movne	r3, #0
 8006288:	b2db      	uxtb	r3, r3
 800628a:	461a      	mov	r2, r3
 800628c:	79fb      	ldrb	r3, [r7, #7]
 800628e:	429a      	cmp	r2, r3
 8006290:	d113      	bne.n	80062ba <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006296:	f043 0220 	orr.w	r2, r3, #32
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2220      	movs	r2, #32
 80062a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2200      	movs	r2, #0
 80062aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2200      	movs	r2, #0
 80062b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e00f      	b.n	80062da <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	699a      	ldr	r2, [r3, #24]
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	4013      	ands	r3, r2
 80062c4:	68ba      	ldr	r2, [r7, #8]
 80062c6:	429a      	cmp	r2, r3
 80062c8:	bf0c      	ite	eq
 80062ca:	2301      	moveq	r3, #1
 80062cc:	2300      	movne	r3, #0
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	461a      	mov	r2, r3
 80062d2:	79fb      	ldrb	r3, [r7, #7]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d0b4      	beq.n	8006242 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3710      	adds	r7, #16
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}

080062e2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80062e2:	b580      	push	{r7, lr}
 80062e4:	b084      	sub	sp, #16
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	60f8      	str	r0, [r7, #12]
 80062ea:	60b9      	str	r1, [r7, #8]
 80062ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80062ee:	e033      	b.n	8006358 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80062f0:	687a      	ldr	r2, [r7, #4]
 80062f2:	68b9      	ldr	r1, [r7, #8]
 80062f4:	68f8      	ldr	r0, [r7, #12]
 80062f6:	f000 f87f 	bl	80063f8 <I2C_IsErrorOccurred>
 80062fa:	4603      	mov	r3, r0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d001      	beq.n	8006304 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006300:	2301      	movs	r3, #1
 8006302:	e031      	b.n	8006368 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800630a:	d025      	beq.n	8006358 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800630c:	f7fd fb6a 	bl	80039e4 <HAL_GetTick>
 8006310:	4602      	mov	r2, r0
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	1ad3      	subs	r3, r2, r3
 8006316:	68ba      	ldr	r2, [r7, #8]
 8006318:	429a      	cmp	r2, r3
 800631a:	d302      	bcc.n	8006322 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d11a      	bne.n	8006358 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	699b      	ldr	r3, [r3, #24]
 8006328:	f003 0302 	and.w	r3, r3, #2
 800632c:	2b02      	cmp	r3, #2
 800632e:	d013      	beq.n	8006358 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006334:	f043 0220 	orr.w	r2, r3, #32
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2220      	movs	r2, #32
 8006340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2200      	movs	r2, #0
 8006350:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006354:	2301      	movs	r3, #1
 8006356:	e007      	b.n	8006368 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	699b      	ldr	r3, [r3, #24]
 800635e:	f003 0302 	and.w	r3, r3, #2
 8006362:	2b02      	cmp	r3, #2
 8006364:	d1c4      	bne.n	80062f0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006366:	2300      	movs	r3, #0
}
 8006368:	4618      	mov	r0, r3
 800636a:	3710      	adds	r7, #16
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}

08006370 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b084      	sub	sp, #16
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800637c:	e02f      	b.n	80063de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800637e:	687a      	ldr	r2, [r7, #4]
 8006380:	68b9      	ldr	r1, [r7, #8]
 8006382:	68f8      	ldr	r0, [r7, #12]
 8006384:	f000 f838 	bl	80063f8 <I2C_IsErrorOccurred>
 8006388:	4603      	mov	r3, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d001      	beq.n	8006392 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e02d      	b.n	80063ee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006392:	f7fd fb27 	bl	80039e4 <HAL_GetTick>
 8006396:	4602      	mov	r2, r0
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	1ad3      	subs	r3, r2, r3
 800639c:	68ba      	ldr	r2, [r7, #8]
 800639e:	429a      	cmp	r2, r3
 80063a0:	d302      	bcc.n	80063a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d11a      	bne.n	80063de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	699b      	ldr	r3, [r3, #24]
 80063ae:	f003 0320 	and.w	r3, r3, #32
 80063b2:	2b20      	cmp	r3, #32
 80063b4:	d013      	beq.n	80063de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063ba:	f043 0220 	orr.w	r2, r3, #32
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2220      	movs	r2, #32
 80063c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2200      	movs	r2, #0
 80063ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80063da:	2301      	movs	r3, #1
 80063dc:	e007      	b.n	80063ee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	699b      	ldr	r3, [r3, #24]
 80063e4:	f003 0320 	and.w	r3, r3, #32
 80063e8:	2b20      	cmp	r3, #32
 80063ea:	d1c8      	bne.n	800637e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80063ec:	2300      	movs	r3, #0
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3710      	adds	r7, #16
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
	...

080063f8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b08a      	sub	sp, #40	@ 0x28
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006404:	2300      	movs	r3, #0
 8006406:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	699b      	ldr	r3, [r3, #24]
 8006410:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006412:	2300      	movs	r3, #0
 8006414:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800641a:	69bb      	ldr	r3, [r7, #24]
 800641c:	f003 0310 	and.w	r3, r3, #16
 8006420:	2b00      	cmp	r3, #0
 8006422:	d068      	beq.n	80064f6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	2210      	movs	r2, #16
 800642a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800642c:	e049      	b.n	80064c2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006434:	d045      	beq.n	80064c2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006436:	f7fd fad5 	bl	80039e4 <HAL_GetTick>
 800643a:	4602      	mov	r2, r0
 800643c:	69fb      	ldr	r3, [r7, #28]
 800643e:	1ad3      	subs	r3, r2, r3
 8006440:	68ba      	ldr	r2, [r7, #8]
 8006442:	429a      	cmp	r2, r3
 8006444:	d302      	bcc.n	800644c <I2C_IsErrorOccurred+0x54>
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d13a      	bne.n	80064c2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006456:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800645e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	699b      	ldr	r3, [r3, #24]
 8006466:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800646a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800646e:	d121      	bne.n	80064b4 <I2C_IsErrorOccurred+0xbc>
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006476:	d01d      	beq.n	80064b4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006478:	7cfb      	ldrb	r3, [r7, #19]
 800647a:	2b20      	cmp	r3, #32
 800647c:	d01a      	beq.n	80064b4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	685a      	ldr	r2, [r3, #4]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800648c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800648e:	f7fd faa9 	bl	80039e4 <HAL_GetTick>
 8006492:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006494:	e00e      	b.n	80064b4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006496:	f7fd faa5 	bl	80039e4 <HAL_GetTick>
 800649a:	4602      	mov	r2, r0
 800649c:	69fb      	ldr	r3, [r7, #28]
 800649e:	1ad3      	subs	r3, r2, r3
 80064a0:	2b19      	cmp	r3, #25
 80064a2:	d907      	bls.n	80064b4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80064a4:	6a3b      	ldr	r3, [r7, #32]
 80064a6:	f043 0320 	orr.w	r3, r3, #32
 80064aa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80064ac:	2301      	movs	r3, #1
 80064ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80064b2:	e006      	b.n	80064c2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	699b      	ldr	r3, [r3, #24]
 80064ba:	f003 0320 	and.w	r3, r3, #32
 80064be:	2b20      	cmp	r3, #32
 80064c0:	d1e9      	bne.n	8006496 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	699b      	ldr	r3, [r3, #24]
 80064c8:	f003 0320 	and.w	r3, r3, #32
 80064cc:	2b20      	cmp	r3, #32
 80064ce:	d003      	beq.n	80064d8 <I2C_IsErrorOccurred+0xe0>
 80064d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d0aa      	beq.n	800642e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80064d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d103      	bne.n	80064e8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	2220      	movs	r2, #32
 80064e6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80064e8:	6a3b      	ldr	r3, [r7, #32]
 80064ea:	f043 0304 	orr.w	r3, r3, #4
 80064ee:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	699b      	ldr	r3, [r3, #24]
 80064fc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80064fe:	69bb      	ldr	r3, [r7, #24]
 8006500:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006504:	2b00      	cmp	r3, #0
 8006506:	d00b      	beq.n	8006520 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006508:	6a3b      	ldr	r3, [r7, #32]
 800650a:	f043 0301 	orr.w	r3, r3, #1
 800650e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006518:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006520:	69bb      	ldr	r3, [r7, #24]
 8006522:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00b      	beq.n	8006542 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800652a:	6a3b      	ldr	r3, [r7, #32]
 800652c:	f043 0308 	orr.w	r3, r3, #8
 8006530:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800653a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006548:	2b00      	cmp	r3, #0
 800654a:	d00b      	beq.n	8006564 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800654c:	6a3b      	ldr	r3, [r7, #32]
 800654e:	f043 0302 	orr.w	r3, r3, #2
 8006552:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800655c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006564:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006568:	2b00      	cmp	r3, #0
 800656a:	d01c      	beq.n	80065a6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800656c:	68f8      	ldr	r0, [r7, #12]
 800656e:	f7ff fe3b 	bl	80061e8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	6859      	ldr	r1, [r3, #4]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	4b0d      	ldr	r3, [pc, #52]	@ (80065b4 <I2C_IsErrorOccurred+0x1bc>)
 800657e:	400b      	ands	r3, r1
 8006580:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006586:	6a3b      	ldr	r3, [r7, #32]
 8006588:	431a      	orrs	r2, r3
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2220      	movs	r2, #32
 8006592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80065a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3728      	adds	r7, #40	@ 0x28
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	fe00e800 	.word	0xfe00e800

080065b8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b087      	sub	sp, #28
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	607b      	str	r3, [r7, #4]
 80065c2:	460b      	mov	r3, r1
 80065c4:	817b      	strh	r3, [r7, #10]
 80065c6:	4613      	mov	r3, r2
 80065c8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065ca:	897b      	ldrh	r3, [r7, #10]
 80065cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80065d0:	7a7b      	ldrb	r3, [r7, #9]
 80065d2:	041b      	lsls	r3, r3, #16
 80065d4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065d8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065de:	6a3b      	ldr	r3, [r7, #32]
 80065e0:	4313      	orrs	r3, r2
 80065e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065e6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	685a      	ldr	r2, [r3, #4]
 80065ee:	6a3b      	ldr	r3, [r7, #32]
 80065f0:	0d5b      	lsrs	r3, r3, #21
 80065f2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80065f6:	4b08      	ldr	r3, [pc, #32]	@ (8006618 <I2C_TransferConfig+0x60>)
 80065f8:	430b      	orrs	r3, r1
 80065fa:	43db      	mvns	r3, r3
 80065fc:	ea02 0103 	and.w	r1, r2, r3
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	697a      	ldr	r2, [r7, #20]
 8006606:	430a      	orrs	r2, r1
 8006608:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800660a:	bf00      	nop
 800660c:	371c      	adds	r7, #28
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr
 8006616:	bf00      	nop
 8006618:	03ff63ff 	.word	0x03ff63ff

0800661c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800661c:	b480      	push	{r7}
 800661e:	b083      	sub	sp, #12
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800662c:	b2db      	uxtb	r3, r3
 800662e:	2b20      	cmp	r3, #32
 8006630:	d138      	bne.n	80066a4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006638:	2b01      	cmp	r3, #1
 800663a:	d101      	bne.n	8006640 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800663c:	2302      	movs	r3, #2
 800663e:	e032      	b.n	80066a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2201      	movs	r2, #1
 8006644:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2224      	movs	r2, #36	@ 0x24
 800664c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f022 0201 	bic.w	r2, r2, #1
 800665e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800666e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	6819      	ldr	r1, [r3, #0]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	683a      	ldr	r2, [r7, #0]
 800667c:	430a      	orrs	r2, r1
 800667e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f042 0201 	orr.w	r2, r2, #1
 800668e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2220      	movs	r2, #32
 8006694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2200      	movs	r2, #0
 800669c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80066a0:	2300      	movs	r3, #0
 80066a2:	e000      	b.n	80066a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80066a4:	2302      	movs	r3, #2
  }
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	370c      	adds	r7, #12
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr

080066b2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80066b2:	b480      	push	{r7}
 80066b4:	b085      	sub	sp, #20
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	6078      	str	r0, [r7, #4]
 80066ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	2b20      	cmp	r3, #32
 80066c6:	d139      	bne.n	800673c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d101      	bne.n	80066d6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80066d2:	2302      	movs	r3, #2
 80066d4:	e033      	b.n	800673e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2201      	movs	r2, #1
 80066da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2224      	movs	r2, #36	@ 0x24
 80066e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f022 0201 	bic.w	r2, r2, #1
 80066f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006704:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	021b      	lsls	r3, r3, #8
 800670a:	68fa      	ldr	r2, [r7, #12]
 800670c:	4313      	orrs	r3, r2
 800670e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68fa      	ldr	r2, [r7, #12]
 8006716:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	681a      	ldr	r2, [r3, #0]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f042 0201 	orr.w	r2, r2, #1
 8006726:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2220      	movs	r2, #32
 800672c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2200      	movs	r2, #0
 8006734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006738:	2300      	movs	r3, #0
 800673a:	e000      	b.n	800673e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800673c:	2302      	movs	r3, #2
  }
}
 800673e:	4618      	mov	r0, r3
 8006740:	3714      	adds	r7, #20
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr

0800674a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800674a:	b580      	push	{r7, lr}
 800674c:	b084      	sub	sp, #16
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d101      	bne.n	800675c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	e0c0      	b.n	80068de <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8006762:	b2db      	uxtb	r3, r3
 8006764:	2b00      	cmp	r3, #0
 8006766:	d106      	bne.n	8006776 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f7fd f875 	bl	8003860 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2203      	movs	r2, #3
 800677a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4618      	mov	r0, r3
 8006784:	f004 fef4 	bl	800b570 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006788:	2300      	movs	r3, #0
 800678a:	73fb      	strb	r3, [r7, #15]
 800678c:	e03e      	b.n	800680c <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800678e:	7bfa      	ldrb	r2, [r7, #15]
 8006790:	6879      	ldr	r1, [r7, #4]
 8006792:	4613      	mov	r3, r2
 8006794:	009b      	lsls	r3, r3, #2
 8006796:	4413      	add	r3, r2
 8006798:	00db      	lsls	r3, r3, #3
 800679a:	440b      	add	r3, r1
 800679c:	3311      	adds	r3, #17
 800679e:	2201      	movs	r2, #1
 80067a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80067a2:	7bfa      	ldrb	r2, [r7, #15]
 80067a4:	6879      	ldr	r1, [r7, #4]
 80067a6:	4613      	mov	r3, r2
 80067a8:	009b      	lsls	r3, r3, #2
 80067aa:	4413      	add	r3, r2
 80067ac:	00db      	lsls	r3, r3, #3
 80067ae:	440b      	add	r3, r1
 80067b0:	3310      	adds	r3, #16
 80067b2:	7bfa      	ldrb	r2, [r7, #15]
 80067b4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80067b6:	7bfa      	ldrb	r2, [r7, #15]
 80067b8:	6879      	ldr	r1, [r7, #4]
 80067ba:	4613      	mov	r3, r2
 80067bc:	009b      	lsls	r3, r3, #2
 80067be:	4413      	add	r3, r2
 80067c0:	00db      	lsls	r3, r3, #3
 80067c2:	440b      	add	r3, r1
 80067c4:	3313      	adds	r3, #19
 80067c6:	2200      	movs	r2, #0
 80067c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80067ca:	7bfa      	ldrb	r2, [r7, #15]
 80067cc:	6879      	ldr	r1, [r7, #4]
 80067ce:	4613      	mov	r3, r2
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	4413      	add	r3, r2
 80067d4:	00db      	lsls	r3, r3, #3
 80067d6:	440b      	add	r3, r1
 80067d8:	3320      	adds	r3, #32
 80067da:	2200      	movs	r2, #0
 80067dc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80067de:	7bfa      	ldrb	r2, [r7, #15]
 80067e0:	6879      	ldr	r1, [r7, #4]
 80067e2:	4613      	mov	r3, r2
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	4413      	add	r3, r2
 80067e8:	00db      	lsls	r3, r3, #3
 80067ea:	440b      	add	r3, r1
 80067ec:	3324      	adds	r3, #36	@ 0x24
 80067ee:	2200      	movs	r2, #0
 80067f0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80067f2:	7bfb      	ldrb	r3, [r7, #15]
 80067f4:	6879      	ldr	r1, [r7, #4]
 80067f6:	1c5a      	adds	r2, r3, #1
 80067f8:	4613      	mov	r3, r2
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	4413      	add	r3, r2
 80067fe:	00db      	lsls	r3, r3, #3
 8006800:	440b      	add	r3, r1
 8006802:	2200      	movs	r2, #0
 8006804:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006806:	7bfb      	ldrb	r3, [r7, #15]
 8006808:	3301      	adds	r3, #1
 800680a:	73fb      	strb	r3, [r7, #15]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	791b      	ldrb	r3, [r3, #4]
 8006810:	7bfa      	ldrb	r2, [r7, #15]
 8006812:	429a      	cmp	r2, r3
 8006814:	d3bb      	bcc.n	800678e <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006816:	2300      	movs	r3, #0
 8006818:	73fb      	strb	r3, [r7, #15]
 800681a:	e044      	b.n	80068a6 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800681c:	7bfa      	ldrb	r2, [r7, #15]
 800681e:	6879      	ldr	r1, [r7, #4]
 8006820:	4613      	mov	r3, r2
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	4413      	add	r3, r2
 8006826:	00db      	lsls	r3, r3, #3
 8006828:	440b      	add	r3, r1
 800682a:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800682e:	2200      	movs	r2, #0
 8006830:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006832:	7bfa      	ldrb	r2, [r7, #15]
 8006834:	6879      	ldr	r1, [r7, #4]
 8006836:	4613      	mov	r3, r2
 8006838:	009b      	lsls	r3, r3, #2
 800683a:	4413      	add	r3, r2
 800683c:	00db      	lsls	r3, r3, #3
 800683e:	440b      	add	r3, r1
 8006840:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006844:	7bfa      	ldrb	r2, [r7, #15]
 8006846:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006848:	7bfa      	ldrb	r2, [r7, #15]
 800684a:	6879      	ldr	r1, [r7, #4]
 800684c:	4613      	mov	r3, r2
 800684e:	009b      	lsls	r3, r3, #2
 8006850:	4413      	add	r3, r2
 8006852:	00db      	lsls	r3, r3, #3
 8006854:	440b      	add	r3, r1
 8006856:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800685a:	2200      	movs	r2, #0
 800685c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800685e:	7bfa      	ldrb	r2, [r7, #15]
 8006860:	6879      	ldr	r1, [r7, #4]
 8006862:	4613      	mov	r3, r2
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	4413      	add	r3, r2
 8006868:	00db      	lsls	r3, r3, #3
 800686a:	440b      	add	r3, r1
 800686c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8006870:	2200      	movs	r2, #0
 8006872:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006874:	7bfa      	ldrb	r2, [r7, #15]
 8006876:	6879      	ldr	r1, [r7, #4]
 8006878:	4613      	mov	r3, r2
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	4413      	add	r3, r2
 800687e:	00db      	lsls	r3, r3, #3
 8006880:	440b      	add	r3, r1
 8006882:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006886:	2200      	movs	r2, #0
 8006888:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800688a:	7bfa      	ldrb	r2, [r7, #15]
 800688c:	6879      	ldr	r1, [r7, #4]
 800688e:	4613      	mov	r3, r2
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	4413      	add	r3, r2
 8006894:	00db      	lsls	r3, r3, #3
 8006896:	440b      	add	r3, r1
 8006898:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800689c:	2200      	movs	r2, #0
 800689e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80068a0:	7bfb      	ldrb	r3, [r7, #15]
 80068a2:	3301      	adds	r3, #1
 80068a4:	73fb      	strb	r3, [r7, #15]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	791b      	ldrb	r3, [r3, #4]
 80068aa:	7bfa      	ldrb	r2, [r7, #15]
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d3b5      	bcc.n	800681c <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6818      	ldr	r0, [r3, #0]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	3304      	adds	r3, #4
 80068b8:	e893 0006 	ldmia.w	r3, {r1, r2}
 80068bc:	f004 fe73 	bl	800b5a6 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2200      	movs	r2, #0
 80068c4:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2201      	movs	r2, #1
 80068ca:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	7a9b      	ldrb	r3, [r3, #10]
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d102      	bne.n	80068dc <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f000 f805 	bl	80068e6 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3710      	adds	r7, #16
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}

080068e6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80068e6:	b480      	push	{r7}
 80068e8:	b085      	sub	sp, #20
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2200      	movs	r2, #0
 8006900:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800690a:	b29b      	uxth	r3, r3
 800690c:	f043 0301 	orr.w	r3, r3, #1
 8006910:	b29a      	uxth	r2, r3
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800691e:	b29b      	uxth	r3, r3
 8006920:	f043 0302 	orr.w	r3, r3, #2
 8006924:	b29a      	uxth	r2, r3
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800692c:	2300      	movs	r3, #0
}
 800692e:	4618      	mov	r0, r3
 8006930:	3714      	adds	r7, #20
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr
	...

0800693c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800693c:	b480      	push	{r7}
 800693e:	b085      	sub	sp, #20
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d141      	bne.n	80069ce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800694a:	4b4b      	ldr	r3, [pc, #300]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006952:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006956:	d131      	bne.n	80069bc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006958:	4b47      	ldr	r3, [pc, #284]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800695a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800695e:	4a46      	ldr	r2, [pc, #280]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006960:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006964:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006968:	4b43      	ldr	r3, [pc, #268]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006970:	4a41      	ldr	r2, [pc, #260]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006972:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006976:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006978:	4b40      	ldr	r3, [pc, #256]	@ (8006a7c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2232      	movs	r2, #50	@ 0x32
 800697e:	fb02 f303 	mul.w	r3, r2, r3
 8006982:	4a3f      	ldr	r2, [pc, #252]	@ (8006a80 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006984:	fba2 2303 	umull	r2, r3, r2, r3
 8006988:	0c9b      	lsrs	r3, r3, #18
 800698a:	3301      	adds	r3, #1
 800698c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800698e:	e002      	b.n	8006996 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	3b01      	subs	r3, #1
 8006994:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006996:	4b38      	ldr	r3, [pc, #224]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006998:	695b      	ldr	r3, [r3, #20]
 800699a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800699e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069a2:	d102      	bne.n	80069aa <HAL_PWREx_ControlVoltageScaling+0x6e>
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d1f2      	bne.n	8006990 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80069aa:	4b33      	ldr	r3, [pc, #204]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069ac:	695b      	ldr	r3, [r3, #20]
 80069ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069b6:	d158      	bne.n	8006a6a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80069b8:	2303      	movs	r3, #3
 80069ba:	e057      	b.n	8006a6c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80069bc:	4b2e      	ldr	r3, [pc, #184]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069c2:	4a2d      	ldr	r2, [pc, #180]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80069cc:	e04d      	b.n	8006a6a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069d4:	d141      	bne.n	8006a5a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80069d6:	4b28      	ldr	r3, [pc, #160]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80069de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069e2:	d131      	bne.n	8006a48 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80069e4:	4b24      	ldr	r3, [pc, #144]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069ea:	4a23      	ldr	r2, [pc, #140]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80069f4:	4b20      	ldr	r3, [pc, #128]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80069fc:	4a1e      	ldr	r2, [pc, #120]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80069fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006a02:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006a04:	4b1d      	ldr	r3, [pc, #116]	@ (8006a7c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	2232      	movs	r2, #50	@ 0x32
 8006a0a:	fb02 f303 	mul.w	r3, r2, r3
 8006a0e:	4a1c      	ldr	r2, [pc, #112]	@ (8006a80 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006a10:	fba2 2303 	umull	r2, r3, r2, r3
 8006a14:	0c9b      	lsrs	r3, r3, #18
 8006a16:	3301      	adds	r3, #1
 8006a18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006a1a:	e002      	b.n	8006a22 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	3b01      	subs	r3, #1
 8006a20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006a22:	4b15      	ldr	r3, [pc, #84]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a24:	695b      	ldr	r3, [r3, #20]
 8006a26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a2e:	d102      	bne.n	8006a36 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d1f2      	bne.n	8006a1c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006a36:	4b10      	ldr	r3, [pc, #64]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a38:	695b      	ldr	r3, [r3, #20]
 8006a3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a42:	d112      	bne.n	8006a6a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e011      	b.n	8006a6c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a48:	4b0b      	ldr	r3, [pc, #44]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a54:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006a58:	e007      	b.n	8006a6a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006a5a:	4b07      	ldr	r3, [pc, #28]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006a62:	4a05      	ldr	r2, [pc, #20]	@ (8006a78 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a64:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006a68:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3714      	adds	r7, #20
 8006a70:	46bd      	mov	sp, r7
 8006a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a76:	4770      	bx	lr
 8006a78:	40007000 	.word	0x40007000
 8006a7c:	2000000c 	.word	0x2000000c
 8006a80:	431bde83 	.word	0x431bde83

08006a84 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006a84:	b480      	push	{r7}
 8006a86:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006a88:	4b05      	ldr	r3, [pc, #20]	@ (8006aa0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	4a04      	ldr	r2, [pc, #16]	@ (8006aa0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006a8e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006a92:	6093      	str	r3, [r2, #8]
}
 8006a94:	bf00      	nop
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop
 8006aa0:	40007000 	.word	0x40007000

08006aa4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b088      	sub	sp, #32
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d101      	bne.n	8006ab6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e2fe      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f003 0301 	and.w	r3, r3, #1
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d075      	beq.n	8006bae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ac2:	4b97      	ldr	r3, [pc, #604]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	f003 030c 	and.w	r3, r3, #12
 8006aca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006acc:	4b94      	ldr	r3, [pc, #592]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	f003 0303 	and.w	r3, r3, #3
 8006ad4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006ad6:	69bb      	ldr	r3, [r7, #24]
 8006ad8:	2b0c      	cmp	r3, #12
 8006ada:	d102      	bne.n	8006ae2 <HAL_RCC_OscConfig+0x3e>
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	2b03      	cmp	r3, #3
 8006ae0:	d002      	beq.n	8006ae8 <HAL_RCC_OscConfig+0x44>
 8006ae2:	69bb      	ldr	r3, [r7, #24]
 8006ae4:	2b08      	cmp	r3, #8
 8006ae6:	d10b      	bne.n	8006b00 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ae8:	4b8d      	ldr	r3, [pc, #564]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d05b      	beq.n	8006bac <HAL_RCC_OscConfig+0x108>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d157      	bne.n	8006bac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	e2d9      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b08:	d106      	bne.n	8006b18 <HAL_RCC_OscConfig+0x74>
 8006b0a:	4b85      	ldr	r3, [pc, #532]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a84      	ldr	r2, [pc, #528]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006b10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b14:	6013      	str	r3, [r2, #0]
 8006b16:	e01d      	b.n	8006b54 <HAL_RCC_OscConfig+0xb0>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006b20:	d10c      	bne.n	8006b3c <HAL_RCC_OscConfig+0x98>
 8006b22:	4b7f      	ldr	r3, [pc, #508]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4a7e      	ldr	r2, [pc, #504]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006b28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006b2c:	6013      	str	r3, [r2, #0]
 8006b2e:	4b7c      	ldr	r3, [pc, #496]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a7b      	ldr	r2, [pc, #492]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006b34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b38:	6013      	str	r3, [r2, #0]
 8006b3a:	e00b      	b.n	8006b54 <HAL_RCC_OscConfig+0xb0>
 8006b3c:	4b78      	ldr	r3, [pc, #480]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a77      	ldr	r2, [pc, #476]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006b42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b46:	6013      	str	r3, [r2, #0]
 8006b48:	4b75      	ldr	r3, [pc, #468]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a74      	ldr	r2, [pc, #464]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006b4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006b52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d013      	beq.n	8006b84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b5c:	f7fc ff42 	bl	80039e4 <HAL_GetTick>
 8006b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b62:	e008      	b.n	8006b76 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b64:	f7fc ff3e 	bl	80039e4 <HAL_GetTick>
 8006b68:	4602      	mov	r2, r0
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	1ad3      	subs	r3, r2, r3
 8006b6e:	2b64      	cmp	r3, #100	@ 0x64
 8006b70:	d901      	bls.n	8006b76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006b72:	2303      	movs	r3, #3
 8006b74:	e29e      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b76:	4b6a      	ldr	r3, [pc, #424]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d0f0      	beq.n	8006b64 <HAL_RCC_OscConfig+0xc0>
 8006b82:	e014      	b.n	8006bae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b84:	f7fc ff2e 	bl	80039e4 <HAL_GetTick>
 8006b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006b8a:	e008      	b.n	8006b9e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b8c:	f7fc ff2a 	bl	80039e4 <HAL_GetTick>
 8006b90:	4602      	mov	r2, r0
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	1ad3      	subs	r3, r2, r3
 8006b96:	2b64      	cmp	r3, #100	@ 0x64
 8006b98:	d901      	bls.n	8006b9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006b9a:	2303      	movs	r3, #3
 8006b9c:	e28a      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006b9e:	4b60      	ldr	r3, [pc, #384]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d1f0      	bne.n	8006b8c <HAL_RCC_OscConfig+0xe8>
 8006baa:	e000      	b.n	8006bae <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006bac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f003 0302 	and.w	r3, r3, #2
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d075      	beq.n	8006ca6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006bba:	4b59      	ldr	r3, [pc, #356]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	f003 030c 	and.w	r3, r3, #12
 8006bc2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006bc4:	4b56      	ldr	r3, [pc, #344]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006bc6:	68db      	ldr	r3, [r3, #12]
 8006bc8:	f003 0303 	and.w	r3, r3, #3
 8006bcc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	2b0c      	cmp	r3, #12
 8006bd2:	d102      	bne.n	8006bda <HAL_RCC_OscConfig+0x136>
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	2b02      	cmp	r3, #2
 8006bd8:	d002      	beq.n	8006be0 <HAL_RCC_OscConfig+0x13c>
 8006bda:	69bb      	ldr	r3, [r7, #24]
 8006bdc:	2b04      	cmp	r3, #4
 8006bde:	d11f      	bne.n	8006c20 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006be0:	4b4f      	ldr	r3, [pc, #316]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d005      	beq.n	8006bf8 <HAL_RCC_OscConfig+0x154>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	68db      	ldr	r3, [r3, #12]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d101      	bne.n	8006bf8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	e25d      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bf8:	4b49      	ldr	r3, [pc, #292]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	691b      	ldr	r3, [r3, #16]
 8006c04:	061b      	lsls	r3, r3, #24
 8006c06:	4946      	ldr	r1, [pc, #280]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006c0c:	4b45      	ldr	r3, [pc, #276]	@ (8006d24 <HAL_RCC_OscConfig+0x280>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4618      	mov	r0, r3
 8006c12:	f7fc fe9b 	bl	800394c <HAL_InitTick>
 8006c16:	4603      	mov	r3, r0
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d043      	beq.n	8006ca4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	e249      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	68db      	ldr	r3, [r3, #12]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d023      	beq.n	8006c70 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c28:	4b3d      	ldr	r3, [pc, #244]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	4a3c      	ldr	r2, [pc, #240]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006c2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c34:	f7fc fed6 	bl	80039e4 <HAL_GetTick>
 8006c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c3a:	e008      	b.n	8006c4e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c3c:	f7fc fed2 	bl	80039e4 <HAL_GetTick>
 8006c40:	4602      	mov	r2, r0
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	1ad3      	subs	r3, r2, r3
 8006c46:	2b02      	cmp	r3, #2
 8006c48:	d901      	bls.n	8006c4e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006c4a:	2303      	movs	r3, #3
 8006c4c:	e232      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c4e:	4b34      	ldr	r3, [pc, #208]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d0f0      	beq.n	8006c3c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c5a:	4b31      	ldr	r3, [pc, #196]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	691b      	ldr	r3, [r3, #16]
 8006c66:	061b      	lsls	r3, r3, #24
 8006c68:	492d      	ldr	r1, [pc, #180]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	604b      	str	r3, [r1, #4]
 8006c6e:	e01a      	b.n	8006ca6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c70:	4b2b      	ldr	r3, [pc, #172]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a2a      	ldr	r2, [pc, #168]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006c76:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c7c:	f7fc feb2 	bl	80039e4 <HAL_GetTick>
 8006c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006c82:	e008      	b.n	8006c96 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c84:	f7fc feae 	bl	80039e4 <HAL_GetTick>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	1ad3      	subs	r3, r2, r3
 8006c8e:	2b02      	cmp	r3, #2
 8006c90:	d901      	bls.n	8006c96 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006c92:	2303      	movs	r3, #3
 8006c94:	e20e      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006c96:	4b22      	ldr	r3, [pc, #136]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d1f0      	bne.n	8006c84 <HAL_RCC_OscConfig+0x1e0>
 8006ca2:	e000      	b.n	8006ca6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ca4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 0308 	and.w	r3, r3, #8
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d041      	beq.n	8006d36 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	695b      	ldr	r3, [r3, #20]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d01c      	beq.n	8006cf4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006cba:	4b19      	ldr	r3, [pc, #100]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006cbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006cc0:	4a17      	ldr	r2, [pc, #92]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006cc2:	f043 0301 	orr.w	r3, r3, #1
 8006cc6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cca:	f7fc fe8b 	bl	80039e4 <HAL_GetTick>
 8006cce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006cd0:	e008      	b.n	8006ce4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006cd2:	f7fc fe87 	bl	80039e4 <HAL_GetTick>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	1ad3      	subs	r3, r2, r3
 8006cdc:	2b02      	cmp	r3, #2
 8006cde:	d901      	bls.n	8006ce4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006ce0:	2303      	movs	r3, #3
 8006ce2:	e1e7      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006ce4:	4b0e      	ldr	r3, [pc, #56]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006ce6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006cea:	f003 0302 	and.w	r3, r3, #2
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d0ef      	beq.n	8006cd2 <HAL_RCC_OscConfig+0x22e>
 8006cf2:	e020      	b.n	8006d36 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006cf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006cfa:	4a09      	ldr	r2, [pc, #36]	@ (8006d20 <HAL_RCC_OscConfig+0x27c>)
 8006cfc:	f023 0301 	bic.w	r3, r3, #1
 8006d00:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d04:	f7fc fe6e 	bl	80039e4 <HAL_GetTick>
 8006d08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006d0a:	e00d      	b.n	8006d28 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d0c:	f7fc fe6a 	bl	80039e4 <HAL_GetTick>
 8006d10:	4602      	mov	r2, r0
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	1ad3      	subs	r3, r2, r3
 8006d16:	2b02      	cmp	r3, #2
 8006d18:	d906      	bls.n	8006d28 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006d1a:	2303      	movs	r3, #3
 8006d1c:	e1ca      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
 8006d1e:	bf00      	nop
 8006d20:	40021000 	.word	0x40021000
 8006d24:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006d28:	4b8c      	ldr	r3, [pc, #560]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006d2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d2e:	f003 0302 	and.w	r3, r3, #2
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d1ea      	bne.n	8006d0c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f003 0304 	and.w	r3, r3, #4
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	f000 80a6 	beq.w	8006e90 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d44:	2300      	movs	r3, #0
 8006d46:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006d48:	4b84      	ldr	r3, [pc, #528]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d101      	bne.n	8006d58 <HAL_RCC_OscConfig+0x2b4>
 8006d54:	2301      	movs	r3, #1
 8006d56:	e000      	b.n	8006d5a <HAL_RCC_OscConfig+0x2b6>
 8006d58:	2300      	movs	r3, #0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00d      	beq.n	8006d7a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d5e:	4b7f      	ldr	r3, [pc, #508]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d62:	4a7e      	ldr	r2, [pc, #504]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006d64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d68:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d6a:	4b7c      	ldr	r3, [pc, #496]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d72:	60fb      	str	r3, [r7, #12]
 8006d74:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006d76:	2301      	movs	r3, #1
 8006d78:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d7a:	4b79      	ldr	r3, [pc, #484]	@ (8006f60 <HAL_RCC_OscConfig+0x4bc>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d118      	bne.n	8006db8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d86:	4b76      	ldr	r3, [pc, #472]	@ (8006f60 <HAL_RCC_OscConfig+0x4bc>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a75      	ldr	r2, [pc, #468]	@ (8006f60 <HAL_RCC_OscConfig+0x4bc>)
 8006d8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d92:	f7fc fe27 	bl	80039e4 <HAL_GetTick>
 8006d96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d98:	e008      	b.n	8006dac <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d9a:	f7fc fe23 	bl	80039e4 <HAL_GetTick>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	1ad3      	subs	r3, r2, r3
 8006da4:	2b02      	cmp	r3, #2
 8006da6:	d901      	bls.n	8006dac <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006da8:	2303      	movs	r3, #3
 8006daa:	e183      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006dac:	4b6c      	ldr	r3, [pc, #432]	@ (8006f60 <HAL_RCC_OscConfig+0x4bc>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d0f0      	beq.n	8006d9a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d108      	bne.n	8006dd2 <HAL_RCC_OscConfig+0x32e>
 8006dc0:	4b66      	ldr	r3, [pc, #408]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dc6:	4a65      	ldr	r2, [pc, #404]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006dc8:	f043 0301 	orr.w	r3, r3, #1
 8006dcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006dd0:	e024      	b.n	8006e1c <HAL_RCC_OscConfig+0x378>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	2b05      	cmp	r3, #5
 8006dd8:	d110      	bne.n	8006dfc <HAL_RCC_OscConfig+0x358>
 8006dda:	4b60      	ldr	r3, [pc, #384]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006ddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006de0:	4a5e      	ldr	r2, [pc, #376]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006de2:	f043 0304 	orr.w	r3, r3, #4
 8006de6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006dea:	4b5c      	ldr	r3, [pc, #368]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006df0:	4a5a      	ldr	r2, [pc, #360]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006df2:	f043 0301 	orr.w	r3, r3, #1
 8006df6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006dfa:	e00f      	b.n	8006e1c <HAL_RCC_OscConfig+0x378>
 8006dfc:	4b57      	ldr	r3, [pc, #348]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e02:	4a56      	ldr	r2, [pc, #344]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006e04:	f023 0301 	bic.w	r3, r3, #1
 8006e08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006e0c:	4b53      	ldr	r3, [pc, #332]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e12:	4a52      	ldr	r2, [pc, #328]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006e14:	f023 0304 	bic.w	r3, r3, #4
 8006e18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d016      	beq.n	8006e52 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e24:	f7fc fdde 	bl	80039e4 <HAL_GetTick>
 8006e28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e2a:	e00a      	b.n	8006e42 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e2c:	f7fc fdda 	bl	80039e4 <HAL_GetTick>
 8006e30:	4602      	mov	r2, r0
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	1ad3      	subs	r3, r2, r3
 8006e36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d901      	bls.n	8006e42 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006e3e:	2303      	movs	r3, #3
 8006e40:	e138      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e42:	4b46      	ldr	r3, [pc, #280]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e48:	f003 0302 	and.w	r3, r3, #2
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d0ed      	beq.n	8006e2c <HAL_RCC_OscConfig+0x388>
 8006e50:	e015      	b.n	8006e7e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e52:	f7fc fdc7 	bl	80039e4 <HAL_GetTick>
 8006e56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006e58:	e00a      	b.n	8006e70 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e5a:	f7fc fdc3 	bl	80039e4 <HAL_GetTick>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	1ad3      	subs	r3, r2, r3
 8006e64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d901      	bls.n	8006e70 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006e6c:	2303      	movs	r3, #3
 8006e6e:	e121      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006e70:	4b3a      	ldr	r3, [pc, #232]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e76:	f003 0302 	and.w	r3, r3, #2
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d1ed      	bne.n	8006e5a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006e7e:	7ffb      	ldrb	r3, [r7, #31]
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d105      	bne.n	8006e90 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e84:	4b35      	ldr	r3, [pc, #212]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e88:	4a34      	ldr	r2, [pc, #208]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006e8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e8e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f003 0320 	and.w	r3, r3, #32
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d03c      	beq.n	8006f16 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	699b      	ldr	r3, [r3, #24]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d01c      	beq.n	8006ede <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006ea4:	4b2d      	ldr	r3, [pc, #180]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006ea6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006eaa:	4a2c      	ldr	r2, [pc, #176]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006eac:	f043 0301 	orr.w	r3, r3, #1
 8006eb0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006eb4:	f7fc fd96 	bl	80039e4 <HAL_GetTick>
 8006eb8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006eba:	e008      	b.n	8006ece <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ebc:	f7fc fd92 	bl	80039e4 <HAL_GetTick>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	1ad3      	subs	r3, r2, r3
 8006ec6:	2b02      	cmp	r3, #2
 8006ec8:	d901      	bls.n	8006ece <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006eca:	2303      	movs	r3, #3
 8006ecc:	e0f2      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006ece:	4b23      	ldr	r3, [pc, #140]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006ed0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006ed4:	f003 0302 	and.w	r3, r3, #2
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d0ef      	beq.n	8006ebc <HAL_RCC_OscConfig+0x418>
 8006edc:	e01b      	b.n	8006f16 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006ede:	4b1f      	ldr	r3, [pc, #124]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006ee0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006ee4:	4a1d      	ldr	r2, [pc, #116]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006ee6:	f023 0301 	bic.w	r3, r3, #1
 8006eea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006eee:	f7fc fd79 	bl	80039e4 <HAL_GetTick>
 8006ef2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006ef4:	e008      	b.n	8006f08 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ef6:	f7fc fd75 	bl	80039e4 <HAL_GetTick>
 8006efa:	4602      	mov	r2, r0
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	1ad3      	subs	r3, r2, r3
 8006f00:	2b02      	cmp	r3, #2
 8006f02:	d901      	bls.n	8006f08 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006f04:	2303      	movs	r3, #3
 8006f06:	e0d5      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006f08:	4b14      	ldr	r3, [pc, #80]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006f0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f0e:	f003 0302 	and.w	r3, r3, #2
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d1ef      	bne.n	8006ef6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	69db      	ldr	r3, [r3, #28]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	f000 80c9 	beq.w	80070b2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006f20:	4b0e      	ldr	r3, [pc, #56]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	f003 030c 	and.w	r3, r3, #12
 8006f28:	2b0c      	cmp	r3, #12
 8006f2a:	f000 8083 	beq.w	8007034 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	69db      	ldr	r3, [r3, #28]
 8006f32:	2b02      	cmp	r3, #2
 8006f34:	d15e      	bne.n	8006ff4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f36:	4b09      	ldr	r3, [pc, #36]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a08      	ldr	r2, [pc, #32]	@ (8006f5c <HAL_RCC_OscConfig+0x4b8>)
 8006f3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f42:	f7fc fd4f 	bl	80039e4 <HAL_GetTick>
 8006f46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f48:	e00c      	b.n	8006f64 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f4a:	f7fc fd4b 	bl	80039e4 <HAL_GetTick>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	1ad3      	subs	r3, r2, r3
 8006f54:	2b02      	cmp	r3, #2
 8006f56:	d905      	bls.n	8006f64 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006f58:	2303      	movs	r3, #3
 8006f5a:	e0ab      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
 8006f5c:	40021000 	.word	0x40021000
 8006f60:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006f64:	4b55      	ldr	r3, [pc, #340]	@ (80070bc <HAL_RCC_OscConfig+0x618>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d1ec      	bne.n	8006f4a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f70:	4b52      	ldr	r3, [pc, #328]	@ (80070bc <HAL_RCC_OscConfig+0x618>)
 8006f72:	68da      	ldr	r2, [r3, #12]
 8006f74:	4b52      	ldr	r3, [pc, #328]	@ (80070c0 <HAL_RCC_OscConfig+0x61c>)
 8006f76:	4013      	ands	r3, r2
 8006f78:	687a      	ldr	r2, [r7, #4]
 8006f7a:	6a11      	ldr	r1, [r2, #32]
 8006f7c:	687a      	ldr	r2, [r7, #4]
 8006f7e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006f80:	3a01      	subs	r2, #1
 8006f82:	0112      	lsls	r2, r2, #4
 8006f84:	4311      	orrs	r1, r2
 8006f86:	687a      	ldr	r2, [r7, #4]
 8006f88:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006f8a:	0212      	lsls	r2, r2, #8
 8006f8c:	4311      	orrs	r1, r2
 8006f8e:	687a      	ldr	r2, [r7, #4]
 8006f90:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006f92:	0852      	lsrs	r2, r2, #1
 8006f94:	3a01      	subs	r2, #1
 8006f96:	0552      	lsls	r2, r2, #21
 8006f98:	4311      	orrs	r1, r2
 8006f9a:	687a      	ldr	r2, [r7, #4]
 8006f9c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006f9e:	0852      	lsrs	r2, r2, #1
 8006fa0:	3a01      	subs	r2, #1
 8006fa2:	0652      	lsls	r2, r2, #25
 8006fa4:	4311      	orrs	r1, r2
 8006fa6:	687a      	ldr	r2, [r7, #4]
 8006fa8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006faa:	06d2      	lsls	r2, r2, #27
 8006fac:	430a      	orrs	r2, r1
 8006fae:	4943      	ldr	r1, [pc, #268]	@ (80070bc <HAL_RCC_OscConfig+0x618>)
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006fb4:	4b41      	ldr	r3, [pc, #260]	@ (80070bc <HAL_RCC_OscConfig+0x618>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a40      	ldr	r2, [pc, #256]	@ (80070bc <HAL_RCC_OscConfig+0x618>)
 8006fba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006fbe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006fc0:	4b3e      	ldr	r3, [pc, #248]	@ (80070bc <HAL_RCC_OscConfig+0x618>)
 8006fc2:	68db      	ldr	r3, [r3, #12]
 8006fc4:	4a3d      	ldr	r2, [pc, #244]	@ (80070bc <HAL_RCC_OscConfig+0x618>)
 8006fc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006fca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fcc:	f7fc fd0a 	bl	80039e4 <HAL_GetTick>
 8006fd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006fd2:	e008      	b.n	8006fe6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fd4:	f7fc fd06 	bl	80039e4 <HAL_GetTick>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	1ad3      	subs	r3, r2, r3
 8006fde:	2b02      	cmp	r3, #2
 8006fe0:	d901      	bls.n	8006fe6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006fe2:	2303      	movs	r3, #3
 8006fe4:	e066      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006fe6:	4b35      	ldr	r3, [pc, #212]	@ (80070bc <HAL_RCC_OscConfig+0x618>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d0f0      	beq.n	8006fd4 <HAL_RCC_OscConfig+0x530>
 8006ff2:	e05e      	b.n	80070b2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ff4:	4b31      	ldr	r3, [pc, #196]	@ (80070bc <HAL_RCC_OscConfig+0x618>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a30      	ldr	r2, [pc, #192]	@ (80070bc <HAL_RCC_OscConfig+0x618>)
 8006ffa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ffe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007000:	f7fc fcf0 	bl	80039e4 <HAL_GetTick>
 8007004:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007006:	e008      	b.n	800701a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007008:	f7fc fcec 	bl	80039e4 <HAL_GetTick>
 800700c:	4602      	mov	r2, r0
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	1ad3      	subs	r3, r2, r3
 8007012:	2b02      	cmp	r3, #2
 8007014:	d901      	bls.n	800701a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007016:	2303      	movs	r3, #3
 8007018:	e04c      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800701a:	4b28      	ldr	r3, [pc, #160]	@ (80070bc <HAL_RCC_OscConfig+0x618>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007022:	2b00      	cmp	r3, #0
 8007024:	d1f0      	bne.n	8007008 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007026:	4b25      	ldr	r3, [pc, #148]	@ (80070bc <HAL_RCC_OscConfig+0x618>)
 8007028:	68da      	ldr	r2, [r3, #12]
 800702a:	4924      	ldr	r1, [pc, #144]	@ (80070bc <HAL_RCC_OscConfig+0x618>)
 800702c:	4b25      	ldr	r3, [pc, #148]	@ (80070c4 <HAL_RCC_OscConfig+0x620>)
 800702e:	4013      	ands	r3, r2
 8007030:	60cb      	str	r3, [r1, #12]
 8007032:	e03e      	b.n	80070b2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	69db      	ldr	r3, [r3, #28]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d101      	bne.n	8007040 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	e039      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007040:	4b1e      	ldr	r3, [pc, #120]	@ (80070bc <HAL_RCC_OscConfig+0x618>)
 8007042:	68db      	ldr	r3, [r3, #12]
 8007044:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	f003 0203 	and.w	r2, r3, #3
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6a1b      	ldr	r3, [r3, #32]
 8007050:	429a      	cmp	r2, r3
 8007052:	d12c      	bne.n	80070ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800705e:	3b01      	subs	r3, #1
 8007060:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007062:	429a      	cmp	r2, r3
 8007064:	d123      	bne.n	80070ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007070:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007072:	429a      	cmp	r2, r3
 8007074:	d11b      	bne.n	80070ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007080:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007082:	429a      	cmp	r2, r3
 8007084:	d113      	bne.n	80070ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007090:	085b      	lsrs	r3, r3, #1
 8007092:	3b01      	subs	r3, #1
 8007094:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007096:	429a      	cmp	r2, r3
 8007098:	d109      	bne.n	80070ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070a4:	085b      	lsrs	r3, r3, #1
 80070a6:	3b01      	subs	r3, #1
 80070a8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d001      	beq.n	80070b2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80070ae:	2301      	movs	r3, #1
 80070b0:	e000      	b.n	80070b4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80070b2:	2300      	movs	r3, #0
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3720      	adds	r7, #32
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	40021000 	.word	0x40021000
 80070c0:	019f800c 	.word	0x019f800c
 80070c4:	feeefffc 	.word	0xfeeefffc

080070c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b086      	sub	sp, #24
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
 80070d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80070d2:	2300      	movs	r3, #0
 80070d4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d101      	bne.n	80070e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e11e      	b.n	800731e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80070e0:	4b91      	ldr	r3, [pc, #580]	@ (8007328 <HAL_RCC_ClockConfig+0x260>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f003 030f 	and.w	r3, r3, #15
 80070e8:	683a      	ldr	r2, [r7, #0]
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d910      	bls.n	8007110 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070ee:	4b8e      	ldr	r3, [pc, #568]	@ (8007328 <HAL_RCC_ClockConfig+0x260>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f023 020f 	bic.w	r2, r3, #15
 80070f6:	498c      	ldr	r1, [pc, #560]	@ (8007328 <HAL_RCC_ClockConfig+0x260>)
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	4313      	orrs	r3, r2
 80070fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070fe:	4b8a      	ldr	r3, [pc, #552]	@ (8007328 <HAL_RCC_ClockConfig+0x260>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f003 030f 	and.w	r3, r3, #15
 8007106:	683a      	ldr	r2, [r7, #0]
 8007108:	429a      	cmp	r2, r3
 800710a:	d001      	beq.n	8007110 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800710c:	2301      	movs	r3, #1
 800710e:	e106      	b.n	800731e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f003 0301 	and.w	r3, r3, #1
 8007118:	2b00      	cmp	r3, #0
 800711a:	d073      	beq.n	8007204 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	2b03      	cmp	r3, #3
 8007122:	d129      	bne.n	8007178 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007124:	4b81      	ldr	r3, [pc, #516]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800712c:	2b00      	cmp	r3, #0
 800712e:	d101      	bne.n	8007134 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007130:	2301      	movs	r3, #1
 8007132:	e0f4      	b.n	800731e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007134:	f000 f99c 	bl	8007470 <RCC_GetSysClockFreqFromPLLSource>
 8007138:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	4a7c      	ldr	r2, [pc, #496]	@ (8007330 <HAL_RCC_ClockConfig+0x268>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d93f      	bls.n	80071c2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007142:	4b7a      	ldr	r3, [pc, #488]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800714a:	2b00      	cmp	r3, #0
 800714c:	d009      	beq.n	8007162 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007156:	2b00      	cmp	r3, #0
 8007158:	d033      	beq.n	80071c2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800715e:	2b00      	cmp	r3, #0
 8007160:	d12f      	bne.n	80071c2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007162:	4b72      	ldr	r3, [pc, #456]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800716a:	4a70      	ldr	r2, [pc, #448]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 800716c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007170:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007172:	2380      	movs	r3, #128	@ 0x80
 8007174:	617b      	str	r3, [r7, #20]
 8007176:	e024      	b.n	80071c2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	2b02      	cmp	r3, #2
 800717e:	d107      	bne.n	8007190 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007180:	4b6a      	ldr	r3, [pc, #424]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007188:	2b00      	cmp	r3, #0
 800718a:	d109      	bne.n	80071a0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800718c:	2301      	movs	r3, #1
 800718e:	e0c6      	b.n	800731e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007190:	4b66      	ldr	r3, [pc, #408]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007198:	2b00      	cmp	r3, #0
 800719a:	d101      	bne.n	80071a0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	e0be      	b.n	800731e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80071a0:	f000 f8ce 	bl	8007340 <HAL_RCC_GetSysClockFreq>
 80071a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	4a61      	ldr	r2, [pc, #388]	@ (8007330 <HAL_RCC_ClockConfig+0x268>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d909      	bls.n	80071c2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80071ae:	4b5f      	ldr	r3, [pc, #380]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80071b6:	4a5d      	ldr	r2, [pc, #372]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 80071b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071bc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80071be:	2380      	movs	r3, #128	@ 0x80
 80071c0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80071c2:	4b5a      	ldr	r3, [pc, #360]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 80071c4:	689b      	ldr	r3, [r3, #8]
 80071c6:	f023 0203 	bic.w	r2, r3, #3
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	4957      	ldr	r1, [pc, #348]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 80071d0:	4313      	orrs	r3, r2
 80071d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071d4:	f7fc fc06 	bl	80039e4 <HAL_GetTick>
 80071d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071da:	e00a      	b.n	80071f2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80071dc:	f7fc fc02 	bl	80039e4 <HAL_GetTick>
 80071e0:	4602      	mov	r2, r0
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	1ad3      	subs	r3, r2, r3
 80071e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d901      	bls.n	80071f2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80071ee:	2303      	movs	r3, #3
 80071f0:	e095      	b.n	800731e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80071f2:	4b4e      	ldr	r3, [pc, #312]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	f003 020c 	and.w	r2, r3, #12
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	009b      	lsls	r3, r3, #2
 8007200:	429a      	cmp	r2, r3
 8007202:	d1eb      	bne.n	80071dc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f003 0302 	and.w	r3, r3, #2
 800720c:	2b00      	cmp	r3, #0
 800720e:	d023      	beq.n	8007258 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f003 0304 	and.w	r3, r3, #4
 8007218:	2b00      	cmp	r3, #0
 800721a:	d005      	beq.n	8007228 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800721c:	4b43      	ldr	r3, [pc, #268]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	4a42      	ldr	r2, [pc, #264]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 8007222:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007226:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 0308 	and.w	r3, r3, #8
 8007230:	2b00      	cmp	r3, #0
 8007232:	d007      	beq.n	8007244 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007234:	4b3d      	ldr	r3, [pc, #244]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800723c:	4a3b      	ldr	r2, [pc, #236]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 800723e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007242:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007244:	4b39      	ldr	r3, [pc, #228]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	4936      	ldr	r1, [pc, #216]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 8007252:	4313      	orrs	r3, r2
 8007254:	608b      	str	r3, [r1, #8]
 8007256:	e008      	b.n	800726a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	2b80      	cmp	r3, #128	@ 0x80
 800725c:	d105      	bne.n	800726a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800725e:	4b33      	ldr	r3, [pc, #204]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 8007260:	689b      	ldr	r3, [r3, #8]
 8007262:	4a32      	ldr	r2, [pc, #200]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 8007264:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007268:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800726a:	4b2f      	ldr	r3, [pc, #188]	@ (8007328 <HAL_RCC_ClockConfig+0x260>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f003 030f 	and.w	r3, r3, #15
 8007272:	683a      	ldr	r2, [r7, #0]
 8007274:	429a      	cmp	r2, r3
 8007276:	d21d      	bcs.n	80072b4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007278:	4b2b      	ldr	r3, [pc, #172]	@ (8007328 <HAL_RCC_ClockConfig+0x260>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f023 020f 	bic.w	r2, r3, #15
 8007280:	4929      	ldr	r1, [pc, #164]	@ (8007328 <HAL_RCC_ClockConfig+0x260>)
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	4313      	orrs	r3, r2
 8007286:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007288:	f7fc fbac 	bl	80039e4 <HAL_GetTick>
 800728c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800728e:	e00a      	b.n	80072a6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007290:	f7fc fba8 	bl	80039e4 <HAL_GetTick>
 8007294:	4602      	mov	r2, r0
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	1ad3      	subs	r3, r2, r3
 800729a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800729e:	4293      	cmp	r3, r2
 80072a0:	d901      	bls.n	80072a6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80072a2:	2303      	movs	r3, #3
 80072a4:	e03b      	b.n	800731e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072a6:	4b20      	ldr	r3, [pc, #128]	@ (8007328 <HAL_RCC_ClockConfig+0x260>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f003 030f 	and.w	r3, r3, #15
 80072ae:	683a      	ldr	r2, [r7, #0]
 80072b0:	429a      	cmp	r2, r3
 80072b2:	d1ed      	bne.n	8007290 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f003 0304 	and.w	r3, r3, #4
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d008      	beq.n	80072d2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80072c0:	4b1a      	ldr	r3, [pc, #104]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	68db      	ldr	r3, [r3, #12]
 80072cc:	4917      	ldr	r1, [pc, #92]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 80072ce:	4313      	orrs	r3, r2
 80072d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f003 0308 	and.w	r3, r3, #8
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d009      	beq.n	80072f2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80072de:	4b13      	ldr	r3, [pc, #76]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	691b      	ldr	r3, [r3, #16]
 80072ea:	00db      	lsls	r3, r3, #3
 80072ec:	490f      	ldr	r1, [pc, #60]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 80072ee:	4313      	orrs	r3, r2
 80072f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80072f2:	f000 f825 	bl	8007340 <HAL_RCC_GetSysClockFreq>
 80072f6:	4602      	mov	r2, r0
 80072f8:	4b0c      	ldr	r3, [pc, #48]	@ (800732c <HAL_RCC_ClockConfig+0x264>)
 80072fa:	689b      	ldr	r3, [r3, #8]
 80072fc:	091b      	lsrs	r3, r3, #4
 80072fe:	f003 030f 	and.w	r3, r3, #15
 8007302:	490c      	ldr	r1, [pc, #48]	@ (8007334 <HAL_RCC_ClockConfig+0x26c>)
 8007304:	5ccb      	ldrb	r3, [r1, r3]
 8007306:	f003 031f 	and.w	r3, r3, #31
 800730a:	fa22 f303 	lsr.w	r3, r2, r3
 800730e:	4a0a      	ldr	r2, [pc, #40]	@ (8007338 <HAL_RCC_ClockConfig+0x270>)
 8007310:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007312:	4b0a      	ldr	r3, [pc, #40]	@ (800733c <HAL_RCC_ClockConfig+0x274>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4618      	mov	r0, r3
 8007318:	f7fc fb18 	bl	800394c <HAL_InitTick>
 800731c:	4603      	mov	r3, r0
}
 800731e:	4618      	mov	r0, r3
 8007320:	3718      	adds	r7, #24
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
 8007326:	bf00      	nop
 8007328:	40022000 	.word	0x40022000
 800732c:	40021000 	.word	0x40021000
 8007330:	04c4b400 	.word	0x04c4b400
 8007334:	08012600 	.word	0x08012600
 8007338:	2000000c 	.word	0x2000000c
 800733c:	20000010 	.word	0x20000010

08007340 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007340:	b480      	push	{r7}
 8007342:	b087      	sub	sp, #28
 8007344:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007346:	4b2c      	ldr	r3, [pc, #176]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	f003 030c 	and.w	r3, r3, #12
 800734e:	2b04      	cmp	r3, #4
 8007350:	d102      	bne.n	8007358 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007352:	4b2a      	ldr	r3, [pc, #168]	@ (80073fc <HAL_RCC_GetSysClockFreq+0xbc>)
 8007354:	613b      	str	r3, [r7, #16]
 8007356:	e047      	b.n	80073e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007358:	4b27      	ldr	r3, [pc, #156]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	f003 030c 	and.w	r3, r3, #12
 8007360:	2b08      	cmp	r3, #8
 8007362:	d102      	bne.n	800736a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007364:	4b25      	ldr	r3, [pc, #148]	@ (80073fc <HAL_RCC_GetSysClockFreq+0xbc>)
 8007366:	613b      	str	r3, [r7, #16]
 8007368:	e03e      	b.n	80073e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800736a:	4b23      	ldr	r3, [pc, #140]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	f003 030c 	and.w	r3, r3, #12
 8007372:	2b0c      	cmp	r3, #12
 8007374:	d136      	bne.n	80073e4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007376:	4b20      	ldr	r3, [pc, #128]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007378:	68db      	ldr	r3, [r3, #12]
 800737a:	f003 0303 	and.w	r3, r3, #3
 800737e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007380:	4b1d      	ldr	r3, [pc, #116]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	091b      	lsrs	r3, r3, #4
 8007386:	f003 030f 	and.w	r3, r3, #15
 800738a:	3301      	adds	r3, #1
 800738c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2b03      	cmp	r3, #3
 8007392:	d10c      	bne.n	80073ae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007394:	4a19      	ldr	r2, [pc, #100]	@ (80073fc <HAL_RCC_GetSysClockFreq+0xbc>)
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	fbb2 f3f3 	udiv	r3, r2, r3
 800739c:	4a16      	ldr	r2, [pc, #88]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800739e:	68d2      	ldr	r2, [r2, #12]
 80073a0:	0a12      	lsrs	r2, r2, #8
 80073a2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80073a6:	fb02 f303 	mul.w	r3, r2, r3
 80073aa:	617b      	str	r3, [r7, #20]
      break;
 80073ac:	e00c      	b.n	80073c8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80073ae:	4a13      	ldr	r2, [pc, #76]	@ (80073fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80073b6:	4a10      	ldr	r2, [pc, #64]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80073b8:	68d2      	ldr	r2, [r2, #12]
 80073ba:	0a12      	lsrs	r2, r2, #8
 80073bc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80073c0:	fb02 f303 	mul.w	r3, r2, r3
 80073c4:	617b      	str	r3, [r7, #20]
      break;
 80073c6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80073c8:	4b0b      	ldr	r3, [pc, #44]	@ (80073f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80073ca:	68db      	ldr	r3, [r3, #12]
 80073cc:	0e5b      	lsrs	r3, r3, #25
 80073ce:	f003 0303 	and.w	r3, r3, #3
 80073d2:	3301      	adds	r3, #1
 80073d4:	005b      	lsls	r3, r3, #1
 80073d6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80073d8:	697a      	ldr	r2, [r7, #20]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80073e0:	613b      	str	r3, [r7, #16]
 80073e2:	e001      	b.n	80073e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80073e4:	2300      	movs	r3, #0
 80073e6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80073e8:	693b      	ldr	r3, [r7, #16]
}
 80073ea:	4618      	mov	r0, r3
 80073ec:	371c      	adds	r7, #28
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr
 80073f6:	bf00      	nop
 80073f8:	40021000 	.word	0x40021000
 80073fc:	00f42400 	.word	0x00f42400

08007400 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007400:	b480      	push	{r7}
 8007402:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007404:	4b03      	ldr	r3, [pc, #12]	@ (8007414 <HAL_RCC_GetHCLKFreq+0x14>)
 8007406:	681b      	ldr	r3, [r3, #0]
}
 8007408:	4618      	mov	r0, r3
 800740a:	46bd      	mov	sp, r7
 800740c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007410:	4770      	bx	lr
 8007412:	bf00      	nop
 8007414:	2000000c 	.word	0x2000000c

08007418 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800741c:	f7ff fff0 	bl	8007400 <HAL_RCC_GetHCLKFreq>
 8007420:	4602      	mov	r2, r0
 8007422:	4b06      	ldr	r3, [pc, #24]	@ (800743c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	0a1b      	lsrs	r3, r3, #8
 8007428:	f003 0307 	and.w	r3, r3, #7
 800742c:	4904      	ldr	r1, [pc, #16]	@ (8007440 <HAL_RCC_GetPCLK1Freq+0x28>)
 800742e:	5ccb      	ldrb	r3, [r1, r3]
 8007430:	f003 031f 	and.w	r3, r3, #31
 8007434:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007438:	4618      	mov	r0, r3
 800743a:	bd80      	pop	{r7, pc}
 800743c:	40021000 	.word	0x40021000
 8007440:	08012610 	.word	0x08012610

08007444 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007448:	f7ff ffda 	bl	8007400 <HAL_RCC_GetHCLKFreq>
 800744c:	4602      	mov	r2, r0
 800744e:	4b06      	ldr	r3, [pc, #24]	@ (8007468 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	0adb      	lsrs	r3, r3, #11
 8007454:	f003 0307 	and.w	r3, r3, #7
 8007458:	4904      	ldr	r1, [pc, #16]	@ (800746c <HAL_RCC_GetPCLK2Freq+0x28>)
 800745a:	5ccb      	ldrb	r3, [r1, r3]
 800745c:	f003 031f 	and.w	r3, r3, #31
 8007460:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007464:	4618      	mov	r0, r3
 8007466:	bd80      	pop	{r7, pc}
 8007468:	40021000 	.word	0x40021000
 800746c:	08012610 	.word	0x08012610

08007470 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007470:	b480      	push	{r7}
 8007472:	b087      	sub	sp, #28
 8007474:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007476:	4b1e      	ldr	r3, [pc, #120]	@ (80074f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007478:	68db      	ldr	r3, [r3, #12]
 800747a:	f003 0303 	and.w	r3, r3, #3
 800747e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007480:	4b1b      	ldr	r3, [pc, #108]	@ (80074f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007482:	68db      	ldr	r3, [r3, #12]
 8007484:	091b      	lsrs	r3, r3, #4
 8007486:	f003 030f 	and.w	r3, r3, #15
 800748a:	3301      	adds	r3, #1
 800748c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	2b03      	cmp	r3, #3
 8007492:	d10c      	bne.n	80074ae <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007494:	4a17      	ldr	r2, [pc, #92]	@ (80074f4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	fbb2 f3f3 	udiv	r3, r2, r3
 800749c:	4a14      	ldr	r2, [pc, #80]	@ (80074f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800749e:	68d2      	ldr	r2, [r2, #12]
 80074a0:	0a12      	lsrs	r2, r2, #8
 80074a2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80074a6:	fb02 f303 	mul.w	r3, r2, r3
 80074aa:	617b      	str	r3, [r7, #20]
    break;
 80074ac:	e00c      	b.n	80074c8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80074ae:	4a11      	ldr	r2, [pc, #68]	@ (80074f4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80074b6:	4a0e      	ldr	r2, [pc, #56]	@ (80074f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80074b8:	68d2      	ldr	r2, [r2, #12]
 80074ba:	0a12      	lsrs	r2, r2, #8
 80074bc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80074c0:	fb02 f303 	mul.w	r3, r2, r3
 80074c4:	617b      	str	r3, [r7, #20]
    break;
 80074c6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80074c8:	4b09      	ldr	r3, [pc, #36]	@ (80074f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80074ca:	68db      	ldr	r3, [r3, #12]
 80074cc:	0e5b      	lsrs	r3, r3, #25
 80074ce:	f003 0303 	and.w	r3, r3, #3
 80074d2:	3301      	adds	r3, #1
 80074d4:	005b      	lsls	r3, r3, #1
 80074d6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80074d8:	697a      	ldr	r2, [r7, #20]
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80074e0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80074e2:	687b      	ldr	r3, [r7, #4]
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	371c      	adds	r7, #28
 80074e8:	46bd      	mov	sp, r7
 80074ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ee:	4770      	bx	lr
 80074f0:	40021000 	.word	0x40021000
 80074f4:	00f42400 	.word	0x00f42400

080074f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b086      	sub	sp, #24
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007500:	2300      	movs	r3, #0
 8007502:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007504:	2300      	movs	r3, #0
 8007506:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007510:	2b00      	cmp	r3, #0
 8007512:	f000 8098 	beq.w	8007646 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007516:	2300      	movs	r3, #0
 8007518:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800751a:	4b43      	ldr	r3, [pc, #268]	@ (8007628 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800751c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800751e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007522:	2b00      	cmp	r3, #0
 8007524:	d10d      	bne.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007526:	4b40      	ldr	r3, [pc, #256]	@ (8007628 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800752a:	4a3f      	ldr	r2, [pc, #252]	@ (8007628 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800752c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007530:	6593      	str	r3, [r2, #88]	@ 0x58
 8007532:	4b3d      	ldr	r3, [pc, #244]	@ (8007628 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800753a:	60bb      	str	r3, [r7, #8]
 800753c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800753e:	2301      	movs	r3, #1
 8007540:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007542:	4b3a      	ldr	r3, [pc, #232]	@ (800762c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4a39      	ldr	r2, [pc, #228]	@ (800762c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007548:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800754c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800754e:	f7fc fa49 	bl	80039e4 <HAL_GetTick>
 8007552:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007554:	e009      	b.n	800756a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007556:	f7fc fa45 	bl	80039e4 <HAL_GetTick>
 800755a:	4602      	mov	r2, r0
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	1ad3      	subs	r3, r2, r3
 8007560:	2b02      	cmp	r3, #2
 8007562:	d902      	bls.n	800756a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007564:	2303      	movs	r3, #3
 8007566:	74fb      	strb	r3, [r7, #19]
        break;
 8007568:	e005      	b.n	8007576 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800756a:	4b30      	ldr	r3, [pc, #192]	@ (800762c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007572:	2b00      	cmp	r3, #0
 8007574:	d0ef      	beq.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007576:	7cfb      	ldrb	r3, [r7, #19]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d159      	bne.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800757c:	4b2a      	ldr	r3, [pc, #168]	@ (8007628 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800757e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007582:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007586:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d01e      	beq.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007592:	697a      	ldr	r2, [r7, #20]
 8007594:	429a      	cmp	r2, r3
 8007596:	d019      	beq.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007598:	4b23      	ldr	r3, [pc, #140]	@ (8007628 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800759a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800759e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80075a4:	4b20      	ldr	r3, [pc, #128]	@ (8007628 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80075a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075aa:	4a1f      	ldr	r2, [pc, #124]	@ (8007628 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80075ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80075b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80075b4:	4b1c      	ldr	r3, [pc, #112]	@ (8007628 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80075b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075ba:	4a1b      	ldr	r2, [pc, #108]	@ (8007628 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80075bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80075c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80075c4:	4a18      	ldr	r2, [pc, #96]	@ (8007628 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	f003 0301 	and.w	r3, r3, #1
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d016      	beq.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075d6:	f7fc fa05 	bl	80039e4 <HAL_GetTick>
 80075da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075dc:	e00b      	b.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075de:	f7fc fa01 	bl	80039e4 <HAL_GetTick>
 80075e2:	4602      	mov	r2, r0
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	1ad3      	subs	r3, r2, r3
 80075e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d902      	bls.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80075f0:	2303      	movs	r3, #3
 80075f2:	74fb      	strb	r3, [r7, #19]
            break;
 80075f4:	e006      	b.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075f6:	4b0c      	ldr	r3, [pc, #48]	@ (8007628 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80075f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075fc:	f003 0302 	and.w	r3, r3, #2
 8007600:	2b00      	cmp	r3, #0
 8007602:	d0ec      	beq.n	80075de <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007604:	7cfb      	ldrb	r3, [r7, #19]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d10b      	bne.n	8007622 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800760a:	4b07      	ldr	r3, [pc, #28]	@ (8007628 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800760c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007610:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007618:	4903      	ldr	r1, [pc, #12]	@ (8007628 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800761a:	4313      	orrs	r3, r2
 800761c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007620:	e008      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007622:	7cfb      	ldrb	r3, [r7, #19]
 8007624:	74bb      	strb	r3, [r7, #18]
 8007626:	e005      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007628:	40021000 	.word	0x40021000
 800762c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007630:	7cfb      	ldrb	r3, [r7, #19]
 8007632:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007634:	7c7b      	ldrb	r3, [r7, #17]
 8007636:	2b01      	cmp	r3, #1
 8007638:	d105      	bne.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800763a:	4ba6      	ldr	r3, [pc, #664]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800763c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800763e:	4aa5      	ldr	r2, [pc, #660]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007640:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007644:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f003 0301 	and.w	r3, r3, #1
 800764e:	2b00      	cmp	r3, #0
 8007650:	d00a      	beq.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007652:	4ba0      	ldr	r3, [pc, #640]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007654:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007658:	f023 0203 	bic.w	r2, r3, #3
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	499c      	ldr	r1, [pc, #624]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007662:	4313      	orrs	r3, r2
 8007664:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f003 0302 	and.w	r3, r3, #2
 8007670:	2b00      	cmp	r3, #0
 8007672:	d00a      	beq.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007674:	4b97      	ldr	r3, [pc, #604]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800767a:	f023 020c 	bic.w	r2, r3, #12
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	4994      	ldr	r1, [pc, #592]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007684:	4313      	orrs	r3, r2
 8007686:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f003 0304 	and.w	r3, r3, #4
 8007692:	2b00      	cmp	r3, #0
 8007694:	d00a      	beq.n	80076ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007696:	4b8f      	ldr	r3, [pc, #572]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007698:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800769c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	68db      	ldr	r3, [r3, #12]
 80076a4:	498b      	ldr	r1, [pc, #556]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076a6:	4313      	orrs	r3, r2
 80076a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f003 0308 	and.w	r3, r3, #8
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d00a      	beq.n	80076ce <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80076b8:	4b86      	ldr	r3, [pc, #536]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076be:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	691b      	ldr	r3, [r3, #16]
 80076c6:	4983      	ldr	r1, [pc, #524]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076c8:	4313      	orrs	r3, r2
 80076ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f003 0320 	and.w	r3, r3, #32
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d00a      	beq.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80076da:	4b7e      	ldr	r3, [pc, #504]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076e0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	695b      	ldr	r3, [r3, #20]
 80076e8:	497a      	ldr	r1, [pc, #488]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076ea:	4313      	orrs	r3, r2
 80076ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d00a      	beq.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80076fc:	4b75      	ldr	r3, [pc, #468]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007702:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	699b      	ldr	r3, [r3, #24]
 800770a:	4972      	ldr	r1, [pc, #456]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800770c:	4313      	orrs	r3, r2
 800770e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800771a:	2b00      	cmp	r3, #0
 800771c:	d00a      	beq.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800771e:	4b6d      	ldr	r3, [pc, #436]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007724:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	69db      	ldr	r3, [r3, #28]
 800772c:	4969      	ldr	r1, [pc, #420]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800772e:	4313      	orrs	r3, r2
 8007730:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800773c:	2b00      	cmp	r3, #0
 800773e:	d00a      	beq.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007740:	4b64      	ldr	r3, [pc, #400]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007742:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007746:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6a1b      	ldr	r3, [r3, #32]
 800774e:	4961      	ldr	r1, [pc, #388]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007750:	4313      	orrs	r3, r2
 8007752:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800775e:	2b00      	cmp	r3, #0
 8007760:	d00a      	beq.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007762:	4b5c      	ldr	r3, [pc, #368]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007764:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007768:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007770:	4958      	ldr	r1, [pc, #352]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007772:	4313      	orrs	r3, r2
 8007774:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007780:	2b00      	cmp	r3, #0
 8007782:	d015      	beq.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007784:	4b53      	ldr	r3, [pc, #332]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800778a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007792:	4950      	ldr	r1, [pc, #320]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007794:	4313      	orrs	r3, r2
 8007796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800779e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077a2:	d105      	bne.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80077a4:	4b4b      	ldr	r3, [pc, #300]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077a6:	68db      	ldr	r3, [r3, #12]
 80077a8:	4a4a      	ldr	r2, [pc, #296]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80077ae:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d015      	beq.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80077bc:	4b45      	ldr	r3, [pc, #276]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077c2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ca:	4942      	ldr	r1, [pc, #264]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077cc:	4313      	orrs	r3, r2
 80077ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80077da:	d105      	bne.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80077dc:	4b3d      	ldr	r3, [pc, #244]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077de:	68db      	ldr	r3, [r3, #12]
 80077e0:	4a3c      	ldr	r2, [pc, #240]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80077e6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d015      	beq.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80077f4:	4b37      	ldr	r3, [pc, #220]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80077f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077fa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007802:	4934      	ldr	r1, [pc, #208]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007804:	4313      	orrs	r3, r2
 8007806:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800780e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007812:	d105      	bne.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007814:	4b2f      	ldr	r3, [pc, #188]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007816:	68db      	ldr	r3, [r3, #12]
 8007818:	4a2e      	ldr	r2, [pc, #184]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800781a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800781e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007828:	2b00      	cmp	r3, #0
 800782a:	d015      	beq.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800782c:	4b29      	ldr	r3, [pc, #164]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800782e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007832:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800783a:	4926      	ldr	r1, [pc, #152]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800783c:	4313      	orrs	r3, r2
 800783e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007846:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800784a:	d105      	bne.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800784c:	4b21      	ldr	r3, [pc, #132]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	4a20      	ldr	r2, [pc, #128]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007852:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007856:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007860:	2b00      	cmp	r3, #0
 8007862:	d015      	beq.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007864:	4b1b      	ldr	r3, [pc, #108]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800786a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007872:	4918      	ldr	r1, [pc, #96]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007874:	4313      	orrs	r3, r2
 8007876:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800787e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007882:	d105      	bne.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007884:	4b13      	ldr	r3, [pc, #76]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	4a12      	ldr	r2, [pc, #72]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800788a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800788e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007898:	2b00      	cmp	r3, #0
 800789a:	d015      	beq.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800789c:	4b0d      	ldr	r3, [pc, #52]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800789e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078a2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078aa:	490a      	ldr	r1, [pc, #40]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80078ac:	4313      	orrs	r3, r2
 80078ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078ba:	d105      	bne.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80078bc:	4b05      	ldr	r3, [pc, #20]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80078be:	68db      	ldr	r3, [r3, #12]
 80078c0:	4a04      	ldr	r2, [pc, #16]	@ (80078d4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80078c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078c6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80078c8:	7cbb      	ldrb	r3, [r7, #18]
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3718      	adds	r7, #24
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}
 80078d2:	bf00      	nop
 80078d4:	40021000 	.word	0x40021000

080078d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b084      	sub	sp, #16
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d101      	bne.n	80078ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	e09d      	b.n	8007a26 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d108      	bne.n	8007904 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078fa:	d009      	beq.n	8007910 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2200      	movs	r2, #0
 8007900:	61da      	str	r2, [r3, #28]
 8007902:	e005      	b.n	8007910 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2200      	movs	r2, #0
 8007908:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2200      	movs	r2, #0
 800790e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2200      	movs	r2, #0
 8007914:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800791c:	b2db      	uxtb	r3, r3
 800791e:	2b00      	cmp	r3, #0
 8007920:	d106      	bne.n	8007930 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f7fa ff7e 	bl	800282c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2202      	movs	r2, #2
 8007934:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	681a      	ldr	r2, [r3, #0]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007946:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	68db      	ldr	r3, [r3, #12]
 800794c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007950:	d902      	bls.n	8007958 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007952:	2300      	movs	r3, #0
 8007954:	60fb      	str	r3, [r7, #12]
 8007956:	e002      	b.n	800795e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007958:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800795c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007966:	d007      	beq.n	8007978 <HAL_SPI_Init+0xa0>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	68db      	ldr	r3, [r3, #12]
 800796c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007970:	d002      	beq.n	8007978 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2200      	movs	r2, #0
 8007976:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007988:	431a      	orrs	r2, r3
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	691b      	ldr	r3, [r3, #16]
 800798e:	f003 0302 	and.w	r3, r3, #2
 8007992:	431a      	orrs	r2, r3
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	695b      	ldr	r3, [r3, #20]
 8007998:	f003 0301 	and.w	r3, r3, #1
 800799c:	431a      	orrs	r2, r3
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	699b      	ldr	r3, [r3, #24]
 80079a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079a6:	431a      	orrs	r2, r3
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	69db      	ldr	r3, [r3, #28]
 80079ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80079b0:	431a      	orrs	r2, r3
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a1b      	ldr	r3, [r3, #32]
 80079b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079ba:	ea42 0103 	orr.w	r1, r2, r3
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079c2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	430a      	orrs	r2, r1
 80079cc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	699b      	ldr	r3, [r3, #24]
 80079d2:	0c1b      	lsrs	r3, r3, #16
 80079d4:	f003 0204 	and.w	r2, r3, #4
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079dc:	f003 0310 	and.w	r3, r3, #16
 80079e0:	431a      	orrs	r2, r3
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079e6:	f003 0308 	and.w	r3, r3, #8
 80079ea:	431a      	orrs	r2, r3
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80079f4:	ea42 0103 	orr.w	r1, r2, r3
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	430a      	orrs	r2, r1
 8007a04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	69da      	ldr	r2, [r3, #28]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007a14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2201      	movs	r2, #1
 8007a20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3710      	adds	r7, #16
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}

08007a2e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a2e:	b580      	push	{r7, lr}
 8007a30:	b088      	sub	sp, #32
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	60f8      	str	r0, [r7, #12]
 8007a36:	60b9      	str	r1, [r7, #8]
 8007a38:	603b      	str	r3, [r7, #0]
 8007a3a:	4613      	mov	r3, r2
 8007a3c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a3e:	f7fb ffd1 	bl	80039e4 <HAL_GetTick>
 8007a42:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007a44:	88fb      	ldrh	r3, [r7, #6]
 8007a46:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007a4e:	b2db      	uxtb	r3, r3
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d001      	beq.n	8007a58 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007a54:	2302      	movs	r3, #2
 8007a56:	e15c      	b.n	8007d12 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d002      	beq.n	8007a64 <HAL_SPI_Transmit+0x36>
 8007a5e:	88fb      	ldrh	r3, [r7, #6]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d101      	bne.n	8007a68 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007a64:	2301      	movs	r3, #1
 8007a66:	e154      	b.n	8007d12 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007a6e:	2b01      	cmp	r3, #1
 8007a70:	d101      	bne.n	8007a76 <HAL_SPI_Transmit+0x48>
 8007a72:	2302      	movs	r3, #2
 8007a74:	e14d      	b.n	8007d12 <HAL_SPI_Transmit+0x2e4>
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2201      	movs	r2, #1
 8007a7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2203      	movs	r2, #3
 8007a82:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	68ba      	ldr	r2, [r7, #8]
 8007a90:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	88fa      	ldrh	r2, [r7, #6]
 8007a96:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	88fa      	ldrh	r2, [r7, #6]
 8007a9c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2200      	movs	r2, #0
 8007abe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ac8:	d10f      	bne.n	8007aea <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ad8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	681a      	ldr	r2, [r3, #0]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007ae8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007af4:	2b40      	cmp	r3, #64	@ 0x40
 8007af6:	d007      	beq.n	8007b08 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b06:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	68db      	ldr	r3, [r3, #12]
 8007b0c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007b10:	d952      	bls.n	8007bb8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d002      	beq.n	8007b20 <HAL_SPI_Transmit+0xf2>
 8007b1a:	8b7b      	ldrh	r3, [r7, #26]
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d145      	bne.n	8007bac <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b24:	881a      	ldrh	r2, [r3, #0]
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b30:	1c9a      	adds	r2, r3, #2
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b3a:	b29b      	uxth	r3, r3
 8007b3c:	3b01      	subs	r3, #1
 8007b3e:	b29a      	uxth	r2, r3
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007b44:	e032      	b.n	8007bac <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	f003 0302 	and.w	r3, r3, #2
 8007b50:	2b02      	cmp	r3, #2
 8007b52:	d112      	bne.n	8007b7a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b58:	881a      	ldrh	r2, [r3, #0]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b64:	1c9a      	adds	r2, r3, #2
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	3b01      	subs	r3, #1
 8007b72:	b29a      	uxth	r2, r3
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007b78:	e018      	b.n	8007bac <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b7a:	f7fb ff33 	bl	80039e4 <HAL_GetTick>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	69fb      	ldr	r3, [r7, #28]
 8007b82:	1ad3      	subs	r3, r2, r3
 8007b84:	683a      	ldr	r2, [r7, #0]
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d803      	bhi.n	8007b92 <HAL_SPI_Transmit+0x164>
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b90:	d102      	bne.n	8007b98 <HAL_SPI_Transmit+0x16a>
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d109      	bne.n	8007bac <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007ba8:	2303      	movs	r3, #3
 8007baa:	e0b2      	b.n	8007d12 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bb0:	b29b      	uxth	r3, r3
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d1c7      	bne.n	8007b46 <HAL_SPI_Transmit+0x118>
 8007bb6:	e083      	b.n	8007cc0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	685b      	ldr	r3, [r3, #4]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d002      	beq.n	8007bc6 <HAL_SPI_Transmit+0x198>
 8007bc0:	8b7b      	ldrh	r3, [r7, #26]
 8007bc2:	2b01      	cmp	r3, #1
 8007bc4:	d177      	bne.n	8007cb6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d912      	bls.n	8007bf6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bd4:	881a      	ldrh	r2, [r3, #0]
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007be0:	1c9a      	adds	r2, r3, #2
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	3b02      	subs	r3, #2
 8007bee:	b29a      	uxth	r2, r3
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007bf4:	e05f      	b.n	8007cb6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	330c      	adds	r3, #12
 8007c00:	7812      	ldrb	r2, [r2, #0]
 8007c02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c08:	1c5a      	adds	r2, r3, #1
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	3b01      	subs	r3, #1
 8007c16:	b29a      	uxth	r2, r3
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007c1c:	e04b      	b.n	8007cb6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	f003 0302 	and.w	r3, r3, #2
 8007c28:	2b02      	cmp	r3, #2
 8007c2a:	d12b      	bne.n	8007c84 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c30:	b29b      	uxth	r3, r3
 8007c32:	2b01      	cmp	r3, #1
 8007c34:	d912      	bls.n	8007c5c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c3a:	881a      	ldrh	r2, [r3, #0]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c46:	1c9a      	adds	r2, r3, #2
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c50:	b29b      	uxth	r3, r3
 8007c52:	3b02      	subs	r3, #2
 8007c54:	b29a      	uxth	r2, r3
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007c5a:	e02c      	b.n	8007cb6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	330c      	adds	r3, #12
 8007c66:	7812      	ldrb	r2, [r2, #0]
 8007c68:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c6e:	1c5a      	adds	r2, r3, #1
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	b29a      	uxth	r2, r3
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007c82:	e018      	b.n	8007cb6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c84:	f7fb feae 	bl	80039e4 <HAL_GetTick>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	69fb      	ldr	r3, [r7, #28]
 8007c8c:	1ad3      	subs	r3, r2, r3
 8007c8e:	683a      	ldr	r2, [r7, #0]
 8007c90:	429a      	cmp	r2, r3
 8007c92:	d803      	bhi.n	8007c9c <HAL_SPI_Transmit+0x26e>
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c9a:	d102      	bne.n	8007ca2 <HAL_SPI_Transmit+0x274>
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d109      	bne.n	8007cb6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2200      	movs	r2, #0
 8007cae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007cb2:	2303      	movs	r3, #3
 8007cb4:	e02d      	b.n	8007d12 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d1ae      	bne.n	8007c1e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007cc0:	69fa      	ldr	r2, [r7, #28]
 8007cc2:	6839      	ldr	r1, [r7, #0]
 8007cc4:	68f8      	ldr	r0, [r7, #12]
 8007cc6:	f000 fb73 	bl	80083b0 <SPI_EndRxTxTransaction>
 8007cca:	4603      	mov	r3, r0
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d002      	beq.n	8007cd6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2220      	movs	r2, #32
 8007cd4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	689b      	ldr	r3, [r3, #8]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d10a      	bne.n	8007cf4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007cde:	2300      	movs	r3, #0
 8007ce0:	617b      	str	r3, [r7, #20]
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	617b      	str	r3, [r7, #20]
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	617b      	str	r3, [r7, #20]
 8007cf2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d001      	beq.n	8007d10 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	e000      	b.n	8007d12 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8007d10:	2300      	movs	r3, #0
  }
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3720      	adds	r7, #32
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}

08007d1a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007d1a:	b580      	push	{r7, lr}
 8007d1c:	b08a      	sub	sp, #40	@ 0x28
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	60f8      	str	r0, [r7, #12]
 8007d22:	60b9      	str	r1, [r7, #8]
 8007d24:	607a      	str	r2, [r7, #4]
 8007d26:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d2c:	f7fb fe5a 	bl	80039e4 <HAL_GetTick>
 8007d30:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007d38:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007d40:	887b      	ldrh	r3, [r7, #2]
 8007d42:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007d44:	887b      	ldrh	r3, [r7, #2]
 8007d46:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007d48:	7ffb      	ldrb	r3, [r7, #31]
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d00c      	beq.n	8007d68 <HAL_SPI_TransmitReceive+0x4e>
 8007d4e:	69bb      	ldr	r3, [r7, #24]
 8007d50:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d54:	d106      	bne.n	8007d64 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	689b      	ldr	r3, [r3, #8]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d102      	bne.n	8007d64 <HAL_SPI_TransmitReceive+0x4a>
 8007d5e:	7ffb      	ldrb	r3, [r7, #31]
 8007d60:	2b04      	cmp	r3, #4
 8007d62:	d001      	beq.n	8007d68 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007d64:	2302      	movs	r3, #2
 8007d66:	e1f3      	b.n	8008150 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d005      	beq.n	8007d7a <HAL_SPI_TransmitReceive+0x60>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d002      	beq.n	8007d7a <HAL_SPI_TransmitReceive+0x60>
 8007d74:	887b      	ldrh	r3, [r7, #2]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d101      	bne.n	8007d7e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	e1e8      	b.n	8008150 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	d101      	bne.n	8007d8c <HAL_SPI_TransmitReceive+0x72>
 8007d88:	2302      	movs	r3, #2
 8007d8a:	e1e1      	b.n	8008150 <HAL_SPI_TransmitReceive+0x436>
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	2201      	movs	r2, #1
 8007d90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	2b04      	cmp	r3, #4
 8007d9e:	d003      	beq.n	8007da8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2205      	movs	r2, #5
 8007da4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2200      	movs	r2, #0
 8007dac:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	687a      	ldr	r2, [r7, #4]
 8007db2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	887a      	ldrh	r2, [r7, #2]
 8007db8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	887a      	ldrh	r2, [r7, #2]
 8007dc0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	68ba      	ldr	r2, [r7, #8]
 8007dc8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	887a      	ldrh	r2, [r7, #2]
 8007dce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	887a      	ldrh	r2, [r7, #2]
 8007dd4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	2200      	movs	r2, #0
 8007de0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	68db      	ldr	r3, [r3, #12]
 8007de6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007dea:	d802      	bhi.n	8007df2 <HAL_SPI_TransmitReceive+0xd8>
 8007dec:	8abb      	ldrh	r3, [r7, #20]
 8007dee:	2b01      	cmp	r3, #1
 8007df0:	d908      	bls.n	8007e04 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	685a      	ldr	r2, [r3, #4]
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007e00:	605a      	str	r2, [r3, #4]
 8007e02:	e007      	b.n	8007e14 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	685a      	ldr	r2, [r3, #4]
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007e12:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e1e:	2b40      	cmp	r3, #64	@ 0x40
 8007e20:	d007      	beq.n	8007e32 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e30:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	68db      	ldr	r3, [r3, #12]
 8007e36:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e3a:	f240 8083 	bls.w	8007f44 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	685b      	ldr	r3, [r3, #4]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d002      	beq.n	8007e4c <HAL_SPI_TransmitReceive+0x132>
 8007e46:	8afb      	ldrh	r3, [r7, #22]
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d16f      	bne.n	8007f2c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e50:	881a      	ldrh	r2, [r3, #0]
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e5c:	1c9a      	adds	r2, r3, #2
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	3b01      	subs	r3, #1
 8007e6a:	b29a      	uxth	r2, r3
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e70:	e05c      	b.n	8007f2c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	689b      	ldr	r3, [r3, #8]
 8007e78:	f003 0302 	and.w	r3, r3, #2
 8007e7c:	2b02      	cmp	r3, #2
 8007e7e:	d11b      	bne.n	8007eb8 <HAL_SPI_TransmitReceive+0x19e>
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d016      	beq.n	8007eb8 <HAL_SPI_TransmitReceive+0x19e>
 8007e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d113      	bne.n	8007eb8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e94:	881a      	ldrh	r2, [r3, #0]
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ea0:	1c9a      	adds	r2, r3, #2
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	3b01      	subs	r3, #1
 8007eae:	b29a      	uxth	r2, r3
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	f003 0301 	and.w	r3, r3, #1
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	d11c      	bne.n	8007f00 <HAL_SPI_TransmitReceive+0x1e6>
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d016      	beq.n	8007f00 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	68da      	ldr	r2, [r3, #12]
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007edc:	b292      	uxth	r2, r2
 8007ede:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ee4:	1c9a      	adds	r2, r3, #2
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	3b01      	subs	r3, #1
 8007ef4:	b29a      	uxth	r2, r3
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007efc:	2301      	movs	r3, #1
 8007efe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007f00:	f7fb fd70 	bl	80039e4 <HAL_GetTick>
 8007f04:	4602      	mov	r2, r0
 8007f06:	6a3b      	ldr	r3, [r7, #32]
 8007f08:	1ad3      	subs	r3, r2, r3
 8007f0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d80d      	bhi.n	8007f2c <HAL_SPI_TransmitReceive+0x212>
 8007f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f16:	d009      	beq.n	8007f2c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2200      	movs	r2, #0
 8007f24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007f28:	2303      	movs	r3, #3
 8007f2a:	e111      	b.n	8008150 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f30:	b29b      	uxth	r3, r3
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d19d      	bne.n	8007e72 <HAL_SPI_TransmitReceive+0x158>
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f3c:	b29b      	uxth	r3, r3
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d197      	bne.n	8007e72 <HAL_SPI_TransmitReceive+0x158>
 8007f42:	e0e5      	b.n	8008110 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	685b      	ldr	r3, [r3, #4]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d003      	beq.n	8007f54 <HAL_SPI_TransmitReceive+0x23a>
 8007f4c:	8afb      	ldrh	r3, [r7, #22]
 8007f4e:	2b01      	cmp	r3, #1
 8007f50:	f040 80d1 	bne.w	80080f6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	2b01      	cmp	r3, #1
 8007f5c:	d912      	bls.n	8007f84 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f62:	881a      	ldrh	r2, [r3, #0]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f6e:	1c9a      	adds	r2, r3, #2
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	3b02      	subs	r3, #2
 8007f7c:	b29a      	uxth	r2, r3
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007f82:	e0b8      	b.n	80080f6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	330c      	adds	r3, #12
 8007f8e:	7812      	ldrb	r2, [r2, #0]
 8007f90:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f96:	1c5a      	adds	r2, r3, #1
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fa0:	b29b      	uxth	r3, r3
 8007fa2:	3b01      	subs	r3, #1
 8007fa4:	b29a      	uxth	r2, r3
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007faa:	e0a4      	b.n	80080f6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	689b      	ldr	r3, [r3, #8]
 8007fb2:	f003 0302 	and.w	r3, r3, #2
 8007fb6:	2b02      	cmp	r3, #2
 8007fb8:	d134      	bne.n	8008024 <HAL_SPI_TransmitReceive+0x30a>
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fbe:	b29b      	uxth	r3, r3
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d02f      	beq.n	8008024 <HAL_SPI_TransmitReceive+0x30a>
 8007fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fc6:	2b01      	cmp	r3, #1
 8007fc8:	d12c      	bne.n	8008024 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fce:	b29b      	uxth	r3, r3
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d912      	bls.n	8007ffa <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fd8:	881a      	ldrh	r2, [r3, #0]
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fe4:	1c9a      	adds	r2, r3, #2
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fee:	b29b      	uxth	r3, r3
 8007ff0:	3b02      	subs	r3, #2
 8007ff2:	b29a      	uxth	r2, r3
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007ff8:	e012      	b.n	8008020 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	330c      	adds	r3, #12
 8008004:	7812      	ldrb	r2, [r2, #0]
 8008006:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800800c:	1c5a      	adds	r2, r3, #1
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008016:	b29b      	uxth	r3, r3
 8008018:	3b01      	subs	r3, #1
 800801a:	b29a      	uxth	r2, r3
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008020:	2300      	movs	r3, #0
 8008022:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	f003 0301 	and.w	r3, r3, #1
 800802e:	2b01      	cmp	r3, #1
 8008030:	d148      	bne.n	80080c4 <HAL_SPI_TransmitReceive+0x3aa>
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008038:	b29b      	uxth	r3, r3
 800803a:	2b00      	cmp	r3, #0
 800803c:	d042      	beq.n	80080c4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008044:	b29b      	uxth	r3, r3
 8008046:	2b01      	cmp	r3, #1
 8008048:	d923      	bls.n	8008092 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	68da      	ldr	r2, [r3, #12]
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008054:	b292      	uxth	r2, r2
 8008056:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800805c:	1c9a      	adds	r2, r3, #2
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008068:	b29b      	uxth	r3, r3
 800806a:	3b02      	subs	r3, #2
 800806c:	b29a      	uxth	r2, r3
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800807a:	b29b      	uxth	r3, r3
 800807c:	2b01      	cmp	r3, #1
 800807e:	d81f      	bhi.n	80080c0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	685a      	ldr	r2, [r3, #4]
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800808e:	605a      	str	r2, [r3, #4]
 8008090:	e016      	b.n	80080c0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f103 020c 	add.w	r2, r3, #12
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800809e:	7812      	ldrb	r2, [r2, #0]
 80080a0:	b2d2      	uxtb	r2, r2
 80080a2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080a8:	1c5a      	adds	r2, r3, #1
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080b4:	b29b      	uxth	r3, r3
 80080b6:	3b01      	subs	r3, #1
 80080b8:	b29a      	uxth	r2, r3
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80080c0:	2301      	movs	r3, #1
 80080c2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80080c4:	f7fb fc8e 	bl	80039e4 <HAL_GetTick>
 80080c8:	4602      	mov	r2, r0
 80080ca:	6a3b      	ldr	r3, [r7, #32]
 80080cc:	1ad3      	subs	r3, r2, r3
 80080ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d803      	bhi.n	80080dc <HAL_SPI_TransmitReceive+0x3c2>
 80080d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080da:	d102      	bne.n	80080e2 <HAL_SPI_TransmitReceive+0x3c8>
 80080dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d109      	bne.n	80080f6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2201      	movs	r2, #1
 80080e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	2200      	movs	r2, #0
 80080ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80080f2:	2303      	movs	r3, #3
 80080f4:	e02c      	b.n	8008150 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80080fa:	b29b      	uxth	r3, r3
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	f47f af55 	bne.w	8007fac <HAL_SPI_TransmitReceive+0x292>
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008108:	b29b      	uxth	r3, r3
 800810a:	2b00      	cmp	r3, #0
 800810c:	f47f af4e 	bne.w	8007fac <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008110:	6a3a      	ldr	r2, [r7, #32]
 8008112:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008114:	68f8      	ldr	r0, [r7, #12]
 8008116:	f000 f94b 	bl	80083b0 <SPI_EndRxTxTransaction>
 800811a:	4603      	mov	r3, r0
 800811c:	2b00      	cmp	r3, #0
 800811e:	d008      	beq.n	8008132 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2220      	movs	r2, #32
 8008124:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2200      	movs	r2, #0
 800812a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800812e:	2301      	movs	r3, #1
 8008130:	e00e      	b.n	8008150 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2201      	movs	r2, #1
 8008136:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2200      	movs	r2, #0
 800813e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008146:	2b00      	cmp	r3, #0
 8008148:	d001      	beq.n	800814e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800814a:	2301      	movs	r3, #1
 800814c:	e000      	b.n	8008150 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800814e:	2300      	movs	r3, #0
  }
}
 8008150:	4618      	mov	r0, r3
 8008152:	3728      	adds	r7, #40	@ 0x28
 8008154:	46bd      	mov	sp, r7
 8008156:	bd80      	pop	{r7, pc}

08008158 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8008158:	b480      	push	{r7}
 800815a:	b083      	sub	sp, #12
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008166:	b2db      	uxtb	r3, r3
}
 8008168:	4618      	mov	r0, r3
 800816a:	370c      	adds	r7, #12
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr

08008174 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b088      	sub	sp, #32
 8008178:	af00      	add	r7, sp, #0
 800817a:	60f8      	str	r0, [r7, #12]
 800817c:	60b9      	str	r1, [r7, #8]
 800817e:	603b      	str	r3, [r7, #0]
 8008180:	4613      	mov	r3, r2
 8008182:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008184:	f7fb fc2e 	bl	80039e4 <HAL_GetTick>
 8008188:	4602      	mov	r2, r0
 800818a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800818c:	1a9b      	subs	r3, r3, r2
 800818e:	683a      	ldr	r2, [r7, #0]
 8008190:	4413      	add	r3, r2
 8008192:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008194:	f7fb fc26 	bl	80039e4 <HAL_GetTick>
 8008198:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800819a:	4b39      	ldr	r3, [pc, #228]	@ (8008280 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	015b      	lsls	r3, r3, #5
 80081a0:	0d1b      	lsrs	r3, r3, #20
 80081a2:	69fa      	ldr	r2, [r7, #28]
 80081a4:	fb02 f303 	mul.w	r3, r2, r3
 80081a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80081aa:	e054      	b.n	8008256 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081b2:	d050      	beq.n	8008256 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80081b4:	f7fb fc16 	bl	80039e4 <HAL_GetTick>
 80081b8:	4602      	mov	r2, r0
 80081ba:	69bb      	ldr	r3, [r7, #24]
 80081bc:	1ad3      	subs	r3, r2, r3
 80081be:	69fa      	ldr	r2, [r7, #28]
 80081c0:	429a      	cmp	r2, r3
 80081c2:	d902      	bls.n	80081ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80081c4:	69fb      	ldr	r3, [r7, #28]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d13d      	bne.n	8008246 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	685a      	ldr	r2, [r3, #4]
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80081d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	685b      	ldr	r3, [r3, #4]
 80081de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80081e2:	d111      	bne.n	8008208 <SPI_WaitFlagStateUntilTimeout+0x94>
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	689b      	ldr	r3, [r3, #8]
 80081e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081ec:	d004      	beq.n	80081f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	689b      	ldr	r3, [r3, #8]
 80081f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081f6:	d107      	bne.n	8008208 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	681a      	ldr	r2, [r3, #0]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008206:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800820c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008210:	d10f      	bne.n	8008232 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	681a      	ldr	r2, [r3, #0]
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008220:	601a      	str	r2, [r3, #0]
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	681a      	ldr	r2, [r3, #0]
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008230:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2201      	movs	r2, #1
 8008236:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	2200      	movs	r2, #0
 800823e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008242:	2303      	movs	r3, #3
 8008244:	e017      	b.n	8008276 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d101      	bne.n	8008250 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800824c:	2300      	movs	r3, #0
 800824e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	3b01      	subs	r3, #1
 8008254:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	689a      	ldr	r2, [r3, #8]
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	4013      	ands	r3, r2
 8008260:	68ba      	ldr	r2, [r7, #8]
 8008262:	429a      	cmp	r2, r3
 8008264:	bf0c      	ite	eq
 8008266:	2301      	moveq	r3, #1
 8008268:	2300      	movne	r3, #0
 800826a:	b2db      	uxtb	r3, r3
 800826c:	461a      	mov	r2, r3
 800826e:	79fb      	ldrb	r3, [r7, #7]
 8008270:	429a      	cmp	r2, r3
 8008272:	d19b      	bne.n	80081ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008274:	2300      	movs	r3, #0
}
 8008276:	4618      	mov	r0, r3
 8008278:	3720      	adds	r7, #32
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}
 800827e:	bf00      	nop
 8008280:	2000000c 	.word	0x2000000c

08008284 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b08a      	sub	sp, #40	@ 0x28
 8008288:	af00      	add	r7, sp, #0
 800828a:	60f8      	str	r0, [r7, #12]
 800828c:	60b9      	str	r1, [r7, #8]
 800828e:	607a      	str	r2, [r7, #4]
 8008290:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008292:	2300      	movs	r3, #0
 8008294:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008296:	f7fb fba5 	bl	80039e4 <HAL_GetTick>
 800829a:	4602      	mov	r2, r0
 800829c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800829e:	1a9b      	subs	r3, r3, r2
 80082a0:	683a      	ldr	r2, [r7, #0]
 80082a2:	4413      	add	r3, r2
 80082a4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80082a6:	f7fb fb9d 	bl	80039e4 <HAL_GetTick>
 80082aa:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	330c      	adds	r3, #12
 80082b2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80082b4:	4b3d      	ldr	r3, [pc, #244]	@ (80083ac <SPI_WaitFifoStateUntilTimeout+0x128>)
 80082b6:	681a      	ldr	r2, [r3, #0]
 80082b8:	4613      	mov	r3, r2
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	4413      	add	r3, r2
 80082be:	00da      	lsls	r2, r3, #3
 80082c0:	1ad3      	subs	r3, r2, r3
 80082c2:	0d1b      	lsrs	r3, r3, #20
 80082c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082c6:	fb02 f303 	mul.w	r3, r2, r3
 80082ca:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80082cc:	e060      	b.n	8008390 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80082d4:	d107      	bne.n	80082e6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d104      	bne.n	80082e6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80082dc:	69fb      	ldr	r3, [r7, #28]
 80082de:	781b      	ldrb	r3, [r3, #0]
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80082e4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082ec:	d050      	beq.n	8008390 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80082ee:	f7fb fb79 	bl	80039e4 <HAL_GetTick>
 80082f2:	4602      	mov	r2, r0
 80082f4:	6a3b      	ldr	r3, [r7, #32]
 80082f6:	1ad3      	subs	r3, r2, r3
 80082f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082fa:	429a      	cmp	r2, r3
 80082fc:	d902      	bls.n	8008304 <SPI_WaitFifoStateUntilTimeout+0x80>
 80082fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008300:	2b00      	cmp	r3, #0
 8008302:	d13d      	bne.n	8008380 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	685a      	ldr	r2, [r3, #4]
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008312:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800831c:	d111      	bne.n	8008342 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008326:	d004      	beq.n	8008332 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008330:	d107      	bne.n	8008342 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	681a      	ldr	r2, [r3, #0]
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008340:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008346:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800834a:	d10f      	bne.n	800836c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	681a      	ldr	r2, [r3, #0]
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800835a:	601a      	str	r2, [r3, #0]
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	681a      	ldr	r2, [r3, #0]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800836a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	2201      	movs	r2, #1
 8008370:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2200      	movs	r2, #0
 8008378:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800837c:	2303      	movs	r3, #3
 800837e:	e010      	b.n	80083a2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008380:	69bb      	ldr	r3, [r7, #24]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d101      	bne.n	800838a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008386:	2300      	movs	r3, #0
 8008388:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800838a:	69bb      	ldr	r3, [r7, #24]
 800838c:	3b01      	subs	r3, #1
 800838e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	689a      	ldr	r2, [r3, #8]
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	4013      	ands	r3, r2
 800839a:	687a      	ldr	r2, [r7, #4]
 800839c:	429a      	cmp	r2, r3
 800839e:	d196      	bne.n	80082ce <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80083a0:	2300      	movs	r3, #0
}
 80083a2:	4618      	mov	r0, r3
 80083a4:	3728      	adds	r7, #40	@ 0x28
 80083a6:	46bd      	mov	sp, r7
 80083a8:	bd80      	pop	{r7, pc}
 80083aa:	bf00      	nop
 80083ac:	2000000c 	.word	0x2000000c

080083b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b086      	sub	sp, #24
 80083b4:	af02      	add	r7, sp, #8
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	9300      	str	r3, [sp, #0]
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	2200      	movs	r2, #0
 80083c4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80083c8:	68f8      	ldr	r0, [r7, #12]
 80083ca:	f7ff ff5b 	bl	8008284 <SPI_WaitFifoStateUntilTimeout>
 80083ce:	4603      	mov	r3, r0
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d007      	beq.n	80083e4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083d8:	f043 0220 	orr.w	r2, r3, #32
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80083e0:	2303      	movs	r3, #3
 80083e2:	e027      	b.n	8008434 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	9300      	str	r3, [sp, #0]
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	2200      	movs	r2, #0
 80083ec:	2180      	movs	r1, #128	@ 0x80
 80083ee:	68f8      	ldr	r0, [r7, #12]
 80083f0:	f7ff fec0 	bl	8008174 <SPI_WaitFlagStateUntilTimeout>
 80083f4:	4603      	mov	r3, r0
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d007      	beq.n	800840a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083fe:	f043 0220 	orr.w	r2, r3, #32
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008406:	2303      	movs	r3, #3
 8008408:	e014      	b.n	8008434 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	9300      	str	r3, [sp, #0]
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	2200      	movs	r2, #0
 8008412:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008416:	68f8      	ldr	r0, [r7, #12]
 8008418:	f7ff ff34 	bl	8008284 <SPI_WaitFifoStateUntilTimeout>
 800841c:	4603      	mov	r3, r0
 800841e:	2b00      	cmp	r3, #0
 8008420:	d007      	beq.n	8008432 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008426:	f043 0220 	orr.w	r2, r3, #32
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800842e:	2303      	movs	r3, #3
 8008430:	e000      	b.n	8008434 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008432:	2300      	movs	r3, #0
}
 8008434:	4618      	mov	r0, r3
 8008436:	3710      	adds	r7, #16
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}

0800843c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b082      	sub	sp, #8
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d101      	bne.n	800844e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800844a:	2301      	movs	r3, #1
 800844c:	e049      	b.n	80084e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008454:	b2db      	uxtb	r3, r3
 8008456:	2b00      	cmp	r3, #0
 8008458:	d106      	bne.n	8008468 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2200      	movs	r2, #0
 800845e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f7fa fec0 	bl	80031e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2202      	movs	r2, #2
 800846c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681a      	ldr	r2, [r3, #0]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	3304      	adds	r3, #4
 8008478:	4619      	mov	r1, r3
 800847a:	4610      	mov	r0, r2
 800847c:	f000 fd92 	bl	8008fa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2201      	movs	r2, #1
 8008484:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2201      	movs	r2, #1
 800848c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2201      	movs	r2, #1
 8008494:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2201      	movs	r2, #1
 800849c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2201      	movs	r2, #1
 80084a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2201      	movs	r2, #1
 80084ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2201      	movs	r2, #1
 80084cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2201      	movs	r2, #1
 80084d4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2201      	movs	r2, #1
 80084dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80084e0:	2300      	movs	r3, #0
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	3708      	adds	r7, #8
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}
	...

080084ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b085      	sub	sp, #20
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084fa:	b2db      	uxtb	r3, r3
 80084fc:	2b01      	cmp	r3, #1
 80084fe:	d001      	beq.n	8008504 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	e04a      	b.n	800859a <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2202      	movs	r2, #2
 8008508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	68da      	ldr	r2, [r3, #12]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f042 0201 	orr.w	r2, r2, #1
 800851a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a21      	ldr	r2, [pc, #132]	@ (80085a8 <HAL_TIM_Base_Start_IT+0xbc>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d018      	beq.n	8008558 <HAL_TIM_Base_Start_IT+0x6c>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800852e:	d013      	beq.n	8008558 <HAL_TIM_Base_Start_IT+0x6c>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4a1d      	ldr	r2, [pc, #116]	@ (80085ac <HAL_TIM_Base_Start_IT+0xc0>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d00e      	beq.n	8008558 <HAL_TIM_Base_Start_IT+0x6c>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4a1c      	ldr	r2, [pc, #112]	@ (80085b0 <HAL_TIM_Base_Start_IT+0xc4>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d009      	beq.n	8008558 <HAL_TIM_Base_Start_IT+0x6c>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	4a1a      	ldr	r2, [pc, #104]	@ (80085b4 <HAL_TIM_Base_Start_IT+0xc8>)
 800854a:	4293      	cmp	r3, r2
 800854c:	d004      	beq.n	8008558 <HAL_TIM_Base_Start_IT+0x6c>
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	4a19      	ldr	r2, [pc, #100]	@ (80085b8 <HAL_TIM_Base_Start_IT+0xcc>)
 8008554:	4293      	cmp	r3, r2
 8008556:	d115      	bne.n	8008584 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	689a      	ldr	r2, [r3, #8]
 800855e:	4b17      	ldr	r3, [pc, #92]	@ (80085bc <HAL_TIM_Base_Start_IT+0xd0>)
 8008560:	4013      	ands	r3, r2
 8008562:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2b06      	cmp	r3, #6
 8008568:	d015      	beq.n	8008596 <HAL_TIM_Base_Start_IT+0xaa>
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008570:	d011      	beq.n	8008596 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	681a      	ldr	r2, [r3, #0]
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f042 0201 	orr.w	r2, r2, #1
 8008580:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008582:	e008      	b.n	8008596 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	681a      	ldr	r2, [r3, #0]
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f042 0201 	orr.w	r2, r2, #1
 8008592:	601a      	str	r2, [r3, #0]
 8008594:	e000      	b.n	8008598 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008596:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008598:	2300      	movs	r3, #0
}
 800859a:	4618      	mov	r0, r3
 800859c:	3714      	adds	r7, #20
 800859e:	46bd      	mov	sp, r7
 80085a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a4:	4770      	bx	lr
 80085a6:	bf00      	nop
 80085a8:	40012c00 	.word	0x40012c00
 80085ac:	40000400 	.word	0x40000400
 80085b0:	40000800 	.word	0x40000800
 80085b4:	40013400 	.word	0x40013400
 80085b8:	40014000 	.word	0x40014000
 80085bc:	00010007 	.word	0x00010007

080085c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b082      	sub	sp, #8
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d101      	bne.n	80085d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80085ce:	2301      	movs	r3, #1
 80085d0:	e049      	b.n	8008666 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085d8:	b2db      	uxtb	r3, r3
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d106      	bne.n	80085ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2200      	movs	r2, #0
 80085e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f000 f841 	bl	800866e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2202      	movs	r2, #2
 80085f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	3304      	adds	r3, #4
 80085fc:	4619      	mov	r1, r3
 80085fe:	4610      	mov	r0, r2
 8008600:	f000 fcd0 	bl	8008fa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2201      	movs	r2, #1
 8008608:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2201      	movs	r2, #1
 8008610:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2201      	movs	r2, #1
 8008618:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2201      	movs	r2, #1
 8008628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2201      	movs	r2, #1
 8008630:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2201      	movs	r2, #1
 8008638:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2201      	movs	r2, #1
 8008640:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2201      	movs	r2, #1
 8008648:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2201      	movs	r2, #1
 8008650:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2201      	movs	r2, #1
 8008658:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2201      	movs	r2, #1
 8008660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008664:	2300      	movs	r3, #0
}
 8008666:	4618      	mov	r0, r3
 8008668:	3708      	adds	r7, #8
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}

0800866e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800866e:	b480      	push	{r7}
 8008670:	b083      	sub	sp, #12
 8008672:	af00      	add	r7, sp, #0
 8008674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008676:	bf00      	nop
 8008678:	370c      	adds	r7, #12
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr
	...

08008684 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b084      	sub	sp, #16
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d109      	bne.n	80086a8 <HAL_TIM_PWM_Start+0x24>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800869a:	b2db      	uxtb	r3, r3
 800869c:	2b01      	cmp	r3, #1
 800869e:	bf14      	ite	ne
 80086a0:	2301      	movne	r3, #1
 80086a2:	2300      	moveq	r3, #0
 80086a4:	b2db      	uxtb	r3, r3
 80086a6:	e03c      	b.n	8008722 <HAL_TIM_PWM_Start+0x9e>
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	2b04      	cmp	r3, #4
 80086ac:	d109      	bne.n	80086c2 <HAL_TIM_PWM_Start+0x3e>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80086b4:	b2db      	uxtb	r3, r3
 80086b6:	2b01      	cmp	r3, #1
 80086b8:	bf14      	ite	ne
 80086ba:	2301      	movne	r3, #1
 80086bc:	2300      	moveq	r3, #0
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	e02f      	b.n	8008722 <HAL_TIM_PWM_Start+0x9e>
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	2b08      	cmp	r3, #8
 80086c6:	d109      	bne.n	80086dc <HAL_TIM_PWM_Start+0x58>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	bf14      	ite	ne
 80086d4:	2301      	movne	r3, #1
 80086d6:	2300      	moveq	r3, #0
 80086d8:	b2db      	uxtb	r3, r3
 80086da:	e022      	b.n	8008722 <HAL_TIM_PWM_Start+0x9e>
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	2b0c      	cmp	r3, #12
 80086e0:	d109      	bne.n	80086f6 <HAL_TIM_PWM_Start+0x72>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086e8:	b2db      	uxtb	r3, r3
 80086ea:	2b01      	cmp	r3, #1
 80086ec:	bf14      	ite	ne
 80086ee:	2301      	movne	r3, #1
 80086f0:	2300      	moveq	r3, #0
 80086f2:	b2db      	uxtb	r3, r3
 80086f4:	e015      	b.n	8008722 <HAL_TIM_PWM_Start+0x9e>
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	2b10      	cmp	r3, #16
 80086fa:	d109      	bne.n	8008710 <HAL_TIM_PWM_Start+0x8c>
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008702:	b2db      	uxtb	r3, r3
 8008704:	2b01      	cmp	r3, #1
 8008706:	bf14      	ite	ne
 8008708:	2301      	movne	r3, #1
 800870a:	2300      	moveq	r3, #0
 800870c:	b2db      	uxtb	r3, r3
 800870e:	e008      	b.n	8008722 <HAL_TIM_PWM_Start+0x9e>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008716:	b2db      	uxtb	r3, r3
 8008718:	2b01      	cmp	r3, #1
 800871a:	bf14      	ite	ne
 800871c:	2301      	movne	r3, #1
 800871e:	2300      	moveq	r3, #0
 8008720:	b2db      	uxtb	r3, r3
 8008722:	2b00      	cmp	r3, #0
 8008724:	d001      	beq.n	800872a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008726:	2301      	movs	r3, #1
 8008728:	e097      	b.n	800885a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d104      	bne.n	800873a <HAL_TIM_PWM_Start+0xb6>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2202      	movs	r2, #2
 8008734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008738:	e023      	b.n	8008782 <HAL_TIM_PWM_Start+0xfe>
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	2b04      	cmp	r3, #4
 800873e:	d104      	bne.n	800874a <HAL_TIM_PWM_Start+0xc6>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2202      	movs	r2, #2
 8008744:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008748:	e01b      	b.n	8008782 <HAL_TIM_PWM_Start+0xfe>
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	2b08      	cmp	r3, #8
 800874e:	d104      	bne.n	800875a <HAL_TIM_PWM_Start+0xd6>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2202      	movs	r2, #2
 8008754:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008758:	e013      	b.n	8008782 <HAL_TIM_PWM_Start+0xfe>
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	2b0c      	cmp	r3, #12
 800875e:	d104      	bne.n	800876a <HAL_TIM_PWM_Start+0xe6>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2202      	movs	r2, #2
 8008764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008768:	e00b      	b.n	8008782 <HAL_TIM_PWM_Start+0xfe>
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	2b10      	cmp	r3, #16
 800876e:	d104      	bne.n	800877a <HAL_TIM_PWM_Start+0xf6>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2202      	movs	r2, #2
 8008774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008778:	e003      	b.n	8008782 <HAL_TIM_PWM_Start+0xfe>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2202      	movs	r2, #2
 800877e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	2201      	movs	r2, #1
 8008788:	6839      	ldr	r1, [r7, #0]
 800878a:	4618      	mov	r0, r3
 800878c:	f001 f838 	bl	8009800 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a33      	ldr	r2, [pc, #204]	@ (8008864 <HAL_TIM_PWM_Start+0x1e0>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d013      	beq.n	80087c2 <HAL_TIM_PWM_Start+0x13e>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	4a32      	ldr	r2, [pc, #200]	@ (8008868 <HAL_TIM_PWM_Start+0x1e4>)
 80087a0:	4293      	cmp	r3, r2
 80087a2:	d00e      	beq.n	80087c2 <HAL_TIM_PWM_Start+0x13e>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a30      	ldr	r2, [pc, #192]	@ (800886c <HAL_TIM_PWM_Start+0x1e8>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d009      	beq.n	80087c2 <HAL_TIM_PWM_Start+0x13e>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4a2f      	ldr	r2, [pc, #188]	@ (8008870 <HAL_TIM_PWM_Start+0x1ec>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d004      	beq.n	80087c2 <HAL_TIM_PWM_Start+0x13e>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4a2d      	ldr	r2, [pc, #180]	@ (8008874 <HAL_TIM_PWM_Start+0x1f0>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d101      	bne.n	80087c6 <HAL_TIM_PWM_Start+0x142>
 80087c2:	2301      	movs	r3, #1
 80087c4:	e000      	b.n	80087c8 <HAL_TIM_PWM_Start+0x144>
 80087c6:	2300      	movs	r3, #0
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d007      	beq.n	80087dc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80087da:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a20      	ldr	r2, [pc, #128]	@ (8008864 <HAL_TIM_PWM_Start+0x1e0>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d018      	beq.n	8008818 <HAL_TIM_PWM_Start+0x194>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087ee:	d013      	beq.n	8008818 <HAL_TIM_PWM_Start+0x194>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a20      	ldr	r2, [pc, #128]	@ (8008878 <HAL_TIM_PWM_Start+0x1f4>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d00e      	beq.n	8008818 <HAL_TIM_PWM_Start+0x194>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a1f      	ldr	r2, [pc, #124]	@ (800887c <HAL_TIM_PWM_Start+0x1f8>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d009      	beq.n	8008818 <HAL_TIM_PWM_Start+0x194>
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a17      	ldr	r2, [pc, #92]	@ (8008868 <HAL_TIM_PWM_Start+0x1e4>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d004      	beq.n	8008818 <HAL_TIM_PWM_Start+0x194>
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	4a16      	ldr	r2, [pc, #88]	@ (800886c <HAL_TIM_PWM_Start+0x1e8>)
 8008814:	4293      	cmp	r3, r2
 8008816:	d115      	bne.n	8008844 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	689a      	ldr	r2, [r3, #8]
 800881e:	4b18      	ldr	r3, [pc, #96]	@ (8008880 <HAL_TIM_PWM_Start+0x1fc>)
 8008820:	4013      	ands	r3, r2
 8008822:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	2b06      	cmp	r3, #6
 8008828:	d015      	beq.n	8008856 <HAL_TIM_PWM_Start+0x1d2>
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008830:	d011      	beq.n	8008856 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	681a      	ldr	r2, [r3, #0]
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f042 0201 	orr.w	r2, r2, #1
 8008840:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008842:	e008      	b.n	8008856 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	681a      	ldr	r2, [r3, #0]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f042 0201 	orr.w	r2, r2, #1
 8008852:	601a      	str	r2, [r3, #0]
 8008854:	e000      	b.n	8008858 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008856:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008858:	2300      	movs	r3, #0
}
 800885a:	4618      	mov	r0, r3
 800885c:	3710      	adds	r7, #16
 800885e:	46bd      	mov	sp, r7
 8008860:	bd80      	pop	{r7, pc}
 8008862:	bf00      	nop
 8008864:	40012c00 	.word	0x40012c00
 8008868:	40013400 	.word	0x40013400
 800886c:	40014000 	.word	0x40014000
 8008870:	40014400 	.word	0x40014400
 8008874:	40014800 	.word	0x40014800
 8008878:	40000400 	.word	0x40000400
 800887c:	40000800 	.word	0x40000800
 8008880:	00010007 	.word	0x00010007

08008884 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b084      	sub	sp, #16
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	68db      	ldr	r3, [r3, #12]
 8008892:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	691b      	ldr	r3, [r3, #16]
 800889a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	f003 0302 	and.w	r3, r3, #2
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d020      	beq.n	80088e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	f003 0302 	and.w	r3, r3, #2
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d01b      	beq.n	80088e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f06f 0202 	mvn.w	r2, #2
 80088b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2201      	movs	r2, #1
 80088be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	699b      	ldr	r3, [r3, #24]
 80088c6:	f003 0303 	and.w	r3, r3, #3
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d003      	beq.n	80088d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f000 fb4a 	bl	8008f68 <HAL_TIM_IC_CaptureCallback>
 80088d4:	e005      	b.n	80088e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 fb3c 	bl	8008f54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 fb4d 	bl	8008f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	f003 0304 	and.w	r3, r3, #4
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d020      	beq.n	8008934 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	f003 0304 	and.w	r3, r3, #4
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d01b      	beq.n	8008934 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f06f 0204 	mvn.w	r2, #4
 8008904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2202      	movs	r2, #2
 800890a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	699b      	ldr	r3, [r3, #24]
 8008912:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008916:	2b00      	cmp	r3, #0
 8008918:	d003      	beq.n	8008922 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 fb24 	bl	8008f68 <HAL_TIM_IC_CaptureCallback>
 8008920:	e005      	b.n	800892e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 fb16 	bl	8008f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f000 fb27 	bl	8008f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	f003 0308 	and.w	r3, r3, #8
 800893a:	2b00      	cmp	r3, #0
 800893c:	d020      	beq.n	8008980 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	f003 0308 	and.w	r3, r3, #8
 8008944:	2b00      	cmp	r3, #0
 8008946:	d01b      	beq.n	8008980 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f06f 0208 	mvn.w	r2, #8
 8008950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2204      	movs	r2, #4
 8008956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	69db      	ldr	r3, [r3, #28]
 800895e:	f003 0303 	and.w	r3, r3, #3
 8008962:	2b00      	cmp	r3, #0
 8008964:	d003      	beq.n	800896e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f000 fafe 	bl	8008f68 <HAL_TIM_IC_CaptureCallback>
 800896c:	e005      	b.n	800897a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 faf0 	bl	8008f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f000 fb01 	bl	8008f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	f003 0310 	and.w	r3, r3, #16
 8008986:	2b00      	cmp	r3, #0
 8008988:	d020      	beq.n	80089cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	f003 0310 	and.w	r3, r3, #16
 8008990:	2b00      	cmp	r3, #0
 8008992:	d01b      	beq.n	80089cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f06f 0210 	mvn.w	r2, #16
 800899c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2208      	movs	r2, #8
 80089a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	69db      	ldr	r3, [r3, #28]
 80089aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d003      	beq.n	80089ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	f000 fad8 	bl	8008f68 <HAL_TIM_IC_CaptureCallback>
 80089b8:	e005      	b.n	80089c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f000 faca 	bl	8008f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f000 fadb 	bl	8008f7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2200      	movs	r2, #0
 80089ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	f003 0301 	and.w	r3, r3, #1
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d00c      	beq.n	80089f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f003 0301 	and.w	r3, r3, #1
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d007      	beq.n	80089f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f06f 0201 	mvn.w	r2, #1
 80089e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f000 faa8 	bl	8008f40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d104      	bne.n	8008a04 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d00c      	beq.n	8008a1e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d007      	beq.n	8008a1e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008a16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f000 ffa3 	bl	8009964 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d00c      	beq.n	8008a42 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d007      	beq.n	8008a42 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008a3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f000 ff9b 	bl	8009978 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d00c      	beq.n	8008a66 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d007      	beq.n	8008a66 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008a5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f000 fa95 	bl	8008f90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	f003 0320 	and.w	r3, r3, #32
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d00c      	beq.n	8008a8a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f003 0320 	and.w	r3, r3, #32
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d007      	beq.n	8008a8a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f06f 0220 	mvn.w	r2, #32
 8008a82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f000 ff63 	bl	8009950 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d00c      	beq.n	8008aae <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d007      	beq.n	8008aae <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008aa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008aa8:	6878      	ldr	r0, [r7, #4]
 8008aaa:	f000 ff6f 	bl	800998c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d00c      	beq.n	8008ad2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d007      	beq.n	8008ad2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008aca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f000 ff67 	bl	80099a0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d00c      	beq.n	8008af6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d007      	beq.n	8008af6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008aee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f000 ff5f 	bl	80099b4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d00c      	beq.n	8008b1a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d007      	beq.n	8008b1a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008b12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f000 ff57 	bl	80099c8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008b1a:	bf00      	nop
 8008b1c:	3710      	adds	r7, #16
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
	...

08008b24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b086      	sub	sp, #24
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	60f8      	str	r0, [r7, #12]
 8008b2c:	60b9      	str	r1, [r7, #8]
 8008b2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008b30:	2300      	movs	r3, #0
 8008b32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b3a:	2b01      	cmp	r3, #1
 8008b3c:	d101      	bne.n	8008b42 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008b3e:	2302      	movs	r3, #2
 8008b40:	e0ff      	b.n	8008d42 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	2201      	movs	r2, #1
 8008b46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2b14      	cmp	r3, #20
 8008b4e:	f200 80f0 	bhi.w	8008d32 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008b52:	a201      	add	r2, pc, #4	@ (adr r2, 8008b58 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b58:	08008bad 	.word	0x08008bad
 8008b5c:	08008d33 	.word	0x08008d33
 8008b60:	08008d33 	.word	0x08008d33
 8008b64:	08008d33 	.word	0x08008d33
 8008b68:	08008bed 	.word	0x08008bed
 8008b6c:	08008d33 	.word	0x08008d33
 8008b70:	08008d33 	.word	0x08008d33
 8008b74:	08008d33 	.word	0x08008d33
 8008b78:	08008c2f 	.word	0x08008c2f
 8008b7c:	08008d33 	.word	0x08008d33
 8008b80:	08008d33 	.word	0x08008d33
 8008b84:	08008d33 	.word	0x08008d33
 8008b88:	08008c6f 	.word	0x08008c6f
 8008b8c:	08008d33 	.word	0x08008d33
 8008b90:	08008d33 	.word	0x08008d33
 8008b94:	08008d33 	.word	0x08008d33
 8008b98:	08008cb1 	.word	0x08008cb1
 8008b9c:	08008d33 	.word	0x08008d33
 8008ba0:	08008d33 	.word	0x08008d33
 8008ba4:	08008d33 	.word	0x08008d33
 8008ba8:	08008cf1 	.word	0x08008cf1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	68b9      	ldr	r1, [r7, #8]
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f000 fa92 	bl	80090dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	699a      	ldr	r2, [r3, #24]
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f042 0208 	orr.w	r2, r2, #8
 8008bc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	699a      	ldr	r2, [r3, #24]
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f022 0204 	bic.w	r2, r2, #4
 8008bd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	6999      	ldr	r1, [r3, #24]
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	691a      	ldr	r2, [r3, #16]
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	430a      	orrs	r2, r1
 8008be8:	619a      	str	r2, [r3, #24]
      break;
 8008bea:	e0a5      	b.n	8008d38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	68b9      	ldr	r1, [r7, #8]
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f000 fb02 	bl	80091fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	699a      	ldr	r2, [r3, #24]
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	699a      	ldr	r2, [r3, #24]
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	6999      	ldr	r1, [r3, #24]
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	691b      	ldr	r3, [r3, #16]
 8008c22:	021a      	lsls	r2, r3, #8
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	430a      	orrs	r2, r1
 8008c2a:	619a      	str	r2, [r3, #24]
      break;
 8008c2c:	e084      	b.n	8008d38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	68b9      	ldr	r1, [r7, #8]
 8008c34:	4618      	mov	r0, r3
 8008c36:	f000 fb6b 	bl	8009310 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	69da      	ldr	r2, [r3, #28]
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f042 0208 	orr.w	r2, r2, #8
 8008c48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	69da      	ldr	r2, [r3, #28]
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f022 0204 	bic.w	r2, r2, #4
 8008c58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	69d9      	ldr	r1, [r3, #28]
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	691a      	ldr	r2, [r3, #16]
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	430a      	orrs	r2, r1
 8008c6a:	61da      	str	r2, [r3, #28]
      break;
 8008c6c:	e064      	b.n	8008d38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	68b9      	ldr	r1, [r7, #8]
 8008c74:	4618      	mov	r0, r3
 8008c76:	f000 fbd3 	bl	8009420 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	69da      	ldr	r2, [r3, #28]
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	69da      	ldr	r2, [r3, #28]
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	69d9      	ldr	r1, [r3, #28]
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	691b      	ldr	r3, [r3, #16]
 8008ca4:	021a      	lsls	r2, r3, #8
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	430a      	orrs	r2, r1
 8008cac:	61da      	str	r2, [r3, #28]
      break;
 8008cae:	e043      	b.n	8008d38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	68b9      	ldr	r1, [r7, #8]
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f000 fc3c 	bl	8009534 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f042 0208 	orr.w	r2, r2, #8
 8008cca:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f022 0204 	bic.w	r2, r2, #4
 8008cda:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	691a      	ldr	r2, [r3, #16]
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	430a      	orrs	r2, r1
 8008cec:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008cee:	e023      	b.n	8008d38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	68b9      	ldr	r1, [r7, #8]
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	f000 fc80 	bl	80095fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008d0a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008d1a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	691b      	ldr	r3, [r3, #16]
 8008d26:	021a      	lsls	r2, r3, #8
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	430a      	orrs	r2, r1
 8008d2e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008d30:	e002      	b.n	8008d38 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008d32:	2301      	movs	r3, #1
 8008d34:	75fb      	strb	r3, [r7, #23]
      break;
 8008d36:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008d40:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	3718      	adds	r7, #24
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}
 8008d4a:	bf00      	nop

08008d4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b084      	sub	sp, #16
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
 8008d54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008d56:	2300      	movs	r3, #0
 8008d58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d60:	2b01      	cmp	r3, #1
 8008d62:	d101      	bne.n	8008d68 <HAL_TIM_ConfigClockSource+0x1c>
 8008d64:	2302      	movs	r3, #2
 8008d66:	e0de      	b.n	8008f26 <HAL_TIM_ConfigClockSource+0x1da>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2202      	movs	r2, #2
 8008d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	689b      	ldr	r3, [r3, #8]
 8008d7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8008d86:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008d8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008d92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	68ba      	ldr	r2, [r7, #8]
 8008d9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a63      	ldr	r2, [pc, #396]	@ (8008f30 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	f000 80a9 	beq.w	8008efa <HAL_TIM_ConfigClockSource+0x1ae>
 8008da8:	4a61      	ldr	r2, [pc, #388]	@ (8008f30 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	f200 80ae 	bhi.w	8008f0c <HAL_TIM_ConfigClockSource+0x1c0>
 8008db0:	4a60      	ldr	r2, [pc, #384]	@ (8008f34 <HAL_TIM_ConfigClockSource+0x1e8>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	f000 80a1 	beq.w	8008efa <HAL_TIM_ConfigClockSource+0x1ae>
 8008db8:	4a5e      	ldr	r2, [pc, #376]	@ (8008f34 <HAL_TIM_ConfigClockSource+0x1e8>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	f200 80a6 	bhi.w	8008f0c <HAL_TIM_ConfigClockSource+0x1c0>
 8008dc0:	4a5d      	ldr	r2, [pc, #372]	@ (8008f38 <HAL_TIM_ConfigClockSource+0x1ec>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	f000 8099 	beq.w	8008efa <HAL_TIM_ConfigClockSource+0x1ae>
 8008dc8:	4a5b      	ldr	r2, [pc, #364]	@ (8008f38 <HAL_TIM_ConfigClockSource+0x1ec>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	f200 809e 	bhi.w	8008f0c <HAL_TIM_ConfigClockSource+0x1c0>
 8008dd0:	4a5a      	ldr	r2, [pc, #360]	@ (8008f3c <HAL_TIM_ConfigClockSource+0x1f0>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	f000 8091 	beq.w	8008efa <HAL_TIM_ConfigClockSource+0x1ae>
 8008dd8:	4a58      	ldr	r2, [pc, #352]	@ (8008f3c <HAL_TIM_ConfigClockSource+0x1f0>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	f200 8096 	bhi.w	8008f0c <HAL_TIM_ConfigClockSource+0x1c0>
 8008de0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008de4:	f000 8089 	beq.w	8008efa <HAL_TIM_ConfigClockSource+0x1ae>
 8008de8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008dec:	f200 808e 	bhi.w	8008f0c <HAL_TIM_ConfigClockSource+0x1c0>
 8008df0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008df4:	d03e      	beq.n	8008e74 <HAL_TIM_ConfigClockSource+0x128>
 8008df6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008dfa:	f200 8087 	bhi.w	8008f0c <HAL_TIM_ConfigClockSource+0x1c0>
 8008dfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e02:	f000 8086 	beq.w	8008f12 <HAL_TIM_ConfigClockSource+0x1c6>
 8008e06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e0a:	d87f      	bhi.n	8008f0c <HAL_TIM_ConfigClockSource+0x1c0>
 8008e0c:	2b70      	cmp	r3, #112	@ 0x70
 8008e0e:	d01a      	beq.n	8008e46 <HAL_TIM_ConfigClockSource+0xfa>
 8008e10:	2b70      	cmp	r3, #112	@ 0x70
 8008e12:	d87b      	bhi.n	8008f0c <HAL_TIM_ConfigClockSource+0x1c0>
 8008e14:	2b60      	cmp	r3, #96	@ 0x60
 8008e16:	d050      	beq.n	8008eba <HAL_TIM_ConfigClockSource+0x16e>
 8008e18:	2b60      	cmp	r3, #96	@ 0x60
 8008e1a:	d877      	bhi.n	8008f0c <HAL_TIM_ConfigClockSource+0x1c0>
 8008e1c:	2b50      	cmp	r3, #80	@ 0x50
 8008e1e:	d03c      	beq.n	8008e9a <HAL_TIM_ConfigClockSource+0x14e>
 8008e20:	2b50      	cmp	r3, #80	@ 0x50
 8008e22:	d873      	bhi.n	8008f0c <HAL_TIM_ConfigClockSource+0x1c0>
 8008e24:	2b40      	cmp	r3, #64	@ 0x40
 8008e26:	d058      	beq.n	8008eda <HAL_TIM_ConfigClockSource+0x18e>
 8008e28:	2b40      	cmp	r3, #64	@ 0x40
 8008e2a:	d86f      	bhi.n	8008f0c <HAL_TIM_ConfigClockSource+0x1c0>
 8008e2c:	2b30      	cmp	r3, #48	@ 0x30
 8008e2e:	d064      	beq.n	8008efa <HAL_TIM_ConfigClockSource+0x1ae>
 8008e30:	2b30      	cmp	r3, #48	@ 0x30
 8008e32:	d86b      	bhi.n	8008f0c <HAL_TIM_ConfigClockSource+0x1c0>
 8008e34:	2b20      	cmp	r3, #32
 8008e36:	d060      	beq.n	8008efa <HAL_TIM_ConfigClockSource+0x1ae>
 8008e38:	2b20      	cmp	r3, #32
 8008e3a:	d867      	bhi.n	8008f0c <HAL_TIM_ConfigClockSource+0x1c0>
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d05c      	beq.n	8008efa <HAL_TIM_ConfigClockSource+0x1ae>
 8008e40:	2b10      	cmp	r3, #16
 8008e42:	d05a      	beq.n	8008efa <HAL_TIM_ConfigClockSource+0x1ae>
 8008e44:	e062      	b.n	8008f0c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008e56:	f000 fcb3 	bl	80097c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	689b      	ldr	r3, [r3, #8]
 8008e60:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008e68:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	68ba      	ldr	r2, [r7, #8]
 8008e70:	609a      	str	r2, [r3, #8]
      break;
 8008e72:	e04f      	b.n	8008f14 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008e84:	f000 fc9c 	bl	80097c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	689a      	ldr	r2, [r3, #8]
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008e96:	609a      	str	r2, [r3, #8]
      break;
 8008e98:	e03c      	b.n	8008f14 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ea6:	461a      	mov	r2, r3
 8008ea8:	f000 fc0e 	bl	80096c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	2150      	movs	r1, #80	@ 0x50
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f000 fc67 	bl	8009786 <TIM_ITRx_SetConfig>
      break;
 8008eb8:	e02c      	b.n	8008f14 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008ec6:	461a      	mov	r2, r3
 8008ec8:	f000 fc2d 	bl	8009726 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	2160      	movs	r1, #96	@ 0x60
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	f000 fc57 	bl	8009786 <TIM_ITRx_SetConfig>
      break;
 8008ed8:	e01c      	b.n	8008f14 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ee6:	461a      	mov	r2, r3
 8008ee8:	f000 fbee 	bl	80096c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2140      	movs	r1, #64	@ 0x40
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	f000 fc47 	bl	8009786 <TIM_ITRx_SetConfig>
      break;
 8008ef8:	e00c      	b.n	8008f14 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681a      	ldr	r2, [r3, #0]
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4619      	mov	r1, r3
 8008f04:	4610      	mov	r0, r2
 8008f06:	f000 fc3e 	bl	8009786 <TIM_ITRx_SetConfig>
      break;
 8008f0a:	e003      	b.n	8008f14 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	73fb      	strb	r3, [r7, #15]
      break;
 8008f10:	e000      	b.n	8008f14 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8008f12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2201      	movs	r2, #1
 8008f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3710      	adds	r7, #16
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
 8008f2e:	bf00      	nop
 8008f30:	00100070 	.word	0x00100070
 8008f34:	00100040 	.word	0x00100040
 8008f38:	00100030 	.word	0x00100030
 8008f3c:	00100020 	.word	0x00100020

08008f40 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008f40:	b480      	push	{r7}
 8008f42:	b083      	sub	sp, #12
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008f48:	bf00      	nop
 8008f4a:	370c      	adds	r7, #12
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f52:	4770      	bx	lr

08008f54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008f54:	b480      	push	{r7}
 8008f56:	b083      	sub	sp, #12
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008f5c:	bf00      	nop
 8008f5e:	370c      	adds	r7, #12
 8008f60:	46bd      	mov	sp, r7
 8008f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f66:	4770      	bx	lr

08008f68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008f68:	b480      	push	{r7}
 8008f6a:	b083      	sub	sp, #12
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008f70:	bf00      	nop
 8008f72:	370c      	adds	r7, #12
 8008f74:	46bd      	mov	sp, r7
 8008f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7a:	4770      	bx	lr

08008f7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008f7c:	b480      	push	{r7}
 8008f7e:	b083      	sub	sp, #12
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008f84:	bf00      	nop
 8008f86:	370c      	adds	r7, #12
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8e:	4770      	bx	lr

08008f90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b083      	sub	sp, #12
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008f98:	bf00      	nop
 8008f9a:	370c      	adds	r7, #12
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa2:	4770      	bx	lr

08008fa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b085      	sub	sp, #20
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
 8008fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	4a42      	ldr	r2, [pc, #264]	@ (80090c0 <TIM_Base_SetConfig+0x11c>)
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d00f      	beq.n	8008fdc <TIM_Base_SetConfig+0x38>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fc2:	d00b      	beq.n	8008fdc <TIM_Base_SetConfig+0x38>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	4a3f      	ldr	r2, [pc, #252]	@ (80090c4 <TIM_Base_SetConfig+0x120>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d007      	beq.n	8008fdc <TIM_Base_SetConfig+0x38>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	4a3e      	ldr	r2, [pc, #248]	@ (80090c8 <TIM_Base_SetConfig+0x124>)
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d003      	beq.n	8008fdc <TIM_Base_SetConfig+0x38>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	4a3d      	ldr	r2, [pc, #244]	@ (80090cc <TIM_Base_SetConfig+0x128>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d108      	bne.n	8008fee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fe2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	685b      	ldr	r3, [r3, #4]
 8008fe8:	68fa      	ldr	r2, [r7, #12]
 8008fea:	4313      	orrs	r3, r2
 8008fec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	4a33      	ldr	r2, [pc, #204]	@ (80090c0 <TIM_Base_SetConfig+0x11c>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d01b      	beq.n	800902e <TIM_Base_SetConfig+0x8a>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ffc:	d017      	beq.n	800902e <TIM_Base_SetConfig+0x8a>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	4a30      	ldr	r2, [pc, #192]	@ (80090c4 <TIM_Base_SetConfig+0x120>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d013      	beq.n	800902e <TIM_Base_SetConfig+0x8a>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	4a2f      	ldr	r2, [pc, #188]	@ (80090c8 <TIM_Base_SetConfig+0x124>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d00f      	beq.n	800902e <TIM_Base_SetConfig+0x8a>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	4a2e      	ldr	r2, [pc, #184]	@ (80090cc <TIM_Base_SetConfig+0x128>)
 8009012:	4293      	cmp	r3, r2
 8009014:	d00b      	beq.n	800902e <TIM_Base_SetConfig+0x8a>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	4a2d      	ldr	r2, [pc, #180]	@ (80090d0 <TIM_Base_SetConfig+0x12c>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d007      	beq.n	800902e <TIM_Base_SetConfig+0x8a>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	4a2c      	ldr	r2, [pc, #176]	@ (80090d4 <TIM_Base_SetConfig+0x130>)
 8009022:	4293      	cmp	r3, r2
 8009024:	d003      	beq.n	800902e <TIM_Base_SetConfig+0x8a>
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	4a2b      	ldr	r2, [pc, #172]	@ (80090d8 <TIM_Base_SetConfig+0x134>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d108      	bne.n	8009040 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009034:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	68db      	ldr	r3, [r3, #12]
 800903a:	68fa      	ldr	r2, [r7, #12]
 800903c:	4313      	orrs	r3, r2
 800903e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	695b      	ldr	r3, [r3, #20]
 800904a:	4313      	orrs	r3, r2
 800904c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	68fa      	ldr	r2, [r7, #12]
 8009052:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	689a      	ldr	r2, [r3, #8]
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800905c:	683b      	ldr	r3, [r7, #0]
 800905e:	681a      	ldr	r2, [r3, #0]
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	4a16      	ldr	r2, [pc, #88]	@ (80090c0 <TIM_Base_SetConfig+0x11c>)
 8009068:	4293      	cmp	r3, r2
 800906a:	d00f      	beq.n	800908c <TIM_Base_SetConfig+0xe8>
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	4a17      	ldr	r2, [pc, #92]	@ (80090cc <TIM_Base_SetConfig+0x128>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d00b      	beq.n	800908c <TIM_Base_SetConfig+0xe8>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	4a16      	ldr	r2, [pc, #88]	@ (80090d0 <TIM_Base_SetConfig+0x12c>)
 8009078:	4293      	cmp	r3, r2
 800907a:	d007      	beq.n	800908c <TIM_Base_SetConfig+0xe8>
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	4a15      	ldr	r2, [pc, #84]	@ (80090d4 <TIM_Base_SetConfig+0x130>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d003      	beq.n	800908c <TIM_Base_SetConfig+0xe8>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	4a14      	ldr	r2, [pc, #80]	@ (80090d8 <TIM_Base_SetConfig+0x134>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d103      	bne.n	8009094 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	691a      	ldr	r2, [r3, #16]
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2201      	movs	r2, #1
 8009098:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	691b      	ldr	r3, [r3, #16]
 800909e:	f003 0301 	and.w	r3, r3, #1
 80090a2:	2b01      	cmp	r3, #1
 80090a4:	d105      	bne.n	80090b2 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	691b      	ldr	r3, [r3, #16]
 80090aa:	f023 0201 	bic.w	r2, r3, #1
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	611a      	str	r2, [r3, #16]
  }
}
 80090b2:	bf00      	nop
 80090b4:	3714      	adds	r7, #20
 80090b6:	46bd      	mov	sp, r7
 80090b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090bc:	4770      	bx	lr
 80090be:	bf00      	nop
 80090c0:	40012c00 	.word	0x40012c00
 80090c4:	40000400 	.word	0x40000400
 80090c8:	40000800 	.word	0x40000800
 80090cc:	40013400 	.word	0x40013400
 80090d0:	40014000 	.word	0x40014000
 80090d4:	40014400 	.word	0x40014400
 80090d8:	40014800 	.word	0x40014800

080090dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80090dc:	b480      	push	{r7}
 80090de:	b087      	sub	sp, #28
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
 80090e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6a1b      	ldr	r3, [r3, #32]
 80090ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6a1b      	ldr	r3, [r3, #32]
 80090f0:	f023 0201 	bic.w	r2, r3, #1
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	685b      	ldr	r3, [r3, #4]
 80090fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	699b      	ldr	r3, [r3, #24]
 8009102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800910a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800910e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f023 0303 	bic.w	r3, r3, #3
 8009116:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	68fa      	ldr	r2, [r7, #12]
 800911e:	4313      	orrs	r3, r2
 8009120:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	f023 0302 	bic.w	r3, r3, #2
 8009128:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	689b      	ldr	r3, [r3, #8]
 800912e:	697a      	ldr	r2, [r7, #20]
 8009130:	4313      	orrs	r3, r2
 8009132:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	4a2c      	ldr	r2, [pc, #176]	@ (80091e8 <TIM_OC1_SetConfig+0x10c>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d00f      	beq.n	800915c <TIM_OC1_SetConfig+0x80>
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	4a2b      	ldr	r2, [pc, #172]	@ (80091ec <TIM_OC1_SetConfig+0x110>)
 8009140:	4293      	cmp	r3, r2
 8009142:	d00b      	beq.n	800915c <TIM_OC1_SetConfig+0x80>
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	4a2a      	ldr	r2, [pc, #168]	@ (80091f0 <TIM_OC1_SetConfig+0x114>)
 8009148:	4293      	cmp	r3, r2
 800914a:	d007      	beq.n	800915c <TIM_OC1_SetConfig+0x80>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	4a29      	ldr	r2, [pc, #164]	@ (80091f4 <TIM_OC1_SetConfig+0x118>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d003      	beq.n	800915c <TIM_OC1_SetConfig+0x80>
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	4a28      	ldr	r2, [pc, #160]	@ (80091f8 <TIM_OC1_SetConfig+0x11c>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d10c      	bne.n	8009176 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	f023 0308 	bic.w	r3, r3, #8
 8009162:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	68db      	ldr	r3, [r3, #12]
 8009168:	697a      	ldr	r2, [r7, #20]
 800916a:	4313      	orrs	r3, r2
 800916c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	f023 0304 	bic.w	r3, r3, #4
 8009174:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	4a1b      	ldr	r2, [pc, #108]	@ (80091e8 <TIM_OC1_SetConfig+0x10c>)
 800917a:	4293      	cmp	r3, r2
 800917c:	d00f      	beq.n	800919e <TIM_OC1_SetConfig+0xc2>
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	4a1a      	ldr	r2, [pc, #104]	@ (80091ec <TIM_OC1_SetConfig+0x110>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d00b      	beq.n	800919e <TIM_OC1_SetConfig+0xc2>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	4a19      	ldr	r2, [pc, #100]	@ (80091f0 <TIM_OC1_SetConfig+0x114>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d007      	beq.n	800919e <TIM_OC1_SetConfig+0xc2>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	4a18      	ldr	r2, [pc, #96]	@ (80091f4 <TIM_OC1_SetConfig+0x118>)
 8009192:	4293      	cmp	r3, r2
 8009194:	d003      	beq.n	800919e <TIM_OC1_SetConfig+0xc2>
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	4a17      	ldr	r2, [pc, #92]	@ (80091f8 <TIM_OC1_SetConfig+0x11c>)
 800919a:	4293      	cmp	r3, r2
 800919c:	d111      	bne.n	80091c2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800919e:	693b      	ldr	r3, [r7, #16]
 80091a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80091a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80091a6:	693b      	ldr	r3, [r7, #16]
 80091a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80091ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	695b      	ldr	r3, [r3, #20]
 80091b2:	693a      	ldr	r2, [r7, #16]
 80091b4:	4313      	orrs	r3, r2
 80091b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	699b      	ldr	r3, [r3, #24]
 80091bc:	693a      	ldr	r2, [r7, #16]
 80091be:	4313      	orrs	r3, r2
 80091c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	693a      	ldr	r2, [r7, #16]
 80091c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	68fa      	ldr	r2, [r7, #12]
 80091cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	685a      	ldr	r2, [r3, #4]
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	697a      	ldr	r2, [r7, #20]
 80091da:	621a      	str	r2, [r3, #32]
}
 80091dc:	bf00      	nop
 80091de:	371c      	adds	r7, #28
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr
 80091e8:	40012c00 	.word	0x40012c00
 80091ec:	40013400 	.word	0x40013400
 80091f0:	40014000 	.word	0x40014000
 80091f4:	40014400 	.word	0x40014400
 80091f8:	40014800 	.word	0x40014800

080091fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80091fc:	b480      	push	{r7}
 80091fe:	b087      	sub	sp, #28
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
 8009204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6a1b      	ldr	r3, [r3, #32]
 800920a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6a1b      	ldr	r3, [r3, #32]
 8009210:	f023 0210 	bic.w	r2, r3, #16
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	685b      	ldr	r3, [r3, #4]
 800921c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	699b      	ldr	r3, [r3, #24]
 8009222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800922a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800922e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009236:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	021b      	lsls	r3, r3, #8
 800923e:	68fa      	ldr	r2, [r7, #12]
 8009240:	4313      	orrs	r3, r2
 8009242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	f023 0320 	bic.w	r3, r3, #32
 800924a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	689b      	ldr	r3, [r3, #8]
 8009250:	011b      	lsls	r3, r3, #4
 8009252:	697a      	ldr	r2, [r7, #20]
 8009254:	4313      	orrs	r3, r2
 8009256:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	4a28      	ldr	r2, [pc, #160]	@ (80092fc <TIM_OC2_SetConfig+0x100>)
 800925c:	4293      	cmp	r3, r2
 800925e:	d003      	beq.n	8009268 <TIM_OC2_SetConfig+0x6c>
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	4a27      	ldr	r2, [pc, #156]	@ (8009300 <TIM_OC2_SetConfig+0x104>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d10d      	bne.n	8009284 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009268:	697b      	ldr	r3, [r7, #20]
 800926a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800926e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	68db      	ldr	r3, [r3, #12]
 8009274:	011b      	lsls	r3, r3, #4
 8009276:	697a      	ldr	r2, [r7, #20]
 8009278:	4313      	orrs	r3, r2
 800927a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009282:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	4a1d      	ldr	r2, [pc, #116]	@ (80092fc <TIM_OC2_SetConfig+0x100>)
 8009288:	4293      	cmp	r3, r2
 800928a:	d00f      	beq.n	80092ac <TIM_OC2_SetConfig+0xb0>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	4a1c      	ldr	r2, [pc, #112]	@ (8009300 <TIM_OC2_SetConfig+0x104>)
 8009290:	4293      	cmp	r3, r2
 8009292:	d00b      	beq.n	80092ac <TIM_OC2_SetConfig+0xb0>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	4a1b      	ldr	r2, [pc, #108]	@ (8009304 <TIM_OC2_SetConfig+0x108>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d007      	beq.n	80092ac <TIM_OC2_SetConfig+0xb0>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	4a1a      	ldr	r2, [pc, #104]	@ (8009308 <TIM_OC2_SetConfig+0x10c>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d003      	beq.n	80092ac <TIM_OC2_SetConfig+0xb0>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	4a19      	ldr	r2, [pc, #100]	@ (800930c <TIM_OC2_SetConfig+0x110>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d113      	bne.n	80092d4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80092b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80092b4:	693b      	ldr	r3, [r7, #16]
 80092b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80092ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	695b      	ldr	r3, [r3, #20]
 80092c0:	009b      	lsls	r3, r3, #2
 80092c2:	693a      	ldr	r2, [r7, #16]
 80092c4:	4313      	orrs	r3, r2
 80092c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	699b      	ldr	r3, [r3, #24]
 80092cc:	009b      	lsls	r3, r3, #2
 80092ce:	693a      	ldr	r2, [r7, #16]
 80092d0:	4313      	orrs	r3, r2
 80092d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	693a      	ldr	r2, [r7, #16]
 80092d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	68fa      	ldr	r2, [r7, #12]
 80092de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	685a      	ldr	r2, [r3, #4]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	697a      	ldr	r2, [r7, #20]
 80092ec:	621a      	str	r2, [r3, #32]
}
 80092ee:	bf00      	nop
 80092f0:	371c      	adds	r7, #28
 80092f2:	46bd      	mov	sp, r7
 80092f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f8:	4770      	bx	lr
 80092fa:	bf00      	nop
 80092fc:	40012c00 	.word	0x40012c00
 8009300:	40013400 	.word	0x40013400
 8009304:	40014000 	.word	0x40014000
 8009308:	40014400 	.word	0x40014400
 800930c:	40014800 	.word	0x40014800

08009310 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009310:	b480      	push	{r7}
 8009312:	b087      	sub	sp, #28
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
 8009318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6a1b      	ldr	r3, [r3, #32]
 800931e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	6a1b      	ldr	r3, [r3, #32]
 8009324:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	685b      	ldr	r3, [r3, #4]
 8009330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	69db      	ldr	r3, [r3, #28]
 8009336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800933e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	f023 0303 	bic.w	r3, r3, #3
 800934a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	68fa      	ldr	r2, [r7, #12]
 8009352:	4313      	orrs	r3, r2
 8009354:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800935c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	021b      	lsls	r3, r3, #8
 8009364:	697a      	ldr	r2, [r7, #20]
 8009366:	4313      	orrs	r3, r2
 8009368:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	4a27      	ldr	r2, [pc, #156]	@ (800940c <TIM_OC3_SetConfig+0xfc>)
 800936e:	4293      	cmp	r3, r2
 8009370:	d003      	beq.n	800937a <TIM_OC3_SetConfig+0x6a>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	4a26      	ldr	r2, [pc, #152]	@ (8009410 <TIM_OC3_SetConfig+0x100>)
 8009376:	4293      	cmp	r3, r2
 8009378:	d10d      	bne.n	8009396 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009380:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	68db      	ldr	r3, [r3, #12]
 8009386:	021b      	lsls	r3, r3, #8
 8009388:	697a      	ldr	r2, [r7, #20]
 800938a:	4313      	orrs	r3, r2
 800938c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009394:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	4a1c      	ldr	r2, [pc, #112]	@ (800940c <TIM_OC3_SetConfig+0xfc>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d00f      	beq.n	80093be <TIM_OC3_SetConfig+0xae>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	4a1b      	ldr	r2, [pc, #108]	@ (8009410 <TIM_OC3_SetConfig+0x100>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d00b      	beq.n	80093be <TIM_OC3_SetConfig+0xae>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	4a1a      	ldr	r2, [pc, #104]	@ (8009414 <TIM_OC3_SetConfig+0x104>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d007      	beq.n	80093be <TIM_OC3_SetConfig+0xae>
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	4a19      	ldr	r2, [pc, #100]	@ (8009418 <TIM_OC3_SetConfig+0x108>)
 80093b2:	4293      	cmp	r3, r2
 80093b4:	d003      	beq.n	80093be <TIM_OC3_SetConfig+0xae>
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	4a18      	ldr	r2, [pc, #96]	@ (800941c <TIM_OC3_SetConfig+0x10c>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d113      	bne.n	80093e6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80093c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80093c6:	693b      	ldr	r3, [r7, #16]
 80093c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80093cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	695b      	ldr	r3, [r3, #20]
 80093d2:	011b      	lsls	r3, r3, #4
 80093d4:	693a      	ldr	r2, [r7, #16]
 80093d6:	4313      	orrs	r3, r2
 80093d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	699b      	ldr	r3, [r3, #24]
 80093de:	011b      	lsls	r3, r3, #4
 80093e0:	693a      	ldr	r2, [r7, #16]
 80093e2:	4313      	orrs	r3, r2
 80093e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	693a      	ldr	r2, [r7, #16]
 80093ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	68fa      	ldr	r2, [r7, #12]
 80093f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	685a      	ldr	r2, [r3, #4]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	697a      	ldr	r2, [r7, #20]
 80093fe:	621a      	str	r2, [r3, #32]
}
 8009400:	bf00      	nop
 8009402:	371c      	adds	r7, #28
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr
 800940c:	40012c00 	.word	0x40012c00
 8009410:	40013400 	.word	0x40013400
 8009414:	40014000 	.word	0x40014000
 8009418:	40014400 	.word	0x40014400
 800941c:	40014800 	.word	0x40014800

08009420 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009420:	b480      	push	{r7}
 8009422:	b087      	sub	sp, #28
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6a1b      	ldr	r3, [r3, #32]
 800942e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6a1b      	ldr	r3, [r3, #32]
 8009434:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	69db      	ldr	r3, [r3, #28]
 8009446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800944e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009452:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800945a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	021b      	lsls	r3, r3, #8
 8009462:	68fa      	ldr	r2, [r7, #12]
 8009464:	4313      	orrs	r3, r2
 8009466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009468:	697b      	ldr	r3, [r7, #20]
 800946a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800946e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	031b      	lsls	r3, r3, #12
 8009476:	697a      	ldr	r2, [r7, #20]
 8009478:	4313      	orrs	r3, r2
 800947a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	4a28      	ldr	r2, [pc, #160]	@ (8009520 <TIM_OC4_SetConfig+0x100>)
 8009480:	4293      	cmp	r3, r2
 8009482:	d003      	beq.n	800948c <TIM_OC4_SetConfig+0x6c>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	4a27      	ldr	r2, [pc, #156]	@ (8009524 <TIM_OC4_SetConfig+0x104>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d10d      	bne.n	80094a8 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009492:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	68db      	ldr	r3, [r3, #12]
 8009498:	031b      	lsls	r3, r3, #12
 800949a:	697a      	ldr	r2, [r7, #20]
 800949c:	4313      	orrs	r3, r2
 800949e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80094a0:	697b      	ldr	r3, [r7, #20]
 80094a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80094a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	4a1d      	ldr	r2, [pc, #116]	@ (8009520 <TIM_OC4_SetConfig+0x100>)
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d00f      	beq.n	80094d0 <TIM_OC4_SetConfig+0xb0>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	4a1c      	ldr	r2, [pc, #112]	@ (8009524 <TIM_OC4_SetConfig+0x104>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d00b      	beq.n	80094d0 <TIM_OC4_SetConfig+0xb0>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	4a1b      	ldr	r2, [pc, #108]	@ (8009528 <TIM_OC4_SetConfig+0x108>)
 80094bc:	4293      	cmp	r3, r2
 80094be:	d007      	beq.n	80094d0 <TIM_OC4_SetConfig+0xb0>
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	4a1a      	ldr	r2, [pc, #104]	@ (800952c <TIM_OC4_SetConfig+0x10c>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d003      	beq.n	80094d0 <TIM_OC4_SetConfig+0xb0>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	4a19      	ldr	r2, [pc, #100]	@ (8009530 <TIM_OC4_SetConfig+0x110>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d113      	bne.n	80094f8 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80094d0:	693b      	ldr	r3, [r7, #16]
 80094d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80094d6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80094d8:	693b      	ldr	r3, [r7, #16]
 80094da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80094de:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	695b      	ldr	r3, [r3, #20]
 80094e4:	019b      	lsls	r3, r3, #6
 80094e6:	693a      	ldr	r2, [r7, #16]
 80094e8:	4313      	orrs	r3, r2
 80094ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	699b      	ldr	r3, [r3, #24]
 80094f0:	019b      	lsls	r3, r3, #6
 80094f2:	693a      	ldr	r2, [r7, #16]
 80094f4:	4313      	orrs	r3, r2
 80094f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	693a      	ldr	r2, [r7, #16]
 80094fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	68fa      	ldr	r2, [r7, #12]
 8009502:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	685a      	ldr	r2, [r3, #4]
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	697a      	ldr	r2, [r7, #20]
 8009510:	621a      	str	r2, [r3, #32]
}
 8009512:	bf00      	nop
 8009514:	371c      	adds	r7, #28
 8009516:	46bd      	mov	sp, r7
 8009518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951c:	4770      	bx	lr
 800951e:	bf00      	nop
 8009520:	40012c00 	.word	0x40012c00
 8009524:	40013400 	.word	0x40013400
 8009528:	40014000 	.word	0x40014000
 800952c:	40014400 	.word	0x40014400
 8009530:	40014800 	.word	0x40014800

08009534 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009534:	b480      	push	{r7}
 8009536:	b087      	sub	sp, #28
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6a1b      	ldr	r3, [r3, #32]
 8009542:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6a1b      	ldr	r3, [r3, #32]
 8009548:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	685b      	ldr	r3, [r3, #4]
 8009554:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800955a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009562:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009566:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	68fa      	ldr	r2, [r7, #12]
 800956e:	4313      	orrs	r3, r2
 8009570:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009572:	693b      	ldr	r3, [r7, #16]
 8009574:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009578:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	689b      	ldr	r3, [r3, #8]
 800957e:	041b      	lsls	r3, r3, #16
 8009580:	693a      	ldr	r2, [r7, #16]
 8009582:	4313      	orrs	r3, r2
 8009584:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	4a17      	ldr	r2, [pc, #92]	@ (80095e8 <TIM_OC5_SetConfig+0xb4>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d00f      	beq.n	80095ae <TIM_OC5_SetConfig+0x7a>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	4a16      	ldr	r2, [pc, #88]	@ (80095ec <TIM_OC5_SetConfig+0xb8>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d00b      	beq.n	80095ae <TIM_OC5_SetConfig+0x7a>
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	4a15      	ldr	r2, [pc, #84]	@ (80095f0 <TIM_OC5_SetConfig+0xbc>)
 800959a:	4293      	cmp	r3, r2
 800959c:	d007      	beq.n	80095ae <TIM_OC5_SetConfig+0x7a>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	4a14      	ldr	r2, [pc, #80]	@ (80095f4 <TIM_OC5_SetConfig+0xc0>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d003      	beq.n	80095ae <TIM_OC5_SetConfig+0x7a>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	4a13      	ldr	r2, [pc, #76]	@ (80095f8 <TIM_OC5_SetConfig+0xc4>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d109      	bne.n	80095c2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80095ae:	697b      	ldr	r3, [r7, #20]
 80095b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80095b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	695b      	ldr	r3, [r3, #20]
 80095ba:	021b      	lsls	r3, r3, #8
 80095bc:	697a      	ldr	r2, [r7, #20]
 80095be:	4313      	orrs	r3, r2
 80095c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	697a      	ldr	r2, [r7, #20]
 80095c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	68fa      	ldr	r2, [r7, #12]
 80095cc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	685a      	ldr	r2, [r3, #4]
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	693a      	ldr	r2, [r7, #16]
 80095da:	621a      	str	r2, [r3, #32]
}
 80095dc:	bf00      	nop
 80095de:	371c      	adds	r7, #28
 80095e0:	46bd      	mov	sp, r7
 80095e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e6:	4770      	bx	lr
 80095e8:	40012c00 	.word	0x40012c00
 80095ec:	40013400 	.word	0x40013400
 80095f0:	40014000 	.word	0x40014000
 80095f4:	40014400 	.word	0x40014400
 80095f8:	40014800 	.word	0x40014800

080095fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80095fc:	b480      	push	{r7}
 80095fe:	b087      	sub	sp, #28
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
 8009604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6a1b      	ldr	r3, [r3, #32]
 800960a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6a1b      	ldr	r3, [r3, #32]
 8009610:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800962a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800962e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	021b      	lsls	r3, r3, #8
 8009636:	68fa      	ldr	r2, [r7, #12]
 8009638:	4313      	orrs	r3, r2
 800963a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800963c:	693b      	ldr	r3, [r7, #16]
 800963e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009642:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	689b      	ldr	r3, [r3, #8]
 8009648:	051b      	lsls	r3, r3, #20
 800964a:	693a      	ldr	r2, [r7, #16]
 800964c:	4313      	orrs	r3, r2
 800964e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	4a18      	ldr	r2, [pc, #96]	@ (80096b4 <TIM_OC6_SetConfig+0xb8>)
 8009654:	4293      	cmp	r3, r2
 8009656:	d00f      	beq.n	8009678 <TIM_OC6_SetConfig+0x7c>
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	4a17      	ldr	r2, [pc, #92]	@ (80096b8 <TIM_OC6_SetConfig+0xbc>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d00b      	beq.n	8009678 <TIM_OC6_SetConfig+0x7c>
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	4a16      	ldr	r2, [pc, #88]	@ (80096bc <TIM_OC6_SetConfig+0xc0>)
 8009664:	4293      	cmp	r3, r2
 8009666:	d007      	beq.n	8009678 <TIM_OC6_SetConfig+0x7c>
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	4a15      	ldr	r2, [pc, #84]	@ (80096c0 <TIM_OC6_SetConfig+0xc4>)
 800966c:	4293      	cmp	r3, r2
 800966e:	d003      	beq.n	8009678 <TIM_OC6_SetConfig+0x7c>
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	4a14      	ldr	r2, [pc, #80]	@ (80096c4 <TIM_OC6_SetConfig+0xc8>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d109      	bne.n	800968c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800967e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	695b      	ldr	r3, [r3, #20]
 8009684:	029b      	lsls	r3, r3, #10
 8009686:	697a      	ldr	r2, [r7, #20]
 8009688:	4313      	orrs	r3, r2
 800968a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	697a      	ldr	r2, [r7, #20]
 8009690:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	68fa      	ldr	r2, [r7, #12]
 8009696:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	685a      	ldr	r2, [r3, #4]
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	693a      	ldr	r2, [r7, #16]
 80096a4:	621a      	str	r2, [r3, #32]
}
 80096a6:	bf00      	nop
 80096a8:	371c      	adds	r7, #28
 80096aa:	46bd      	mov	sp, r7
 80096ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b0:	4770      	bx	lr
 80096b2:	bf00      	nop
 80096b4:	40012c00 	.word	0x40012c00
 80096b8:	40013400 	.word	0x40013400
 80096bc:	40014000 	.word	0x40014000
 80096c0:	40014400 	.word	0x40014400
 80096c4:	40014800 	.word	0x40014800

080096c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80096c8:	b480      	push	{r7}
 80096ca:	b087      	sub	sp, #28
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	60f8      	str	r0, [r7, #12]
 80096d0:	60b9      	str	r1, [r7, #8]
 80096d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	6a1b      	ldr	r3, [r3, #32]
 80096d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	6a1b      	ldr	r3, [r3, #32]
 80096de:	f023 0201 	bic.w	r2, r3, #1
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	699b      	ldr	r3, [r3, #24]
 80096ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80096ec:	693b      	ldr	r3, [r7, #16]
 80096ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80096f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	011b      	lsls	r3, r3, #4
 80096f8:	693a      	ldr	r2, [r7, #16]
 80096fa:	4313      	orrs	r3, r2
 80096fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80096fe:	697b      	ldr	r3, [r7, #20]
 8009700:	f023 030a 	bic.w	r3, r3, #10
 8009704:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009706:	697a      	ldr	r2, [r7, #20]
 8009708:	68bb      	ldr	r3, [r7, #8]
 800970a:	4313      	orrs	r3, r2
 800970c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	693a      	ldr	r2, [r7, #16]
 8009712:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	697a      	ldr	r2, [r7, #20]
 8009718:	621a      	str	r2, [r3, #32]
}
 800971a:	bf00      	nop
 800971c:	371c      	adds	r7, #28
 800971e:	46bd      	mov	sp, r7
 8009720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009724:	4770      	bx	lr

08009726 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009726:	b480      	push	{r7}
 8009728:	b087      	sub	sp, #28
 800972a:	af00      	add	r7, sp, #0
 800972c:	60f8      	str	r0, [r7, #12]
 800972e:	60b9      	str	r1, [r7, #8]
 8009730:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	6a1b      	ldr	r3, [r3, #32]
 8009736:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	6a1b      	ldr	r3, [r3, #32]
 800973c:	f023 0210 	bic.w	r2, r3, #16
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	699b      	ldr	r3, [r3, #24]
 8009748:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800974a:	693b      	ldr	r3, [r7, #16]
 800974c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009750:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	031b      	lsls	r3, r3, #12
 8009756:	693a      	ldr	r2, [r7, #16]
 8009758:	4313      	orrs	r3, r2
 800975a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800975c:	697b      	ldr	r3, [r7, #20]
 800975e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009762:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	011b      	lsls	r3, r3, #4
 8009768:	697a      	ldr	r2, [r7, #20]
 800976a:	4313      	orrs	r3, r2
 800976c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	693a      	ldr	r2, [r7, #16]
 8009772:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	697a      	ldr	r2, [r7, #20]
 8009778:	621a      	str	r2, [r3, #32]
}
 800977a:	bf00      	nop
 800977c:	371c      	adds	r7, #28
 800977e:	46bd      	mov	sp, r7
 8009780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009784:	4770      	bx	lr

08009786 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009786:	b480      	push	{r7}
 8009788:	b085      	sub	sp, #20
 800978a:	af00      	add	r7, sp, #0
 800978c:	6078      	str	r0, [r7, #4]
 800978e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	689b      	ldr	r3, [r3, #8]
 8009794:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800979c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80097a2:	683a      	ldr	r2, [r7, #0]
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	4313      	orrs	r3, r2
 80097a8:	f043 0307 	orr.w	r3, r3, #7
 80097ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	68fa      	ldr	r2, [r7, #12]
 80097b2:	609a      	str	r2, [r3, #8]
}
 80097b4:	bf00      	nop
 80097b6:	3714      	adds	r7, #20
 80097b8:	46bd      	mov	sp, r7
 80097ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097be:	4770      	bx	lr

080097c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80097c0:	b480      	push	{r7}
 80097c2:	b087      	sub	sp, #28
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	607a      	str	r2, [r7, #4]
 80097cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	689b      	ldr	r3, [r3, #8]
 80097d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80097d4:	697b      	ldr	r3, [r7, #20]
 80097d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80097da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	021a      	lsls	r2, r3, #8
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	431a      	orrs	r2, r3
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	4313      	orrs	r3, r2
 80097e8:	697a      	ldr	r2, [r7, #20]
 80097ea:	4313      	orrs	r3, r2
 80097ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	697a      	ldr	r2, [r7, #20]
 80097f2:	609a      	str	r2, [r3, #8]
}
 80097f4:	bf00      	nop
 80097f6:	371c      	adds	r7, #28
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr

08009800 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009800:	b480      	push	{r7}
 8009802:	b087      	sub	sp, #28
 8009804:	af00      	add	r7, sp, #0
 8009806:	60f8      	str	r0, [r7, #12]
 8009808:	60b9      	str	r1, [r7, #8]
 800980a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	f003 031f 	and.w	r3, r3, #31
 8009812:	2201      	movs	r2, #1
 8009814:	fa02 f303 	lsl.w	r3, r2, r3
 8009818:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	6a1a      	ldr	r2, [r3, #32]
 800981e:	697b      	ldr	r3, [r7, #20]
 8009820:	43db      	mvns	r3, r3
 8009822:	401a      	ands	r2, r3
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	6a1a      	ldr	r2, [r3, #32]
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	f003 031f 	and.w	r3, r3, #31
 8009832:	6879      	ldr	r1, [r7, #4]
 8009834:	fa01 f303 	lsl.w	r3, r1, r3
 8009838:	431a      	orrs	r2, r3
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	621a      	str	r2, [r3, #32]
}
 800983e:	bf00      	nop
 8009840:	371c      	adds	r7, #28
 8009842:	46bd      	mov	sp, r7
 8009844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009848:	4770      	bx	lr
	...

0800984c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800984c:	b480      	push	{r7}
 800984e:	b085      	sub	sp, #20
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
 8009854:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800985c:	2b01      	cmp	r3, #1
 800985e:	d101      	bne.n	8009864 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009860:	2302      	movs	r3, #2
 8009862:	e065      	b.n	8009930 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2201      	movs	r2, #1
 8009868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2202      	movs	r2, #2
 8009870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	689b      	ldr	r3, [r3, #8]
 8009882:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	4a2c      	ldr	r2, [pc, #176]	@ (800993c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d004      	beq.n	8009898 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4a2b      	ldr	r2, [pc, #172]	@ (8009940 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009894:	4293      	cmp	r3, r2
 8009896:	d108      	bne.n	80098aa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800989e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	68fa      	ldr	r2, [r7, #12]
 80098a6:	4313      	orrs	r3, r2
 80098a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80098b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098b4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	68fa      	ldr	r2, [r7, #12]
 80098bc:	4313      	orrs	r3, r2
 80098be:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	68fa      	ldr	r2, [r7, #12]
 80098c6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	4a1b      	ldr	r2, [pc, #108]	@ (800993c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d018      	beq.n	8009904 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098da:	d013      	beq.n	8009904 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4a18      	ldr	r2, [pc, #96]	@ (8009944 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d00e      	beq.n	8009904 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4a17      	ldr	r2, [pc, #92]	@ (8009948 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d009      	beq.n	8009904 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4a12      	ldr	r2, [pc, #72]	@ (8009940 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d004      	beq.n	8009904 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4a13      	ldr	r2, [pc, #76]	@ (800994c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009900:	4293      	cmp	r3, r2
 8009902:	d10c      	bne.n	800991e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800990a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	68ba      	ldr	r2, [r7, #8]
 8009912:	4313      	orrs	r3, r2
 8009914:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	68ba      	ldr	r2, [r7, #8]
 800991c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2201      	movs	r2, #1
 8009922:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	2200      	movs	r2, #0
 800992a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800992e:	2300      	movs	r3, #0
}
 8009930:	4618      	mov	r0, r3
 8009932:	3714      	adds	r7, #20
 8009934:	46bd      	mov	sp, r7
 8009936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993a:	4770      	bx	lr
 800993c:	40012c00 	.word	0x40012c00
 8009940:	40013400 	.word	0x40013400
 8009944:	40000400 	.word	0x40000400
 8009948:	40000800 	.word	0x40000800
 800994c:	40014000 	.word	0x40014000

08009950 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009950:	b480      	push	{r7}
 8009952:	b083      	sub	sp, #12
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009958:	bf00      	nop
 800995a:	370c      	adds	r7, #12
 800995c:	46bd      	mov	sp, r7
 800995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009962:	4770      	bx	lr

08009964 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009964:	b480      	push	{r7}
 8009966:	b083      	sub	sp, #12
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800996c:	bf00      	nop
 800996e:	370c      	adds	r7, #12
 8009970:	46bd      	mov	sp, r7
 8009972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009976:	4770      	bx	lr

08009978 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009978:	b480      	push	{r7}
 800997a:	b083      	sub	sp, #12
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009980:	bf00      	nop
 8009982:	370c      	adds	r7, #12
 8009984:	46bd      	mov	sp, r7
 8009986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998a:	4770      	bx	lr

0800998c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800998c:	b480      	push	{r7}
 800998e:	b083      	sub	sp, #12
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009994:	bf00      	nop
 8009996:	370c      	adds	r7, #12
 8009998:	46bd      	mov	sp, r7
 800999a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999e:	4770      	bx	lr

080099a0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80099a0:	b480      	push	{r7}
 80099a2:	b083      	sub	sp, #12
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80099a8:	bf00      	nop
 80099aa:	370c      	adds	r7, #12
 80099ac:	46bd      	mov	sp, r7
 80099ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b2:	4770      	bx	lr

080099b4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80099b4:	b480      	push	{r7}
 80099b6:	b083      	sub	sp, #12
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80099bc:	bf00      	nop
 80099be:	370c      	adds	r7, #12
 80099c0:	46bd      	mov	sp, r7
 80099c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c6:	4770      	bx	lr

080099c8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80099c8:	b480      	push	{r7}
 80099ca:	b083      	sub	sp, #12
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80099d0:	bf00      	nop
 80099d2:	370c      	adds	r7, #12
 80099d4:	46bd      	mov	sp, r7
 80099d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099da:	4770      	bx	lr

080099dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b082      	sub	sp, #8
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d101      	bne.n	80099ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80099ea:	2301      	movs	r3, #1
 80099ec:	e042      	b.n	8009a74 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d106      	bne.n	8009a06 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2200      	movs	r2, #0
 80099fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a00:	6878      	ldr	r0, [r7, #4]
 8009a02:	f7f9 fd13 	bl	800342c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2224      	movs	r2, #36	@ 0x24
 8009a0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	681a      	ldr	r2, [r3, #0]
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f022 0201 	bic.w	r2, r2, #1
 8009a1c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d002      	beq.n	8009a2c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f001 f848 	bl	800aabc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f000 fd79 	bl	800a524 <UART_SetConfig>
 8009a32:	4603      	mov	r3, r0
 8009a34:	2b01      	cmp	r3, #1
 8009a36:	d101      	bne.n	8009a3c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009a38:	2301      	movs	r3, #1
 8009a3a:	e01b      	b.n	8009a74 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	685a      	ldr	r2, [r3, #4]
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009a4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	689a      	ldr	r2, [r3, #8]
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009a5a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	681a      	ldr	r2, [r3, #0]
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f042 0201 	orr.w	r2, r2, #1
 8009a6a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009a6c:	6878      	ldr	r0, [r7, #4]
 8009a6e:	f001 f8c7 	bl	800ac00 <UART_CheckIdleState>
 8009a72:	4603      	mov	r3, r0
}
 8009a74:	4618      	mov	r0, r3
 8009a76:	3708      	adds	r7, #8
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	bd80      	pop	{r7, pc}

08009a7c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b08a      	sub	sp, #40	@ 0x28
 8009a80:	af02      	add	r7, sp, #8
 8009a82:	60f8      	str	r0, [r7, #12]
 8009a84:	60b9      	str	r1, [r7, #8]
 8009a86:	603b      	str	r3, [r7, #0]
 8009a88:	4613      	mov	r3, r2
 8009a8a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a92:	2b20      	cmp	r3, #32
 8009a94:	d17b      	bne.n	8009b8e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d002      	beq.n	8009aa2 <HAL_UART_Transmit+0x26>
 8009a9c:	88fb      	ldrh	r3, [r7, #6]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d101      	bne.n	8009aa6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	e074      	b.n	8009b90 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	2221      	movs	r2, #33	@ 0x21
 8009ab2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009ab6:	f7f9 ff95 	bl	80039e4 <HAL_GetTick>
 8009aba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	88fa      	ldrh	r2, [r7, #6]
 8009ac0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	88fa      	ldrh	r2, [r7, #6]
 8009ac8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	689b      	ldr	r3, [r3, #8]
 8009ad0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ad4:	d108      	bne.n	8009ae8 <HAL_UART_Transmit+0x6c>
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	691b      	ldr	r3, [r3, #16]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d104      	bne.n	8009ae8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009ade:	2300      	movs	r3, #0
 8009ae0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009ae2:	68bb      	ldr	r3, [r7, #8]
 8009ae4:	61bb      	str	r3, [r7, #24]
 8009ae6:	e003      	b.n	8009af0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009aec:	2300      	movs	r3, #0
 8009aee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009af0:	e030      	b.n	8009b54 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	9300      	str	r3, [sp, #0]
 8009af6:	697b      	ldr	r3, [r7, #20]
 8009af8:	2200      	movs	r2, #0
 8009afa:	2180      	movs	r1, #128	@ 0x80
 8009afc:	68f8      	ldr	r0, [r7, #12]
 8009afe:	f001 f929 	bl	800ad54 <UART_WaitOnFlagUntilTimeout>
 8009b02:	4603      	mov	r3, r0
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d005      	beq.n	8009b14 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	2220      	movs	r2, #32
 8009b0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009b10:	2303      	movs	r3, #3
 8009b12:	e03d      	b.n	8009b90 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009b14:	69fb      	ldr	r3, [r7, #28]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d10b      	bne.n	8009b32 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009b1a:	69bb      	ldr	r3, [r7, #24]
 8009b1c:	881b      	ldrh	r3, [r3, #0]
 8009b1e:	461a      	mov	r2, r3
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b28:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009b2a:	69bb      	ldr	r3, [r7, #24]
 8009b2c:	3302      	adds	r3, #2
 8009b2e:	61bb      	str	r3, [r7, #24]
 8009b30:	e007      	b.n	8009b42 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009b32:	69fb      	ldr	r3, [r7, #28]
 8009b34:	781a      	ldrb	r2, [r3, #0]
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009b3c:	69fb      	ldr	r3, [r7, #28]
 8009b3e:	3301      	adds	r3, #1
 8009b40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009b48:	b29b      	uxth	r3, r3
 8009b4a:	3b01      	subs	r3, #1
 8009b4c:	b29a      	uxth	r2, r3
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009b5a:	b29b      	uxth	r3, r3
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d1c8      	bne.n	8009af2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	9300      	str	r3, [sp, #0]
 8009b64:	697b      	ldr	r3, [r7, #20]
 8009b66:	2200      	movs	r2, #0
 8009b68:	2140      	movs	r1, #64	@ 0x40
 8009b6a:	68f8      	ldr	r0, [r7, #12]
 8009b6c:	f001 f8f2 	bl	800ad54 <UART_WaitOnFlagUntilTimeout>
 8009b70:	4603      	mov	r3, r0
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d005      	beq.n	8009b82 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	2220      	movs	r2, #32
 8009b7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009b7e:	2303      	movs	r3, #3
 8009b80:	e006      	b.n	8009b90 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	2220      	movs	r2, #32
 8009b86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	e000      	b.n	8009b90 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009b8e:	2302      	movs	r3, #2
  }
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	3720      	adds	r7, #32
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}

08009b98 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b08a      	sub	sp, #40	@ 0x28
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	60f8      	str	r0, [r7, #12]
 8009ba0:	60b9      	str	r1, [r7, #8]
 8009ba2:	4613      	mov	r3, r2
 8009ba4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009bac:	2b20      	cmp	r3, #32
 8009bae:	d137      	bne.n	8009c20 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d002      	beq.n	8009bbc <HAL_UART_Receive_DMA+0x24>
 8009bb6:	88fb      	ldrh	r3, [r7, #6]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d101      	bne.n	8009bc0 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	e030      	b.n	8009c22 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	4a18      	ldr	r2, [pc, #96]	@ (8009c2c <HAL_UART_Receive_DMA+0x94>)
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	d01f      	beq.n	8009c10 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	685b      	ldr	r3, [r3, #4]
 8009bd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d018      	beq.n	8009c10 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009be4:	697b      	ldr	r3, [r7, #20]
 8009be6:	e853 3f00 	ldrex	r3, [r3]
 8009bea:	613b      	str	r3, [r7, #16]
   return(result);
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009bf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	461a      	mov	r2, r3
 8009bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bfc:	623b      	str	r3, [r7, #32]
 8009bfe:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c00:	69f9      	ldr	r1, [r7, #28]
 8009c02:	6a3a      	ldr	r2, [r7, #32]
 8009c04:	e841 2300 	strex	r3, r2, [r1]
 8009c08:	61bb      	str	r3, [r7, #24]
   return(result);
 8009c0a:	69bb      	ldr	r3, [r7, #24]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d1e6      	bne.n	8009bde <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009c10:	88fb      	ldrh	r3, [r7, #6]
 8009c12:	461a      	mov	r2, r3
 8009c14:	68b9      	ldr	r1, [r7, #8]
 8009c16:	68f8      	ldr	r0, [r7, #12]
 8009c18:	f001 f90a 	bl	800ae30 <UART_Start_Receive_DMA>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	e000      	b.n	8009c22 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009c20:	2302      	movs	r3, #2
  }
}
 8009c22:	4618      	mov	r0, r3
 8009c24:	3728      	adds	r7, #40	@ 0x28
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}
 8009c2a:	bf00      	nop
 8009c2c:	40008000 	.word	0x40008000

08009c30 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b0a0      	sub	sp, #128	@ 0x80
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009c40:	e853 3f00 	ldrex	r3, [r3]
 8009c44:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8009c46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009c48:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8009c4c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	461a      	mov	r2, r3
 8009c54:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009c56:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009c58:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c5a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009c5c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009c5e:	e841 2300 	strex	r3, r2, [r1]
 8009c62:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009c64:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d1e6      	bne.n	8009c38 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	3308      	adds	r3, #8
 8009c70:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c74:	e853 3f00 	ldrex	r3, [r3]
 8009c78:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009c7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c7c:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8009c80:	f023 0301 	bic.w	r3, r3, #1
 8009c84:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	3308      	adds	r3, #8
 8009c8c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8009c8e:	657a      	str	r2, [r7, #84]	@ 0x54
 8009c90:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c92:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009c94:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009c96:	e841 2300 	strex	r3, r2, [r1]
 8009c9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009c9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d1e3      	bne.n	8009c6a <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ca6:	2b01      	cmp	r3, #1
 8009ca8:	d118      	bne.n	8009cdc <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cb2:	e853 3f00 	ldrex	r3, [r3]
 8009cb6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cba:	f023 0310 	bic.w	r3, r3, #16
 8009cbe:	677b      	str	r3, [r7, #116]	@ 0x74
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	461a      	mov	r2, r3
 8009cc6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009cc8:	643b      	str	r3, [r7, #64]	@ 0x40
 8009cca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ccc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009cce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009cd0:	e841 2300 	strex	r3, r2, [r1]
 8009cd4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d1e6      	bne.n	8009caa <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	689b      	ldr	r3, [r3, #8]
 8009ce2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ce6:	2b80      	cmp	r3, #128	@ 0x80
 8009ce8:	d137      	bne.n	8009d5a <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	3308      	adds	r3, #8
 8009cf0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cf2:	6a3b      	ldr	r3, [r7, #32]
 8009cf4:	e853 3f00 	ldrex	r3, [r3]
 8009cf8:	61fb      	str	r3, [r7, #28]
   return(result);
 8009cfa:	69fb      	ldr	r3, [r7, #28]
 8009cfc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009d00:	673b      	str	r3, [r7, #112]	@ 0x70
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	3308      	adds	r3, #8
 8009d08:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009d0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d12:	e841 2300 	strex	r3, r2, [r1]
 8009d16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d1e5      	bne.n	8009cea <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d019      	beq.n	8009d5a <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d32:	4618      	mov	r0, r3
 8009d34:	f7fb faf5 	bl	8005322 <HAL_DMA_Abort>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d00d      	beq.n	8009d5a <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d42:	4618      	mov	r0, r3
 8009d44:	f7fb fc5c 	bl	8005600 <HAL_DMA_GetError>
 8009d48:	4603      	mov	r3, r0
 8009d4a:	2b20      	cmp	r3, #32
 8009d4c:	d105      	bne.n	8009d5a <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2210      	movs	r2, #16
 8009d52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8009d56:	2303      	movs	r3, #3
 8009d58:	e073      	b.n	8009e42 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	689b      	ldr	r3, [r3, #8]
 8009d60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d64:	2b40      	cmp	r3, #64	@ 0x40
 8009d66:	d13b      	bne.n	8009de0 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	3308      	adds	r3, #8
 8009d6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	e853 3f00 	ldrex	r3, [r3]
 8009d76:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d78:	68bb      	ldr	r3, [r7, #8]
 8009d7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d7e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	3308      	adds	r3, #8
 8009d86:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009d88:	61ba      	str	r2, [r7, #24]
 8009d8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d8c:	6979      	ldr	r1, [r7, #20]
 8009d8e:	69ba      	ldr	r2, [r7, #24]
 8009d90:	e841 2300 	strex	r3, r2, [r1]
 8009d94:	613b      	str	r3, [r7, #16]
   return(result);
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d1e5      	bne.n	8009d68 <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d01c      	beq.n	8009de0 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009dac:	2200      	movs	r2, #0
 8009dae:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009db6:	4618      	mov	r0, r3
 8009db8:	f7fb fab3 	bl	8005322 <HAL_DMA_Abort>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d00e      	beq.n	8009de0 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009dc8:	4618      	mov	r0, r3
 8009dca:	f7fb fc19 	bl	8005600 <HAL_DMA_GetError>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	2b20      	cmp	r3, #32
 8009dd2:	d105      	bne.n	8009de0 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2210      	movs	r2, #16
 8009dd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8009ddc:	2303      	movs	r3, #3
 8009dde:	e030      	b.n	8009e42 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2200      	movs	r2, #0
 8009de4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2200      	movs	r2, #0
 8009dec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	220f      	movs	r2, #15
 8009df6:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009dfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009e00:	d107      	bne.n	8009e12 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	699a      	ldr	r2, [r3, #24]
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f042 0210 	orr.w	r2, r2, #16
 8009e10:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	699a      	ldr	r2, [r3, #24]
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f042 0208 	orr.w	r2, r2, #8
 8009e20:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2220      	movs	r2, #32
 8009e26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2220      	movs	r2, #32
 8009e2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2200      	movs	r2, #0
 8009e36:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8009e40:	2300      	movs	r3, #0
}
 8009e42:	4618      	mov	r0, r3
 8009e44:	3780      	adds	r7, #128	@ 0x80
 8009e46:	46bd      	mov	sp, r7
 8009e48:	bd80      	pop	{r7, pc}
	...

08009e4c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b0ba      	sub	sp, #232	@ 0xe8
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	69db      	ldr	r3, [r3, #28]
 8009e5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	689b      	ldr	r3, [r3, #8]
 8009e6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009e72:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009e76:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009e7a:	4013      	ands	r3, r2
 8009e7c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009e80:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d11b      	bne.n	8009ec0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009e88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e8c:	f003 0320 	and.w	r3, r3, #32
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d015      	beq.n	8009ec0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009e94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e98:	f003 0320 	and.w	r3, r3, #32
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d105      	bne.n	8009eac <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009ea0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009ea4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d009      	beq.n	8009ec0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	f000 8300 	beq.w	800a4b6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	4798      	blx	r3
      }
      return;
 8009ebe:	e2fa      	b.n	800a4b6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009ec0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	f000 8123 	beq.w	800a110 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009eca:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009ece:	4b8d      	ldr	r3, [pc, #564]	@ (800a104 <HAL_UART_IRQHandler+0x2b8>)
 8009ed0:	4013      	ands	r3, r2
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d106      	bne.n	8009ee4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009ed6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009eda:	4b8b      	ldr	r3, [pc, #556]	@ (800a108 <HAL_UART_IRQHandler+0x2bc>)
 8009edc:	4013      	ands	r3, r2
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	f000 8116 	beq.w	800a110 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009ee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ee8:	f003 0301 	and.w	r3, r3, #1
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d011      	beq.n	8009f14 <HAL_UART_IRQHandler+0xc8>
 8009ef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ef4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d00b      	beq.n	8009f14 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	2201      	movs	r2, #1
 8009f02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f0a:	f043 0201 	orr.w	r2, r3, #1
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009f14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f18:	f003 0302 	and.w	r3, r3, #2
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d011      	beq.n	8009f44 <HAL_UART_IRQHandler+0xf8>
 8009f20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f24:	f003 0301 	and.w	r3, r3, #1
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d00b      	beq.n	8009f44 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	2202      	movs	r2, #2
 8009f32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f3a:	f043 0204 	orr.w	r2, r3, #4
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009f44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f48:	f003 0304 	and.w	r3, r3, #4
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d011      	beq.n	8009f74 <HAL_UART_IRQHandler+0x128>
 8009f50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009f54:	f003 0301 	and.w	r3, r3, #1
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d00b      	beq.n	8009f74 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	2204      	movs	r2, #4
 8009f62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f6a:	f043 0202 	orr.w	r2, r3, #2
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009f74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f78:	f003 0308 	and.w	r3, r3, #8
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d017      	beq.n	8009fb0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009f80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f84:	f003 0320 	and.w	r3, r3, #32
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d105      	bne.n	8009f98 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009f8c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009f90:	4b5c      	ldr	r3, [pc, #368]	@ (800a104 <HAL_UART_IRQHandler+0x2b8>)
 8009f92:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d00b      	beq.n	8009fb0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	2208      	movs	r2, #8
 8009f9e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fa6:	f043 0208 	orr.w	r2, r3, #8
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009fb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d012      	beq.n	8009fe2 <HAL_UART_IRQHandler+0x196>
 8009fbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fc0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d00c      	beq.n	8009fe2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009fd0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fd8:	f043 0220 	orr.w	r2, r3, #32
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	f000 8266 	beq.w	800a4ba <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009fee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ff2:	f003 0320 	and.w	r3, r3, #32
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d013      	beq.n	800a022 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009ffa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ffe:	f003 0320 	and.w	r3, r3, #32
 800a002:	2b00      	cmp	r3, #0
 800a004:	d105      	bne.n	800a012 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a006:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a00a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d007      	beq.n	800a022 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a016:	2b00      	cmp	r3, #0
 800a018:	d003      	beq.n	800a022 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a01e:	6878      	ldr	r0, [r7, #4]
 800a020:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a028:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	689b      	ldr	r3, [r3, #8]
 800a032:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a036:	2b40      	cmp	r3, #64	@ 0x40
 800a038:	d005      	beq.n	800a046 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a03a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a03e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a042:	2b00      	cmp	r3, #0
 800a044:	d054      	beq.n	800a0f0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	f000 ffd9 	bl	800affe <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	689b      	ldr	r3, [r3, #8]
 800a052:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a056:	2b40      	cmp	r3, #64	@ 0x40
 800a058:	d146      	bne.n	800a0e8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	3308      	adds	r3, #8
 800a060:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a064:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a068:	e853 3f00 	ldrex	r3, [r3]
 800a06c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a070:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a074:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a078:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	3308      	adds	r3, #8
 800a082:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a086:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a08a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a08e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a092:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a096:	e841 2300 	strex	r3, r2, [r1]
 800a09a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a09e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d1d9      	bne.n	800a05a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d017      	beq.n	800a0e0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0b6:	4a15      	ldr	r2, [pc, #84]	@ (800a10c <HAL_UART_IRQHandler+0x2c0>)
 800a0b8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	f7fb f987 	bl	80053d4 <HAL_DMA_Abort_IT>
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d019      	beq.n	800a100 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0d4:	687a      	ldr	r2, [r7, #4]
 800a0d6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a0da:	4610      	mov	r0, r2
 800a0dc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0de:	e00f      	b.n	800a100 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	f000 fa09 	bl	800a4f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0e6:	e00b      	b.n	800a100 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a0e8:	6878      	ldr	r0, [r7, #4]
 800a0ea:	f000 fa05 	bl	800a4f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0ee:	e007      	b.n	800a100 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a0f0:	6878      	ldr	r0, [r7, #4]
 800a0f2:	f000 fa01 	bl	800a4f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a0fe:	e1dc      	b.n	800a4ba <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a100:	bf00      	nop
    return;
 800a102:	e1da      	b.n	800a4ba <HAL_UART_IRQHandler+0x66e>
 800a104:	10000001 	.word	0x10000001
 800a108:	04000120 	.word	0x04000120
 800a10c:	0800b2b5 	.word	0x0800b2b5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a114:	2b01      	cmp	r3, #1
 800a116:	f040 8170 	bne.w	800a3fa <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a11a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a11e:	f003 0310 	and.w	r3, r3, #16
 800a122:	2b00      	cmp	r3, #0
 800a124:	f000 8169 	beq.w	800a3fa <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a128:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a12c:	f003 0310 	and.w	r3, r3, #16
 800a130:	2b00      	cmp	r3, #0
 800a132:	f000 8162 	beq.w	800a3fa <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	2210      	movs	r2, #16
 800a13c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	689b      	ldr	r3, [r3, #8]
 800a144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a148:	2b40      	cmp	r3, #64	@ 0x40
 800a14a:	f040 80d8 	bne.w	800a2fe <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	685b      	ldr	r3, [r3, #4]
 800a158:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a15c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a160:	2b00      	cmp	r3, #0
 800a162:	f000 80af 	beq.w	800a2c4 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a16c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a170:	429a      	cmp	r2, r3
 800a172:	f080 80a7 	bcs.w	800a2c4 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a17c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	f003 0320 	and.w	r3, r3, #32
 800a18e:	2b00      	cmp	r3, #0
 800a190:	f040 8087 	bne.w	800a2a2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a19c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a1a0:	e853 3f00 	ldrex	r3, [r3]
 800a1a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a1a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a1ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a1b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	461a      	mov	r2, r3
 800a1ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a1be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a1c2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a1ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a1ce:	e841 2300 	strex	r3, r2, [r1]
 800a1d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a1d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d1da      	bne.n	800a194 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	3308      	adds	r3, #8
 800a1e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a1e8:	e853 3f00 	ldrex	r3, [r3]
 800a1ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a1ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a1f0:	f023 0301 	bic.w	r3, r3, #1
 800a1f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	3308      	adds	r3, #8
 800a1fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a202:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a206:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a208:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a20a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a20e:	e841 2300 	strex	r3, r2, [r1]
 800a212:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a214:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a216:	2b00      	cmp	r3, #0
 800a218:	d1e1      	bne.n	800a1de <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	3308      	adds	r3, #8
 800a220:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a222:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a224:	e853 3f00 	ldrex	r3, [r3]
 800a228:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a22a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a22c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a230:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	3308      	adds	r3, #8
 800a23a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a23e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a240:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a242:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a244:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a246:	e841 2300 	strex	r3, r2, [r1]
 800a24a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a24c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d1e3      	bne.n	800a21a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2220      	movs	r2, #32
 800a256:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2200      	movs	r2, #0
 800a25e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a266:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a268:	e853 3f00 	ldrex	r3, [r3]
 800a26c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a26e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a270:	f023 0310 	bic.w	r3, r3, #16
 800a274:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	461a      	mov	r2, r3
 800a27e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a282:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a284:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a286:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a288:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a28a:	e841 2300 	strex	r3, r2, [r1]
 800a28e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a290:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a292:	2b00      	cmp	r3, #0
 800a294:	d1e4      	bne.n	800a260 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a29c:	4618      	mov	r0, r3
 800a29e:	f7fb f840 	bl	8005322 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2202      	movs	r2, #2
 800a2a6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a2b4:	b29b      	uxth	r3, r3
 800a2b6:	1ad3      	subs	r3, r2, r3
 800a2b8:	b29b      	uxth	r3, r3
 800a2ba:	4619      	mov	r1, r3
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f000 f925 	bl	800a50c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800a2c2:	e0fc      	b.n	800a4be <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a2ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a2ce:	429a      	cmp	r2, r3
 800a2d0:	f040 80f5 	bne.w	800a4be <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f003 0320 	and.w	r3, r3, #32
 800a2e2:	2b20      	cmp	r3, #32
 800a2e4:	f040 80eb 	bne.w	800a4be <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2202      	movs	r2, #2
 800a2ec:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a2f4:	4619      	mov	r1, r3
 800a2f6:	6878      	ldr	r0, [r7, #4]
 800a2f8:	f000 f908 	bl	800a50c <HAL_UARTEx_RxEventCallback>
      return;
 800a2fc:	e0df      	b.n	800a4be <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a30a:	b29b      	uxth	r3, r3
 800a30c:	1ad3      	subs	r3, r2, r3
 800a30e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a318:	b29b      	uxth	r3, r3
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	f000 80d1 	beq.w	800a4c2 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800a320:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a324:	2b00      	cmp	r3, #0
 800a326:	f000 80cc 	beq.w	800a4c2 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a332:	e853 3f00 	ldrex	r3, [r3]
 800a336:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a33a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a33e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	461a      	mov	r2, r3
 800a348:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a34c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a34e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a350:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a352:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a354:	e841 2300 	strex	r3, r2, [r1]
 800a358:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a35a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d1e4      	bne.n	800a32a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	3308      	adds	r3, #8
 800a366:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a36a:	e853 3f00 	ldrex	r3, [r3]
 800a36e:	623b      	str	r3, [r7, #32]
   return(result);
 800a370:	6a3b      	ldr	r3, [r7, #32]
 800a372:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a376:	f023 0301 	bic.w	r3, r3, #1
 800a37a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	3308      	adds	r3, #8
 800a384:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a388:	633a      	str	r2, [r7, #48]	@ 0x30
 800a38a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a38c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a38e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a390:	e841 2300 	strex	r3, r2, [r1]
 800a394:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d1e1      	bne.n	800a360 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2220      	movs	r2, #32
 800a3a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	e853 3f00 	ldrex	r3, [r3]
 800a3bc:	60fb      	str	r3, [r7, #12]
   return(result);
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	f023 0310 	bic.w	r3, r3, #16
 800a3c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	461a      	mov	r2, r3
 800a3ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a3d2:	61fb      	str	r3, [r7, #28]
 800a3d4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d6:	69b9      	ldr	r1, [r7, #24]
 800a3d8:	69fa      	ldr	r2, [r7, #28]
 800a3da:	e841 2300 	strex	r3, r2, [r1]
 800a3de:	617b      	str	r3, [r7, #20]
   return(result);
 800a3e0:	697b      	ldr	r3, [r7, #20]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d1e4      	bne.n	800a3b0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2202      	movs	r2, #2
 800a3ea:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a3ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a3f0:	4619      	mov	r1, r3
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	f000 f88a 	bl	800a50c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a3f8:	e063      	b.n	800a4c2 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a3fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a3fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a402:	2b00      	cmp	r3, #0
 800a404:	d00e      	beq.n	800a424 <HAL_UART_IRQHandler+0x5d8>
 800a406:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a40a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d008      	beq.n	800a424 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a41a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a41c:	6878      	ldr	r0, [r7, #4]
 800a41e:	f000 ff86 	bl	800b32e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a422:	e051      	b.n	800a4c8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a424:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a428:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d014      	beq.n	800a45a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a430:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a434:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d105      	bne.n	800a448 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a43c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a440:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a444:	2b00      	cmp	r3, #0
 800a446:	d008      	beq.n	800a45a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d03a      	beq.n	800a4c6 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a454:	6878      	ldr	r0, [r7, #4]
 800a456:	4798      	blx	r3
    }
    return;
 800a458:	e035      	b.n	800a4c6 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a45a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a45e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a462:	2b00      	cmp	r3, #0
 800a464:	d009      	beq.n	800a47a <HAL_UART_IRQHandler+0x62e>
 800a466:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a46a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d003      	beq.n	800a47a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800a472:	6878      	ldr	r0, [r7, #4]
 800a474:	f000 ff30 	bl	800b2d8 <UART_EndTransmit_IT>
    return;
 800a478:	e026      	b.n	800a4c8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a47a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a47e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a482:	2b00      	cmp	r3, #0
 800a484:	d009      	beq.n	800a49a <HAL_UART_IRQHandler+0x64e>
 800a486:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a48a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d003      	beq.n	800a49a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	f000 ff5f 	bl	800b356 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a498:	e016      	b.n	800a4c8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a49a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a49e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d010      	beq.n	800a4c8 <HAL_UART_IRQHandler+0x67c>
 800a4a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	da0c      	bge.n	800a4c8 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f000 ff47 	bl	800b342 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a4b4:	e008      	b.n	800a4c8 <HAL_UART_IRQHandler+0x67c>
      return;
 800a4b6:	bf00      	nop
 800a4b8:	e006      	b.n	800a4c8 <HAL_UART_IRQHandler+0x67c>
    return;
 800a4ba:	bf00      	nop
 800a4bc:	e004      	b.n	800a4c8 <HAL_UART_IRQHandler+0x67c>
      return;
 800a4be:	bf00      	nop
 800a4c0:	e002      	b.n	800a4c8 <HAL_UART_IRQHandler+0x67c>
      return;
 800a4c2:	bf00      	nop
 800a4c4:	e000      	b.n	800a4c8 <HAL_UART_IRQHandler+0x67c>
    return;
 800a4c6:	bf00      	nop
  }
}
 800a4c8:	37e8      	adds	r7, #232	@ 0xe8
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd80      	pop	{r7, pc}
 800a4ce:	bf00      	nop

0800a4d0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b083      	sub	sp, #12
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a4d8:	bf00      	nop
 800a4da:	370c      	adds	r7, #12
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr

0800a4e4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	b083      	sub	sp, #12
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a4ec:	bf00      	nop
 800a4ee:	370c      	adds	r7, #12
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f6:	4770      	bx	lr

0800a4f8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b083      	sub	sp, #12
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a500:	bf00      	nop
 800a502:	370c      	adds	r7, #12
 800a504:	46bd      	mov	sp, r7
 800a506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50a:	4770      	bx	lr

0800a50c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a50c:	b480      	push	{r7}
 800a50e:	b083      	sub	sp, #12
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
 800a514:	460b      	mov	r3, r1
 800a516:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a518:	bf00      	nop
 800a51a:	370c      	adds	r7, #12
 800a51c:	46bd      	mov	sp, r7
 800a51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a522:	4770      	bx	lr

0800a524 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a524:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a528:	b08c      	sub	sp, #48	@ 0x30
 800a52a:	af00      	add	r7, sp, #0
 800a52c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a52e:	2300      	movs	r3, #0
 800a530:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a534:	697b      	ldr	r3, [r7, #20]
 800a536:	689a      	ldr	r2, [r3, #8]
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	691b      	ldr	r3, [r3, #16]
 800a53c:	431a      	orrs	r2, r3
 800a53e:	697b      	ldr	r3, [r7, #20]
 800a540:	695b      	ldr	r3, [r3, #20]
 800a542:	431a      	orrs	r2, r3
 800a544:	697b      	ldr	r3, [r7, #20]
 800a546:	69db      	ldr	r3, [r3, #28]
 800a548:	4313      	orrs	r3, r2
 800a54a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	681a      	ldr	r2, [r3, #0]
 800a552:	4bab      	ldr	r3, [pc, #684]	@ (800a800 <UART_SetConfig+0x2dc>)
 800a554:	4013      	ands	r3, r2
 800a556:	697a      	ldr	r2, [r7, #20]
 800a558:	6812      	ldr	r2, [r2, #0]
 800a55a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a55c:	430b      	orrs	r3, r1
 800a55e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a560:	697b      	ldr	r3, [r7, #20]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	685b      	ldr	r3, [r3, #4]
 800a566:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a56a:	697b      	ldr	r3, [r7, #20]
 800a56c:	68da      	ldr	r2, [r3, #12]
 800a56e:	697b      	ldr	r3, [r7, #20]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	430a      	orrs	r2, r1
 800a574:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a576:	697b      	ldr	r3, [r7, #20]
 800a578:	699b      	ldr	r3, [r3, #24]
 800a57a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a57c:	697b      	ldr	r3, [r7, #20]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4aa0      	ldr	r2, [pc, #640]	@ (800a804 <UART_SetConfig+0x2e0>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d004      	beq.n	800a590 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a586:	697b      	ldr	r3, [r7, #20]
 800a588:	6a1b      	ldr	r3, [r3, #32]
 800a58a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a58c:	4313      	orrs	r3, r2
 800a58e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a590:	697b      	ldr	r3, [r7, #20]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	689b      	ldr	r3, [r3, #8]
 800a596:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a59a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a59e:	697a      	ldr	r2, [r7, #20]
 800a5a0:	6812      	ldr	r2, [r2, #0]
 800a5a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a5a4:	430b      	orrs	r3, r1
 800a5a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5ae:	f023 010f 	bic.w	r1, r3, #15
 800a5b2:	697b      	ldr	r3, [r7, #20]
 800a5b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a5b6:	697b      	ldr	r3, [r7, #20]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	430a      	orrs	r2, r1
 800a5bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a5be:	697b      	ldr	r3, [r7, #20]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	4a91      	ldr	r2, [pc, #580]	@ (800a808 <UART_SetConfig+0x2e4>)
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d125      	bne.n	800a614 <UART_SetConfig+0xf0>
 800a5c8:	4b90      	ldr	r3, [pc, #576]	@ (800a80c <UART_SetConfig+0x2e8>)
 800a5ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5ce:	f003 0303 	and.w	r3, r3, #3
 800a5d2:	2b03      	cmp	r3, #3
 800a5d4:	d81a      	bhi.n	800a60c <UART_SetConfig+0xe8>
 800a5d6:	a201      	add	r2, pc, #4	@ (adr r2, 800a5dc <UART_SetConfig+0xb8>)
 800a5d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5dc:	0800a5ed 	.word	0x0800a5ed
 800a5e0:	0800a5fd 	.word	0x0800a5fd
 800a5e4:	0800a5f5 	.word	0x0800a5f5
 800a5e8:	0800a605 	.word	0x0800a605
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5f2:	e0d6      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a5f4:	2302      	movs	r3, #2
 800a5f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a5fa:	e0d2      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a5fc:	2304      	movs	r3, #4
 800a5fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a602:	e0ce      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a604:	2308      	movs	r3, #8
 800a606:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a60a:	e0ca      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a60c:	2310      	movs	r3, #16
 800a60e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a612:	e0c6      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a614:	697b      	ldr	r3, [r7, #20]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	4a7d      	ldr	r2, [pc, #500]	@ (800a810 <UART_SetConfig+0x2ec>)
 800a61a:	4293      	cmp	r3, r2
 800a61c:	d138      	bne.n	800a690 <UART_SetConfig+0x16c>
 800a61e:	4b7b      	ldr	r3, [pc, #492]	@ (800a80c <UART_SetConfig+0x2e8>)
 800a620:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a624:	f003 030c 	and.w	r3, r3, #12
 800a628:	2b0c      	cmp	r3, #12
 800a62a:	d82d      	bhi.n	800a688 <UART_SetConfig+0x164>
 800a62c:	a201      	add	r2, pc, #4	@ (adr r2, 800a634 <UART_SetConfig+0x110>)
 800a62e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a632:	bf00      	nop
 800a634:	0800a669 	.word	0x0800a669
 800a638:	0800a689 	.word	0x0800a689
 800a63c:	0800a689 	.word	0x0800a689
 800a640:	0800a689 	.word	0x0800a689
 800a644:	0800a679 	.word	0x0800a679
 800a648:	0800a689 	.word	0x0800a689
 800a64c:	0800a689 	.word	0x0800a689
 800a650:	0800a689 	.word	0x0800a689
 800a654:	0800a671 	.word	0x0800a671
 800a658:	0800a689 	.word	0x0800a689
 800a65c:	0800a689 	.word	0x0800a689
 800a660:	0800a689 	.word	0x0800a689
 800a664:	0800a681 	.word	0x0800a681
 800a668:	2300      	movs	r3, #0
 800a66a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a66e:	e098      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a670:	2302      	movs	r3, #2
 800a672:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a676:	e094      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a678:	2304      	movs	r3, #4
 800a67a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a67e:	e090      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a680:	2308      	movs	r3, #8
 800a682:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a686:	e08c      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a688:	2310      	movs	r3, #16
 800a68a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a68e:	e088      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a690:	697b      	ldr	r3, [r7, #20]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	4a5f      	ldr	r2, [pc, #380]	@ (800a814 <UART_SetConfig+0x2f0>)
 800a696:	4293      	cmp	r3, r2
 800a698:	d125      	bne.n	800a6e6 <UART_SetConfig+0x1c2>
 800a69a:	4b5c      	ldr	r3, [pc, #368]	@ (800a80c <UART_SetConfig+0x2e8>)
 800a69c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6a0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a6a4:	2b30      	cmp	r3, #48	@ 0x30
 800a6a6:	d016      	beq.n	800a6d6 <UART_SetConfig+0x1b2>
 800a6a8:	2b30      	cmp	r3, #48	@ 0x30
 800a6aa:	d818      	bhi.n	800a6de <UART_SetConfig+0x1ba>
 800a6ac:	2b20      	cmp	r3, #32
 800a6ae:	d00a      	beq.n	800a6c6 <UART_SetConfig+0x1a2>
 800a6b0:	2b20      	cmp	r3, #32
 800a6b2:	d814      	bhi.n	800a6de <UART_SetConfig+0x1ba>
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d002      	beq.n	800a6be <UART_SetConfig+0x19a>
 800a6b8:	2b10      	cmp	r3, #16
 800a6ba:	d008      	beq.n	800a6ce <UART_SetConfig+0x1aa>
 800a6bc:	e00f      	b.n	800a6de <UART_SetConfig+0x1ba>
 800a6be:	2300      	movs	r3, #0
 800a6c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6c4:	e06d      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a6c6:	2302      	movs	r3, #2
 800a6c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6cc:	e069      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a6ce:	2304      	movs	r3, #4
 800a6d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6d4:	e065      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a6d6:	2308      	movs	r3, #8
 800a6d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6dc:	e061      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a6de:	2310      	movs	r3, #16
 800a6e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a6e4:	e05d      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a6e6:	697b      	ldr	r3, [r7, #20]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	4a4b      	ldr	r2, [pc, #300]	@ (800a818 <UART_SetConfig+0x2f4>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d125      	bne.n	800a73c <UART_SetConfig+0x218>
 800a6f0:	4b46      	ldr	r3, [pc, #280]	@ (800a80c <UART_SetConfig+0x2e8>)
 800a6f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6f6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a6fa:	2bc0      	cmp	r3, #192	@ 0xc0
 800a6fc:	d016      	beq.n	800a72c <UART_SetConfig+0x208>
 800a6fe:	2bc0      	cmp	r3, #192	@ 0xc0
 800a700:	d818      	bhi.n	800a734 <UART_SetConfig+0x210>
 800a702:	2b80      	cmp	r3, #128	@ 0x80
 800a704:	d00a      	beq.n	800a71c <UART_SetConfig+0x1f8>
 800a706:	2b80      	cmp	r3, #128	@ 0x80
 800a708:	d814      	bhi.n	800a734 <UART_SetConfig+0x210>
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d002      	beq.n	800a714 <UART_SetConfig+0x1f0>
 800a70e:	2b40      	cmp	r3, #64	@ 0x40
 800a710:	d008      	beq.n	800a724 <UART_SetConfig+0x200>
 800a712:	e00f      	b.n	800a734 <UART_SetConfig+0x210>
 800a714:	2300      	movs	r3, #0
 800a716:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a71a:	e042      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a71c:	2302      	movs	r3, #2
 800a71e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a722:	e03e      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a724:	2304      	movs	r3, #4
 800a726:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a72a:	e03a      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a72c:	2308      	movs	r3, #8
 800a72e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a732:	e036      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a734:	2310      	movs	r3, #16
 800a736:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a73a:	e032      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	4a30      	ldr	r2, [pc, #192]	@ (800a804 <UART_SetConfig+0x2e0>)
 800a742:	4293      	cmp	r3, r2
 800a744:	d12a      	bne.n	800a79c <UART_SetConfig+0x278>
 800a746:	4b31      	ldr	r3, [pc, #196]	@ (800a80c <UART_SetConfig+0x2e8>)
 800a748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a74c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a750:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a754:	d01a      	beq.n	800a78c <UART_SetConfig+0x268>
 800a756:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a75a:	d81b      	bhi.n	800a794 <UART_SetConfig+0x270>
 800a75c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a760:	d00c      	beq.n	800a77c <UART_SetConfig+0x258>
 800a762:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a766:	d815      	bhi.n	800a794 <UART_SetConfig+0x270>
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d003      	beq.n	800a774 <UART_SetConfig+0x250>
 800a76c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a770:	d008      	beq.n	800a784 <UART_SetConfig+0x260>
 800a772:	e00f      	b.n	800a794 <UART_SetConfig+0x270>
 800a774:	2300      	movs	r3, #0
 800a776:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a77a:	e012      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a77c:	2302      	movs	r3, #2
 800a77e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a782:	e00e      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a784:	2304      	movs	r3, #4
 800a786:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a78a:	e00a      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a78c:	2308      	movs	r3, #8
 800a78e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a792:	e006      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a794:	2310      	movs	r3, #16
 800a796:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a79a:	e002      	b.n	800a7a2 <UART_SetConfig+0x27e>
 800a79c:	2310      	movs	r3, #16
 800a79e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a7a2:	697b      	ldr	r3, [r7, #20]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4a17      	ldr	r2, [pc, #92]	@ (800a804 <UART_SetConfig+0x2e0>)
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	f040 80a8 	bne.w	800a8fe <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a7ae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a7b2:	2b08      	cmp	r3, #8
 800a7b4:	d834      	bhi.n	800a820 <UART_SetConfig+0x2fc>
 800a7b6:	a201      	add	r2, pc, #4	@ (adr r2, 800a7bc <UART_SetConfig+0x298>)
 800a7b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7bc:	0800a7e1 	.word	0x0800a7e1
 800a7c0:	0800a821 	.word	0x0800a821
 800a7c4:	0800a7e9 	.word	0x0800a7e9
 800a7c8:	0800a821 	.word	0x0800a821
 800a7cc:	0800a7ef 	.word	0x0800a7ef
 800a7d0:	0800a821 	.word	0x0800a821
 800a7d4:	0800a821 	.word	0x0800a821
 800a7d8:	0800a821 	.word	0x0800a821
 800a7dc:	0800a7f7 	.word	0x0800a7f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a7e0:	f7fc fe1a 	bl	8007418 <HAL_RCC_GetPCLK1Freq>
 800a7e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a7e6:	e021      	b.n	800a82c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a7e8:	4b0c      	ldr	r3, [pc, #48]	@ (800a81c <UART_SetConfig+0x2f8>)
 800a7ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a7ec:	e01e      	b.n	800a82c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a7ee:	f7fc fda7 	bl	8007340 <HAL_RCC_GetSysClockFreq>
 800a7f2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a7f4:	e01a      	b.n	800a82c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a7f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a7fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a7fc:	e016      	b.n	800a82c <UART_SetConfig+0x308>
 800a7fe:	bf00      	nop
 800a800:	cfff69f3 	.word	0xcfff69f3
 800a804:	40008000 	.word	0x40008000
 800a808:	40013800 	.word	0x40013800
 800a80c:	40021000 	.word	0x40021000
 800a810:	40004400 	.word	0x40004400
 800a814:	40004800 	.word	0x40004800
 800a818:	40004c00 	.word	0x40004c00
 800a81c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800a820:	2300      	movs	r3, #0
 800a822:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a824:	2301      	movs	r3, #1
 800a826:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a82a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a82c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a82e:	2b00      	cmp	r3, #0
 800a830:	f000 812a 	beq.w	800aa88 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a834:	697b      	ldr	r3, [r7, #20]
 800a836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a838:	4a9e      	ldr	r2, [pc, #632]	@ (800aab4 <UART_SetConfig+0x590>)
 800a83a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a83e:	461a      	mov	r2, r3
 800a840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a842:	fbb3 f3f2 	udiv	r3, r3, r2
 800a846:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a848:	697b      	ldr	r3, [r7, #20]
 800a84a:	685a      	ldr	r2, [r3, #4]
 800a84c:	4613      	mov	r3, r2
 800a84e:	005b      	lsls	r3, r3, #1
 800a850:	4413      	add	r3, r2
 800a852:	69ba      	ldr	r2, [r7, #24]
 800a854:	429a      	cmp	r2, r3
 800a856:	d305      	bcc.n	800a864 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a858:	697b      	ldr	r3, [r7, #20]
 800a85a:	685b      	ldr	r3, [r3, #4]
 800a85c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a85e:	69ba      	ldr	r2, [r7, #24]
 800a860:	429a      	cmp	r2, r3
 800a862:	d903      	bls.n	800a86c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800a864:	2301      	movs	r3, #1
 800a866:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a86a:	e10d      	b.n	800aa88 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a86c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a86e:	2200      	movs	r2, #0
 800a870:	60bb      	str	r3, [r7, #8]
 800a872:	60fa      	str	r2, [r7, #12]
 800a874:	697b      	ldr	r3, [r7, #20]
 800a876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a878:	4a8e      	ldr	r2, [pc, #568]	@ (800aab4 <UART_SetConfig+0x590>)
 800a87a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a87e:	b29b      	uxth	r3, r3
 800a880:	2200      	movs	r2, #0
 800a882:	603b      	str	r3, [r7, #0]
 800a884:	607a      	str	r2, [r7, #4]
 800a886:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a88a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a88e:	f7f6 fa23 	bl	8000cd8 <__aeabi_uldivmod>
 800a892:	4602      	mov	r2, r0
 800a894:	460b      	mov	r3, r1
 800a896:	4610      	mov	r0, r2
 800a898:	4619      	mov	r1, r3
 800a89a:	f04f 0200 	mov.w	r2, #0
 800a89e:	f04f 0300 	mov.w	r3, #0
 800a8a2:	020b      	lsls	r3, r1, #8
 800a8a4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a8a8:	0202      	lsls	r2, r0, #8
 800a8aa:	6979      	ldr	r1, [r7, #20]
 800a8ac:	6849      	ldr	r1, [r1, #4]
 800a8ae:	0849      	lsrs	r1, r1, #1
 800a8b0:	2000      	movs	r0, #0
 800a8b2:	460c      	mov	r4, r1
 800a8b4:	4605      	mov	r5, r0
 800a8b6:	eb12 0804 	adds.w	r8, r2, r4
 800a8ba:	eb43 0905 	adc.w	r9, r3, r5
 800a8be:	697b      	ldr	r3, [r7, #20]
 800a8c0:	685b      	ldr	r3, [r3, #4]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	469a      	mov	sl, r3
 800a8c6:	4693      	mov	fp, r2
 800a8c8:	4652      	mov	r2, sl
 800a8ca:	465b      	mov	r3, fp
 800a8cc:	4640      	mov	r0, r8
 800a8ce:	4649      	mov	r1, r9
 800a8d0:	f7f6 fa02 	bl	8000cd8 <__aeabi_uldivmod>
 800a8d4:	4602      	mov	r2, r0
 800a8d6:	460b      	mov	r3, r1
 800a8d8:	4613      	mov	r3, r2
 800a8da:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a8dc:	6a3b      	ldr	r3, [r7, #32]
 800a8de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a8e2:	d308      	bcc.n	800a8f6 <UART_SetConfig+0x3d2>
 800a8e4:	6a3b      	ldr	r3, [r7, #32]
 800a8e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a8ea:	d204      	bcs.n	800a8f6 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800a8ec:	697b      	ldr	r3, [r7, #20]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	6a3a      	ldr	r2, [r7, #32]
 800a8f2:	60da      	str	r2, [r3, #12]
 800a8f4:	e0c8      	b.n	800aa88 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a8fc:	e0c4      	b.n	800aa88 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a8fe:	697b      	ldr	r3, [r7, #20]
 800a900:	69db      	ldr	r3, [r3, #28]
 800a902:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a906:	d167      	bne.n	800a9d8 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800a908:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a90c:	2b08      	cmp	r3, #8
 800a90e:	d828      	bhi.n	800a962 <UART_SetConfig+0x43e>
 800a910:	a201      	add	r2, pc, #4	@ (adr r2, 800a918 <UART_SetConfig+0x3f4>)
 800a912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a916:	bf00      	nop
 800a918:	0800a93d 	.word	0x0800a93d
 800a91c:	0800a945 	.word	0x0800a945
 800a920:	0800a94d 	.word	0x0800a94d
 800a924:	0800a963 	.word	0x0800a963
 800a928:	0800a953 	.word	0x0800a953
 800a92c:	0800a963 	.word	0x0800a963
 800a930:	0800a963 	.word	0x0800a963
 800a934:	0800a963 	.word	0x0800a963
 800a938:	0800a95b 	.word	0x0800a95b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a93c:	f7fc fd6c 	bl	8007418 <HAL_RCC_GetPCLK1Freq>
 800a940:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a942:	e014      	b.n	800a96e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a944:	f7fc fd7e 	bl	8007444 <HAL_RCC_GetPCLK2Freq>
 800a948:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a94a:	e010      	b.n	800a96e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a94c:	4b5a      	ldr	r3, [pc, #360]	@ (800aab8 <UART_SetConfig+0x594>)
 800a94e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a950:	e00d      	b.n	800a96e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a952:	f7fc fcf5 	bl	8007340 <HAL_RCC_GetSysClockFreq>
 800a956:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a958:	e009      	b.n	800a96e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a95a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a95e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a960:	e005      	b.n	800a96e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800a962:	2300      	movs	r3, #0
 800a964:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a966:	2301      	movs	r3, #1
 800a968:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a96c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a970:	2b00      	cmp	r3, #0
 800a972:	f000 8089 	beq.w	800aa88 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a976:	697b      	ldr	r3, [r7, #20]
 800a978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a97a:	4a4e      	ldr	r2, [pc, #312]	@ (800aab4 <UART_SetConfig+0x590>)
 800a97c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a980:	461a      	mov	r2, r3
 800a982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a984:	fbb3 f3f2 	udiv	r3, r3, r2
 800a988:	005a      	lsls	r2, r3, #1
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	685b      	ldr	r3, [r3, #4]
 800a98e:	085b      	lsrs	r3, r3, #1
 800a990:	441a      	add	r2, r3
 800a992:	697b      	ldr	r3, [r7, #20]
 800a994:	685b      	ldr	r3, [r3, #4]
 800a996:	fbb2 f3f3 	udiv	r3, r2, r3
 800a99a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a99c:	6a3b      	ldr	r3, [r7, #32]
 800a99e:	2b0f      	cmp	r3, #15
 800a9a0:	d916      	bls.n	800a9d0 <UART_SetConfig+0x4ac>
 800a9a2:	6a3b      	ldr	r3, [r7, #32]
 800a9a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9a8:	d212      	bcs.n	800a9d0 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a9aa:	6a3b      	ldr	r3, [r7, #32]
 800a9ac:	b29b      	uxth	r3, r3
 800a9ae:	f023 030f 	bic.w	r3, r3, #15
 800a9b2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a9b4:	6a3b      	ldr	r3, [r7, #32]
 800a9b6:	085b      	lsrs	r3, r3, #1
 800a9b8:	b29b      	uxth	r3, r3
 800a9ba:	f003 0307 	and.w	r3, r3, #7
 800a9be:	b29a      	uxth	r2, r3
 800a9c0:	8bfb      	ldrh	r3, [r7, #30]
 800a9c2:	4313      	orrs	r3, r2
 800a9c4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a9c6:	697b      	ldr	r3, [r7, #20]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	8bfa      	ldrh	r2, [r7, #30]
 800a9cc:	60da      	str	r2, [r3, #12]
 800a9ce:	e05b      	b.n	800aa88 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a9d0:	2301      	movs	r3, #1
 800a9d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a9d6:	e057      	b.n	800aa88 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a9d8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a9dc:	2b08      	cmp	r3, #8
 800a9de:	d828      	bhi.n	800aa32 <UART_SetConfig+0x50e>
 800a9e0:	a201      	add	r2, pc, #4	@ (adr r2, 800a9e8 <UART_SetConfig+0x4c4>)
 800a9e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9e6:	bf00      	nop
 800a9e8:	0800aa0d 	.word	0x0800aa0d
 800a9ec:	0800aa15 	.word	0x0800aa15
 800a9f0:	0800aa1d 	.word	0x0800aa1d
 800a9f4:	0800aa33 	.word	0x0800aa33
 800a9f8:	0800aa23 	.word	0x0800aa23
 800a9fc:	0800aa33 	.word	0x0800aa33
 800aa00:	0800aa33 	.word	0x0800aa33
 800aa04:	0800aa33 	.word	0x0800aa33
 800aa08:	0800aa2b 	.word	0x0800aa2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aa0c:	f7fc fd04 	bl	8007418 <HAL_RCC_GetPCLK1Freq>
 800aa10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa12:	e014      	b.n	800aa3e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aa14:	f7fc fd16 	bl	8007444 <HAL_RCC_GetPCLK2Freq>
 800aa18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa1a:	e010      	b.n	800aa3e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aa1c:	4b26      	ldr	r3, [pc, #152]	@ (800aab8 <UART_SetConfig+0x594>)
 800aa1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa20:	e00d      	b.n	800aa3e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aa22:	f7fc fc8d 	bl	8007340 <HAL_RCC_GetSysClockFreq>
 800aa26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800aa28:	e009      	b.n	800aa3e <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aa2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aa30:	e005      	b.n	800aa3e <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800aa32:	2300      	movs	r3, #0
 800aa34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aa36:	2301      	movs	r3, #1
 800aa38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aa3c:	bf00      	nop
    }

    if (pclk != 0U)
 800aa3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d021      	beq.n	800aa88 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa44:	697b      	ldr	r3, [r7, #20]
 800aa46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa48:	4a1a      	ldr	r2, [pc, #104]	@ (800aab4 <UART_SetConfig+0x590>)
 800aa4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa4e:	461a      	mov	r2, r3
 800aa50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa52:	fbb3 f2f2 	udiv	r2, r3, r2
 800aa56:	697b      	ldr	r3, [r7, #20]
 800aa58:	685b      	ldr	r3, [r3, #4]
 800aa5a:	085b      	lsrs	r3, r3, #1
 800aa5c:	441a      	add	r2, r3
 800aa5e:	697b      	ldr	r3, [r7, #20]
 800aa60:	685b      	ldr	r3, [r3, #4]
 800aa62:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa66:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa68:	6a3b      	ldr	r3, [r7, #32]
 800aa6a:	2b0f      	cmp	r3, #15
 800aa6c:	d909      	bls.n	800aa82 <UART_SetConfig+0x55e>
 800aa6e:	6a3b      	ldr	r3, [r7, #32]
 800aa70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aa74:	d205      	bcs.n	800aa82 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aa76:	6a3b      	ldr	r3, [r7, #32]
 800aa78:	b29a      	uxth	r2, r3
 800aa7a:	697b      	ldr	r3, [r7, #20]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	60da      	str	r2, [r3, #12]
 800aa80:	e002      	b.n	800aa88 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800aa82:	2301      	movs	r3, #1
 800aa84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800aa88:	697b      	ldr	r3, [r7, #20]
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800aa90:	697b      	ldr	r3, [r7, #20]
 800aa92:	2201      	movs	r2, #1
 800aa94:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aa98:	697b      	ldr	r3, [r7, #20]
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800aaa4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	3730      	adds	r7, #48	@ 0x30
 800aaac:	46bd      	mov	sp, r7
 800aaae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800aab2:	bf00      	nop
 800aab4:	08012618 	.word	0x08012618
 800aab8:	00f42400 	.word	0x00f42400

0800aabc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800aabc:	b480      	push	{r7}
 800aabe:	b083      	sub	sp, #12
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aac8:	f003 0308 	and.w	r3, r3, #8
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d00a      	beq.n	800aae6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	685b      	ldr	r3, [r3, #4]
 800aad6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	430a      	orrs	r2, r1
 800aae4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aaea:	f003 0301 	and.w	r3, r3, #1
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d00a      	beq.n	800ab08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	685b      	ldr	r3, [r3, #4]
 800aaf8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	430a      	orrs	r2, r1
 800ab06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab0c:	f003 0302 	and.w	r3, r3, #2
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d00a      	beq.n	800ab2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	685b      	ldr	r3, [r3, #4]
 800ab1a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	430a      	orrs	r2, r1
 800ab28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab2e:	f003 0304 	and.w	r3, r3, #4
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d00a      	beq.n	800ab4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	685b      	ldr	r3, [r3, #4]
 800ab3c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	430a      	orrs	r2, r1
 800ab4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab50:	f003 0310 	and.w	r3, r3, #16
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d00a      	beq.n	800ab6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	689b      	ldr	r3, [r3, #8]
 800ab5e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	430a      	orrs	r2, r1
 800ab6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab72:	f003 0320 	and.w	r3, r3, #32
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d00a      	beq.n	800ab90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	689b      	ldr	r3, [r3, #8]
 800ab80:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	430a      	orrs	r2, r1
 800ab8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d01a      	beq.n	800abd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	685b      	ldr	r3, [r3, #4]
 800aba2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	430a      	orrs	r2, r1
 800abb0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800abba:	d10a      	bne.n	800abd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	685b      	ldr	r3, [r3, #4]
 800abc2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	430a      	orrs	r2, r1
 800abd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d00a      	beq.n	800abf4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	685b      	ldr	r3, [r3, #4]
 800abe4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	430a      	orrs	r2, r1
 800abf2:	605a      	str	r2, [r3, #4]
  }
}
 800abf4:	bf00      	nop
 800abf6:	370c      	adds	r7, #12
 800abf8:	46bd      	mov	sp, r7
 800abfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfe:	4770      	bx	lr

0800ac00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b098      	sub	sp, #96	@ 0x60
 800ac04:	af02      	add	r7, sp, #8
 800ac06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ac10:	f7f8 fee8 	bl	80039e4 <HAL_GetTick>
 800ac14:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	f003 0308 	and.w	r3, r3, #8
 800ac20:	2b08      	cmp	r3, #8
 800ac22:	d12f      	bne.n	800ac84 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ac24:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ac28:	9300      	str	r3, [sp, #0]
 800ac2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ac32:	6878      	ldr	r0, [r7, #4]
 800ac34:	f000 f88e 	bl	800ad54 <UART_WaitOnFlagUntilTimeout>
 800ac38:	4603      	mov	r3, r0
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d022      	beq.n	800ac84 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac46:	e853 3f00 	ldrex	r3, [r3]
 800ac4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ac4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ac52:	653b      	str	r3, [r7, #80]	@ 0x50
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	461a      	mov	r2, r3
 800ac5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac5c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac5e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ac62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ac64:	e841 2300 	strex	r3, r2, [r1]
 800ac68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ac6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d1e6      	bne.n	800ac3e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2220      	movs	r2, #32
 800ac74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ac80:	2303      	movs	r3, #3
 800ac82:	e063      	b.n	800ad4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f003 0304 	and.w	r3, r3, #4
 800ac8e:	2b04      	cmp	r3, #4
 800ac90:	d149      	bne.n	800ad26 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ac92:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ac96:	9300      	str	r3, [sp, #0]
 800ac98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800aca0:	6878      	ldr	r0, [r7, #4]
 800aca2:	f000 f857 	bl	800ad54 <UART_WaitOnFlagUntilTimeout>
 800aca6:	4603      	mov	r3, r0
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d03c      	beq.n	800ad26 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acb4:	e853 3f00 	ldrex	r3, [r3]
 800acb8:	623b      	str	r3, [r7, #32]
   return(result);
 800acba:	6a3b      	ldr	r3, [r7, #32]
 800acbc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800acc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	461a      	mov	r2, r3
 800acc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800acca:	633b      	str	r3, [r7, #48]	@ 0x30
 800accc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800acd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800acd2:	e841 2300 	strex	r3, r2, [r1]
 800acd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800acd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d1e6      	bne.n	800acac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	3308      	adds	r3, #8
 800ace4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	e853 3f00 	ldrex	r3, [r3]
 800acec:	60fb      	str	r3, [r7, #12]
   return(result);
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	f023 0301 	bic.w	r3, r3, #1
 800acf4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	3308      	adds	r3, #8
 800acfc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800acfe:	61fa      	str	r2, [r7, #28]
 800ad00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad02:	69b9      	ldr	r1, [r7, #24]
 800ad04:	69fa      	ldr	r2, [r7, #28]
 800ad06:	e841 2300 	strex	r3, r2, [r1]
 800ad0a:	617b      	str	r3, [r7, #20]
   return(result);
 800ad0c:	697b      	ldr	r3, [r7, #20]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d1e5      	bne.n	800acde <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	2220      	movs	r2, #32
 800ad16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ad22:	2303      	movs	r3, #3
 800ad24:	e012      	b.n	800ad4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2220      	movs	r2, #32
 800ad2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	2220      	movs	r2, #32
 800ad32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2200      	movs	r2, #0
 800ad3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2200      	movs	r2, #0
 800ad40:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	2200      	movs	r2, #0
 800ad46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ad4a:	2300      	movs	r3, #0
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3758      	adds	r7, #88	@ 0x58
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bd80      	pop	{r7, pc}

0800ad54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b084      	sub	sp, #16
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	60f8      	str	r0, [r7, #12]
 800ad5c:	60b9      	str	r1, [r7, #8]
 800ad5e:	603b      	str	r3, [r7, #0]
 800ad60:	4613      	mov	r3, r2
 800ad62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ad64:	e04f      	b.n	800ae06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ad66:	69bb      	ldr	r3, [r7, #24]
 800ad68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad6c:	d04b      	beq.n	800ae06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ad6e:	f7f8 fe39 	bl	80039e4 <HAL_GetTick>
 800ad72:	4602      	mov	r2, r0
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	1ad3      	subs	r3, r2, r3
 800ad78:	69ba      	ldr	r2, [r7, #24]
 800ad7a:	429a      	cmp	r2, r3
 800ad7c:	d302      	bcc.n	800ad84 <UART_WaitOnFlagUntilTimeout+0x30>
 800ad7e:	69bb      	ldr	r3, [r7, #24]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d101      	bne.n	800ad88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ad84:	2303      	movs	r3, #3
 800ad86:	e04e      	b.n	800ae26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	f003 0304 	and.w	r3, r3, #4
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d037      	beq.n	800ae06 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	2b80      	cmp	r3, #128	@ 0x80
 800ad9a:	d034      	beq.n	800ae06 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ad9c:	68bb      	ldr	r3, [r7, #8]
 800ad9e:	2b40      	cmp	r3, #64	@ 0x40
 800ada0:	d031      	beq.n	800ae06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	69db      	ldr	r3, [r3, #28]
 800ada8:	f003 0308 	and.w	r3, r3, #8
 800adac:	2b08      	cmp	r3, #8
 800adae:	d110      	bne.n	800add2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	2208      	movs	r2, #8
 800adb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800adb8:	68f8      	ldr	r0, [r7, #12]
 800adba:	f000 f920 	bl	800affe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	2208      	movs	r2, #8
 800adc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	2200      	movs	r2, #0
 800adca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800adce:	2301      	movs	r3, #1
 800add0:	e029      	b.n	800ae26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	69db      	ldr	r3, [r3, #28]
 800add8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800addc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ade0:	d111      	bne.n	800ae06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800adea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800adec:	68f8      	ldr	r0, [r7, #12]
 800adee:	f000 f906 	bl	800affe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	2220      	movs	r2, #32
 800adf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	2200      	movs	r2, #0
 800adfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ae02:	2303      	movs	r3, #3
 800ae04:	e00f      	b.n	800ae26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	69da      	ldr	r2, [r3, #28]
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	4013      	ands	r3, r2
 800ae10:	68ba      	ldr	r2, [r7, #8]
 800ae12:	429a      	cmp	r2, r3
 800ae14:	bf0c      	ite	eq
 800ae16:	2301      	moveq	r3, #1
 800ae18:	2300      	movne	r3, #0
 800ae1a:	b2db      	uxtb	r3, r3
 800ae1c:	461a      	mov	r2, r3
 800ae1e:	79fb      	ldrb	r3, [r7, #7]
 800ae20:	429a      	cmp	r2, r3
 800ae22:	d0a0      	beq.n	800ad66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ae24:	2300      	movs	r3, #0
}
 800ae26:	4618      	mov	r0, r3
 800ae28:	3710      	adds	r7, #16
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	bd80      	pop	{r7, pc}
	...

0800ae30 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b096      	sub	sp, #88	@ 0x58
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	60f8      	str	r0, [r7, #12]
 800ae38:	60b9      	str	r1, [r7, #8]
 800ae3a:	4613      	mov	r3, r2
 800ae3c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	68ba      	ldr	r2, [r7, #8]
 800ae42:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	88fa      	ldrh	r2, [r7, #6]
 800ae48:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	2200      	movs	r2, #0
 800ae50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	2222      	movs	r2, #34	@ 0x22
 800ae58:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d02d      	beq.n	800aec2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae6c:	4a40      	ldr	r2, [pc, #256]	@ (800af70 <UART_Start_Receive_DMA+0x140>)
 800ae6e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae76:	4a3f      	ldr	r2, [pc, #252]	@ (800af74 <UART_Start_Receive_DMA+0x144>)
 800ae78:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae80:	4a3d      	ldr	r2, [pc, #244]	@ (800af78 <UART_Start_Receive_DMA+0x148>)
 800ae82:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	3324      	adds	r3, #36	@ 0x24
 800ae9a:	4619      	mov	r1, r3
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aea0:	461a      	mov	r2, r3
 800aea2:	88fb      	ldrh	r3, [r7, #6]
 800aea4:	f7fa f9c2 	bl	800522c <HAL_DMA_Start_IT>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d009      	beq.n	800aec2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	2210      	movs	r2, #16
 800aeb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	2220      	movs	r2, #32
 800aeba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800aebe:	2301      	movs	r3, #1
 800aec0:	e051      	b.n	800af66 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	691b      	ldr	r3, [r3, #16]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d018      	beq.n	800aefc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aed0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aed2:	e853 3f00 	ldrex	r3, [r3]
 800aed6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aeda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aede:	657b      	str	r3, [r7, #84]	@ 0x54
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	461a      	mov	r2, r3
 800aee6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aee8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aeea:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeec:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800aeee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aef0:	e841 2300 	strex	r3, r2, [r1]
 800aef4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800aef6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d1e6      	bne.n	800aeca <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	3308      	adds	r3, #8
 800af02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af06:	e853 3f00 	ldrex	r3, [r3]
 800af0a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800af0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af0e:	f043 0301 	orr.w	r3, r3, #1
 800af12:	653b      	str	r3, [r7, #80]	@ 0x50
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	3308      	adds	r3, #8
 800af1a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800af1c:	637a      	str	r2, [r7, #52]	@ 0x34
 800af1e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af20:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800af22:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800af24:	e841 2300 	strex	r3, r2, [r1]
 800af28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800af2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d1e5      	bne.n	800aefc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	3308      	adds	r3, #8
 800af36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af38:	697b      	ldr	r3, [r7, #20]
 800af3a:	e853 3f00 	ldrex	r3, [r3]
 800af3e:	613b      	str	r3, [r7, #16]
   return(result);
 800af40:	693b      	ldr	r3, [r7, #16]
 800af42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	3308      	adds	r3, #8
 800af4e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800af50:	623a      	str	r2, [r7, #32]
 800af52:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af54:	69f9      	ldr	r1, [r7, #28]
 800af56:	6a3a      	ldr	r2, [r7, #32]
 800af58:	e841 2300 	strex	r3, r2, [r1]
 800af5c:	61bb      	str	r3, [r7, #24]
   return(result);
 800af5e:	69bb      	ldr	r3, [r7, #24]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d1e5      	bne.n	800af30 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800af64:	2300      	movs	r3, #0
}
 800af66:	4618      	mov	r0, r3
 800af68:	3758      	adds	r7, #88	@ 0x58
 800af6a:	46bd      	mov	sp, r7
 800af6c:	bd80      	pop	{r7, pc}
 800af6e:	bf00      	nop
 800af70:	0800b0cb 	.word	0x0800b0cb
 800af74:	0800b1f7 	.word	0x0800b1f7
 800af78:	0800b235 	.word	0x0800b235

0800af7c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800af7c:	b480      	push	{r7}
 800af7e:	b08f      	sub	sp, #60	@ 0x3c
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af8a:	6a3b      	ldr	r3, [r7, #32]
 800af8c:	e853 3f00 	ldrex	r3, [r3]
 800af90:	61fb      	str	r3, [r7, #28]
   return(result);
 800af92:	69fb      	ldr	r3, [r7, #28]
 800af94:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800af98:	637b      	str	r3, [r7, #52]	@ 0x34
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	461a      	mov	r2, r3
 800afa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800afa4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afa6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800afa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800afaa:	e841 2300 	strex	r3, r2, [r1]
 800afae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800afb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d1e6      	bne.n	800af84 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	3308      	adds	r3, #8
 800afbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	e853 3f00 	ldrex	r3, [r3]
 800afc4:	60bb      	str	r3, [r7, #8]
   return(result);
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800afcc:	633b      	str	r3, [r7, #48]	@ 0x30
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	3308      	adds	r3, #8
 800afd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afd6:	61ba      	str	r2, [r7, #24]
 800afd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afda:	6979      	ldr	r1, [r7, #20]
 800afdc:	69ba      	ldr	r2, [r7, #24]
 800afde:	e841 2300 	strex	r3, r2, [r1]
 800afe2:	613b      	str	r3, [r7, #16]
   return(result);
 800afe4:	693b      	ldr	r3, [r7, #16]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d1e5      	bne.n	800afb6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	2220      	movs	r2, #32
 800afee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800aff2:	bf00      	nop
 800aff4:	373c      	adds	r7, #60	@ 0x3c
 800aff6:	46bd      	mov	sp, r7
 800aff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affc:	4770      	bx	lr

0800affe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800affe:	b480      	push	{r7}
 800b000:	b095      	sub	sp, #84	@ 0x54
 800b002:	af00      	add	r7, sp, #0
 800b004:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b00c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b00e:	e853 3f00 	ldrex	r3, [r3]
 800b012:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b016:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b01a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	461a      	mov	r2, r3
 800b022:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b024:	643b      	str	r3, [r7, #64]	@ 0x40
 800b026:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b028:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b02a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b02c:	e841 2300 	strex	r3, r2, [r1]
 800b030:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b034:	2b00      	cmp	r3, #0
 800b036:	d1e6      	bne.n	800b006 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	3308      	adds	r3, #8
 800b03e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b040:	6a3b      	ldr	r3, [r7, #32]
 800b042:	e853 3f00 	ldrex	r3, [r3]
 800b046:	61fb      	str	r3, [r7, #28]
   return(result);
 800b048:	69fb      	ldr	r3, [r7, #28]
 800b04a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b04e:	f023 0301 	bic.w	r3, r3, #1
 800b052:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	3308      	adds	r3, #8
 800b05a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b05c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b05e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b060:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b062:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b064:	e841 2300 	strex	r3, r2, [r1]
 800b068:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b06a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d1e3      	bne.n	800b038 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b074:	2b01      	cmp	r3, #1
 800b076:	d118      	bne.n	800b0aa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	e853 3f00 	ldrex	r3, [r3]
 800b084:	60bb      	str	r3, [r7, #8]
   return(result);
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	f023 0310 	bic.w	r3, r3, #16
 800b08c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	461a      	mov	r2, r3
 800b094:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b096:	61bb      	str	r3, [r7, #24]
 800b098:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b09a:	6979      	ldr	r1, [r7, #20]
 800b09c:	69ba      	ldr	r2, [r7, #24]
 800b09e:	e841 2300 	strex	r3, r2, [r1]
 800b0a2:	613b      	str	r3, [r7, #16]
   return(result);
 800b0a4:	693b      	ldr	r3, [r7, #16]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d1e6      	bne.n	800b078 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2220      	movs	r2, #32
 800b0ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b0be:	bf00      	nop
 800b0c0:	3754      	adds	r7, #84	@ 0x54
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c8:	4770      	bx	lr

0800b0ca <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b0ca:	b580      	push	{r7, lr}
 800b0cc:	b09c      	sub	sp, #112	@ 0x70
 800b0ce:	af00      	add	r7, sp, #0
 800b0d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0d6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	f003 0320 	and.w	r3, r3, #32
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d171      	bne.n	800b1ca <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b0e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b0ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0f6:	e853 3f00 	ldrex	r3, [r3]
 800b0fa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b0fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b102:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b104:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	461a      	mov	r2, r3
 800b10a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b10c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b10e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b110:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b112:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b114:	e841 2300 	strex	r3, r2, [r1]
 800b118:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b11a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d1e6      	bne.n	800b0ee <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b120:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	3308      	adds	r3, #8
 800b126:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b12a:	e853 3f00 	ldrex	r3, [r3]
 800b12e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b132:	f023 0301 	bic.w	r3, r3, #1
 800b136:	667b      	str	r3, [r7, #100]	@ 0x64
 800b138:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	3308      	adds	r3, #8
 800b13e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b140:	647a      	str	r2, [r7, #68]	@ 0x44
 800b142:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b144:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b146:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b148:	e841 2300 	strex	r3, r2, [r1]
 800b14c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b14e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b150:	2b00      	cmp	r3, #0
 800b152:	d1e5      	bne.n	800b120 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b154:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	3308      	adds	r3, #8
 800b15a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b15c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b15e:	e853 3f00 	ldrex	r3, [r3]
 800b162:	623b      	str	r3, [r7, #32]
   return(result);
 800b164:	6a3b      	ldr	r3, [r7, #32]
 800b166:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b16a:	663b      	str	r3, [r7, #96]	@ 0x60
 800b16c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	3308      	adds	r3, #8
 800b172:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b174:	633a      	str	r2, [r7, #48]	@ 0x30
 800b176:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b178:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b17a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b17c:	e841 2300 	strex	r3, r2, [r1]
 800b180:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b184:	2b00      	cmp	r3, #0
 800b186:	d1e5      	bne.n	800b154 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b188:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b18a:	2220      	movs	r2, #32
 800b18c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b190:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b192:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b194:	2b01      	cmp	r3, #1
 800b196:	d118      	bne.n	800b1ca <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b198:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b19e:	693b      	ldr	r3, [r7, #16]
 800b1a0:	e853 3f00 	ldrex	r3, [r3]
 800b1a4:	60fb      	str	r3, [r7, #12]
   return(result);
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	f023 0310 	bic.w	r3, r3, #16
 800b1ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b1ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	461a      	mov	r2, r3
 800b1b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b1b6:	61fb      	str	r3, [r7, #28]
 800b1b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1ba:	69b9      	ldr	r1, [r7, #24]
 800b1bc:	69fa      	ldr	r2, [r7, #28]
 800b1be:	e841 2300 	strex	r3, r2, [r1]
 800b1c2:	617b      	str	r3, [r7, #20]
   return(result);
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d1e6      	bne.n	800b198 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b1ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1cc:	2200      	movs	r2, #0
 800b1ce:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b1d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b1d4:	2b01      	cmp	r3, #1
 800b1d6:	d107      	bne.n	800b1e8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b1d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1da:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b1de:	4619      	mov	r1, r3
 800b1e0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b1e2:	f7ff f993 	bl	800a50c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b1e6:	e002      	b.n	800b1ee <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800b1e8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b1ea:	f7f8 fa6d 	bl	80036c8 <HAL_UART_RxCpltCallback>
}
 800b1ee:	bf00      	nop
 800b1f0:	3770      	adds	r7, #112	@ 0x70
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	bd80      	pop	{r7, pc}

0800b1f6 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b1f6:	b580      	push	{r7, lr}
 800b1f8:	b084      	sub	sp, #16
 800b1fa:	af00      	add	r7, sp, #0
 800b1fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b202:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	2201      	movs	r2, #1
 800b208:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b20e:	2b01      	cmp	r3, #1
 800b210:	d109      	bne.n	800b226 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b218:	085b      	lsrs	r3, r3, #1
 800b21a:	b29b      	uxth	r3, r3
 800b21c:	4619      	mov	r1, r3
 800b21e:	68f8      	ldr	r0, [r7, #12]
 800b220:	f7ff f974 	bl	800a50c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b224:	e002      	b.n	800b22c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800b226:	68f8      	ldr	r0, [r7, #12]
 800b228:	f7ff f95c 	bl	800a4e4 <HAL_UART_RxHalfCpltCallback>
}
 800b22c:	bf00      	nop
 800b22e:	3710      	adds	r7, #16
 800b230:	46bd      	mov	sp, r7
 800b232:	bd80      	pop	{r7, pc}

0800b234 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b234:	b580      	push	{r7, lr}
 800b236:	b086      	sub	sp, #24
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b240:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b242:	697b      	ldr	r3, [r7, #20]
 800b244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b248:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b24a:	697b      	ldr	r3, [r7, #20]
 800b24c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b250:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b252:	697b      	ldr	r3, [r7, #20]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	689b      	ldr	r3, [r3, #8]
 800b258:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b25c:	2b80      	cmp	r3, #128	@ 0x80
 800b25e:	d109      	bne.n	800b274 <UART_DMAError+0x40>
 800b260:	693b      	ldr	r3, [r7, #16]
 800b262:	2b21      	cmp	r3, #33	@ 0x21
 800b264:	d106      	bne.n	800b274 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b266:	697b      	ldr	r3, [r7, #20]
 800b268:	2200      	movs	r2, #0
 800b26a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800b26e:	6978      	ldr	r0, [r7, #20]
 800b270:	f7ff fe84 	bl	800af7c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b274:	697b      	ldr	r3, [r7, #20]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	689b      	ldr	r3, [r3, #8]
 800b27a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b27e:	2b40      	cmp	r3, #64	@ 0x40
 800b280:	d109      	bne.n	800b296 <UART_DMAError+0x62>
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	2b22      	cmp	r3, #34	@ 0x22
 800b286:	d106      	bne.n	800b296 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b288:	697b      	ldr	r3, [r7, #20]
 800b28a:	2200      	movs	r2, #0
 800b28c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800b290:	6978      	ldr	r0, [r7, #20]
 800b292:	f7ff feb4 	bl	800affe <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b296:	697b      	ldr	r3, [r7, #20]
 800b298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b29c:	f043 0210 	orr.w	r2, r3, #16
 800b2a0:	697b      	ldr	r3, [r7, #20]
 800b2a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b2a6:	6978      	ldr	r0, [r7, #20]
 800b2a8:	f7ff f926 	bl	800a4f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b2ac:	bf00      	nop
 800b2ae:	3718      	adds	r7, #24
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	bd80      	pop	{r7, pc}

0800b2b4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b084      	sub	sp, #16
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b2ca:	68f8      	ldr	r0, [r7, #12]
 800b2cc:	f7ff f914 	bl	800a4f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b2d0:	bf00      	nop
 800b2d2:	3710      	adds	r7, #16
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	bd80      	pop	{r7, pc}

0800b2d8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b088      	sub	sp, #32
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	e853 3f00 	ldrex	r3, [r3]
 800b2ec:	60bb      	str	r3, [r7, #8]
   return(result);
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b2f4:	61fb      	str	r3, [r7, #28]
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	461a      	mov	r2, r3
 800b2fc:	69fb      	ldr	r3, [r7, #28]
 800b2fe:	61bb      	str	r3, [r7, #24]
 800b300:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b302:	6979      	ldr	r1, [r7, #20]
 800b304:	69ba      	ldr	r2, [r7, #24]
 800b306:	e841 2300 	strex	r3, r2, [r1]
 800b30a:	613b      	str	r3, [r7, #16]
   return(result);
 800b30c:	693b      	ldr	r3, [r7, #16]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d1e6      	bne.n	800b2e0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2220      	movs	r2, #32
 800b316:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	2200      	movs	r2, #0
 800b31e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b320:	6878      	ldr	r0, [r7, #4]
 800b322:	f7ff f8d5 	bl	800a4d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b326:	bf00      	nop
 800b328:	3720      	adds	r7, #32
 800b32a:	46bd      	mov	sp, r7
 800b32c:	bd80      	pop	{r7, pc}

0800b32e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b32e:	b480      	push	{r7}
 800b330:	b083      	sub	sp, #12
 800b332:	af00      	add	r7, sp, #0
 800b334:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b336:	bf00      	nop
 800b338:	370c      	adds	r7, #12
 800b33a:	46bd      	mov	sp, r7
 800b33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b340:	4770      	bx	lr

0800b342 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b342:	b480      	push	{r7}
 800b344:	b083      	sub	sp, #12
 800b346:	af00      	add	r7, sp, #0
 800b348:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b34a:	bf00      	nop
 800b34c:	370c      	adds	r7, #12
 800b34e:	46bd      	mov	sp, r7
 800b350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b354:	4770      	bx	lr

0800b356 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b356:	b480      	push	{r7}
 800b358:	b083      	sub	sp, #12
 800b35a:	af00      	add	r7, sp, #0
 800b35c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b35e:	bf00      	nop
 800b360:	370c      	adds	r7, #12
 800b362:	46bd      	mov	sp, r7
 800b364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b368:	4770      	bx	lr

0800b36a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b36a:	b480      	push	{r7}
 800b36c:	b085      	sub	sp, #20
 800b36e:	af00      	add	r7, sp, #0
 800b370:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b378:	2b01      	cmp	r3, #1
 800b37a:	d101      	bne.n	800b380 <HAL_UARTEx_DisableFifoMode+0x16>
 800b37c:	2302      	movs	r3, #2
 800b37e:	e027      	b.n	800b3d0 <HAL_UARTEx_DisableFifoMode+0x66>
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2201      	movs	r2, #1
 800b384:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	2224      	movs	r2, #36	@ 0x24
 800b38c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	681a      	ldr	r2, [r3, #0]
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	f022 0201 	bic.w	r2, r2, #1
 800b3a6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b3ae:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	68fa      	ldr	r2, [r7, #12]
 800b3bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	2220      	movs	r2, #32
 800b3c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b3ce:	2300      	movs	r3, #0
}
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	3714      	adds	r7, #20
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3da:	4770      	bx	lr

0800b3dc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b084      	sub	sp, #16
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
 800b3e4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b3ec:	2b01      	cmp	r3, #1
 800b3ee:	d101      	bne.n	800b3f4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b3f0:	2302      	movs	r3, #2
 800b3f2:	e02d      	b.n	800b450 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2201      	movs	r2, #1
 800b3f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2224      	movs	r2, #36	@ 0x24
 800b400:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	681a      	ldr	r2, [r3, #0]
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	f022 0201 	bic.w	r2, r2, #1
 800b41a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	689b      	ldr	r3, [r3, #8]
 800b422:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	683a      	ldr	r2, [r7, #0]
 800b42c:	430a      	orrs	r2, r1
 800b42e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b430:	6878      	ldr	r0, [r7, #4]
 800b432:	f000 f84f 	bl	800b4d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	68fa      	ldr	r2, [r7, #12]
 800b43c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	2220      	movs	r2, #32
 800b442:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	2200      	movs	r2, #0
 800b44a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b44e:	2300      	movs	r3, #0
}
 800b450:	4618      	mov	r0, r3
 800b452:	3710      	adds	r7, #16
 800b454:	46bd      	mov	sp, r7
 800b456:	bd80      	pop	{r7, pc}

0800b458 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b084      	sub	sp, #16
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
 800b460:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b468:	2b01      	cmp	r3, #1
 800b46a:	d101      	bne.n	800b470 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b46c:	2302      	movs	r3, #2
 800b46e:	e02d      	b.n	800b4cc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	2201      	movs	r2, #1
 800b474:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2224      	movs	r2, #36	@ 0x24
 800b47c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	681a      	ldr	r2, [r3, #0]
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	f022 0201 	bic.w	r2, r2, #1
 800b496:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	689b      	ldr	r3, [r3, #8]
 800b49e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	683a      	ldr	r2, [r7, #0]
 800b4a8:	430a      	orrs	r2, r1
 800b4aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b4ac:	6878      	ldr	r0, [r7, #4]
 800b4ae:	f000 f811 	bl	800b4d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	68fa      	ldr	r2, [r7, #12]
 800b4b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	2220      	movs	r2, #32
 800b4be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	2200      	movs	r2, #0
 800b4c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b4ca:	2300      	movs	r3, #0
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	3710      	adds	r7, #16
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	bd80      	pop	{r7, pc}

0800b4d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b085      	sub	sp, #20
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d108      	bne.n	800b4f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b4f4:	e031      	b.n	800b55a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b4f6:	2308      	movs	r3, #8
 800b4f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b4fa:	2308      	movs	r3, #8
 800b4fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	689b      	ldr	r3, [r3, #8]
 800b504:	0e5b      	lsrs	r3, r3, #25
 800b506:	b2db      	uxtb	r3, r3
 800b508:	f003 0307 	and.w	r3, r3, #7
 800b50c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	689b      	ldr	r3, [r3, #8]
 800b514:	0f5b      	lsrs	r3, r3, #29
 800b516:	b2db      	uxtb	r3, r3
 800b518:	f003 0307 	and.w	r3, r3, #7
 800b51c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b51e:	7bbb      	ldrb	r3, [r7, #14]
 800b520:	7b3a      	ldrb	r2, [r7, #12]
 800b522:	4911      	ldr	r1, [pc, #68]	@ (800b568 <UARTEx_SetNbDataToProcess+0x94>)
 800b524:	5c8a      	ldrb	r2, [r1, r2]
 800b526:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b52a:	7b3a      	ldrb	r2, [r7, #12]
 800b52c:	490f      	ldr	r1, [pc, #60]	@ (800b56c <UARTEx_SetNbDataToProcess+0x98>)
 800b52e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b530:	fb93 f3f2 	sdiv	r3, r3, r2
 800b534:	b29a      	uxth	r2, r3
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b53c:	7bfb      	ldrb	r3, [r7, #15]
 800b53e:	7b7a      	ldrb	r2, [r7, #13]
 800b540:	4909      	ldr	r1, [pc, #36]	@ (800b568 <UARTEx_SetNbDataToProcess+0x94>)
 800b542:	5c8a      	ldrb	r2, [r1, r2]
 800b544:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b548:	7b7a      	ldrb	r2, [r7, #13]
 800b54a:	4908      	ldr	r1, [pc, #32]	@ (800b56c <UARTEx_SetNbDataToProcess+0x98>)
 800b54c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b54e:	fb93 f3f2 	sdiv	r3, r3, r2
 800b552:	b29a      	uxth	r2, r3
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b55a:	bf00      	nop
 800b55c:	3714      	adds	r7, #20
 800b55e:	46bd      	mov	sp, r7
 800b560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b564:	4770      	bx	lr
 800b566:	bf00      	nop
 800b568:	08012630 	.word	0x08012630
 800b56c:	08012638 	.word	0x08012638

0800b570 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800b570:	b480      	push	{r7}
 800b572:	b085      	sub	sp, #20
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800b578:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800b57c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b584:	b29a      	uxth	r2, r3
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	b29b      	uxth	r3, r3
 800b58a:	43db      	mvns	r3, r3
 800b58c:	b29b      	uxth	r3, r3
 800b58e:	4013      	ands	r3, r2
 800b590:	b29a      	uxth	r2, r3
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b598:	2300      	movs	r3, #0
}
 800b59a:	4618      	mov	r0, r3
 800b59c:	3714      	adds	r7, #20
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a4:	4770      	bx	lr

0800b5a6 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800b5a6:	b480      	push	{r7}
 800b5a8:	b085      	sub	sp, #20
 800b5aa:	af00      	add	r7, sp, #0
 800b5ac:	60f8      	str	r0, [r7, #12]
 800b5ae:	1d3b      	adds	r3, r7, #4
 800b5b0:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	2201      	movs	r2, #1
 800b5b8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	2200      	movs	r2, #0
 800b5c0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800b5d4:	2300      	movs	r3, #0
}
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	3714      	adds	r7, #20
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e0:	4770      	bx	lr
	...

0800b5e4 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800b5e8:	4907      	ldr	r1, [pc, #28]	@ (800b608 <MX_FATFS_Init+0x24>)
 800b5ea:	4808      	ldr	r0, [pc, #32]	@ (800b60c <MX_FATFS_Init+0x28>)
 800b5ec:	f002 fb64 	bl	800dcb8 <FATFS_LinkDriver>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d002      	beq.n	800b5fc <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800b5f6:	f04f 33ff 	mov.w	r3, #4294967295
 800b5fa:	e003      	b.n	800b604 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800b5fc:	4b04      	ldr	r3, [pc, #16]	@ (800b610 <MX_FATFS_Init+0x2c>)
 800b5fe:	2201      	movs	r2, #1
 800b600:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800b602:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800b604:	4618      	mov	r0, r3
 800b606:	bd80      	pop	{r7, pc}
 800b608:	200013d8 	.word	0x200013d8
 800b60c:	20000018 	.word	0x20000018
 800b610:	200013dc 	.word	0x200013dc

0800b614 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b614:	b480      	push	{r7}
 800b616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b618:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b61a:	4618      	mov	r0, r3
 800b61c:	46bd      	mov	sp, r7
 800b61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b622:	4770      	bx	lr

0800b624 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800b624:	b580      	push	{r7, lr}
 800b626:	b082      	sub	sp, #8
 800b628:	af00      	add	r7, sp, #0
 800b62a:	4603      	mov	r3, r0
 800b62c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return SD_disk_initialize(pdrv);
 800b62e:	79fb      	ldrb	r3, [r7, #7]
 800b630:	4618      	mov	r0, r3
 800b632:	f7f6 fb4d 	bl	8001cd0 <SD_disk_initialize>
 800b636:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800b638:	4618      	mov	r0, r3
 800b63a:	3708      	adds	r7, #8
 800b63c:	46bd      	mov	sp, r7
 800b63e:	bd80      	pop	{r7, pc}

0800b640 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800b640:	b580      	push	{r7, lr}
 800b642:	b082      	sub	sp, #8
 800b644:	af00      	add	r7, sp, #0
 800b646:	4603      	mov	r3, r0
 800b648:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return SD_disk_status(pdrv);
 800b64a:	79fb      	ldrb	r3, [r7, #7]
 800b64c:	4618      	mov	r0, r3
 800b64e:	f7f6 fc29 	bl	8001ea4 <SD_disk_status>
 800b652:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800b654:	4618      	mov	r0, r3
 800b656:	3708      	adds	r7, #8
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}

0800b65c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b084      	sub	sp, #16
 800b660:	af00      	add	r7, sp, #0
 800b662:	60b9      	str	r1, [r7, #8]
 800b664:	607a      	str	r2, [r7, #4]
 800b666:	603b      	str	r3, [r7, #0]
 800b668:	4603      	mov	r3, r0
 800b66a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 800b66c:	7bf8      	ldrb	r0, [r7, #15]
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	687a      	ldr	r2, [r7, #4]
 800b672:	68b9      	ldr	r1, [r7, #8]
 800b674:	f7f6 fc2c 	bl	8001ed0 <SD_disk_read>
 800b678:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800b67a:	4618      	mov	r0, r3
 800b67c:	3710      	adds	r7, #16
 800b67e:	46bd      	mov	sp, r7
 800b680:	bd80      	pop	{r7, pc}

0800b682 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800b682:	b580      	push	{r7, lr}
 800b684:	b084      	sub	sp, #16
 800b686:	af00      	add	r7, sp, #0
 800b688:	60b9      	str	r1, [r7, #8]
 800b68a:	607a      	str	r2, [r7, #4]
 800b68c:	603b      	str	r3, [r7, #0]
 800b68e:	4603      	mov	r3, r0
 800b690:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 800b692:	7bf8      	ldrb	r0, [r7, #15]
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	687a      	ldr	r2, [r7, #4]
 800b698:	68b9      	ldr	r1, [r7, #8]
 800b69a:	f7f6 fc83 	bl	8001fa4 <SD_disk_write>
 800b69e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	3710      	adds	r7, #16
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}

0800b6a8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b082      	sub	sp, #8
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	603a      	str	r2, [r7, #0]
 800b6b2:	71fb      	strb	r3, [r7, #7]
 800b6b4:	460b      	mov	r3, r1
 800b6b6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl(pdrv, cmd, buff);
 800b6b8:	79b9      	ldrb	r1, [r7, #6]
 800b6ba:	79fb      	ldrb	r3, [r7, #7]
 800b6bc:	683a      	ldr	r2, [r7, #0]
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f7f6 fcf4 	bl	80020ac <SD_disk_ioctl>
 800b6c4:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	3708      	adds	r7, #8
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}
	...

0800b6d0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b084      	sub	sp, #16
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	4603      	mov	r3, r0
 800b6d8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b6da:	79fb      	ldrb	r3, [r7, #7]
 800b6dc:	4a08      	ldr	r2, [pc, #32]	@ (800b700 <disk_status+0x30>)
 800b6de:	009b      	lsls	r3, r3, #2
 800b6e0:	4413      	add	r3, r2
 800b6e2:	685b      	ldr	r3, [r3, #4]
 800b6e4:	685b      	ldr	r3, [r3, #4]
 800b6e6:	79fa      	ldrb	r2, [r7, #7]
 800b6e8:	4905      	ldr	r1, [pc, #20]	@ (800b700 <disk_status+0x30>)
 800b6ea:	440a      	add	r2, r1
 800b6ec:	7a12      	ldrb	r2, [r2, #8]
 800b6ee:	4610      	mov	r0, r2
 800b6f0:	4798      	blx	r3
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b6f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	3710      	adds	r7, #16
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	bd80      	pop	{r7, pc}
 800b700:	20001408 	.word	0x20001408

0800b704 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b084      	sub	sp, #16
 800b708:	af00      	add	r7, sp, #0
 800b70a:	4603      	mov	r3, r0
 800b70c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b70e:	2300      	movs	r3, #0
 800b710:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b712:	79fb      	ldrb	r3, [r7, #7]
 800b714:	4a0d      	ldr	r2, [pc, #52]	@ (800b74c <disk_initialize+0x48>)
 800b716:	5cd3      	ldrb	r3, [r2, r3]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d111      	bne.n	800b740 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800b71c:	79fb      	ldrb	r3, [r7, #7]
 800b71e:	4a0b      	ldr	r2, [pc, #44]	@ (800b74c <disk_initialize+0x48>)
 800b720:	2101      	movs	r1, #1
 800b722:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b724:	79fb      	ldrb	r3, [r7, #7]
 800b726:	4a09      	ldr	r2, [pc, #36]	@ (800b74c <disk_initialize+0x48>)
 800b728:	009b      	lsls	r3, r3, #2
 800b72a:	4413      	add	r3, r2
 800b72c:	685b      	ldr	r3, [r3, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	79fa      	ldrb	r2, [r7, #7]
 800b732:	4906      	ldr	r1, [pc, #24]	@ (800b74c <disk_initialize+0x48>)
 800b734:	440a      	add	r2, r1
 800b736:	7a12      	ldrb	r2, [r2, #8]
 800b738:	4610      	mov	r0, r2
 800b73a:	4798      	blx	r3
 800b73c:	4603      	mov	r3, r0
 800b73e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800b740:	7bfb      	ldrb	r3, [r7, #15]
}
 800b742:	4618      	mov	r0, r3
 800b744:	3710      	adds	r7, #16
 800b746:	46bd      	mov	sp, r7
 800b748:	bd80      	pop	{r7, pc}
 800b74a:	bf00      	nop
 800b74c:	20001408 	.word	0x20001408

0800b750 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b750:	b590      	push	{r4, r7, lr}
 800b752:	b087      	sub	sp, #28
 800b754:	af00      	add	r7, sp, #0
 800b756:	60b9      	str	r1, [r7, #8]
 800b758:	607a      	str	r2, [r7, #4]
 800b75a:	603b      	str	r3, [r7, #0]
 800b75c:	4603      	mov	r3, r0
 800b75e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b760:	7bfb      	ldrb	r3, [r7, #15]
 800b762:	4a0a      	ldr	r2, [pc, #40]	@ (800b78c <disk_read+0x3c>)
 800b764:	009b      	lsls	r3, r3, #2
 800b766:	4413      	add	r3, r2
 800b768:	685b      	ldr	r3, [r3, #4]
 800b76a:	689c      	ldr	r4, [r3, #8]
 800b76c:	7bfb      	ldrb	r3, [r7, #15]
 800b76e:	4a07      	ldr	r2, [pc, #28]	@ (800b78c <disk_read+0x3c>)
 800b770:	4413      	add	r3, r2
 800b772:	7a18      	ldrb	r0, [r3, #8]
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	687a      	ldr	r2, [r7, #4]
 800b778:	68b9      	ldr	r1, [r7, #8]
 800b77a:	47a0      	blx	r4
 800b77c:	4603      	mov	r3, r0
 800b77e:	75fb      	strb	r3, [r7, #23]
  return res;
 800b780:	7dfb      	ldrb	r3, [r7, #23]
}
 800b782:	4618      	mov	r0, r3
 800b784:	371c      	adds	r7, #28
 800b786:	46bd      	mov	sp, r7
 800b788:	bd90      	pop	{r4, r7, pc}
 800b78a:	bf00      	nop
 800b78c:	20001408 	.word	0x20001408

0800b790 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b790:	b590      	push	{r4, r7, lr}
 800b792:	b087      	sub	sp, #28
 800b794:	af00      	add	r7, sp, #0
 800b796:	60b9      	str	r1, [r7, #8]
 800b798:	607a      	str	r2, [r7, #4]
 800b79a:	603b      	str	r3, [r7, #0]
 800b79c:	4603      	mov	r3, r0
 800b79e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b7a0:	7bfb      	ldrb	r3, [r7, #15]
 800b7a2:	4a0a      	ldr	r2, [pc, #40]	@ (800b7cc <disk_write+0x3c>)
 800b7a4:	009b      	lsls	r3, r3, #2
 800b7a6:	4413      	add	r3, r2
 800b7a8:	685b      	ldr	r3, [r3, #4]
 800b7aa:	68dc      	ldr	r4, [r3, #12]
 800b7ac:	7bfb      	ldrb	r3, [r7, #15]
 800b7ae:	4a07      	ldr	r2, [pc, #28]	@ (800b7cc <disk_write+0x3c>)
 800b7b0:	4413      	add	r3, r2
 800b7b2:	7a18      	ldrb	r0, [r3, #8]
 800b7b4:	683b      	ldr	r3, [r7, #0]
 800b7b6:	687a      	ldr	r2, [r7, #4]
 800b7b8:	68b9      	ldr	r1, [r7, #8]
 800b7ba:	47a0      	blx	r4
 800b7bc:	4603      	mov	r3, r0
 800b7be:	75fb      	strb	r3, [r7, #23]
  return res;
 800b7c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	371c      	adds	r7, #28
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bd90      	pop	{r4, r7, pc}
 800b7ca:	bf00      	nop
 800b7cc:	20001408 	.word	0x20001408

0800b7d0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b084      	sub	sp, #16
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	4603      	mov	r3, r0
 800b7d8:	603a      	str	r2, [r7, #0]
 800b7da:	71fb      	strb	r3, [r7, #7]
 800b7dc:	460b      	mov	r3, r1
 800b7de:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b7e0:	79fb      	ldrb	r3, [r7, #7]
 800b7e2:	4a09      	ldr	r2, [pc, #36]	@ (800b808 <disk_ioctl+0x38>)
 800b7e4:	009b      	lsls	r3, r3, #2
 800b7e6:	4413      	add	r3, r2
 800b7e8:	685b      	ldr	r3, [r3, #4]
 800b7ea:	691b      	ldr	r3, [r3, #16]
 800b7ec:	79fa      	ldrb	r2, [r7, #7]
 800b7ee:	4906      	ldr	r1, [pc, #24]	@ (800b808 <disk_ioctl+0x38>)
 800b7f0:	440a      	add	r2, r1
 800b7f2:	7a10      	ldrb	r0, [r2, #8]
 800b7f4:	79b9      	ldrb	r1, [r7, #6]
 800b7f6:	683a      	ldr	r2, [r7, #0]
 800b7f8:	4798      	blx	r3
 800b7fa:	4603      	mov	r3, r0
 800b7fc:	73fb      	strb	r3, [r7, #15]
  return res;
 800b7fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800b800:	4618      	mov	r0, r3
 800b802:	3710      	adds	r7, #16
 800b804:	46bd      	mov	sp, r7
 800b806:	bd80      	pop	{r7, pc}
 800b808:	20001408 	.word	0x20001408

0800b80c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800b80c:	b480      	push	{r7}
 800b80e:	b085      	sub	sp, #20
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	3301      	adds	r3, #1
 800b818:	781b      	ldrb	r3, [r3, #0]
 800b81a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800b81c:	89fb      	ldrh	r3, [r7, #14]
 800b81e:	021b      	lsls	r3, r3, #8
 800b820:	b21a      	sxth	r2, r3
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	781b      	ldrb	r3, [r3, #0]
 800b826:	b21b      	sxth	r3, r3
 800b828:	4313      	orrs	r3, r2
 800b82a:	b21b      	sxth	r3, r3
 800b82c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800b82e:	89fb      	ldrh	r3, [r7, #14]
}
 800b830:	4618      	mov	r0, r3
 800b832:	3714      	adds	r7, #20
 800b834:	46bd      	mov	sp, r7
 800b836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83a:	4770      	bx	lr

0800b83c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800b83c:	b480      	push	{r7}
 800b83e:	b085      	sub	sp, #20
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	3303      	adds	r3, #3
 800b848:	781b      	ldrb	r3, [r3, #0]
 800b84a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	021b      	lsls	r3, r3, #8
 800b850:	687a      	ldr	r2, [r7, #4]
 800b852:	3202      	adds	r2, #2
 800b854:	7812      	ldrb	r2, [r2, #0]
 800b856:	4313      	orrs	r3, r2
 800b858:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	021b      	lsls	r3, r3, #8
 800b85e:	687a      	ldr	r2, [r7, #4]
 800b860:	3201      	adds	r2, #1
 800b862:	7812      	ldrb	r2, [r2, #0]
 800b864:	4313      	orrs	r3, r2
 800b866:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	021b      	lsls	r3, r3, #8
 800b86c:	687a      	ldr	r2, [r7, #4]
 800b86e:	7812      	ldrb	r2, [r2, #0]
 800b870:	4313      	orrs	r3, r2
 800b872:	60fb      	str	r3, [r7, #12]
	return rv;
 800b874:	68fb      	ldr	r3, [r7, #12]
}
 800b876:	4618      	mov	r0, r3
 800b878:	3714      	adds	r7, #20
 800b87a:	46bd      	mov	sp, r7
 800b87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b880:	4770      	bx	lr

0800b882 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800b882:	b480      	push	{r7}
 800b884:	b083      	sub	sp, #12
 800b886:	af00      	add	r7, sp, #0
 800b888:	6078      	str	r0, [r7, #4]
 800b88a:	460b      	mov	r3, r1
 800b88c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	1c5a      	adds	r2, r3, #1
 800b892:	607a      	str	r2, [r7, #4]
 800b894:	887a      	ldrh	r2, [r7, #2]
 800b896:	b2d2      	uxtb	r2, r2
 800b898:	701a      	strb	r2, [r3, #0]
 800b89a:	887b      	ldrh	r3, [r7, #2]
 800b89c:	0a1b      	lsrs	r3, r3, #8
 800b89e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	1c5a      	adds	r2, r3, #1
 800b8a4:	607a      	str	r2, [r7, #4]
 800b8a6:	887a      	ldrh	r2, [r7, #2]
 800b8a8:	b2d2      	uxtb	r2, r2
 800b8aa:	701a      	strb	r2, [r3, #0]
}
 800b8ac:	bf00      	nop
 800b8ae:	370c      	adds	r7, #12
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b6:	4770      	bx	lr

0800b8b8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800b8b8:	b480      	push	{r7}
 800b8ba:	b083      	sub	sp, #12
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
 800b8c0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	1c5a      	adds	r2, r3, #1
 800b8c6:	607a      	str	r2, [r7, #4]
 800b8c8:	683a      	ldr	r2, [r7, #0]
 800b8ca:	b2d2      	uxtb	r2, r2
 800b8cc:	701a      	strb	r2, [r3, #0]
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	0a1b      	lsrs	r3, r3, #8
 800b8d2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	1c5a      	adds	r2, r3, #1
 800b8d8:	607a      	str	r2, [r7, #4]
 800b8da:	683a      	ldr	r2, [r7, #0]
 800b8dc:	b2d2      	uxtb	r2, r2
 800b8de:	701a      	strb	r2, [r3, #0]
 800b8e0:	683b      	ldr	r3, [r7, #0]
 800b8e2:	0a1b      	lsrs	r3, r3, #8
 800b8e4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	1c5a      	adds	r2, r3, #1
 800b8ea:	607a      	str	r2, [r7, #4]
 800b8ec:	683a      	ldr	r2, [r7, #0]
 800b8ee:	b2d2      	uxtb	r2, r2
 800b8f0:	701a      	strb	r2, [r3, #0]
 800b8f2:	683b      	ldr	r3, [r7, #0]
 800b8f4:	0a1b      	lsrs	r3, r3, #8
 800b8f6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	1c5a      	adds	r2, r3, #1
 800b8fc:	607a      	str	r2, [r7, #4]
 800b8fe:	683a      	ldr	r2, [r7, #0]
 800b900:	b2d2      	uxtb	r2, r2
 800b902:	701a      	strb	r2, [r3, #0]
}
 800b904:	bf00      	nop
 800b906:	370c      	adds	r7, #12
 800b908:	46bd      	mov	sp, r7
 800b90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90e:	4770      	bx	lr

0800b910 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b910:	b480      	push	{r7}
 800b912:	b087      	sub	sp, #28
 800b914:	af00      	add	r7, sp, #0
 800b916:	60f8      	str	r0, [r7, #12]
 800b918:	60b9      	str	r1, [r7, #8]
 800b91a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d00d      	beq.n	800b946 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800b92a:	693a      	ldr	r2, [r7, #16]
 800b92c:	1c53      	adds	r3, r2, #1
 800b92e:	613b      	str	r3, [r7, #16]
 800b930:	697b      	ldr	r3, [r7, #20]
 800b932:	1c59      	adds	r1, r3, #1
 800b934:	6179      	str	r1, [r7, #20]
 800b936:	7812      	ldrb	r2, [r2, #0]
 800b938:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	3b01      	subs	r3, #1
 800b93e:	607b      	str	r3, [r7, #4]
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d1f1      	bne.n	800b92a <mem_cpy+0x1a>
	}
}
 800b946:	bf00      	nop
 800b948:	371c      	adds	r7, #28
 800b94a:	46bd      	mov	sp, r7
 800b94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b950:	4770      	bx	lr

0800b952 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800b952:	b480      	push	{r7}
 800b954:	b087      	sub	sp, #28
 800b956:	af00      	add	r7, sp, #0
 800b958:	60f8      	str	r0, [r7, #12]
 800b95a:	60b9      	str	r1, [r7, #8]
 800b95c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800b962:	697b      	ldr	r3, [r7, #20]
 800b964:	1c5a      	adds	r2, r3, #1
 800b966:	617a      	str	r2, [r7, #20]
 800b968:	68ba      	ldr	r2, [r7, #8]
 800b96a:	b2d2      	uxtb	r2, r2
 800b96c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	3b01      	subs	r3, #1
 800b972:	607b      	str	r3, [r7, #4]
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d1f3      	bne.n	800b962 <mem_set+0x10>
}
 800b97a:	bf00      	nop
 800b97c:	bf00      	nop
 800b97e:	371c      	adds	r7, #28
 800b980:	46bd      	mov	sp, r7
 800b982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b986:	4770      	bx	lr

0800b988 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800b988:	b480      	push	{r7}
 800b98a:	b089      	sub	sp, #36	@ 0x24
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	60f8      	str	r0, [r7, #12]
 800b990:	60b9      	str	r1, [r7, #8]
 800b992:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	61fb      	str	r3, [r7, #28]
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800b99c:	2300      	movs	r3, #0
 800b99e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800b9a0:	69fb      	ldr	r3, [r7, #28]
 800b9a2:	1c5a      	adds	r2, r3, #1
 800b9a4:	61fa      	str	r2, [r7, #28]
 800b9a6:	781b      	ldrb	r3, [r3, #0]
 800b9a8:	4619      	mov	r1, r3
 800b9aa:	69bb      	ldr	r3, [r7, #24]
 800b9ac:	1c5a      	adds	r2, r3, #1
 800b9ae:	61ba      	str	r2, [r7, #24]
 800b9b0:	781b      	ldrb	r3, [r3, #0]
 800b9b2:	1acb      	subs	r3, r1, r3
 800b9b4:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	3b01      	subs	r3, #1
 800b9ba:	607b      	str	r3, [r7, #4]
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d002      	beq.n	800b9c8 <mem_cmp+0x40>
 800b9c2:	697b      	ldr	r3, [r7, #20]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d0eb      	beq.n	800b9a0 <mem_cmp+0x18>

	return r;
 800b9c8:	697b      	ldr	r3, [r7, #20]
}
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	3724      	adds	r7, #36	@ 0x24
 800b9ce:	46bd      	mov	sp, r7
 800b9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d4:	4770      	bx	lr

0800b9d6 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800b9d6:	b480      	push	{r7}
 800b9d8:	b083      	sub	sp, #12
 800b9da:	af00      	add	r7, sp, #0
 800b9dc:	6078      	str	r0, [r7, #4]
 800b9de:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b9e0:	e002      	b.n	800b9e8 <chk_chr+0x12>
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	3301      	adds	r3, #1
 800b9e6:	607b      	str	r3, [r7, #4]
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	781b      	ldrb	r3, [r3, #0]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d005      	beq.n	800b9fc <chk_chr+0x26>
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	781b      	ldrb	r3, [r3, #0]
 800b9f4:	461a      	mov	r2, r3
 800b9f6:	683b      	ldr	r3, [r7, #0]
 800b9f8:	4293      	cmp	r3, r2
 800b9fa:	d1f2      	bne.n	800b9e2 <chk_chr+0xc>
	return *str;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	781b      	ldrb	r3, [r3, #0]
}
 800ba00:	4618      	mov	r0, r3
 800ba02:	370c      	adds	r7, #12
 800ba04:	46bd      	mov	sp, r7
 800ba06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0a:	4770      	bx	lr

0800ba0c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ba0c:	b480      	push	{r7}
 800ba0e:	b085      	sub	sp, #20
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
 800ba14:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ba16:	2300      	movs	r3, #0
 800ba18:	60bb      	str	r3, [r7, #8]
 800ba1a:	68bb      	ldr	r3, [r7, #8]
 800ba1c:	60fb      	str	r3, [r7, #12]
 800ba1e:	e029      	b.n	800ba74 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800ba20:	4a27      	ldr	r2, [pc, #156]	@ (800bac0 <chk_lock+0xb4>)
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	011b      	lsls	r3, r3, #4
 800ba26:	4413      	add	r3, r2
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d01d      	beq.n	800ba6a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ba2e:	4a24      	ldr	r2, [pc, #144]	@ (800bac0 <chk_lock+0xb4>)
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	011b      	lsls	r3, r3, #4
 800ba34:	4413      	add	r3, r2
 800ba36:	681a      	ldr	r2, [r3, #0]
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	429a      	cmp	r2, r3
 800ba3e:	d116      	bne.n	800ba6e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800ba40:	4a1f      	ldr	r2, [pc, #124]	@ (800bac0 <chk_lock+0xb4>)
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	011b      	lsls	r3, r3, #4
 800ba46:	4413      	add	r3, r2
 800ba48:	3304      	adds	r3, #4
 800ba4a:	681a      	ldr	r2, [r3, #0]
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ba50:	429a      	cmp	r2, r3
 800ba52:	d10c      	bne.n	800ba6e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ba54:	4a1a      	ldr	r2, [pc, #104]	@ (800bac0 <chk_lock+0xb4>)
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	011b      	lsls	r3, r3, #4
 800ba5a:	4413      	add	r3, r2
 800ba5c:	3308      	adds	r3, #8
 800ba5e:	681a      	ldr	r2, [r3, #0]
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ba64:	429a      	cmp	r2, r3
 800ba66:	d102      	bne.n	800ba6e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ba68:	e007      	b.n	800ba7a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	3301      	adds	r3, #1
 800ba72:	60fb      	str	r3, [r7, #12]
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	2b01      	cmp	r3, #1
 800ba78:	d9d2      	bls.n	800ba20 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	2b02      	cmp	r3, #2
 800ba7e:	d109      	bne.n	800ba94 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d102      	bne.n	800ba8c <chk_lock+0x80>
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	2b02      	cmp	r3, #2
 800ba8a:	d101      	bne.n	800ba90 <chk_lock+0x84>
 800ba8c:	2300      	movs	r3, #0
 800ba8e:	e010      	b.n	800bab2 <chk_lock+0xa6>
 800ba90:	2312      	movs	r3, #18
 800ba92:	e00e      	b.n	800bab2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ba94:	683b      	ldr	r3, [r7, #0]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d108      	bne.n	800baac <chk_lock+0xa0>
 800ba9a:	4a09      	ldr	r2, [pc, #36]	@ (800bac0 <chk_lock+0xb4>)
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	011b      	lsls	r3, r3, #4
 800baa0:	4413      	add	r3, r2
 800baa2:	330c      	adds	r3, #12
 800baa4:	881b      	ldrh	r3, [r3, #0]
 800baa6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800baaa:	d101      	bne.n	800bab0 <chk_lock+0xa4>
 800baac:	2310      	movs	r3, #16
 800baae:	e000      	b.n	800bab2 <chk_lock+0xa6>
 800bab0:	2300      	movs	r3, #0
}
 800bab2:	4618      	mov	r0, r3
 800bab4:	3714      	adds	r7, #20
 800bab6:	46bd      	mov	sp, r7
 800bab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800babc:	4770      	bx	lr
 800babe:	bf00      	nop
 800bac0:	200013e8 	.word	0x200013e8

0800bac4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800bac4:	b480      	push	{r7}
 800bac6:	b083      	sub	sp, #12
 800bac8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800baca:	2300      	movs	r3, #0
 800bacc:	607b      	str	r3, [r7, #4]
 800bace:	e002      	b.n	800bad6 <enq_lock+0x12>
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	3301      	adds	r3, #1
 800bad4:	607b      	str	r3, [r7, #4]
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	2b01      	cmp	r3, #1
 800bada:	d806      	bhi.n	800baea <enq_lock+0x26>
 800badc:	4a09      	ldr	r2, [pc, #36]	@ (800bb04 <enq_lock+0x40>)
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	011b      	lsls	r3, r3, #4
 800bae2:	4413      	add	r3, r2
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d1f2      	bne.n	800bad0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	2b02      	cmp	r3, #2
 800baee:	bf14      	ite	ne
 800baf0:	2301      	movne	r3, #1
 800baf2:	2300      	moveq	r3, #0
 800baf4:	b2db      	uxtb	r3, r3
}
 800baf6:	4618      	mov	r0, r3
 800baf8:	370c      	adds	r7, #12
 800bafa:	46bd      	mov	sp, r7
 800bafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb00:	4770      	bx	lr
 800bb02:	bf00      	nop
 800bb04:	200013e8 	.word	0x200013e8

0800bb08 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b085      	sub	sp, #20
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
 800bb10:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bb12:	2300      	movs	r3, #0
 800bb14:	60fb      	str	r3, [r7, #12]
 800bb16:	e01f      	b.n	800bb58 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800bb18:	4a41      	ldr	r2, [pc, #260]	@ (800bc20 <inc_lock+0x118>)
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	011b      	lsls	r3, r3, #4
 800bb1e:	4413      	add	r3, r2
 800bb20:	681a      	ldr	r2, [r3, #0]
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	429a      	cmp	r2, r3
 800bb28:	d113      	bne.n	800bb52 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800bb2a:	4a3d      	ldr	r2, [pc, #244]	@ (800bc20 <inc_lock+0x118>)
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	011b      	lsls	r3, r3, #4
 800bb30:	4413      	add	r3, r2
 800bb32:	3304      	adds	r3, #4
 800bb34:	681a      	ldr	r2, [r3, #0]
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800bb3a:	429a      	cmp	r2, r3
 800bb3c:	d109      	bne.n	800bb52 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800bb3e:	4a38      	ldr	r2, [pc, #224]	@ (800bc20 <inc_lock+0x118>)
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	011b      	lsls	r3, r3, #4
 800bb44:	4413      	add	r3, r2
 800bb46:	3308      	adds	r3, #8
 800bb48:	681a      	ldr	r2, [r3, #0]
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800bb4e:	429a      	cmp	r2, r3
 800bb50:	d006      	beq.n	800bb60 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	3301      	adds	r3, #1
 800bb56:	60fb      	str	r3, [r7, #12]
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	2b01      	cmp	r3, #1
 800bb5c:	d9dc      	bls.n	800bb18 <inc_lock+0x10>
 800bb5e:	e000      	b.n	800bb62 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800bb60:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	2b02      	cmp	r3, #2
 800bb66:	d132      	bne.n	800bbce <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bb68:	2300      	movs	r3, #0
 800bb6a:	60fb      	str	r3, [r7, #12]
 800bb6c:	e002      	b.n	800bb74 <inc_lock+0x6c>
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	3301      	adds	r3, #1
 800bb72:	60fb      	str	r3, [r7, #12]
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	2b01      	cmp	r3, #1
 800bb78:	d806      	bhi.n	800bb88 <inc_lock+0x80>
 800bb7a:	4a29      	ldr	r2, [pc, #164]	@ (800bc20 <inc_lock+0x118>)
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	011b      	lsls	r3, r3, #4
 800bb80:	4413      	add	r3, r2
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d1f2      	bne.n	800bb6e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	2b02      	cmp	r3, #2
 800bb8c:	d101      	bne.n	800bb92 <inc_lock+0x8a>
 800bb8e:	2300      	movs	r3, #0
 800bb90:	e040      	b.n	800bc14 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681a      	ldr	r2, [r3, #0]
 800bb96:	4922      	ldr	r1, [pc, #136]	@ (800bc20 <inc_lock+0x118>)
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	011b      	lsls	r3, r3, #4
 800bb9c:	440b      	add	r3, r1
 800bb9e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	689a      	ldr	r2, [r3, #8]
 800bba4:	491e      	ldr	r1, [pc, #120]	@ (800bc20 <inc_lock+0x118>)
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	011b      	lsls	r3, r3, #4
 800bbaa:	440b      	add	r3, r1
 800bbac:	3304      	adds	r3, #4
 800bbae:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	695a      	ldr	r2, [r3, #20]
 800bbb4:	491a      	ldr	r1, [pc, #104]	@ (800bc20 <inc_lock+0x118>)
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	011b      	lsls	r3, r3, #4
 800bbba:	440b      	add	r3, r1
 800bbbc:	3308      	adds	r3, #8
 800bbbe:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800bbc0:	4a17      	ldr	r2, [pc, #92]	@ (800bc20 <inc_lock+0x118>)
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	011b      	lsls	r3, r3, #4
 800bbc6:	4413      	add	r3, r2
 800bbc8:	330c      	adds	r3, #12
 800bbca:	2200      	movs	r2, #0
 800bbcc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800bbce:	683b      	ldr	r3, [r7, #0]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d009      	beq.n	800bbe8 <inc_lock+0xe0>
 800bbd4:	4a12      	ldr	r2, [pc, #72]	@ (800bc20 <inc_lock+0x118>)
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	011b      	lsls	r3, r3, #4
 800bbda:	4413      	add	r3, r2
 800bbdc:	330c      	adds	r3, #12
 800bbde:	881b      	ldrh	r3, [r3, #0]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d001      	beq.n	800bbe8 <inc_lock+0xe0>
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	e015      	b.n	800bc14 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d108      	bne.n	800bc00 <inc_lock+0xf8>
 800bbee:	4a0c      	ldr	r2, [pc, #48]	@ (800bc20 <inc_lock+0x118>)
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	011b      	lsls	r3, r3, #4
 800bbf4:	4413      	add	r3, r2
 800bbf6:	330c      	adds	r3, #12
 800bbf8:	881b      	ldrh	r3, [r3, #0]
 800bbfa:	3301      	adds	r3, #1
 800bbfc:	b29a      	uxth	r2, r3
 800bbfe:	e001      	b.n	800bc04 <inc_lock+0xfc>
 800bc00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bc04:	4906      	ldr	r1, [pc, #24]	@ (800bc20 <inc_lock+0x118>)
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	011b      	lsls	r3, r3, #4
 800bc0a:	440b      	add	r3, r1
 800bc0c:	330c      	adds	r3, #12
 800bc0e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	3301      	adds	r3, #1
}
 800bc14:	4618      	mov	r0, r3
 800bc16:	3714      	adds	r7, #20
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1e:	4770      	bx	lr
 800bc20:	200013e8 	.word	0x200013e8

0800bc24 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800bc24:	b480      	push	{r7}
 800bc26:	b085      	sub	sp, #20
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	3b01      	subs	r3, #1
 800bc30:	607b      	str	r3, [r7, #4]
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	2b01      	cmp	r3, #1
 800bc36:	d825      	bhi.n	800bc84 <dec_lock+0x60>
		n = Files[i].ctr;
 800bc38:	4a17      	ldr	r2, [pc, #92]	@ (800bc98 <dec_lock+0x74>)
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	011b      	lsls	r3, r3, #4
 800bc3e:	4413      	add	r3, r2
 800bc40:	330c      	adds	r3, #12
 800bc42:	881b      	ldrh	r3, [r3, #0]
 800bc44:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800bc46:	89fb      	ldrh	r3, [r7, #14]
 800bc48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc4c:	d101      	bne.n	800bc52 <dec_lock+0x2e>
 800bc4e:	2300      	movs	r3, #0
 800bc50:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800bc52:	89fb      	ldrh	r3, [r7, #14]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d002      	beq.n	800bc5e <dec_lock+0x3a>
 800bc58:	89fb      	ldrh	r3, [r7, #14]
 800bc5a:	3b01      	subs	r3, #1
 800bc5c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800bc5e:	4a0e      	ldr	r2, [pc, #56]	@ (800bc98 <dec_lock+0x74>)
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	011b      	lsls	r3, r3, #4
 800bc64:	4413      	add	r3, r2
 800bc66:	330c      	adds	r3, #12
 800bc68:	89fa      	ldrh	r2, [r7, #14]
 800bc6a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800bc6c:	89fb      	ldrh	r3, [r7, #14]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d105      	bne.n	800bc7e <dec_lock+0x5a>
 800bc72:	4a09      	ldr	r2, [pc, #36]	@ (800bc98 <dec_lock+0x74>)
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	011b      	lsls	r3, r3, #4
 800bc78:	4413      	add	r3, r2
 800bc7a:	2200      	movs	r2, #0
 800bc7c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800bc7e:	2300      	movs	r3, #0
 800bc80:	737b      	strb	r3, [r7, #13]
 800bc82:	e001      	b.n	800bc88 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800bc84:	2302      	movs	r3, #2
 800bc86:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800bc88:	7b7b      	ldrb	r3, [r7, #13]
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3714      	adds	r7, #20
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc94:	4770      	bx	lr
 800bc96:	bf00      	nop
 800bc98:	200013e8 	.word	0x200013e8

0800bc9c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800bc9c:	b480      	push	{r7}
 800bc9e:	b085      	sub	sp, #20
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800bca4:	2300      	movs	r3, #0
 800bca6:	60fb      	str	r3, [r7, #12]
 800bca8:	e010      	b.n	800bccc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800bcaa:	4a0d      	ldr	r2, [pc, #52]	@ (800bce0 <clear_lock+0x44>)
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	011b      	lsls	r3, r3, #4
 800bcb0:	4413      	add	r3, r2
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	687a      	ldr	r2, [r7, #4]
 800bcb6:	429a      	cmp	r2, r3
 800bcb8:	d105      	bne.n	800bcc6 <clear_lock+0x2a>
 800bcba:	4a09      	ldr	r2, [pc, #36]	@ (800bce0 <clear_lock+0x44>)
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	011b      	lsls	r3, r3, #4
 800bcc0:	4413      	add	r3, r2
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	3301      	adds	r3, #1
 800bcca:	60fb      	str	r3, [r7, #12]
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	2b01      	cmp	r3, #1
 800bcd0:	d9eb      	bls.n	800bcaa <clear_lock+0xe>
	}
}
 800bcd2:	bf00      	nop
 800bcd4:	bf00      	nop
 800bcd6:	3714      	adds	r7, #20
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcde:	4770      	bx	lr
 800bce0:	200013e8 	.word	0x200013e8

0800bce4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800bce4:	b580      	push	{r7, lr}
 800bce6:	b086      	sub	sp, #24
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800bcec:	2300      	movs	r3, #0
 800bcee:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	78db      	ldrb	r3, [r3, #3]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d034      	beq.n	800bd62 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcfc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	7858      	ldrb	r0, [r3, #1]
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bd08:	2301      	movs	r3, #1
 800bd0a:	697a      	ldr	r2, [r7, #20]
 800bd0c:	f7ff fd40 	bl	800b790 <disk_write>
 800bd10:	4603      	mov	r3, r0
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d002      	beq.n	800bd1c <sync_window+0x38>
			res = FR_DISK_ERR;
 800bd16:	2301      	movs	r3, #1
 800bd18:	73fb      	strb	r3, [r7, #15]
 800bd1a:	e022      	b.n	800bd62 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2200      	movs	r2, #0
 800bd20:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	6a1b      	ldr	r3, [r3, #32]
 800bd26:	697a      	ldr	r2, [r7, #20]
 800bd28:	1ad2      	subs	r2, r2, r3
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	699b      	ldr	r3, [r3, #24]
 800bd2e:	429a      	cmp	r2, r3
 800bd30:	d217      	bcs.n	800bd62 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	789b      	ldrb	r3, [r3, #2]
 800bd36:	613b      	str	r3, [r7, #16]
 800bd38:	e010      	b.n	800bd5c <sync_window+0x78>
					wsect += fs->fsize;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	699b      	ldr	r3, [r3, #24]
 800bd3e:	697a      	ldr	r2, [r7, #20]
 800bd40:	4413      	add	r3, r2
 800bd42:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	7858      	ldrb	r0, [r3, #1]
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bd4e:	2301      	movs	r3, #1
 800bd50:	697a      	ldr	r2, [r7, #20]
 800bd52:	f7ff fd1d 	bl	800b790 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bd56:	693b      	ldr	r3, [r7, #16]
 800bd58:	3b01      	subs	r3, #1
 800bd5a:	613b      	str	r3, [r7, #16]
 800bd5c:	693b      	ldr	r3, [r7, #16]
 800bd5e:	2b01      	cmp	r3, #1
 800bd60:	d8eb      	bhi.n	800bd3a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800bd62:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd64:	4618      	mov	r0, r3
 800bd66:	3718      	adds	r7, #24
 800bd68:	46bd      	mov	sp, r7
 800bd6a:	bd80      	pop	{r7, pc}

0800bd6c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800bd6c:	b580      	push	{r7, lr}
 800bd6e:	b084      	sub	sp, #16
 800bd70:	af00      	add	r7, sp, #0
 800bd72:	6078      	str	r0, [r7, #4]
 800bd74:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800bd76:	2300      	movs	r3, #0
 800bd78:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd7e:	683a      	ldr	r2, [r7, #0]
 800bd80:	429a      	cmp	r2, r3
 800bd82:	d01b      	beq.n	800bdbc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800bd84:	6878      	ldr	r0, [r7, #4]
 800bd86:	f7ff ffad 	bl	800bce4 <sync_window>
 800bd8a:	4603      	mov	r3, r0
 800bd8c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800bd8e:	7bfb      	ldrb	r3, [r7, #15]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d113      	bne.n	800bdbc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	7858      	ldrb	r0, [r3, #1]
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bd9e:	2301      	movs	r3, #1
 800bda0:	683a      	ldr	r2, [r7, #0]
 800bda2:	f7ff fcd5 	bl	800b750 <disk_read>
 800bda6:	4603      	mov	r3, r0
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d004      	beq.n	800bdb6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800bdac:	f04f 33ff 	mov.w	r3, #4294967295
 800bdb0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800bdb2:	2301      	movs	r3, #1
 800bdb4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	683a      	ldr	r2, [r7, #0]
 800bdba:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800bdbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	3710      	adds	r7, #16
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd80      	pop	{r7, pc}
	...

0800bdc8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b084      	sub	sp, #16
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800bdd0:	6878      	ldr	r0, [r7, #4]
 800bdd2:	f7ff ff87 	bl	800bce4 <sync_window>
 800bdd6:	4603      	mov	r3, r0
 800bdd8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800bdda:	7bfb      	ldrb	r3, [r7, #15]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d158      	bne.n	800be92 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	781b      	ldrb	r3, [r3, #0]
 800bde4:	2b03      	cmp	r3, #3
 800bde6:	d148      	bne.n	800be7a <sync_fs+0xb2>
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	791b      	ldrb	r3, [r3, #4]
 800bdec:	2b01      	cmp	r3, #1
 800bdee:	d144      	bne.n	800be7a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	3330      	adds	r3, #48	@ 0x30
 800bdf4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bdf8:	2100      	movs	r1, #0
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f7ff fda9 	bl	800b952 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	3330      	adds	r3, #48	@ 0x30
 800be04:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800be08:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800be0c:	4618      	mov	r0, r3
 800be0e:	f7ff fd38 	bl	800b882 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	3330      	adds	r3, #48	@ 0x30
 800be16:	4921      	ldr	r1, [pc, #132]	@ (800be9c <sync_fs+0xd4>)
 800be18:	4618      	mov	r0, r3
 800be1a:	f7ff fd4d 	bl	800b8b8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	3330      	adds	r3, #48	@ 0x30
 800be22:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800be26:	491e      	ldr	r1, [pc, #120]	@ (800bea0 <sync_fs+0xd8>)
 800be28:	4618      	mov	r0, r3
 800be2a:	f7ff fd45 	bl	800b8b8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	3330      	adds	r3, #48	@ 0x30
 800be32:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	691b      	ldr	r3, [r3, #16]
 800be3a:	4619      	mov	r1, r3
 800be3c:	4610      	mov	r0, r2
 800be3e:	f7ff fd3b 	bl	800b8b8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	3330      	adds	r3, #48	@ 0x30
 800be46:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	68db      	ldr	r3, [r3, #12]
 800be4e:	4619      	mov	r1, r3
 800be50:	4610      	mov	r0, r2
 800be52:	f7ff fd31 	bl	800b8b8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	69db      	ldr	r3, [r3, #28]
 800be5a:	1c5a      	adds	r2, r3, #1
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	7858      	ldrb	r0, [r3, #1]
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be6e:	2301      	movs	r3, #1
 800be70:	f7ff fc8e 	bl	800b790 <disk_write>
			fs->fsi_flag = 0;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	2200      	movs	r2, #0
 800be78:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	785b      	ldrb	r3, [r3, #1]
 800be7e:	2200      	movs	r2, #0
 800be80:	2100      	movs	r1, #0
 800be82:	4618      	mov	r0, r3
 800be84:	f7ff fca4 	bl	800b7d0 <disk_ioctl>
 800be88:	4603      	mov	r3, r0
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d001      	beq.n	800be92 <sync_fs+0xca>
 800be8e:	2301      	movs	r3, #1
 800be90:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800be92:	7bfb      	ldrb	r3, [r7, #15]
}
 800be94:	4618      	mov	r0, r3
 800be96:	3710      	adds	r7, #16
 800be98:	46bd      	mov	sp, r7
 800be9a:	bd80      	pop	{r7, pc}
 800be9c:	41615252 	.word	0x41615252
 800bea0:	61417272 	.word	0x61417272

0800bea4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800bea4:	b480      	push	{r7}
 800bea6:	b083      	sub	sp, #12
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	6078      	str	r0, [r7, #4]
 800beac:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800beae:	683b      	ldr	r3, [r7, #0]
 800beb0:	3b02      	subs	r3, #2
 800beb2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	695b      	ldr	r3, [r3, #20]
 800beb8:	3b02      	subs	r3, #2
 800beba:	683a      	ldr	r2, [r7, #0]
 800bebc:	429a      	cmp	r2, r3
 800bebe:	d301      	bcc.n	800bec4 <clust2sect+0x20>
 800bec0:	2300      	movs	r3, #0
 800bec2:	e008      	b.n	800bed6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	895b      	ldrh	r3, [r3, #10]
 800bec8:	461a      	mov	r2, r3
 800beca:	683b      	ldr	r3, [r7, #0]
 800becc:	fb03 f202 	mul.w	r2, r3, r2
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bed4:	4413      	add	r3, r2
}
 800bed6:	4618      	mov	r0, r3
 800bed8:	370c      	adds	r7, #12
 800beda:	46bd      	mov	sp, r7
 800bedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee0:	4770      	bx	lr

0800bee2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800bee2:	b580      	push	{r7, lr}
 800bee4:	b086      	sub	sp, #24
 800bee6:	af00      	add	r7, sp, #0
 800bee8:	6078      	str	r0, [r7, #4]
 800beea:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800bef2:	683b      	ldr	r3, [r7, #0]
 800bef4:	2b01      	cmp	r3, #1
 800bef6:	d904      	bls.n	800bf02 <get_fat+0x20>
 800bef8:	693b      	ldr	r3, [r7, #16]
 800befa:	695b      	ldr	r3, [r3, #20]
 800befc:	683a      	ldr	r2, [r7, #0]
 800befe:	429a      	cmp	r2, r3
 800bf00:	d302      	bcc.n	800bf08 <get_fat+0x26>
		val = 1;	/* Internal error */
 800bf02:	2301      	movs	r3, #1
 800bf04:	617b      	str	r3, [r7, #20]
 800bf06:	e08e      	b.n	800c026 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800bf08:	f04f 33ff 	mov.w	r3, #4294967295
 800bf0c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800bf0e:	693b      	ldr	r3, [r7, #16]
 800bf10:	781b      	ldrb	r3, [r3, #0]
 800bf12:	2b03      	cmp	r3, #3
 800bf14:	d061      	beq.n	800bfda <get_fat+0xf8>
 800bf16:	2b03      	cmp	r3, #3
 800bf18:	dc7b      	bgt.n	800c012 <get_fat+0x130>
 800bf1a:	2b01      	cmp	r3, #1
 800bf1c:	d002      	beq.n	800bf24 <get_fat+0x42>
 800bf1e:	2b02      	cmp	r3, #2
 800bf20:	d041      	beq.n	800bfa6 <get_fat+0xc4>
 800bf22:	e076      	b.n	800c012 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800bf24:	683b      	ldr	r3, [r7, #0]
 800bf26:	60fb      	str	r3, [r7, #12]
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	085b      	lsrs	r3, r3, #1
 800bf2c:	68fa      	ldr	r2, [r7, #12]
 800bf2e:	4413      	add	r3, r2
 800bf30:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bf32:	693b      	ldr	r3, [r7, #16]
 800bf34:	6a1a      	ldr	r2, [r3, #32]
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	0a5b      	lsrs	r3, r3, #9
 800bf3a:	4413      	add	r3, r2
 800bf3c:	4619      	mov	r1, r3
 800bf3e:	6938      	ldr	r0, [r7, #16]
 800bf40:	f7ff ff14 	bl	800bd6c <move_window>
 800bf44:	4603      	mov	r3, r0
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d166      	bne.n	800c018 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	1c5a      	adds	r2, r3, #1
 800bf4e:	60fa      	str	r2, [r7, #12]
 800bf50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf54:	693a      	ldr	r2, [r7, #16]
 800bf56:	4413      	add	r3, r2
 800bf58:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bf5c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bf5e:	693b      	ldr	r3, [r7, #16]
 800bf60:	6a1a      	ldr	r2, [r3, #32]
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	0a5b      	lsrs	r3, r3, #9
 800bf66:	4413      	add	r3, r2
 800bf68:	4619      	mov	r1, r3
 800bf6a:	6938      	ldr	r0, [r7, #16]
 800bf6c:	f7ff fefe 	bl	800bd6c <move_window>
 800bf70:	4603      	mov	r3, r0
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d152      	bne.n	800c01c <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf7c:	693a      	ldr	r2, [r7, #16]
 800bf7e:	4413      	add	r3, r2
 800bf80:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bf84:	021b      	lsls	r3, r3, #8
 800bf86:	68ba      	ldr	r2, [r7, #8]
 800bf88:	4313      	orrs	r3, r2
 800bf8a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800bf8c:	683b      	ldr	r3, [r7, #0]
 800bf8e:	f003 0301 	and.w	r3, r3, #1
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d002      	beq.n	800bf9c <get_fat+0xba>
 800bf96:	68bb      	ldr	r3, [r7, #8]
 800bf98:	091b      	lsrs	r3, r3, #4
 800bf9a:	e002      	b.n	800bfa2 <get_fat+0xc0>
 800bf9c:	68bb      	ldr	r3, [r7, #8]
 800bf9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bfa2:	617b      	str	r3, [r7, #20]
			break;
 800bfa4:	e03f      	b.n	800c026 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800bfa6:	693b      	ldr	r3, [r7, #16]
 800bfa8:	6a1a      	ldr	r2, [r3, #32]
 800bfaa:	683b      	ldr	r3, [r7, #0]
 800bfac:	0a1b      	lsrs	r3, r3, #8
 800bfae:	4413      	add	r3, r2
 800bfb0:	4619      	mov	r1, r3
 800bfb2:	6938      	ldr	r0, [r7, #16]
 800bfb4:	f7ff feda 	bl	800bd6c <move_window>
 800bfb8:	4603      	mov	r3, r0
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d130      	bne.n	800c020 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800bfbe:	693b      	ldr	r3, [r7, #16]
 800bfc0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	005b      	lsls	r3, r3, #1
 800bfc8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800bfcc:	4413      	add	r3, r2
 800bfce:	4618      	mov	r0, r3
 800bfd0:	f7ff fc1c 	bl	800b80c <ld_word>
 800bfd4:	4603      	mov	r3, r0
 800bfd6:	617b      	str	r3, [r7, #20]
			break;
 800bfd8:	e025      	b.n	800c026 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800bfda:	693b      	ldr	r3, [r7, #16]
 800bfdc:	6a1a      	ldr	r2, [r3, #32]
 800bfde:	683b      	ldr	r3, [r7, #0]
 800bfe0:	09db      	lsrs	r3, r3, #7
 800bfe2:	4413      	add	r3, r2
 800bfe4:	4619      	mov	r1, r3
 800bfe6:	6938      	ldr	r0, [r7, #16]
 800bfe8:	f7ff fec0 	bl	800bd6c <move_window>
 800bfec:	4603      	mov	r3, r0
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d118      	bne.n	800c024 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800bff2:	693b      	ldr	r3, [r7, #16]
 800bff4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bff8:	683b      	ldr	r3, [r7, #0]
 800bffa:	009b      	lsls	r3, r3, #2
 800bffc:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c000:	4413      	add	r3, r2
 800c002:	4618      	mov	r0, r3
 800c004:	f7ff fc1a 	bl	800b83c <ld_dword>
 800c008:	4603      	mov	r3, r0
 800c00a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800c00e:	617b      	str	r3, [r7, #20]
			break;
 800c010:	e009      	b.n	800c026 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c012:	2301      	movs	r3, #1
 800c014:	617b      	str	r3, [r7, #20]
 800c016:	e006      	b.n	800c026 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c018:	bf00      	nop
 800c01a:	e004      	b.n	800c026 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c01c:	bf00      	nop
 800c01e:	e002      	b.n	800c026 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c020:	bf00      	nop
 800c022:	e000      	b.n	800c026 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c024:	bf00      	nop
		}
	}

	return val;
 800c026:	697b      	ldr	r3, [r7, #20]
}
 800c028:	4618      	mov	r0, r3
 800c02a:	3718      	adds	r7, #24
 800c02c:	46bd      	mov	sp, r7
 800c02e:	bd80      	pop	{r7, pc}

0800c030 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c030:	b590      	push	{r4, r7, lr}
 800c032:	b089      	sub	sp, #36	@ 0x24
 800c034:	af00      	add	r7, sp, #0
 800c036:	60f8      	str	r0, [r7, #12]
 800c038:	60b9      	str	r1, [r7, #8]
 800c03a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c03c:	2302      	movs	r3, #2
 800c03e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	2b01      	cmp	r3, #1
 800c044:	f240 80d9 	bls.w	800c1fa <put_fat+0x1ca>
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	695b      	ldr	r3, [r3, #20]
 800c04c:	68ba      	ldr	r2, [r7, #8]
 800c04e:	429a      	cmp	r2, r3
 800c050:	f080 80d3 	bcs.w	800c1fa <put_fat+0x1ca>
		switch (fs->fs_type) {
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	781b      	ldrb	r3, [r3, #0]
 800c058:	2b03      	cmp	r3, #3
 800c05a:	f000 8096 	beq.w	800c18a <put_fat+0x15a>
 800c05e:	2b03      	cmp	r3, #3
 800c060:	f300 80cb 	bgt.w	800c1fa <put_fat+0x1ca>
 800c064:	2b01      	cmp	r3, #1
 800c066:	d002      	beq.n	800c06e <put_fat+0x3e>
 800c068:	2b02      	cmp	r3, #2
 800c06a:	d06e      	beq.n	800c14a <put_fat+0x11a>
 800c06c:	e0c5      	b.n	800c1fa <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c06e:	68bb      	ldr	r3, [r7, #8]
 800c070:	61bb      	str	r3, [r7, #24]
 800c072:	69bb      	ldr	r3, [r7, #24]
 800c074:	085b      	lsrs	r3, r3, #1
 800c076:	69ba      	ldr	r2, [r7, #24]
 800c078:	4413      	add	r3, r2
 800c07a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	6a1a      	ldr	r2, [r3, #32]
 800c080:	69bb      	ldr	r3, [r7, #24]
 800c082:	0a5b      	lsrs	r3, r3, #9
 800c084:	4413      	add	r3, r2
 800c086:	4619      	mov	r1, r3
 800c088:	68f8      	ldr	r0, [r7, #12]
 800c08a:	f7ff fe6f 	bl	800bd6c <move_window>
 800c08e:	4603      	mov	r3, r0
 800c090:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c092:	7ffb      	ldrb	r3, [r7, #31]
 800c094:	2b00      	cmp	r3, #0
 800c096:	f040 80a9 	bne.w	800c1ec <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c0a0:	69bb      	ldr	r3, [r7, #24]
 800c0a2:	1c59      	adds	r1, r3, #1
 800c0a4:	61b9      	str	r1, [r7, #24]
 800c0a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c0aa:	4413      	add	r3, r2
 800c0ac:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c0ae:	68bb      	ldr	r3, [r7, #8]
 800c0b0:	f003 0301 	and.w	r3, r3, #1
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d00d      	beq.n	800c0d4 <put_fat+0xa4>
 800c0b8:	697b      	ldr	r3, [r7, #20]
 800c0ba:	781b      	ldrb	r3, [r3, #0]
 800c0bc:	b25b      	sxtb	r3, r3
 800c0be:	f003 030f 	and.w	r3, r3, #15
 800c0c2:	b25a      	sxtb	r2, r3
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	b2db      	uxtb	r3, r3
 800c0c8:	011b      	lsls	r3, r3, #4
 800c0ca:	b25b      	sxtb	r3, r3
 800c0cc:	4313      	orrs	r3, r2
 800c0ce:	b25b      	sxtb	r3, r3
 800c0d0:	b2db      	uxtb	r3, r3
 800c0d2:	e001      	b.n	800c0d8 <put_fat+0xa8>
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	b2db      	uxtb	r3, r3
 800c0d8:	697a      	ldr	r2, [r7, #20]
 800c0da:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	2201      	movs	r2, #1
 800c0e0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	6a1a      	ldr	r2, [r3, #32]
 800c0e6:	69bb      	ldr	r3, [r7, #24]
 800c0e8:	0a5b      	lsrs	r3, r3, #9
 800c0ea:	4413      	add	r3, r2
 800c0ec:	4619      	mov	r1, r3
 800c0ee:	68f8      	ldr	r0, [r7, #12]
 800c0f0:	f7ff fe3c 	bl	800bd6c <move_window>
 800c0f4:	4603      	mov	r3, r0
 800c0f6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c0f8:	7ffb      	ldrb	r3, [r7, #31]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d178      	bne.n	800c1f0 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c104:	69bb      	ldr	r3, [r7, #24]
 800c106:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c10a:	4413      	add	r3, r2
 800c10c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c10e:	68bb      	ldr	r3, [r7, #8]
 800c110:	f003 0301 	and.w	r3, r3, #1
 800c114:	2b00      	cmp	r3, #0
 800c116:	d003      	beq.n	800c120 <put_fat+0xf0>
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	091b      	lsrs	r3, r3, #4
 800c11c:	b2db      	uxtb	r3, r3
 800c11e:	e00e      	b.n	800c13e <put_fat+0x10e>
 800c120:	697b      	ldr	r3, [r7, #20]
 800c122:	781b      	ldrb	r3, [r3, #0]
 800c124:	b25b      	sxtb	r3, r3
 800c126:	f023 030f 	bic.w	r3, r3, #15
 800c12a:	b25a      	sxtb	r2, r3
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	0a1b      	lsrs	r3, r3, #8
 800c130:	b25b      	sxtb	r3, r3
 800c132:	f003 030f 	and.w	r3, r3, #15
 800c136:	b25b      	sxtb	r3, r3
 800c138:	4313      	orrs	r3, r2
 800c13a:	b25b      	sxtb	r3, r3
 800c13c:	b2db      	uxtb	r3, r3
 800c13e:	697a      	ldr	r2, [r7, #20]
 800c140:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	2201      	movs	r2, #1
 800c146:	70da      	strb	r2, [r3, #3]
			break;
 800c148:	e057      	b.n	800c1fa <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	6a1a      	ldr	r2, [r3, #32]
 800c14e:	68bb      	ldr	r3, [r7, #8]
 800c150:	0a1b      	lsrs	r3, r3, #8
 800c152:	4413      	add	r3, r2
 800c154:	4619      	mov	r1, r3
 800c156:	68f8      	ldr	r0, [r7, #12]
 800c158:	f7ff fe08 	bl	800bd6c <move_window>
 800c15c:	4603      	mov	r3, r0
 800c15e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c160:	7ffb      	ldrb	r3, [r7, #31]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d146      	bne.n	800c1f4 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c16c:	68bb      	ldr	r3, [r7, #8]
 800c16e:	005b      	lsls	r3, r3, #1
 800c170:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c174:	4413      	add	r3, r2
 800c176:	687a      	ldr	r2, [r7, #4]
 800c178:	b292      	uxth	r2, r2
 800c17a:	4611      	mov	r1, r2
 800c17c:	4618      	mov	r0, r3
 800c17e:	f7ff fb80 	bl	800b882 <st_word>
			fs->wflag = 1;
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	2201      	movs	r2, #1
 800c186:	70da      	strb	r2, [r3, #3]
			break;
 800c188:	e037      	b.n	800c1fa <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	6a1a      	ldr	r2, [r3, #32]
 800c18e:	68bb      	ldr	r3, [r7, #8]
 800c190:	09db      	lsrs	r3, r3, #7
 800c192:	4413      	add	r3, r2
 800c194:	4619      	mov	r1, r3
 800c196:	68f8      	ldr	r0, [r7, #12]
 800c198:	f7ff fde8 	bl	800bd6c <move_window>
 800c19c:	4603      	mov	r3, r0
 800c19e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c1a0:	7ffb      	ldrb	r3, [r7, #31]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d128      	bne.n	800c1f8 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c1b2:	68bb      	ldr	r3, [r7, #8]
 800c1b4:	009b      	lsls	r3, r3, #2
 800c1b6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c1ba:	4413      	add	r3, r2
 800c1bc:	4618      	mov	r0, r3
 800c1be:	f7ff fb3d 	bl	800b83c <ld_dword>
 800c1c2:	4603      	mov	r3, r0
 800c1c4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800c1c8:	4323      	orrs	r3, r4
 800c1ca:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c1d2:	68bb      	ldr	r3, [r7, #8]
 800c1d4:	009b      	lsls	r3, r3, #2
 800c1d6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c1da:	4413      	add	r3, r2
 800c1dc:	6879      	ldr	r1, [r7, #4]
 800c1de:	4618      	mov	r0, r3
 800c1e0:	f7ff fb6a 	bl	800b8b8 <st_dword>
			fs->wflag = 1;
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	2201      	movs	r2, #1
 800c1e8:	70da      	strb	r2, [r3, #3]
			break;
 800c1ea:	e006      	b.n	800c1fa <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c1ec:	bf00      	nop
 800c1ee:	e004      	b.n	800c1fa <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c1f0:	bf00      	nop
 800c1f2:	e002      	b.n	800c1fa <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c1f4:	bf00      	nop
 800c1f6:	e000      	b.n	800c1fa <put_fat+0x1ca>
			if (res != FR_OK) break;
 800c1f8:	bf00      	nop
		}
	}
	return res;
 800c1fa:	7ffb      	ldrb	r3, [r7, #31]
}
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	3724      	adds	r7, #36	@ 0x24
 800c200:	46bd      	mov	sp, r7
 800c202:	bd90      	pop	{r4, r7, pc}

0800c204 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c204:	b580      	push	{r7, lr}
 800c206:	b088      	sub	sp, #32
 800c208:	af00      	add	r7, sp, #0
 800c20a:	60f8      	str	r0, [r7, #12]
 800c20c:	60b9      	str	r1, [r7, #8]
 800c20e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c210:	2300      	movs	r3, #0
 800c212:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c21a:	68bb      	ldr	r3, [r7, #8]
 800c21c:	2b01      	cmp	r3, #1
 800c21e:	d904      	bls.n	800c22a <remove_chain+0x26>
 800c220:	69bb      	ldr	r3, [r7, #24]
 800c222:	695b      	ldr	r3, [r3, #20]
 800c224:	68ba      	ldr	r2, [r7, #8]
 800c226:	429a      	cmp	r2, r3
 800c228:	d301      	bcc.n	800c22e <remove_chain+0x2a>
 800c22a:	2302      	movs	r3, #2
 800c22c:	e04b      	b.n	800c2c6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d00c      	beq.n	800c24e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c234:	f04f 32ff 	mov.w	r2, #4294967295
 800c238:	6879      	ldr	r1, [r7, #4]
 800c23a:	69b8      	ldr	r0, [r7, #24]
 800c23c:	f7ff fef8 	bl	800c030 <put_fat>
 800c240:	4603      	mov	r3, r0
 800c242:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c244:	7ffb      	ldrb	r3, [r7, #31]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d001      	beq.n	800c24e <remove_chain+0x4a>
 800c24a:	7ffb      	ldrb	r3, [r7, #31]
 800c24c:	e03b      	b.n	800c2c6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c24e:	68b9      	ldr	r1, [r7, #8]
 800c250:	68f8      	ldr	r0, [r7, #12]
 800c252:	f7ff fe46 	bl	800bee2 <get_fat>
 800c256:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c258:	697b      	ldr	r3, [r7, #20]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d031      	beq.n	800c2c2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c25e:	697b      	ldr	r3, [r7, #20]
 800c260:	2b01      	cmp	r3, #1
 800c262:	d101      	bne.n	800c268 <remove_chain+0x64>
 800c264:	2302      	movs	r3, #2
 800c266:	e02e      	b.n	800c2c6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c268:	697b      	ldr	r3, [r7, #20]
 800c26a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c26e:	d101      	bne.n	800c274 <remove_chain+0x70>
 800c270:	2301      	movs	r3, #1
 800c272:	e028      	b.n	800c2c6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c274:	2200      	movs	r2, #0
 800c276:	68b9      	ldr	r1, [r7, #8]
 800c278:	69b8      	ldr	r0, [r7, #24]
 800c27a:	f7ff fed9 	bl	800c030 <put_fat>
 800c27e:	4603      	mov	r3, r0
 800c280:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c282:	7ffb      	ldrb	r3, [r7, #31]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d001      	beq.n	800c28c <remove_chain+0x88>
 800c288:	7ffb      	ldrb	r3, [r7, #31]
 800c28a:	e01c      	b.n	800c2c6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c28c:	69bb      	ldr	r3, [r7, #24]
 800c28e:	691a      	ldr	r2, [r3, #16]
 800c290:	69bb      	ldr	r3, [r7, #24]
 800c292:	695b      	ldr	r3, [r3, #20]
 800c294:	3b02      	subs	r3, #2
 800c296:	429a      	cmp	r2, r3
 800c298:	d20b      	bcs.n	800c2b2 <remove_chain+0xae>
			fs->free_clst++;
 800c29a:	69bb      	ldr	r3, [r7, #24]
 800c29c:	691b      	ldr	r3, [r3, #16]
 800c29e:	1c5a      	adds	r2, r3, #1
 800c2a0:	69bb      	ldr	r3, [r7, #24]
 800c2a2:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800c2a4:	69bb      	ldr	r3, [r7, #24]
 800c2a6:	791b      	ldrb	r3, [r3, #4]
 800c2a8:	f043 0301 	orr.w	r3, r3, #1
 800c2ac:	b2da      	uxtb	r2, r3
 800c2ae:	69bb      	ldr	r3, [r7, #24]
 800c2b0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c2b2:	697b      	ldr	r3, [r7, #20]
 800c2b4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c2b6:	69bb      	ldr	r3, [r7, #24]
 800c2b8:	695b      	ldr	r3, [r3, #20]
 800c2ba:	68ba      	ldr	r2, [r7, #8]
 800c2bc:	429a      	cmp	r2, r3
 800c2be:	d3c6      	bcc.n	800c24e <remove_chain+0x4a>
 800c2c0:	e000      	b.n	800c2c4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c2c2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c2c4:	2300      	movs	r3, #0
}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	3720      	adds	r7, #32
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	bd80      	pop	{r7, pc}

0800c2ce <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c2ce:	b580      	push	{r7, lr}
 800c2d0:	b088      	sub	sp, #32
 800c2d2:	af00      	add	r7, sp, #0
 800c2d4:	6078      	str	r0, [r7, #4]
 800c2d6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c2de:	683b      	ldr	r3, [r7, #0]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d10d      	bne.n	800c300 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c2e4:	693b      	ldr	r3, [r7, #16]
 800c2e6:	68db      	ldr	r3, [r3, #12]
 800c2e8:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c2ea:	69bb      	ldr	r3, [r7, #24]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d004      	beq.n	800c2fa <create_chain+0x2c>
 800c2f0:	693b      	ldr	r3, [r7, #16]
 800c2f2:	695b      	ldr	r3, [r3, #20]
 800c2f4:	69ba      	ldr	r2, [r7, #24]
 800c2f6:	429a      	cmp	r2, r3
 800c2f8:	d31b      	bcc.n	800c332 <create_chain+0x64>
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	61bb      	str	r3, [r7, #24]
 800c2fe:	e018      	b.n	800c332 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c300:	6839      	ldr	r1, [r7, #0]
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f7ff fded 	bl	800bee2 <get_fat>
 800c308:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	2b01      	cmp	r3, #1
 800c30e:	d801      	bhi.n	800c314 <create_chain+0x46>
 800c310:	2301      	movs	r3, #1
 800c312:	e070      	b.n	800c3f6 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c31a:	d101      	bne.n	800c320 <create_chain+0x52>
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	e06a      	b.n	800c3f6 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c320:	693b      	ldr	r3, [r7, #16]
 800c322:	695b      	ldr	r3, [r3, #20]
 800c324:	68fa      	ldr	r2, [r7, #12]
 800c326:	429a      	cmp	r2, r3
 800c328:	d201      	bcs.n	800c32e <create_chain+0x60>
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	e063      	b.n	800c3f6 <create_chain+0x128>
		scl = clst;
 800c32e:	683b      	ldr	r3, [r7, #0]
 800c330:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c332:	69bb      	ldr	r3, [r7, #24]
 800c334:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c336:	69fb      	ldr	r3, [r7, #28]
 800c338:	3301      	adds	r3, #1
 800c33a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c33c:	693b      	ldr	r3, [r7, #16]
 800c33e:	695b      	ldr	r3, [r3, #20]
 800c340:	69fa      	ldr	r2, [r7, #28]
 800c342:	429a      	cmp	r2, r3
 800c344:	d307      	bcc.n	800c356 <create_chain+0x88>
				ncl = 2;
 800c346:	2302      	movs	r3, #2
 800c348:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c34a:	69fa      	ldr	r2, [r7, #28]
 800c34c:	69bb      	ldr	r3, [r7, #24]
 800c34e:	429a      	cmp	r2, r3
 800c350:	d901      	bls.n	800c356 <create_chain+0x88>
 800c352:	2300      	movs	r3, #0
 800c354:	e04f      	b.n	800c3f6 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c356:	69f9      	ldr	r1, [r7, #28]
 800c358:	6878      	ldr	r0, [r7, #4]
 800c35a:	f7ff fdc2 	bl	800bee2 <get_fat>
 800c35e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d00e      	beq.n	800c384 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	2b01      	cmp	r3, #1
 800c36a:	d003      	beq.n	800c374 <create_chain+0xa6>
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c372:	d101      	bne.n	800c378 <create_chain+0xaa>
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	e03e      	b.n	800c3f6 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c378:	69fa      	ldr	r2, [r7, #28]
 800c37a:	69bb      	ldr	r3, [r7, #24]
 800c37c:	429a      	cmp	r2, r3
 800c37e:	d1da      	bne.n	800c336 <create_chain+0x68>
 800c380:	2300      	movs	r3, #0
 800c382:	e038      	b.n	800c3f6 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c384:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c386:	f04f 32ff 	mov.w	r2, #4294967295
 800c38a:	69f9      	ldr	r1, [r7, #28]
 800c38c:	6938      	ldr	r0, [r7, #16]
 800c38e:	f7ff fe4f 	bl	800c030 <put_fat>
 800c392:	4603      	mov	r3, r0
 800c394:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c396:	7dfb      	ldrb	r3, [r7, #23]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d109      	bne.n	800c3b0 <create_chain+0xe2>
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d006      	beq.n	800c3b0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c3a2:	69fa      	ldr	r2, [r7, #28]
 800c3a4:	6839      	ldr	r1, [r7, #0]
 800c3a6:	6938      	ldr	r0, [r7, #16]
 800c3a8:	f7ff fe42 	bl	800c030 <put_fat>
 800c3ac:	4603      	mov	r3, r0
 800c3ae:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c3b0:	7dfb      	ldrb	r3, [r7, #23]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d116      	bne.n	800c3e4 <create_chain+0x116>
		fs->last_clst = ncl;
 800c3b6:	693b      	ldr	r3, [r7, #16]
 800c3b8:	69fa      	ldr	r2, [r7, #28]
 800c3ba:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c3bc:	693b      	ldr	r3, [r7, #16]
 800c3be:	691a      	ldr	r2, [r3, #16]
 800c3c0:	693b      	ldr	r3, [r7, #16]
 800c3c2:	695b      	ldr	r3, [r3, #20]
 800c3c4:	3b02      	subs	r3, #2
 800c3c6:	429a      	cmp	r2, r3
 800c3c8:	d804      	bhi.n	800c3d4 <create_chain+0x106>
 800c3ca:	693b      	ldr	r3, [r7, #16]
 800c3cc:	691b      	ldr	r3, [r3, #16]
 800c3ce:	1e5a      	subs	r2, r3, #1
 800c3d0:	693b      	ldr	r3, [r7, #16]
 800c3d2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800c3d4:	693b      	ldr	r3, [r7, #16]
 800c3d6:	791b      	ldrb	r3, [r3, #4]
 800c3d8:	f043 0301 	orr.w	r3, r3, #1
 800c3dc:	b2da      	uxtb	r2, r3
 800c3de:	693b      	ldr	r3, [r7, #16]
 800c3e0:	711a      	strb	r2, [r3, #4]
 800c3e2:	e007      	b.n	800c3f4 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c3e4:	7dfb      	ldrb	r3, [r7, #23]
 800c3e6:	2b01      	cmp	r3, #1
 800c3e8:	d102      	bne.n	800c3f0 <create_chain+0x122>
 800c3ea:	f04f 33ff 	mov.w	r3, #4294967295
 800c3ee:	e000      	b.n	800c3f2 <create_chain+0x124>
 800c3f0:	2301      	movs	r3, #1
 800c3f2:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c3f4:	69fb      	ldr	r3, [r7, #28]
}
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	3720      	adds	r7, #32
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bd80      	pop	{r7, pc}

0800c3fe <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c3fe:	b480      	push	{r7}
 800c400:	b087      	sub	sp, #28
 800c402:	af00      	add	r7, sp, #0
 800c404:	6078      	str	r0, [r7, #4]
 800c406:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c412:	3304      	adds	r3, #4
 800c414:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	0a5b      	lsrs	r3, r3, #9
 800c41a:	68fa      	ldr	r2, [r7, #12]
 800c41c:	8952      	ldrh	r2, [r2, #10]
 800c41e:	fbb3 f3f2 	udiv	r3, r3, r2
 800c422:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c424:	693b      	ldr	r3, [r7, #16]
 800c426:	1d1a      	adds	r2, r3, #4
 800c428:	613a      	str	r2, [r7, #16]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d101      	bne.n	800c438 <clmt_clust+0x3a>
 800c434:	2300      	movs	r3, #0
 800c436:	e010      	b.n	800c45a <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c438:	697a      	ldr	r2, [r7, #20]
 800c43a:	68bb      	ldr	r3, [r7, #8]
 800c43c:	429a      	cmp	r2, r3
 800c43e:	d307      	bcc.n	800c450 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c440:	697a      	ldr	r2, [r7, #20]
 800c442:	68bb      	ldr	r3, [r7, #8]
 800c444:	1ad3      	subs	r3, r2, r3
 800c446:	617b      	str	r3, [r7, #20]
 800c448:	693b      	ldr	r3, [r7, #16]
 800c44a:	3304      	adds	r3, #4
 800c44c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c44e:	e7e9      	b.n	800c424 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c450:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c452:	693b      	ldr	r3, [r7, #16]
 800c454:	681a      	ldr	r2, [r3, #0]
 800c456:	697b      	ldr	r3, [r7, #20]
 800c458:	4413      	add	r3, r2
}
 800c45a:	4618      	mov	r0, r3
 800c45c:	371c      	adds	r7, #28
 800c45e:	46bd      	mov	sp, r7
 800c460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c464:	4770      	bx	lr

0800c466 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c466:	b580      	push	{r7, lr}
 800c468:	b086      	sub	sp, #24
 800c46a:	af00      	add	r7, sp, #0
 800c46c:	6078      	str	r0, [r7, #4]
 800c46e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c476:	683b      	ldr	r3, [r7, #0]
 800c478:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c47c:	d204      	bcs.n	800c488 <dir_sdi+0x22>
 800c47e:	683b      	ldr	r3, [r7, #0]
 800c480:	f003 031f 	and.w	r3, r3, #31
 800c484:	2b00      	cmp	r3, #0
 800c486:	d001      	beq.n	800c48c <dir_sdi+0x26>
		return FR_INT_ERR;
 800c488:	2302      	movs	r3, #2
 800c48a:	e063      	b.n	800c554 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	683a      	ldr	r2, [r7, #0]
 800c490:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	689b      	ldr	r3, [r3, #8]
 800c496:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c498:	697b      	ldr	r3, [r7, #20]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d106      	bne.n	800c4ac <dir_sdi+0x46>
 800c49e:	693b      	ldr	r3, [r7, #16]
 800c4a0:	781b      	ldrb	r3, [r3, #0]
 800c4a2:	2b02      	cmp	r3, #2
 800c4a4:	d902      	bls.n	800c4ac <dir_sdi+0x46>
		clst = fs->dirbase;
 800c4a6:	693b      	ldr	r3, [r7, #16]
 800c4a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4aa:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c4ac:	697b      	ldr	r3, [r7, #20]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d10c      	bne.n	800c4cc <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	095b      	lsrs	r3, r3, #5
 800c4b6:	693a      	ldr	r2, [r7, #16]
 800c4b8:	8912      	ldrh	r2, [r2, #8]
 800c4ba:	4293      	cmp	r3, r2
 800c4bc:	d301      	bcc.n	800c4c2 <dir_sdi+0x5c>
 800c4be:	2302      	movs	r3, #2
 800c4c0:	e048      	b.n	800c554 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800c4c2:	693b      	ldr	r3, [r7, #16]
 800c4c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	61da      	str	r2, [r3, #28]
 800c4ca:	e029      	b.n	800c520 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c4cc:	693b      	ldr	r3, [r7, #16]
 800c4ce:	895b      	ldrh	r3, [r3, #10]
 800c4d0:	025b      	lsls	r3, r3, #9
 800c4d2:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c4d4:	e019      	b.n	800c50a <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	6979      	ldr	r1, [r7, #20]
 800c4da:	4618      	mov	r0, r3
 800c4dc:	f7ff fd01 	bl	800bee2 <get_fat>
 800c4e0:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c4e2:	697b      	ldr	r3, [r7, #20]
 800c4e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4e8:	d101      	bne.n	800c4ee <dir_sdi+0x88>
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	e032      	b.n	800c554 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c4ee:	697b      	ldr	r3, [r7, #20]
 800c4f0:	2b01      	cmp	r3, #1
 800c4f2:	d904      	bls.n	800c4fe <dir_sdi+0x98>
 800c4f4:	693b      	ldr	r3, [r7, #16]
 800c4f6:	695b      	ldr	r3, [r3, #20]
 800c4f8:	697a      	ldr	r2, [r7, #20]
 800c4fa:	429a      	cmp	r2, r3
 800c4fc:	d301      	bcc.n	800c502 <dir_sdi+0x9c>
 800c4fe:	2302      	movs	r3, #2
 800c500:	e028      	b.n	800c554 <dir_sdi+0xee>
			ofs -= csz;
 800c502:	683a      	ldr	r2, [r7, #0]
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	1ad3      	subs	r3, r2, r3
 800c508:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c50a:	683a      	ldr	r2, [r7, #0]
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	429a      	cmp	r2, r3
 800c510:	d2e1      	bcs.n	800c4d6 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800c512:	6979      	ldr	r1, [r7, #20]
 800c514:	6938      	ldr	r0, [r7, #16]
 800c516:	f7ff fcc5 	bl	800bea4 <clust2sect>
 800c51a:	4602      	mov	r2, r0
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	697a      	ldr	r2, [r7, #20]
 800c524:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	69db      	ldr	r3, [r3, #28]
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d101      	bne.n	800c532 <dir_sdi+0xcc>
 800c52e:	2302      	movs	r3, #2
 800c530:	e010      	b.n	800c554 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	69da      	ldr	r2, [r3, #28]
 800c536:	683b      	ldr	r3, [r7, #0]
 800c538:	0a5b      	lsrs	r3, r3, #9
 800c53a:	441a      	add	r2, r3
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c540:	693b      	ldr	r3, [r7, #16]
 800c542:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c546:	683b      	ldr	r3, [r7, #0]
 800c548:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c54c:	441a      	add	r2, r3
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c552:	2300      	movs	r3, #0
}
 800c554:	4618      	mov	r0, r3
 800c556:	3718      	adds	r7, #24
 800c558:	46bd      	mov	sp, r7
 800c55a:	bd80      	pop	{r7, pc}

0800c55c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b086      	sub	sp, #24
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
 800c564:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	695b      	ldr	r3, [r3, #20]
 800c570:	3320      	adds	r3, #32
 800c572:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	69db      	ldr	r3, [r3, #28]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d003      	beq.n	800c584 <dir_next+0x28>
 800c57c:	68bb      	ldr	r3, [r7, #8]
 800c57e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c582:	d301      	bcc.n	800c588 <dir_next+0x2c>
 800c584:	2304      	movs	r3, #4
 800c586:	e0aa      	b.n	800c6de <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c588:	68bb      	ldr	r3, [r7, #8]
 800c58a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c58e:	2b00      	cmp	r3, #0
 800c590:	f040 8098 	bne.w	800c6c4 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	69db      	ldr	r3, [r3, #28]
 800c598:	1c5a      	adds	r2, r3, #1
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	699b      	ldr	r3, [r3, #24]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d10b      	bne.n	800c5be <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c5a6:	68bb      	ldr	r3, [r7, #8]
 800c5a8:	095b      	lsrs	r3, r3, #5
 800c5aa:	68fa      	ldr	r2, [r7, #12]
 800c5ac:	8912      	ldrh	r2, [r2, #8]
 800c5ae:	4293      	cmp	r3, r2
 800c5b0:	f0c0 8088 	bcc.w	800c6c4 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	61da      	str	r2, [r3, #28]
 800c5ba:	2304      	movs	r3, #4
 800c5bc:	e08f      	b.n	800c6de <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c5be:	68bb      	ldr	r3, [r7, #8]
 800c5c0:	0a5b      	lsrs	r3, r3, #9
 800c5c2:	68fa      	ldr	r2, [r7, #12]
 800c5c4:	8952      	ldrh	r2, [r2, #10]
 800c5c6:	3a01      	subs	r2, #1
 800c5c8:	4013      	ands	r3, r2
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d17a      	bne.n	800c6c4 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c5ce:	687a      	ldr	r2, [r7, #4]
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	699b      	ldr	r3, [r3, #24]
 800c5d4:	4619      	mov	r1, r3
 800c5d6:	4610      	mov	r0, r2
 800c5d8:	f7ff fc83 	bl	800bee2 <get_fat>
 800c5dc:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c5de:	697b      	ldr	r3, [r7, #20]
 800c5e0:	2b01      	cmp	r3, #1
 800c5e2:	d801      	bhi.n	800c5e8 <dir_next+0x8c>
 800c5e4:	2302      	movs	r3, #2
 800c5e6:	e07a      	b.n	800c6de <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c5e8:	697b      	ldr	r3, [r7, #20]
 800c5ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5ee:	d101      	bne.n	800c5f4 <dir_next+0x98>
 800c5f0:	2301      	movs	r3, #1
 800c5f2:	e074      	b.n	800c6de <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	695b      	ldr	r3, [r3, #20]
 800c5f8:	697a      	ldr	r2, [r7, #20]
 800c5fa:	429a      	cmp	r2, r3
 800c5fc:	d358      	bcc.n	800c6b0 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c5fe:	683b      	ldr	r3, [r7, #0]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d104      	bne.n	800c60e <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	2200      	movs	r2, #0
 800c608:	61da      	str	r2, [r3, #28]
 800c60a:	2304      	movs	r3, #4
 800c60c:	e067      	b.n	800c6de <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c60e:	687a      	ldr	r2, [r7, #4]
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	699b      	ldr	r3, [r3, #24]
 800c614:	4619      	mov	r1, r3
 800c616:	4610      	mov	r0, r2
 800c618:	f7ff fe59 	bl	800c2ce <create_chain>
 800c61c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c61e:	697b      	ldr	r3, [r7, #20]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d101      	bne.n	800c628 <dir_next+0xcc>
 800c624:	2307      	movs	r3, #7
 800c626:	e05a      	b.n	800c6de <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c628:	697b      	ldr	r3, [r7, #20]
 800c62a:	2b01      	cmp	r3, #1
 800c62c:	d101      	bne.n	800c632 <dir_next+0xd6>
 800c62e:	2302      	movs	r3, #2
 800c630:	e055      	b.n	800c6de <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c632:	697b      	ldr	r3, [r7, #20]
 800c634:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c638:	d101      	bne.n	800c63e <dir_next+0xe2>
 800c63a:	2301      	movs	r3, #1
 800c63c:	e04f      	b.n	800c6de <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c63e:	68f8      	ldr	r0, [r7, #12]
 800c640:	f7ff fb50 	bl	800bce4 <sync_window>
 800c644:	4603      	mov	r3, r0
 800c646:	2b00      	cmp	r3, #0
 800c648:	d001      	beq.n	800c64e <dir_next+0xf2>
 800c64a:	2301      	movs	r3, #1
 800c64c:	e047      	b.n	800c6de <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	3330      	adds	r3, #48	@ 0x30
 800c652:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c656:	2100      	movs	r1, #0
 800c658:	4618      	mov	r0, r3
 800c65a:	f7ff f97a 	bl	800b952 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c65e:	2300      	movs	r3, #0
 800c660:	613b      	str	r3, [r7, #16]
 800c662:	6979      	ldr	r1, [r7, #20]
 800c664:	68f8      	ldr	r0, [r7, #12]
 800c666:	f7ff fc1d 	bl	800bea4 <clust2sect>
 800c66a:	4602      	mov	r2, r0
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c670:	e012      	b.n	800c698 <dir_next+0x13c>
						fs->wflag = 1;
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	2201      	movs	r2, #1
 800c676:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c678:	68f8      	ldr	r0, [r7, #12]
 800c67a:	f7ff fb33 	bl	800bce4 <sync_window>
 800c67e:	4603      	mov	r3, r0
 800c680:	2b00      	cmp	r3, #0
 800c682:	d001      	beq.n	800c688 <dir_next+0x12c>
 800c684:	2301      	movs	r3, #1
 800c686:	e02a      	b.n	800c6de <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c688:	693b      	ldr	r3, [r7, #16]
 800c68a:	3301      	adds	r3, #1
 800c68c:	613b      	str	r3, [r7, #16]
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c692:	1c5a      	adds	r2, r3, #1
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	895b      	ldrh	r3, [r3, #10]
 800c69c:	461a      	mov	r2, r3
 800c69e:	693b      	ldr	r3, [r7, #16]
 800c6a0:	4293      	cmp	r3, r2
 800c6a2:	d3e6      	bcc.n	800c672 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6a8:	693b      	ldr	r3, [r7, #16]
 800c6aa:	1ad2      	subs	r2, r2, r3
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	697a      	ldr	r2, [r7, #20]
 800c6b4:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c6b6:	6979      	ldr	r1, [r7, #20]
 800c6b8:	68f8      	ldr	r0, [r7, #12]
 800c6ba:	f7ff fbf3 	bl	800bea4 <clust2sect>
 800c6be:	4602      	mov	r2, r0
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	68ba      	ldr	r2, [r7, #8]
 800c6c8:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c6d0:	68bb      	ldr	r3, [r7, #8]
 800c6d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6d6:	441a      	add	r2, r3
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c6dc:	2300      	movs	r3, #0
}
 800c6de:	4618      	mov	r0, r3
 800c6e0:	3718      	adds	r7, #24
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	bd80      	pop	{r7, pc}

0800c6e6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c6e6:	b580      	push	{r7, lr}
 800c6e8:	b086      	sub	sp, #24
 800c6ea:	af00      	add	r7, sp, #0
 800c6ec:	6078      	str	r0, [r7, #4]
 800c6ee:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c6f6:	2100      	movs	r1, #0
 800c6f8:	6878      	ldr	r0, [r7, #4]
 800c6fa:	f7ff feb4 	bl	800c466 <dir_sdi>
 800c6fe:	4603      	mov	r3, r0
 800c700:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c702:	7dfb      	ldrb	r3, [r7, #23]
 800c704:	2b00      	cmp	r3, #0
 800c706:	d12b      	bne.n	800c760 <dir_alloc+0x7a>
		n = 0;
 800c708:	2300      	movs	r3, #0
 800c70a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	69db      	ldr	r3, [r3, #28]
 800c710:	4619      	mov	r1, r3
 800c712:	68f8      	ldr	r0, [r7, #12]
 800c714:	f7ff fb2a 	bl	800bd6c <move_window>
 800c718:	4603      	mov	r3, r0
 800c71a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c71c:	7dfb      	ldrb	r3, [r7, #23]
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d11d      	bne.n	800c75e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	6a1b      	ldr	r3, [r3, #32]
 800c726:	781b      	ldrb	r3, [r3, #0]
 800c728:	2be5      	cmp	r3, #229	@ 0xe5
 800c72a:	d004      	beq.n	800c736 <dir_alloc+0x50>
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	6a1b      	ldr	r3, [r3, #32]
 800c730:	781b      	ldrb	r3, [r3, #0]
 800c732:	2b00      	cmp	r3, #0
 800c734:	d107      	bne.n	800c746 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c736:	693b      	ldr	r3, [r7, #16]
 800c738:	3301      	adds	r3, #1
 800c73a:	613b      	str	r3, [r7, #16]
 800c73c:	693a      	ldr	r2, [r7, #16]
 800c73e:	683b      	ldr	r3, [r7, #0]
 800c740:	429a      	cmp	r2, r3
 800c742:	d102      	bne.n	800c74a <dir_alloc+0x64>
 800c744:	e00c      	b.n	800c760 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c746:	2300      	movs	r3, #0
 800c748:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c74a:	2101      	movs	r1, #1
 800c74c:	6878      	ldr	r0, [r7, #4]
 800c74e:	f7ff ff05 	bl	800c55c <dir_next>
 800c752:	4603      	mov	r3, r0
 800c754:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c756:	7dfb      	ldrb	r3, [r7, #23]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d0d7      	beq.n	800c70c <dir_alloc+0x26>
 800c75c:	e000      	b.n	800c760 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c75e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c760:	7dfb      	ldrb	r3, [r7, #23]
 800c762:	2b04      	cmp	r3, #4
 800c764:	d101      	bne.n	800c76a <dir_alloc+0x84>
 800c766:	2307      	movs	r3, #7
 800c768:	75fb      	strb	r3, [r7, #23]
	return res;
 800c76a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c76c:	4618      	mov	r0, r3
 800c76e:	3718      	adds	r7, #24
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}

0800c774 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c774:	b580      	push	{r7, lr}
 800c776:	b084      	sub	sp, #16
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
 800c77c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c77e:	683b      	ldr	r3, [r7, #0]
 800c780:	331a      	adds	r3, #26
 800c782:	4618      	mov	r0, r3
 800c784:	f7ff f842 	bl	800b80c <ld_word>
 800c788:	4603      	mov	r3, r0
 800c78a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	781b      	ldrb	r3, [r3, #0]
 800c790:	2b03      	cmp	r3, #3
 800c792:	d109      	bne.n	800c7a8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c794:	683b      	ldr	r3, [r7, #0]
 800c796:	3314      	adds	r3, #20
 800c798:	4618      	mov	r0, r3
 800c79a:	f7ff f837 	bl	800b80c <ld_word>
 800c79e:	4603      	mov	r3, r0
 800c7a0:	041b      	lsls	r3, r3, #16
 800c7a2:	68fa      	ldr	r2, [r7, #12]
 800c7a4:	4313      	orrs	r3, r2
 800c7a6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c7a8:	68fb      	ldr	r3, [r7, #12]
}
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	3710      	adds	r7, #16
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	bd80      	pop	{r7, pc}

0800c7b2 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c7b2:	b580      	push	{r7, lr}
 800c7b4:	b084      	sub	sp, #16
 800c7b6:	af00      	add	r7, sp, #0
 800c7b8:	60f8      	str	r0, [r7, #12]
 800c7ba:	60b9      	str	r1, [r7, #8]
 800c7bc:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c7be:	68bb      	ldr	r3, [r7, #8]
 800c7c0:	331a      	adds	r3, #26
 800c7c2:	687a      	ldr	r2, [r7, #4]
 800c7c4:	b292      	uxth	r2, r2
 800c7c6:	4611      	mov	r1, r2
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	f7ff f85a 	bl	800b882 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	781b      	ldrb	r3, [r3, #0]
 800c7d2:	2b03      	cmp	r3, #3
 800c7d4:	d109      	bne.n	800c7ea <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c7d6:	68bb      	ldr	r3, [r7, #8]
 800c7d8:	f103 0214 	add.w	r2, r3, #20
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	0c1b      	lsrs	r3, r3, #16
 800c7e0:	b29b      	uxth	r3, r3
 800c7e2:	4619      	mov	r1, r3
 800c7e4:	4610      	mov	r0, r2
 800c7e6:	f7ff f84c 	bl	800b882 <st_word>
	}
}
 800c7ea:	bf00      	nop
 800c7ec:	3710      	adds	r7, #16
 800c7ee:	46bd      	mov	sp, r7
 800c7f0:	bd80      	pop	{r7, pc}

0800c7f2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c7f2:	b580      	push	{r7, lr}
 800c7f4:	b086      	sub	sp, #24
 800c7f6:	af00      	add	r7, sp, #0
 800c7f8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c800:	2100      	movs	r1, #0
 800c802:	6878      	ldr	r0, [r7, #4]
 800c804:	f7ff fe2f 	bl	800c466 <dir_sdi>
 800c808:	4603      	mov	r3, r0
 800c80a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c80c:	7dfb      	ldrb	r3, [r7, #23]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d001      	beq.n	800c816 <dir_find+0x24>
 800c812:	7dfb      	ldrb	r3, [r7, #23]
 800c814:	e03e      	b.n	800c894 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	69db      	ldr	r3, [r3, #28]
 800c81a:	4619      	mov	r1, r3
 800c81c:	6938      	ldr	r0, [r7, #16]
 800c81e:	f7ff faa5 	bl	800bd6c <move_window>
 800c822:	4603      	mov	r3, r0
 800c824:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c826:	7dfb      	ldrb	r3, [r7, #23]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d12f      	bne.n	800c88c <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	6a1b      	ldr	r3, [r3, #32]
 800c830:	781b      	ldrb	r3, [r3, #0]
 800c832:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800c834:	7bfb      	ldrb	r3, [r7, #15]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d102      	bne.n	800c840 <dir_find+0x4e>
 800c83a:	2304      	movs	r3, #4
 800c83c:	75fb      	strb	r3, [r7, #23]
 800c83e:	e028      	b.n	800c892 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	6a1b      	ldr	r3, [r3, #32]
 800c844:	330b      	adds	r3, #11
 800c846:	781b      	ldrb	r3, [r3, #0]
 800c848:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c84c:	b2da      	uxtb	r2, r3
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	6a1b      	ldr	r3, [r3, #32]
 800c856:	330b      	adds	r3, #11
 800c858:	781b      	ldrb	r3, [r3, #0]
 800c85a:	f003 0308 	and.w	r3, r3, #8
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d10a      	bne.n	800c878 <dir_find+0x86>
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	6a18      	ldr	r0, [r3, #32]
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	3324      	adds	r3, #36	@ 0x24
 800c86a:	220b      	movs	r2, #11
 800c86c:	4619      	mov	r1, r3
 800c86e:	f7ff f88b 	bl	800b988 <mem_cmp>
 800c872:	4603      	mov	r3, r0
 800c874:	2b00      	cmp	r3, #0
 800c876:	d00b      	beq.n	800c890 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800c878:	2100      	movs	r1, #0
 800c87a:	6878      	ldr	r0, [r7, #4]
 800c87c:	f7ff fe6e 	bl	800c55c <dir_next>
 800c880:	4603      	mov	r3, r0
 800c882:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800c884:	7dfb      	ldrb	r3, [r7, #23]
 800c886:	2b00      	cmp	r3, #0
 800c888:	d0c5      	beq.n	800c816 <dir_find+0x24>
 800c88a:	e002      	b.n	800c892 <dir_find+0xa0>
		if (res != FR_OK) break;
 800c88c:	bf00      	nop
 800c88e:	e000      	b.n	800c892 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c890:	bf00      	nop

	return res;
 800c892:	7dfb      	ldrb	r3, [r7, #23]
}
 800c894:	4618      	mov	r0, r3
 800c896:	3718      	adds	r7, #24
 800c898:	46bd      	mov	sp, r7
 800c89a:	bd80      	pop	{r7, pc}

0800c89c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b084      	sub	sp, #16
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800c8aa:	2101      	movs	r1, #1
 800c8ac:	6878      	ldr	r0, [r7, #4]
 800c8ae:	f7ff ff1a 	bl	800c6e6 <dir_alloc>
 800c8b2:	4603      	mov	r3, r0
 800c8b4:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c8b6:	7bfb      	ldrb	r3, [r7, #15]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d11c      	bne.n	800c8f6 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	69db      	ldr	r3, [r3, #28]
 800c8c0:	4619      	mov	r1, r3
 800c8c2:	68b8      	ldr	r0, [r7, #8]
 800c8c4:	f7ff fa52 	bl	800bd6c <move_window>
 800c8c8:	4603      	mov	r3, r0
 800c8ca:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c8cc:	7bfb      	ldrb	r3, [r7, #15]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d111      	bne.n	800c8f6 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	6a1b      	ldr	r3, [r3, #32]
 800c8d6:	2220      	movs	r2, #32
 800c8d8:	2100      	movs	r1, #0
 800c8da:	4618      	mov	r0, r3
 800c8dc:	f7ff f839 	bl	800b952 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	6a18      	ldr	r0, [r3, #32]
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	3324      	adds	r3, #36	@ 0x24
 800c8e8:	220b      	movs	r2, #11
 800c8ea:	4619      	mov	r1, r3
 800c8ec:	f7ff f810 	bl	800b910 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800c8f0:	68bb      	ldr	r3, [r7, #8]
 800c8f2:	2201      	movs	r2, #1
 800c8f4:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c8f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	3710      	adds	r7, #16
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	bd80      	pop	{r7, pc}

0800c900 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c900:	b580      	push	{r7, lr}
 800c902:	b088      	sub	sp, #32
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
 800c908:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	60fb      	str	r3, [r7, #12]
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	3324      	adds	r3, #36	@ 0x24
 800c914:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800c916:	220b      	movs	r2, #11
 800c918:	2120      	movs	r1, #32
 800c91a:	68b8      	ldr	r0, [r7, #8]
 800c91c:	f7ff f819 	bl	800b952 <mem_set>
	si = i = 0; ni = 8;
 800c920:	2300      	movs	r3, #0
 800c922:	613b      	str	r3, [r7, #16]
 800c924:	693b      	ldr	r3, [r7, #16]
 800c926:	61fb      	str	r3, [r7, #28]
 800c928:	2308      	movs	r3, #8
 800c92a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800c92c:	69fb      	ldr	r3, [r7, #28]
 800c92e:	1c5a      	adds	r2, r3, #1
 800c930:	61fa      	str	r2, [r7, #28]
 800c932:	68fa      	ldr	r2, [r7, #12]
 800c934:	4413      	add	r3, r2
 800c936:	781b      	ldrb	r3, [r3, #0]
 800c938:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c93a:	7efb      	ldrb	r3, [r7, #27]
 800c93c:	2b20      	cmp	r3, #32
 800c93e:	d94e      	bls.n	800c9de <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800c940:	7efb      	ldrb	r3, [r7, #27]
 800c942:	2b2f      	cmp	r3, #47	@ 0x2f
 800c944:	d006      	beq.n	800c954 <create_name+0x54>
 800c946:	7efb      	ldrb	r3, [r7, #27]
 800c948:	2b5c      	cmp	r3, #92	@ 0x5c
 800c94a:	d110      	bne.n	800c96e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c94c:	e002      	b.n	800c954 <create_name+0x54>
 800c94e:	69fb      	ldr	r3, [r7, #28]
 800c950:	3301      	adds	r3, #1
 800c952:	61fb      	str	r3, [r7, #28]
 800c954:	68fa      	ldr	r2, [r7, #12]
 800c956:	69fb      	ldr	r3, [r7, #28]
 800c958:	4413      	add	r3, r2
 800c95a:	781b      	ldrb	r3, [r3, #0]
 800c95c:	2b2f      	cmp	r3, #47	@ 0x2f
 800c95e:	d0f6      	beq.n	800c94e <create_name+0x4e>
 800c960:	68fa      	ldr	r2, [r7, #12]
 800c962:	69fb      	ldr	r3, [r7, #28]
 800c964:	4413      	add	r3, r2
 800c966:	781b      	ldrb	r3, [r3, #0]
 800c968:	2b5c      	cmp	r3, #92	@ 0x5c
 800c96a:	d0f0      	beq.n	800c94e <create_name+0x4e>
			break;
 800c96c:	e038      	b.n	800c9e0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800c96e:	7efb      	ldrb	r3, [r7, #27]
 800c970:	2b2e      	cmp	r3, #46	@ 0x2e
 800c972:	d003      	beq.n	800c97c <create_name+0x7c>
 800c974:	693a      	ldr	r2, [r7, #16]
 800c976:	697b      	ldr	r3, [r7, #20]
 800c978:	429a      	cmp	r2, r3
 800c97a:	d30c      	bcc.n	800c996 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800c97c:	697b      	ldr	r3, [r7, #20]
 800c97e:	2b0b      	cmp	r3, #11
 800c980:	d002      	beq.n	800c988 <create_name+0x88>
 800c982:	7efb      	ldrb	r3, [r7, #27]
 800c984:	2b2e      	cmp	r3, #46	@ 0x2e
 800c986:	d001      	beq.n	800c98c <create_name+0x8c>
 800c988:	2306      	movs	r3, #6
 800c98a:	e044      	b.n	800ca16 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800c98c:	2308      	movs	r3, #8
 800c98e:	613b      	str	r3, [r7, #16]
 800c990:	230b      	movs	r3, #11
 800c992:	617b      	str	r3, [r7, #20]
			continue;
 800c994:	e022      	b.n	800c9dc <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800c996:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	da04      	bge.n	800c9a8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800c99e:	7efb      	ldrb	r3, [r7, #27]
 800c9a0:	3b80      	subs	r3, #128	@ 0x80
 800c9a2:	4a1f      	ldr	r2, [pc, #124]	@ (800ca20 <create_name+0x120>)
 800c9a4:	5cd3      	ldrb	r3, [r2, r3]
 800c9a6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800c9a8:	7efb      	ldrb	r3, [r7, #27]
 800c9aa:	4619      	mov	r1, r3
 800c9ac:	481d      	ldr	r0, [pc, #116]	@ (800ca24 <create_name+0x124>)
 800c9ae:	f7ff f812 	bl	800b9d6 <chk_chr>
 800c9b2:	4603      	mov	r3, r0
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d001      	beq.n	800c9bc <create_name+0xbc>
 800c9b8:	2306      	movs	r3, #6
 800c9ba:	e02c      	b.n	800ca16 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800c9bc:	7efb      	ldrb	r3, [r7, #27]
 800c9be:	2b60      	cmp	r3, #96	@ 0x60
 800c9c0:	d905      	bls.n	800c9ce <create_name+0xce>
 800c9c2:	7efb      	ldrb	r3, [r7, #27]
 800c9c4:	2b7a      	cmp	r3, #122	@ 0x7a
 800c9c6:	d802      	bhi.n	800c9ce <create_name+0xce>
 800c9c8:	7efb      	ldrb	r3, [r7, #27]
 800c9ca:	3b20      	subs	r3, #32
 800c9cc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800c9ce:	693b      	ldr	r3, [r7, #16]
 800c9d0:	1c5a      	adds	r2, r3, #1
 800c9d2:	613a      	str	r2, [r7, #16]
 800c9d4:	68ba      	ldr	r2, [r7, #8]
 800c9d6:	4413      	add	r3, r2
 800c9d8:	7efa      	ldrb	r2, [r7, #27]
 800c9da:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800c9dc:	e7a6      	b.n	800c92c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c9de:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800c9e0:	68fa      	ldr	r2, [r7, #12]
 800c9e2:	69fb      	ldr	r3, [r7, #28]
 800c9e4:	441a      	add	r2, r3
 800c9e6:	683b      	ldr	r3, [r7, #0]
 800c9e8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800c9ea:	693b      	ldr	r3, [r7, #16]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d101      	bne.n	800c9f4 <create_name+0xf4>
 800c9f0:	2306      	movs	r3, #6
 800c9f2:	e010      	b.n	800ca16 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c9f4:	68bb      	ldr	r3, [r7, #8]
 800c9f6:	781b      	ldrb	r3, [r3, #0]
 800c9f8:	2be5      	cmp	r3, #229	@ 0xe5
 800c9fa:	d102      	bne.n	800ca02 <create_name+0x102>
 800c9fc:	68bb      	ldr	r3, [r7, #8]
 800c9fe:	2205      	movs	r2, #5
 800ca00:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800ca02:	7efb      	ldrb	r3, [r7, #27]
 800ca04:	2b20      	cmp	r3, #32
 800ca06:	d801      	bhi.n	800ca0c <create_name+0x10c>
 800ca08:	2204      	movs	r2, #4
 800ca0a:	e000      	b.n	800ca0e <create_name+0x10e>
 800ca0c:	2200      	movs	r2, #0
 800ca0e:	68bb      	ldr	r3, [r7, #8]
 800ca10:	330b      	adds	r3, #11
 800ca12:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800ca14:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	3720      	adds	r7, #32
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	bd80      	pop	{r7, pc}
 800ca1e:	bf00      	nop
 800ca20:	08012640 	.word	0x08012640
 800ca24:	080125bc 	.word	0x080125bc

0800ca28 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b086      	sub	sp, #24
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
 800ca30:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800ca36:	693b      	ldr	r3, [r7, #16]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800ca3c:	e002      	b.n	800ca44 <follow_path+0x1c>
 800ca3e:	683b      	ldr	r3, [r7, #0]
 800ca40:	3301      	adds	r3, #1
 800ca42:	603b      	str	r3, [r7, #0]
 800ca44:	683b      	ldr	r3, [r7, #0]
 800ca46:	781b      	ldrb	r3, [r3, #0]
 800ca48:	2b2f      	cmp	r3, #47	@ 0x2f
 800ca4a:	d0f8      	beq.n	800ca3e <follow_path+0x16>
 800ca4c:	683b      	ldr	r3, [r7, #0]
 800ca4e:	781b      	ldrb	r3, [r3, #0]
 800ca50:	2b5c      	cmp	r3, #92	@ 0x5c
 800ca52:	d0f4      	beq.n	800ca3e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ca54:	693b      	ldr	r3, [r7, #16]
 800ca56:	2200      	movs	r2, #0
 800ca58:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ca5a:	683b      	ldr	r3, [r7, #0]
 800ca5c:	781b      	ldrb	r3, [r3, #0]
 800ca5e:	2b1f      	cmp	r3, #31
 800ca60:	d80a      	bhi.n	800ca78 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	2280      	movs	r2, #128	@ 0x80
 800ca66:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800ca6a:	2100      	movs	r1, #0
 800ca6c:	6878      	ldr	r0, [r7, #4]
 800ca6e:	f7ff fcfa 	bl	800c466 <dir_sdi>
 800ca72:	4603      	mov	r3, r0
 800ca74:	75fb      	strb	r3, [r7, #23]
 800ca76:	e043      	b.n	800cb00 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ca78:	463b      	mov	r3, r7
 800ca7a:	4619      	mov	r1, r3
 800ca7c:	6878      	ldr	r0, [r7, #4]
 800ca7e:	f7ff ff3f 	bl	800c900 <create_name>
 800ca82:	4603      	mov	r3, r0
 800ca84:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ca86:	7dfb      	ldrb	r3, [r7, #23]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d134      	bne.n	800caf6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800ca8c:	6878      	ldr	r0, [r7, #4]
 800ca8e:	f7ff feb0 	bl	800c7f2 <dir_find>
 800ca92:	4603      	mov	r3, r0
 800ca94:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800ca9c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800ca9e:	7dfb      	ldrb	r3, [r7, #23]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d00a      	beq.n	800caba <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800caa4:	7dfb      	ldrb	r3, [r7, #23]
 800caa6:	2b04      	cmp	r3, #4
 800caa8:	d127      	bne.n	800cafa <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800caaa:	7afb      	ldrb	r3, [r7, #11]
 800caac:	f003 0304 	and.w	r3, r3, #4
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d122      	bne.n	800cafa <follow_path+0xd2>
 800cab4:	2305      	movs	r3, #5
 800cab6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800cab8:	e01f      	b.n	800cafa <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800caba:	7afb      	ldrb	r3, [r7, #11]
 800cabc:	f003 0304 	and.w	r3, r3, #4
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d11c      	bne.n	800cafe <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800cac4:	693b      	ldr	r3, [r7, #16]
 800cac6:	799b      	ldrb	r3, [r3, #6]
 800cac8:	f003 0310 	and.w	r3, r3, #16
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d102      	bne.n	800cad6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800cad0:	2305      	movs	r3, #5
 800cad2:	75fb      	strb	r3, [r7, #23]
 800cad4:	e014      	b.n	800cb00 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	695b      	ldr	r3, [r3, #20]
 800cae0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cae4:	4413      	add	r3, r2
 800cae6:	4619      	mov	r1, r3
 800cae8:	68f8      	ldr	r0, [r7, #12]
 800caea:	f7ff fe43 	bl	800c774 <ld_clust>
 800caee:	4602      	mov	r2, r0
 800caf0:	693b      	ldr	r3, [r7, #16]
 800caf2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800caf4:	e7c0      	b.n	800ca78 <follow_path+0x50>
			if (res != FR_OK) break;
 800caf6:	bf00      	nop
 800caf8:	e002      	b.n	800cb00 <follow_path+0xd8>
				break;
 800cafa:	bf00      	nop
 800cafc:	e000      	b.n	800cb00 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800cafe:	bf00      	nop
			}
		}
	}

	return res;
 800cb00:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb02:	4618      	mov	r0, r3
 800cb04:	3718      	adds	r7, #24
 800cb06:	46bd      	mov	sp, r7
 800cb08:	bd80      	pop	{r7, pc}

0800cb0a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800cb0a:	b480      	push	{r7}
 800cb0c:	b087      	sub	sp, #28
 800cb0e:	af00      	add	r7, sp, #0
 800cb10:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800cb12:	f04f 33ff 	mov.w	r3, #4294967295
 800cb16:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d031      	beq.n	800cb84 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	617b      	str	r3, [r7, #20]
 800cb26:	e002      	b.n	800cb2e <get_ldnumber+0x24>
 800cb28:	697b      	ldr	r3, [r7, #20]
 800cb2a:	3301      	adds	r3, #1
 800cb2c:	617b      	str	r3, [r7, #20]
 800cb2e:	697b      	ldr	r3, [r7, #20]
 800cb30:	781b      	ldrb	r3, [r3, #0]
 800cb32:	2b20      	cmp	r3, #32
 800cb34:	d903      	bls.n	800cb3e <get_ldnumber+0x34>
 800cb36:	697b      	ldr	r3, [r7, #20]
 800cb38:	781b      	ldrb	r3, [r3, #0]
 800cb3a:	2b3a      	cmp	r3, #58	@ 0x3a
 800cb3c:	d1f4      	bne.n	800cb28 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800cb3e:	697b      	ldr	r3, [r7, #20]
 800cb40:	781b      	ldrb	r3, [r3, #0]
 800cb42:	2b3a      	cmp	r3, #58	@ 0x3a
 800cb44:	d11c      	bne.n	800cb80 <get_ldnumber+0x76>
			tp = *path;
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	1c5a      	adds	r2, r3, #1
 800cb50:	60fa      	str	r2, [r7, #12]
 800cb52:	781b      	ldrb	r3, [r3, #0]
 800cb54:	3b30      	subs	r3, #48	@ 0x30
 800cb56:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800cb58:	68bb      	ldr	r3, [r7, #8]
 800cb5a:	2b09      	cmp	r3, #9
 800cb5c:	d80e      	bhi.n	800cb7c <get_ldnumber+0x72>
 800cb5e:	68fa      	ldr	r2, [r7, #12]
 800cb60:	697b      	ldr	r3, [r7, #20]
 800cb62:	429a      	cmp	r2, r3
 800cb64:	d10a      	bne.n	800cb7c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800cb66:	68bb      	ldr	r3, [r7, #8]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d107      	bne.n	800cb7c <get_ldnumber+0x72>
					vol = (int)i;
 800cb6c:	68bb      	ldr	r3, [r7, #8]
 800cb6e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800cb70:	697b      	ldr	r3, [r7, #20]
 800cb72:	3301      	adds	r3, #1
 800cb74:	617b      	str	r3, [r7, #20]
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	697a      	ldr	r2, [r7, #20]
 800cb7a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800cb7c:	693b      	ldr	r3, [r7, #16]
 800cb7e:	e002      	b.n	800cb86 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800cb80:	2300      	movs	r3, #0
 800cb82:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800cb84:	693b      	ldr	r3, [r7, #16]
}
 800cb86:	4618      	mov	r0, r3
 800cb88:	371c      	adds	r7, #28
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb90:	4770      	bx	lr
	...

0800cb94 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800cb94:	b580      	push	{r7, lr}
 800cb96:	b082      	sub	sp, #8
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	6078      	str	r0, [r7, #4]
 800cb9c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	2200      	movs	r2, #0
 800cba2:	70da      	strb	r2, [r3, #3]
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	f04f 32ff 	mov.w	r2, #4294967295
 800cbaa:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800cbac:	6839      	ldr	r1, [r7, #0]
 800cbae:	6878      	ldr	r0, [r7, #4]
 800cbb0:	f7ff f8dc 	bl	800bd6c <move_window>
 800cbb4:	4603      	mov	r3, r0
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d001      	beq.n	800cbbe <check_fs+0x2a>
 800cbba:	2304      	movs	r3, #4
 800cbbc:	e038      	b.n	800cc30 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	3330      	adds	r3, #48	@ 0x30
 800cbc2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	f7fe fe20 	bl	800b80c <ld_word>
 800cbcc:	4603      	mov	r3, r0
 800cbce:	461a      	mov	r2, r3
 800cbd0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800cbd4:	429a      	cmp	r2, r3
 800cbd6:	d001      	beq.n	800cbdc <check_fs+0x48>
 800cbd8:	2303      	movs	r3, #3
 800cbda:	e029      	b.n	800cc30 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cbe2:	2be9      	cmp	r3, #233	@ 0xe9
 800cbe4:	d009      	beq.n	800cbfa <check_fs+0x66>
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cbec:	2beb      	cmp	r3, #235	@ 0xeb
 800cbee:	d11e      	bne.n	800cc2e <check_fs+0x9a>
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800cbf6:	2b90      	cmp	r3, #144	@ 0x90
 800cbf8:	d119      	bne.n	800cc2e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	3330      	adds	r3, #48	@ 0x30
 800cbfe:	3336      	adds	r3, #54	@ 0x36
 800cc00:	4618      	mov	r0, r3
 800cc02:	f7fe fe1b 	bl	800b83c <ld_dword>
 800cc06:	4603      	mov	r3, r0
 800cc08:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800cc0c:	4a0a      	ldr	r2, [pc, #40]	@ (800cc38 <check_fs+0xa4>)
 800cc0e:	4293      	cmp	r3, r2
 800cc10:	d101      	bne.n	800cc16 <check_fs+0x82>
 800cc12:	2300      	movs	r3, #0
 800cc14:	e00c      	b.n	800cc30 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	3330      	adds	r3, #48	@ 0x30
 800cc1a:	3352      	adds	r3, #82	@ 0x52
 800cc1c:	4618      	mov	r0, r3
 800cc1e:	f7fe fe0d 	bl	800b83c <ld_dword>
 800cc22:	4603      	mov	r3, r0
 800cc24:	4a05      	ldr	r2, [pc, #20]	@ (800cc3c <check_fs+0xa8>)
 800cc26:	4293      	cmp	r3, r2
 800cc28:	d101      	bne.n	800cc2e <check_fs+0x9a>
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	e000      	b.n	800cc30 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800cc2e:	2302      	movs	r3, #2
}
 800cc30:	4618      	mov	r0, r3
 800cc32:	3708      	adds	r7, #8
 800cc34:	46bd      	mov	sp, r7
 800cc36:	bd80      	pop	{r7, pc}
 800cc38:	00544146 	.word	0x00544146
 800cc3c:	33544146 	.word	0x33544146

0800cc40 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800cc40:	b580      	push	{r7, lr}
 800cc42:	b096      	sub	sp, #88	@ 0x58
 800cc44:	af00      	add	r7, sp, #0
 800cc46:	60f8      	str	r0, [r7, #12]
 800cc48:	60b9      	str	r1, [r7, #8]
 800cc4a:	4613      	mov	r3, r2
 800cc4c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800cc4e:	68bb      	ldr	r3, [r7, #8]
 800cc50:	2200      	movs	r2, #0
 800cc52:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800cc54:	68f8      	ldr	r0, [r7, #12]
 800cc56:	f7ff ff58 	bl	800cb0a <get_ldnumber>
 800cc5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800cc5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	da01      	bge.n	800cc66 <find_volume+0x26>
 800cc62:	230b      	movs	r3, #11
 800cc64:	e22d      	b.n	800d0c2 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800cc66:	4aa1      	ldr	r2, [pc, #644]	@ (800ceec <find_volume+0x2ac>)
 800cc68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cc6e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800cc70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d101      	bne.n	800cc7a <find_volume+0x3a>
 800cc76:	230c      	movs	r3, #12
 800cc78:	e223      	b.n	800d0c2 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800cc7a:	68bb      	ldr	r3, [r7, #8]
 800cc7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cc7e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800cc80:	79fb      	ldrb	r3, [r7, #7]
 800cc82:	f023 0301 	bic.w	r3, r3, #1
 800cc86:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800cc88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc8a:	781b      	ldrb	r3, [r3, #0]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d01a      	beq.n	800ccc6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800cc90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc92:	785b      	ldrb	r3, [r3, #1]
 800cc94:	4618      	mov	r0, r3
 800cc96:	f7fe fd1b 	bl	800b6d0 <disk_status>
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800cca0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cca4:	f003 0301 	and.w	r3, r3, #1
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d10c      	bne.n	800ccc6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800ccac:	79fb      	ldrb	r3, [r7, #7]
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d007      	beq.n	800ccc2 <find_volume+0x82>
 800ccb2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ccb6:	f003 0304 	and.w	r3, r3, #4
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d001      	beq.n	800ccc2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800ccbe:	230a      	movs	r3, #10
 800ccc0:	e1ff      	b.n	800d0c2 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800ccc2:	2300      	movs	r3, #0
 800ccc4:	e1fd      	b.n	800d0c2 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800ccc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccc8:	2200      	movs	r2, #0
 800ccca:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800cccc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccce:	b2da      	uxtb	r2, r3
 800ccd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccd2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800ccd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccd6:	785b      	ldrb	r3, [r3, #1]
 800ccd8:	4618      	mov	r0, r3
 800ccda:	f7fe fd13 	bl	800b704 <disk_initialize>
 800ccde:	4603      	mov	r3, r0
 800cce0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800cce4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cce8:	f003 0301 	and.w	r3, r3, #1
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d001      	beq.n	800ccf4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800ccf0:	2303      	movs	r3, #3
 800ccf2:	e1e6      	b.n	800d0c2 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800ccf4:	79fb      	ldrb	r3, [r7, #7]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d007      	beq.n	800cd0a <find_volume+0xca>
 800ccfa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ccfe:	f003 0304 	and.w	r3, r3, #4
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d001      	beq.n	800cd0a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800cd06:	230a      	movs	r3, #10
 800cd08:	e1db      	b.n	800d0c2 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800cd0e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cd10:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cd12:	f7ff ff3f 	bl	800cb94 <check_fs>
 800cd16:	4603      	mov	r3, r0
 800cd18:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800cd1c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cd20:	2b02      	cmp	r3, #2
 800cd22:	d149      	bne.n	800cdb8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cd24:	2300      	movs	r3, #0
 800cd26:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd28:	e01e      	b.n	800cd68 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800cd2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd2c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800cd30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd32:	011b      	lsls	r3, r3, #4
 800cd34:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800cd38:	4413      	add	r3, r2
 800cd3a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800cd3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd3e:	3304      	adds	r3, #4
 800cd40:	781b      	ldrb	r3, [r3, #0]
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d006      	beq.n	800cd54 <find_volume+0x114>
 800cd46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd48:	3308      	adds	r3, #8
 800cd4a:	4618      	mov	r0, r3
 800cd4c:	f7fe fd76 	bl	800b83c <ld_dword>
 800cd50:	4602      	mov	r2, r0
 800cd52:	e000      	b.n	800cd56 <find_volume+0x116>
 800cd54:	2200      	movs	r2, #0
 800cd56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd58:	009b      	lsls	r3, r3, #2
 800cd5a:	3358      	adds	r3, #88	@ 0x58
 800cd5c:	443b      	add	r3, r7
 800cd5e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cd62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd64:	3301      	adds	r3, #1
 800cd66:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd6a:	2b03      	cmp	r3, #3
 800cd6c:	d9dd      	bls.n	800cd2a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800cd6e:	2300      	movs	r3, #0
 800cd70:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800cd72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d002      	beq.n	800cd7e <find_volume+0x13e>
 800cd78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd7a:	3b01      	subs	r3, #1
 800cd7c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800cd7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd80:	009b      	lsls	r3, r3, #2
 800cd82:	3358      	adds	r3, #88	@ 0x58
 800cd84:	443b      	add	r3, r7
 800cd86:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800cd8a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800cd8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d005      	beq.n	800cd9e <find_volume+0x15e>
 800cd92:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cd94:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cd96:	f7ff fefd 	bl	800cb94 <check_fs>
 800cd9a:	4603      	mov	r3, r0
 800cd9c:	e000      	b.n	800cda0 <find_volume+0x160>
 800cd9e:	2303      	movs	r3, #3
 800cda0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800cda4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cda8:	2b01      	cmp	r3, #1
 800cdaa:	d905      	bls.n	800cdb8 <find_volume+0x178>
 800cdac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdae:	3301      	adds	r3, #1
 800cdb0:	643b      	str	r3, [r7, #64]	@ 0x40
 800cdb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdb4:	2b03      	cmp	r3, #3
 800cdb6:	d9e2      	bls.n	800cd7e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800cdb8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cdbc:	2b04      	cmp	r3, #4
 800cdbe:	d101      	bne.n	800cdc4 <find_volume+0x184>
 800cdc0:	2301      	movs	r3, #1
 800cdc2:	e17e      	b.n	800d0c2 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800cdc4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cdc8:	2b01      	cmp	r3, #1
 800cdca:	d901      	bls.n	800cdd0 <find_volume+0x190>
 800cdcc:	230d      	movs	r3, #13
 800cdce:	e178      	b.n	800d0c2 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800cdd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdd2:	3330      	adds	r3, #48	@ 0x30
 800cdd4:	330b      	adds	r3, #11
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	f7fe fd18 	bl	800b80c <ld_word>
 800cddc:	4603      	mov	r3, r0
 800cdde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cde2:	d001      	beq.n	800cde8 <find_volume+0x1a8>
 800cde4:	230d      	movs	r3, #13
 800cde6:	e16c      	b.n	800d0c2 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800cde8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdea:	3330      	adds	r3, #48	@ 0x30
 800cdec:	3316      	adds	r3, #22
 800cdee:	4618      	mov	r0, r3
 800cdf0:	f7fe fd0c 	bl	800b80c <ld_word>
 800cdf4:	4603      	mov	r3, r0
 800cdf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800cdf8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d106      	bne.n	800ce0c <find_volume+0x1cc>
 800cdfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce00:	3330      	adds	r3, #48	@ 0x30
 800ce02:	3324      	adds	r3, #36	@ 0x24
 800ce04:	4618      	mov	r0, r3
 800ce06:	f7fe fd19 	bl	800b83c <ld_dword>
 800ce0a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800ce0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ce10:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800ce12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce14:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800ce18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce1a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800ce1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce1e:	789b      	ldrb	r3, [r3, #2]
 800ce20:	2b01      	cmp	r3, #1
 800ce22:	d005      	beq.n	800ce30 <find_volume+0x1f0>
 800ce24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce26:	789b      	ldrb	r3, [r3, #2]
 800ce28:	2b02      	cmp	r3, #2
 800ce2a:	d001      	beq.n	800ce30 <find_volume+0x1f0>
 800ce2c:	230d      	movs	r3, #13
 800ce2e:	e148      	b.n	800d0c2 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800ce30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce32:	789b      	ldrb	r3, [r3, #2]
 800ce34:	461a      	mov	r2, r3
 800ce36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce38:	fb02 f303 	mul.w	r3, r2, r3
 800ce3c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800ce3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ce44:	461a      	mov	r2, r3
 800ce46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce48:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800ce4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce4c:	895b      	ldrh	r3, [r3, #10]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d008      	beq.n	800ce64 <find_volume+0x224>
 800ce52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce54:	895b      	ldrh	r3, [r3, #10]
 800ce56:	461a      	mov	r2, r3
 800ce58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce5a:	895b      	ldrh	r3, [r3, #10]
 800ce5c:	3b01      	subs	r3, #1
 800ce5e:	4013      	ands	r3, r2
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d001      	beq.n	800ce68 <find_volume+0x228>
 800ce64:	230d      	movs	r3, #13
 800ce66:	e12c      	b.n	800d0c2 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800ce68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce6a:	3330      	adds	r3, #48	@ 0x30
 800ce6c:	3311      	adds	r3, #17
 800ce6e:	4618      	mov	r0, r3
 800ce70:	f7fe fccc 	bl	800b80c <ld_word>
 800ce74:	4603      	mov	r3, r0
 800ce76:	461a      	mov	r2, r3
 800ce78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce7a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800ce7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce7e:	891b      	ldrh	r3, [r3, #8]
 800ce80:	f003 030f 	and.w	r3, r3, #15
 800ce84:	b29b      	uxth	r3, r3
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d001      	beq.n	800ce8e <find_volume+0x24e>
 800ce8a:	230d      	movs	r3, #13
 800ce8c:	e119      	b.n	800d0c2 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800ce8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce90:	3330      	adds	r3, #48	@ 0x30
 800ce92:	3313      	adds	r3, #19
 800ce94:	4618      	mov	r0, r3
 800ce96:	f7fe fcb9 	bl	800b80c <ld_word>
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800ce9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d106      	bne.n	800ceb2 <find_volume+0x272>
 800cea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cea6:	3330      	adds	r3, #48	@ 0x30
 800cea8:	3320      	adds	r3, #32
 800ceaa:	4618      	mov	r0, r3
 800ceac:	f7fe fcc6 	bl	800b83c <ld_dword>
 800ceb0:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800ceb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceb4:	3330      	adds	r3, #48	@ 0x30
 800ceb6:	330e      	adds	r3, #14
 800ceb8:	4618      	mov	r0, r3
 800ceba:	f7fe fca7 	bl	800b80c <ld_word>
 800cebe:	4603      	mov	r3, r0
 800cec0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800cec2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d101      	bne.n	800cecc <find_volume+0x28c>
 800cec8:	230d      	movs	r3, #13
 800ceca:	e0fa      	b.n	800d0c2 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800cecc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800cece:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ced0:	4413      	add	r3, r2
 800ced2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ced4:	8912      	ldrh	r2, [r2, #8]
 800ced6:	0912      	lsrs	r2, r2, #4
 800ced8:	b292      	uxth	r2, r2
 800ceda:	4413      	add	r3, r2
 800cedc:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800cede:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cee2:	429a      	cmp	r2, r3
 800cee4:	d204      	bcs.n	800cef0 <find_volume+0x2b0>
 800cee6:	230d      	movs	r3, #13
 800cee8:	e0eb      	b.n	800d0c2 <find_volume+0x482>
 800ceea:	bf00      	nop
 800ceec:	200013e0 	.word	0x200013e0
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800cef0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cef4:	1ad3      	subs	r3, r2, r3
 800cef6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cef8:	8952      	ldrh	r2, [r2, #10]
 800cefa:	fbb3 f3f2 	udiv	r3, r3, r2
 800cefe:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800cf00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d101      	bne.n	800cf0a <find_volume+0x2ca>
 800cf06:	230d      	movs	r3, #13
 800cf08:	e0db      	b.n	800d0c2 <find_volume+0x482>
		fmt = FS_FAT32;
 800cf0a:	2303      	movs	r3, #3
 800cf0c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800cf10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf12:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800cf16:	4293      	cmp	r3, r2
 800cf18:	d802      	bhi.n	800cf20 <find_volume+0x2e0>
 800cf1a:	2302      	movs	r3, #2
 800cf1c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800cf20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf22:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800cf26:	4293      	cmp	r3, r2
 800cf28:	d802      	bhi.n	800cf30 <find_volume+0x2f0>
 800cf2a:	2301      	movs	r3, #1
 800cf2c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800cf30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf32:	1c9a      	adds	r2, r3, #2
 800cf34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf36:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800cf38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf3a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cf3c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800cf3e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800cf40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf42:	441a      	add	r2, r3
 800cf44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf46:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800cf48:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cf4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf4c:	441a      	add	r2, r3
 800cf4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf50:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800cf52:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cf56:	2b03      	cmp	r3, #3
 800cf58:	d11e      	bne.n	800cf98 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800cf5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf5c:	3330      	adds	r3, #48	@ 0x30
 800cf5e:	332a      	adds	r3, #42	@ 0x2a
 800cf60:	4618      	mov	r0, r3
 800cf62:	f7fe fc53 	bl	800b80c <ld_word>
 800cf66:	4603      	mov	r3, r0
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d001      	beq.n	800cf70 <find_volume+0x330>
 800cf6c:	230d      	movs	r3, #13
 800cf6e:	e0a8      	b.n	800d0c2 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800cf70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf72:	891b      	ldrh	r3, [r3, #8]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d001      	beq.n	800cf7c <find_volume+0x33c>
 800cf78:	230d      	movs	r3, #13
 800cf7a:	e0a2      	b.n	800d0c2 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800cf7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf7e:	3330      	adds	r3, #48	@ 0x30
 800cf80:	332c      	adds	r3, #44	@ 0x2c
 800cf82:	4618      	mov	r0, r3
 800cf84:	f7fe fc5a 	bl	800b83c <ld_dword>
 800cf88:	4602      	mov	r2, r0
 800cf8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf8c:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800cf8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf90:	695b      	ldr	r3, [r3, #20]
 800cf92:	009b      	lsls	r3, r3, #2
 800cf94:	647b      	str	r3, [r7, #68]	@ 0x44
 800cf96:	e01f      	b.n	800cfd8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800cf98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf9a:	891b      	ldrh	r3, [r3, #8]
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d101      	bne.n	800cfa4 <find_volume+0x364>
 800cfa0:	230d      	movs	r3, #13
 800cfa2:	e08e      	b.n	800d0c2 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800cfa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfa6:	6a1a      	ldr	r2, [r3, #32]
 800cfa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfaa:	441a      	add	r2, r3
 800cfac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfae:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800cfb0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cfb4:	2b02      	cmp	r3, #2
 800cfb6:	d103      	bne.n	800cfc0 <find_volume+0x380>
 800cfb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfba:	695b      	ldr	r3, [r3, #20]
 800cfbc:	005b      	lsls	r3, r3, #1
 800cfbe:	e00a      	b.n	800cfd6 <find_volume+0x396>
 800cfc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfc2:	695a      	ldr	r2, [r3, #20]
 800cfc4:	4613      	mov	r3, r2
 800cfc6:	005b      	lsls	r3, r3, #1
 800cfc8:	4413      	add	r3, r2
 800cfca:	085a      	lsrs	r2, r3, #1
 800cfcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfce:	695b      	ldr	r3, [r3, #20]
 800cfd0:	f003 0301 	and.w	r3, r3, #1
 800cfd4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800cfd6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800cfd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfda:	699a      	ldr	r2, [r3, #24]
 800cfdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cfde:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800cfe2:	0a5b      	lsrs	r3, r3, #9
 800cfe4:	429a      	cmp	r2, r3
 800cfe6:	d201      	bcs.n	800cfec <find_volume+0x3ac>
 800cfe8:	230d      	movs	r3, #13
 800cfea:	e06a      	b.n	800d0c2 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800cfec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfee:	f04f 32ff 	mov.w	r2, #4294967295
 800cff2:	611a      	str	r2, [r3, #16]
 800cff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cff6:	691a      	ldr	r2, [r3, #16]
 800cff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cffa:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800cffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cffe:	2280      	movs	r2, #128	@ 0x80
 800d000:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d002:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d006:	2b03      	cmp	r3, #3
 800d008:	d149      	bne.n	800d09e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d00a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d00c:	3330      	adds	r3, #48	@ 0x30
 800d00e:	3330      	adds	r3, #48	@ 0x30
 800d010:	4618      	mov	r0, r3
 800d012:	f7fe fbfb 	bl	800b80c <ld_word>
 800d016:	4603      	mov	r3, r0
 800d018:	2b01      	cmp	r3, #1
 800d01a:	d140      	bne.n	800d09e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d01c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d01e:	3301      	adds	r3, #1
 800d020:	4619      	mov	r1, r3
 800d022:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d024:	f7fe fea2 	bl	800bd6c <move_window>
 800d028:	4603      	mov	r3, r0
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d137      	bne.n	800d09e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800d02e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d030:	2200      	movs	r2, #0
 800d032:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d036:	3330      	adds	r3, #48	@ 0x30
 800d038:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d03c:	4618      	mov	r0, r3
 800d03e:	f7fe fbe5 	bl	800b80c <ld_word>
 800d042:	4603      	mov	r3, r0
 800d044:	461a      	mov	r2, r3
 800d046:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d04a:	429a      	cmp	r2, r3
 800d04c:	d127      	bne.n	800d09e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d04e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d050:	3330      	adds	r3, #48	@ 0x30
 800d052:	4618      	mov	r0, r3
 800d054:	f7fe fbf2 	bl	800b83c <ld_dword>
 800d058:	4603      	mov	r3, r0
 800d05a:	4a1c      	ldr	r2, [pc, #112]	@ (800d0cc <find_volume+0x48c>)
 800d05c:	4293      	cmp	r3, r2
 800d05e:	d11e      	bne.n	800d09e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d062:	3330      	adds	r3, #48	@ 0x30
 800d064:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d068:	4618      	mov	r0, r3
 800d06a:	f7fe fbe7 	bl	800b83c <ld_dword>
 800d06e:	4603      	mov	r3, r0
 800d070:	4a17      	ldr	r2, [pc, #92]	@ (800d0d0 <find_volume+0x490>)
 800d072:	4293      	cmp	r3, r2
 800d074:	d113      	bne.n	800d09e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d078:	3330      	adds	r3, #48	@ 0x30
 800d07a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800d07e:	4618      	mov	r0, r3
 800d080:	f7fe fbdc 	bl	800b83c <ld_dword>
 800d084:	4602      	mov	r2, r0
 800d086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d088:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d08a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d08c:	3330      	adds	r3, #48	@ 0x30
 800d08e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800d092:	4618      	mov	r0, r3
 800d094:	f7fe fbd2 	bl	800b83c <ld_dword>
 800d098:	4602      	mov	r2, r0
 800d09a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d09c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d09e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0a0:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800d0a4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d0a6:	4b0b      	ldr	r3, [pc, #44]	@ (800d0d4 <find_volume+0x494>)
 800d0a8:	881b      	ldrh	r3, [r3, #0]
 800d0aa:	3301      	adds	r3, #1
 800d0ac:	b29a      	uxth	r2, r3
 800d0ae:	4b09      	ldr	r3, [pc, #36]	@ (800d0d4 <find_volume+0x494>)
 800d0b0:	801a      	strh	r2, [r3, #0]
 800d0b2:	4b08      	ldr	r3, [pc, #32]	@ (800d0d4 <find_volume+0x494>)
 800d0b4:	881a      	ldrh	r2, [r3, #0]
 800d0b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0b8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d0ba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d0bc:	f7fe fdee 	bl	800bc9c <clear_lock>
#endif
	return FR_OK;
 800d0c0:	2300      	movs	r3, #0
}
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	3758      	adds	r7, #88	@ 0x58
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	bd80      	pop	{r7, pc}
 800d0ca:	bf00      	nop
 800d0cc:	41615252 	.word	0x41615252
 800d0d0:	61417272 	.word	0x61417272
 800d0d4:	200013e4 	.word	0x200013e4

0800d0d8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b084      	sub	sp, #16
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
 800d0e0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d0e2:	2309      	movs	r3, #9
 800d0e4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d01c      	beq.n	800d126 <validate+0x4e>
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d018      	beq.n	800d126 <validate+0x4e>
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	781b      	ldrb	r3, [r3, #0]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d013      	beq.n	800d126 <validate+0x4e>
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	889a      	ldrh	r2, [r3, #4]
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	88db      	ldrh	r3, [r3, #6]
 800d108:	429a      	cmp	r2, r3
 800d10a:	d10c      	bne.n	800d126 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	785b      	ldrb	r3, [r3, #1]
 800d112:	4618      	mov	r0, r3
 800d114:	f7fe fadc 	bl	800b6d0 <disk_status>
 800d118:	4603      	mov	r3, r0
 800d11a:	f003 0301 	and.w	r3, r3, #1
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d101      	bne.n	800d126 <validate+0x4e>
			res = FR_OK;
 800d122:	2300      	movs	r3, #0
 800d124:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d126:	7bfb      	ldrb	r3, [r7, #15]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d102      	bne.n	800d132 <validate+0x5a>
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	e000      	b.n	800d134 <validate+0x5c>
 800d132:	2300      	movs	r3, #0
 800d134:	683a      	ldr	r2, [r7, #0]
 800d136:	6013      	str	r3, [r2, #0]
	return res;
 800d138:	7bfb      	ldrb	r3, [r7, #15]
}
 800d13a:	4618      	mov	r0, r3
 800d13c:	3710      	adds	r7, #16
 800d13e:	46bd      	mov	sp, r7
 800d140:	bd80      	pop	{r7, pc}
	...

0800d144 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d144:	b580      	push	{r7, lr}
 800d146:	b088      	sub	sp, #32
 800d148:	af00      	add	r7, sp, #0
 800d14a:	60f8      	str	r0, [r7, #12]
 800d14c:	60b9      	str	r1, [r7, #8]
 800d14e:	4613      	mov	r3, r2
 800d150:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d152:	68bb      	ldr	r3, [r7, #8]
 800d154:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d156:	f107 0310 	add.w	r3, r7, #16
 800d15a:	4618      	mov	r0, r3
 800d15c:	f7ff fcd5 	bl	800cb0a <get_ldnumber>
 800d160:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d162:	69fb      	ldr	r3, [r7, #28]
 800d164:	2b00      	cmp	r3, #0
 800d166:	da01      	bge.n	800d16c <f_mount+0x28>
 800d168:	230b      	movs	r3, #11
 800d16a:	e02b      	b.n	800d1c4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d16c:	4a17      	ldr	r2, [pc, #92]	@ (800d1cc <f_mount+0x88>)
 800d16e:	69fb      	ldr	r3, [r7, #28]
 800d170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d174:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d176:	69bb      	ldr	r3, [r7, #24]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d005      	beq.n	800d188 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d17c:	69b8      	ldr	r0, [r7, #24]
 800d17e:	f7fe fd8d 	bl	800bc9c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d182:	69bb      	ldr	r3, [r7, #24]
 800d184:	2200      	movs	r2, #0
 800d186:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d002      	beq.n	800d194 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	2200      	movs	r2, #0
 800d192:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d194:	68fa      	ldr	r2, [r7, #12]
 800d196:	490d      	ldr	r1, [pc, #52]	@ (800d1cc <f_mount+0x88>)
 800d198:	69fb      	ldr	r3, [r7, #28]
 800d19a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d002      	beq.n	800d1aa <f_mount+0x66>
 800d1a4:	79fb      	ldrb	r3, [r7, #7]
 800d1a6:	2b01      	cmp	r3, #1
 800d1a8:	d001      	beq.n	800d1ae <f_mount+0x6a>
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	e00a      	b.n	800d1c4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d1ae:	f107 010c 	add.w	r1, r7, #12
 800d1b2:	f107 0308 	add.w	r3, r7, #8
 800d1b6:	2200      	movs	r2, #0
 800d1b8:	4618      	mov	r0, r3
 800d1ba:	f7ff fd41 	bl	800cc40 <find_volume>
 800d1be:	4603      	mov	r3, r0
 800d1c0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d1c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	3720      	adds	r7, #32
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	bd80      	pop	{r7, pc}
 800d1cc:	200013e0 	.word	0x200013e0

0800d1d0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b098      	sub	sp, #96	@ 0x60
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	60f8      	str	r0, [r7, #12]
 800d1d8:	60b9      	str	r1, [r7, #8]
 800d1da:	4613      	mov	r3, r2
 800d1dc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d101      	bne.n	800d1e8 <f_open+0x18>
 800d1e4:	2309      	movs	r3, #9
 800d1e6:	e1a9      	b.n	800d53c <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d1e8:	79fb      	ldrb	r3, [r7, #7]
 800d1ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d1ee:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d1f0:	79fa      	ldrb	r2, [r7, #7]
 800d1f2:	f107 0110 	add.w	r1, r7, #16
 800d1f6:	f107 0308 	add.w	r3, r7, #8
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	f7ff fd20 	bl	800cc40 <find_volume>
 800d200:	4603      	mov	r3, r0
 800d202:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800d206:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	f040 818d 	bne.w	800d52a <f_open+0x35a>
		dj.obj.fs = fs;
 800d210:	693b      	ldr	r3, [r7, #16]
 800d212:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d214:	68ba      	ldr	r2, [r7, #8]
 800d216:	f107 0314 	add.w	r3, r7, #20
 800d21a:	4611      	mov	r1, r2
 800d21c:	4618      	mov	r0, r3
 800d21e:	f7ff fc03 	bl	800ca28 <follow_path>
 800d222:	4603      	mov	r3, r0
 800d224:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d228:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d118      	bne.n	800d262 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d230:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d234:	b25b      	sxtb	r3, r3
 800d236:	2b00      	cmp	r3, #0
 800d238:	da03      	bge.n	800d242 <f_open+0x72>
				res = FR_INVALID_NAME;
 800d23a:	2306      	movs	r3, #6
 800d23c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d240:	e00f      	b.n	800d262 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d242:	79fb      	ldrb	r3, [r7, #7]
 800d244:	2b01      	cmp	r3, #1
 800d246:	bf8c      	ite	hi
 800d248:	2301      	movhi	r3, #1
 800d24a:	2300      	movls	r3, #0
 800d24c:	b2db      	uxtb	r3, r3
 800d24e:	461a      	mov	r2, r3
 800d250:	f107 0314 	add.w	r3, r7, #20
 800d254:	4611      	mov	r1, r2
 800d256:	4618      	mov	r0, r3
 800d258:	f7fe fbd8 	bl	800ba0c <chk_lock>
 800d25c:	4603      	mov	r3, r0
 800d25e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d262:	79fb      	ldrb	r3, [r7, #7]
 800d264:	f003 031c 	and.w	r3, r3, #28
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d07f      	beq.n	800d36c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800d26c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d270:	2b00      	cmp	r3, #0
 800d272:	d017      	beq.n	800d2a4 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d274:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d278:	2b04      	cmp	r3, #4
 800d27a:	d10e      	bne.n	800d29a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d27c:	f7fe fc22 	bl	800bac4 <enq_lock>
 800d280:	4603      	mov	r3, r0
 800d282:	2b00      	cmp	r3, #0
 800d284:	d006      	beq.n	800d294 <f_open+0xc4>
 800d286:	f107 0314 	add.w	r3, r7, #20
 800d28a:	4618      	mov	r0, r3
 800d28c:	f7ff fb06 	bl	800c89c <dir_register>
 800d290:	4603      	mov	r3, r0
 800d292:	e000      	b.n	800d296 <f_open+0xc6>
 800d294:	2312      	movs	r3, #18
 800d296:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d29a:	79fb      	ldrb	r3, [r7, #7]
 800d29c:	f043 0308 	orr.w	r3, r3, #8
 800d2a0:	71fb      	strb	r3, [r7, #7]
 800d2a2:	e010      	b.n	800d2c6 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d2a4:	7ebb      	ldrb	r3, [r7, #26]
 800d2a6:	f003 0311 	and.w	r3, r3, #17
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d003      	beq.n	800d2b6 <f_open+0xe6>
					res = FR_DENIED;
 800d2ae:	2307      	movs	r3, #7
 800d2b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d2b4:	e007      	b.n	800d2c6 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d2b6:	79fb      	ldrb	r3, [r7, #7]
 800d2b8:	f003 0304 	and.w	r3, r3, #4
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d002      	beq.n	800d2c6 <f_open+0xf6>
 800d2c0:	2308      	movs	r3, #8
 800d2c2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d2c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d168      	bne.n	800d3a0 <f_open+0x1d0>
 800d2ce:	79fb      	ldrb	r3, [r7, #7]
 800d2d0:	f003 0308 	and.w	r3, r3, #8
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d063      	beq.n	800d3a0 <f_open+0x1d0>
				dw = GET_FATTIME();
 800d2d8:	f7fe f99c 	bl	800b614 <get_fattime>
 800d2dc:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d2de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2e0:	330e      	adds	r3, #14
 800d2e2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	f7fe fae7 	bl	800b8b8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d2ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2ec:	3316      	adds	r3, #22
 800d2ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	f7fe fae1 	bl	800b8b8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d2f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2f8:	330b      	adds	r3, #11
 800d2fa:	2220      	movs	r2, #32
 800d2fc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d2fe:	693b      	ldr	r3, [r7, #16]
 800d300:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d302:	4611      	mov	r1, r2
 800d304:	4618      	mov	r0, r3
 800d306:	f7ff fa35 	bl	800c774 <ld_clust>
 800d30a:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d30c:	693b      	ldr	r3, [r7, #16]
 800d30e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d310:	2200      	movs	r2, #0
 800d312:	4618      	mov	r0, r3
 800d314:	f7ff fa4d 	bl	800c7b2 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d31a:	331c      	adds	r3, #28
 800d31c:	2100      	movs	r1, #0
 800d31e:	4618      	mov	r0, r3
 800d320:	f7fe faca 	bl	800b8b8 <st_dword>
					fs->wflag = 1;
 800d324:	693b      	ldr	r3, [r7, #16]
 800d326:	2201      	movs	r2, #1
 800d328:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d32a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d037      	beq.n	800d3a0 <f_open+0x1d0>
						dw = fs->winsect;
 800d330:	693b      	ldr	r3, [r7, #16]
 800d332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d334:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800d336:	f107 0314 	add.w	r3, r7, #20
 800d33a:	2200      	movs	r2, #0
 800d33c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800d33e:	4618      	mov	r0, r3
 800d340:	f7fe ff60 	bl	800c204 <remove_chain>
 800d344:	4603      	mov	r3, r0
 800d346:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800d34a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d126      	bne.n	800d3a0 <f_open+0x1d0>
							res = move_window(fs, dw);
 800d352:	693b      	ldr	r3, [r7, #16]
 800d354:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d356:	4618      	mov	r0, r3
 800d358:	f7fe fd08 	bl	800bd6c <move_window>
 800d35c:	4603      	mov	r3, r0
 800d35e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d362:	693b      	ldr	r3, [r7, #16]
 800d364:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d366:	3a01      	subs	r2, #1
 800d368:	60da      	str	r2, [r3, #12]
 800d36a:	e019      	b.n	800d3a0 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d36c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d370:	2b00      	cmp	r3, #0
 800d372:	d115      	bne.n	800d3a0 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d374:	7ebb      	ldrb	r3, [r7, #26]
 800d376:	f003 0310 	and.w	r3, r3, #16
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d003      	beq.n	800d386 <f_open+0x1b6>
					res = FR_NO_FILE;
 800d37e:	2304      	movs	r3, #4
 800d380:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d384:	e00c      	b.n	800d3a0 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d386:	79fb      	ldrb	r3, [r7, #7]
 800d388:	f003 0302 	and.w	r3, r3, #2
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d007      	beq.n	800d3a0 <f_open+0x1d0>
 800d390:	7ebb      	ldrb	r3, [r7, #26]
 800d392:	f003 0301 	and.w	r3, r3, #1
 800d396:	2b00      	cmp	r3, #0
 800d398:	d002      	beq.n	800d3a0 <f_open+0x1d0>
						res = FR_DENIED;
 800d39a:	2307      	movs	r3, #7
 800d39c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800d3a0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d126      	bne.n	800d3f6 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d3a8:	79fb      	ldrb	r3, [r7, #7]
 800d3aa:	f003 0308 	and.w	r3, r3, #8
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d003      	beq.n	800d3ba <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800d3b2:	79fb      	ldrb	r3, [r7, #7]
 800d3b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d3b8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d3ba:	693b      	ldr	r3, [r7, #16]
 800d3bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800d3c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d3c8:	79fb      	ldrb	r3, [r7, #7]
 800d3ca:	2b01      	cmp	r3, #1
 800d3cc:	bf8c      	ite	hi
 800d3ce:	2301      	movhi	r3, #1
 800d3d0:	2300      	movls	r3, #0
 800d3d2:	b2db      	uxtb	r3, r3
 800d3d4:	461a      	mov	r2, r3
 800d3d6:	f107 0314 	add.w	r3, r7, #20
 800d3da:	4611      	mov	r1, r2
 800d3dc:	4618      	mov	r0, r3
 800d3de:	f7fe fb93 	bl	800bb08 <inc_lock>
 800d3e2:	4602      	mov	r2, r0
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	691b      	ldr	r3, [r3, #16]
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d102      	bne.n	800d3f6 <f_open+0x226>
 800d3f0:	2302      	movs	r3, #2
 800d3f2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d3f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	f040 8095 	bne.w	800d52a <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d400:	693b      	ldr	r3, [r7, #16]
 800d402:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d404:	4611      	mov	r1, r2
 800d406:	4618      	mov	r0, r3
 800d408:	f7ff f9b4 	bl	800c774 <ld_clust>
 800d40c:	4602      	mov	r2, r0
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d414:	331c      	adds	r3, #28
 800d416:	4618      	mov	r0, r3
 800d418:	f7fe fa10 	bl	800b83c <ld_dword>
 800d41c:	4602      	mov	r2, r0
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	2200      	movs	r2, #0
 800d426:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d428:	693a      	ldr	r2, [r7, #16]
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d42e:	693b      	ldr	r3, [r7, #16]
 800d430:	88da      	ldrh	r2, [r3, #6]
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	79fa      	ldrb	r2, [r7, #7]
 800d43a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	2200      	movs	r2, #0
 800d440:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	2200      	movs	r2, #0
 800d446:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	2200      	movs	r2, #0
 800d44c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	3330      	adds	r3, #48	@ 0x30
 800d452:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d456:	2100      	movs	r1, #0
 800d458:	4618      	mov	r0, r3
 800d45a:	f7fe fa7a 	bl	800b952 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d45e:	79fb      	ldrb	r3, [r7, #7]
 800d460:	f003 0320 	and.w	r3, r3, #32
 800d464:	2b00      	cmp	r3, #0
 800d466:	d060      	beq.n	800d52a <f_open+0x35a>
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	68db      	ldr	r3, [r3, #12]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d05c      	beq.n	800d52a <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	68da      	ldr	r2, [r3, #12]
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d478:	693b      	ldr	r3, [r7, #16]
 800d47a:	895b      	ldrh	r3, [r3, #10]
 800d47c:	025b      	lsls	r3, r3, #9
 800d47e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	689b      	ldr	r3, [r3, #8]
 800d484:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	68db      	ldr	r3, [r3, #12]
 800d48a:	657b      	str	r3, [r7, #84]	@ 0x54
 800d48c:	e016      	b.n	800d4bc <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d492:	4618      	mov	r0, r3
 800d494:	f7fe fd25 	bl	800bee2 <get_fat>
 800d498:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800d49a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d49c:	2b01      	cmp	r3, #1
 800d49e:	d802      	bhi.n	800d4a6 <f_open+0x2d6>
 800d4a0:	2302      	movs	r3, #2
 800d4a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d4a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d4a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4ac:	d102      	bne.n	800d4b4 <f_open+0x2e4>
 800d4ae:	2301      	movs	r3, #1
 800d4b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d4b4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d4b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d4b8:	1ad3      	subs	r3, r2, r3
 800d4ba:	657b      	str	r3, [r7, #84]	@ 0x54
 800d4bc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d103      	bne.n	800d4cc <f_open+0x2fc>
 800d4c4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d4c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d4c8:	429a      	cmp	r2, r3
 800d4ca:	d8e0      	bhi.n	800d48e <f_open+0x2be>
				}
				fp->clust = clst;
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d4d0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d4d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d127      	bne.n	800d52a <f_open+0x35a>
 800d4da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d022      	beq.n	800d52a <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d4e4:	693b      	ldr	r3, [r7, #16]
 800d4e6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	f7fe fcdb 	bl	800bea4 <clust2sect>
 800d4ee:	6478      	str	r0, [r7, #68]	@ 0x44
 800d4f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d103      	bne.n	800d4fe <f_open+0x32e>
						res = FR_INT_ERR;
 800d4f6:	2302      	movs	r3, #2
 800d4f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d4fc:	e015      	b.n	800d52a <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d4fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d500:	0a5a      	lsrs	r2, r3, #9
 800d502:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d504:	441a      	add	r2, r3
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d50a:	693b      	ldr	r3, [r7, #16]
 800d50c:	7858      	ldrb	r0, [r3, #1]
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d514:	68fb      	ldr	r3, [r7, #12]
 800d516:	6a1a      	ldr	r2, [r3, #32]
 800d518:	2301      	movs	r3, #1
 800d51a:	f7fe f919 	bl	800b750 <disk_read>
 800d51e:	4603      	mov	r3, r0
 800d520:	2b00      	cmp	r3, #0
 800d522:	d002      	beq.n	800d52a <f_open+0x35a>
 800d524:	2301      	movs	r3, #1
 800d526:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d52a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d002      	beq.n	800d538 <f_open+0x368>
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	2200      	movs	r2, #0
 800d536:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d538:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800d53c:	4618      	mov	r0, r3
 800d53e:	3760      	adds	r7, #96	@ 0x60
 800d540:	46bd      	mov	sp, r7
 800d542:	bd80      	pop	{r7, pc}

0800d544 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800d544:	b580      	push	{r7, lr}
 800d546:	b08c      	sub	sp, #48	@ 0x30
 800d548:	af00      	add	r7, sp, #0
 800d54a:	60f8      	str	r0, [r7, #12]
 800d54c:	60b9      	str	r1, [r7, #8]
 800d54e:	607a      	str	r2, [r7, #4]
 800d550:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800d552:	68bb      	ldr	r3, [r7, #8]
 800d554:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800d556:	683b      	ldr	r3, [r7, #0]
 800d558:	2200      	movs	r2, #0
 800d55a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	f107 0210 	add.w	r2, r7, #16
 800d562:	4611      	mov	r1, r2
 800d564:	4618      	mov	r0, r3
 800d566:	f7ff fdb7 	bl	800d0d8 <validate>
 800d56a:	4603      	mov	r3, r0
 800d56c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d570:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d574:	2b00      	cmp	r3, #0
 800d576:	d107      	bne.n	800d588 <f_write+0x44>
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	7d5b      	ldrb	r3, [r3, #21]
 800d57c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800d580:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d584:	2b00      	cmp	r3, #0
 800d586:	d002      	beq.n	800d58e <f_write+0x4a>
 800d588:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d58c:	e14b      	b.n	800d826 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	7d1b      	ldrb	r3, [r3, #20]
 800d592:	f003 0302 	and.w	r3, r3, #2
 800d596:	2b00      	cmp	r3, #0
 800d598:	d101      	bne.n	800d59e <f_write+0x5a>
 800d59a:	2307      	movs	r3, #7
 800d59c:	e143      	b.n	800d826 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	699a      	ldr	r2, [r3, #24]
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	441a      	add	r2, r3
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	699b      	ldr	r3, [r3, #24]
 800d5aa:	429a      	cmp	r2, r3
 800d5ac:	f080 812d 	bcs.w	800d80a <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	699b      	ldr	r3, [r3, #24]
 800d5b4:	43db      	mvns	r3, r3
 800d5b6:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800d5b8:	e127      	b.n	800d80a <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	699b      	ldr	r3, [r3, #24]
 800d5be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	f040 80e3 	bne.w	800d78e <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	699b      	ldr	r3, [r3, #24]
 800d5cc:	0a5b      	lsrs	r3, r3, #9
 800d5ce:	693a      	ldr	r2, [r7, #16]
 800d5d0:	8952      	ldrh	r2, [r2, #10]
 800d5d2:	3a01      	subs	r2, #1
 800d5d4:	4013      	ands	r3, r2
 800d5d6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800d5d8:	69bb      	ldr	r3, [r7, #24]
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d143      	bne.n	800d666 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	699b      	ldr	r3, [r3, #24]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d10c      	bne.n	800d600 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	689b      	ldr	r3, [r3, #8]
 800d5ea:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800d5ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d11a      	bne.n	800d628 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	2100      	movs	r1, #0
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	f7fe fe69 	bl	800c2ce <create_chain>
 800d5fc:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d5fe:	e013      	b.n	800d628 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d604:	2b00      	cmp	r3, #0
 800d606:	d007      	beq.n	800d618 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	699b      	ldr	r3, [r3, #24]
 800d60c:	4619      	mov	r1, r3
 800d60e:	68f8      	ldr	r0, [r7, #12]
 800d610:	f7fe fef5 	bl	800c3fe <clmt_clust>
 800d614:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d616:	e007      	b.n	800d628 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800d618:	68fa      	ldr	r2, [r7, #12]
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	69db      	ldr	r3, [r3, #28]
 800d61e:	4619      	mov	r1, r3
 800d620:	4610      	mov	r0, r2
 800d622:	f7fe fe54 	bl	800c2ce <create_chain>
 800d626:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	f000 80f2 	beq.w	800d814 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d632:	2b01      	cmp	r3, #1
 800d634:	d104      	bne.n	800d640 <f_write+0xfc>
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	2202      	movs	r2, #2
 800d63a:	755a      	strb	r2, [r3, #21]
 800d63c:	2302      	movs	r3, #2
 800d63e:	e0f2      	b.n	800d826 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d642:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d646:	d104      	bne.n	800d652 <f_write+0x10e>
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	2201      	movs	r2, #1
 800d64c:	755a      	strb	r2, [r3, #21]
 800d64e:	2301      	movs	r3, #1
 800d650:	e0e9      	b.n	800d826 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d656:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	689b      	ldr	r3, [r3, #8]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d102      	bne.n	800d666 <f_write+0x122>
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d664:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	7d1b      	ldrb	r3, [r3, #20]
 800d66a:	b25b      	sxtb	r3, r3
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	da18      	bge.n	800d6a2 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d670:	693b      	ldr	r3, [r7, #16]
 800d672:	7858      	ldrb	r0, [r3, #1]
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	6a1a      	ldr	r2, [r3, #32]
 800d67e:	2301      	movs	r3, #1
 800d680:	f7fe f886 	bl	800b790 <disk_write>
 800d684:	4603      	mov	r3, r0
 800d686:	2b00      	cmp	r3, #0
 800d688:	d004      	beq.n	800d694 <f_write+0x150>
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	2201      	movs	r2, #1
 800d68e:	755a      	strb	r2, [r3, #21]
 800d690:	2301      	movs	r3, #1
 800d692:	e0c8      	b.n	800d826 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	7d1b      	ldrb	r3, [r3, #20]
 800d698:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d69c:	b2da      	uxtb	r2, r3
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d6a2:	693a      	ldr	r2, [r7, #16]
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	69db      	ldr	r3, [r3, #28]
 800d6a8:	4619      	mov	r1, r3
 800d6aa:	4610      	mov	r0, r2
 800d6ac:	f7fe fbfa 	bl	800bea4 <clust2sect>
 800d6b0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d6b2:	697b      	ldr	r3, [r7, #20]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d104      	bne.n	800d6c2 <f_write+0x17e>
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	2202      	movs	r2, #2
 800d6bc:	755a      	strb	r2, [r3, #21]
 800d6be:	2302      	movs	r3, #2
 800d6c0:	e0b1      	b.n	800d826 <f_write+0x2e2>
			sect += csect;
 800d6c2:	697a      	ldr	r2, [r7, #20]
 800d6c4:	69bb      	ldr	r3, [r7, #24]
 800d6c6:	4413      	add	r3, r2
 800d6c8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	0a5b      	lsrs	r3, r3, #9
 800d6ce:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800d6d0:	6a3b      	ldr	r3, [r7, #32]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d03c      	beq.n	800d750 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d6d6:	69ba      	ldr	r2, [r7, #24]
 800d6d8:	6a3b      	ldr	r3, [r7, #32]
 800d6da:	4413      	add	r3, r2
 800d6dc:	693a      	ldr	r2, [r7, #16]
 800d6de:	8952      	ldrh	r2, [r2, #10]
 800d6e0:	4293      	cmp	r3, r2
 800d6e2:	d905      	bls.n	800d6f0 <f_write+0x1ac>
					cc = fs->csize - csect;
 800d6e4:	693b      	ldr	r3, [r7, #16]
 800d6e6:	895b      	ldrh	r3, [r3, #10]
 800d6e8:	461a      	mov	r2, r3
 800d6ea:	69bb      	ldr	r3, [r7, #24]
 800d6ec:	1ad3      	subs	r3, r2, r3
 800d6ee:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d6f0:	693b      	ldr	r3, [r7, #16]
 800d6f2:	7858      	ldrb	r0, [r3, #1]
 800d6f4:	6a3b      	ldr	r3, [r7, #32]
 800d6f6:	697a      	ldr	r2, [r7, #20]
 800d6f8:	69f9      	ldr	r1, [r7, #28]
 800d6fa:	f7fe f849 	bl	800b790 <disk_write>
 800d6fe:	4603      	mov	r3, r0
 800d700:	2b00      	cmp	r3, #0
 800d702:	d004      	beq.n	800d70e <f_write+0x1ca>
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	2201      	movs	r2, #1
 800d708:	755a      	strb	r2, [r3, #21]
 800d70a:	2301      	movs	r3, #1
 800d70c:	e08b      	b.n	800d826 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	6a1a      	ldr	r2, [r3, #32]
 800d712:	697b      	ldr	r3, [r7, #20]
 800d714:	1ad3      	subs	r3, r2, r3
 800d716:	6a3a      	ldr	r2, [r7, #32]
 800d718:	429a      	cmp	r2, r3
 800d71a:	d915      	bls.n	800d748 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	6a1a      	ldr	r2, [r3, #32]
 800d726:	697b      	ldr	r3, [r7, #20]
 800d728:	1ad3      	subs	r3, r2, r3
 800d72a:	025b      	lsls	r3, r3, #9
 800d72c:	69fa      	ldr	r2, [r7, #28]
 800d72e:	4413      	add	r3, r2
 800d730:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d734:	4619      	mov	r1, r3
 800d736:	f7fe f8eb 	bl	800b910 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	7d1b      	ldrb	r3, [r3, #20]
 800d73e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d742:	b2da      	uxtb	r2, r3
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800d748:	6a3b      	ldr	r3, [r7, #32]
 800d74a:	025b      	lsls	r3, r3, #9
 800d74c:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800d74e:	e03f      	b.n	800d7d0 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	6a1b      	ldr	r3, [r3, #32]
 800d754:	697a      	ldr	r2, [r7, #20]
 800d756:	429a      	cmp	r2, r3
 800d758:	d016      	beq.n	800d788 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	699a      	ldr	r2, [r3, #24]
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d762:	429a      	cmp	r2, r3
 800d764:	d210      	bcs.n	800d788 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800d766:	693b      	ldr	r3, [r7, #16]
 800d768:	7858      	ldrb	r0, [r3, #1]
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d770:	2301      	movs	r3, #1
 800d772:	697a      	ldr	r2, [r7, #20]
 800d774:	f7fd ffec 	bl	800b750 <disk_read>
 800d778:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d004      	beq.n	800d788 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	2201      	movs	r2, #1
 800d782:	755a      	strb	r2, [r3, #21]
 800d784:	2301      	movs	r3, #1
 800d786:	e04e      	b.n	800d826 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	697a      	ldr	r2, [r7, #20]
 800d78c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	699b      	ldr	r3, [r3, #24]
 800d792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d796:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800d79a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800d79c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	429a      	cmp	r2, r3
 800d7a2:	d901      	bls.n	800d7a8 <f_write+0x264>
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	699b      	ldr	r3, [r3, #24]
 800d7b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7b6:	4413      	add	r3, r2
 800d7b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d7ba:	69f9      	ldr	r1, [r7, #28]
 800d7bc:	4618      	mov	r0, r3
 800d7be:	f7fe f8a7 	bl	800b910 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	7d1b      	ldrb	r3, [r3, #20]
 800d7c6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d7ca:	b2da      	uxtb	r2, r3
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800d7d0:	69fa      	ldr	r2, [r7, #28]
 800d7d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7d4:	4413      	add	r3, r2
 800d7d6:	61fb      	str	r3, [r7, #28]
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	699a      	ldr	r2, [r3, #24]
 800d7dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7de:	441a      	add	r2, r3
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	619a      	str	r2, [r3, #24]
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	68da      	ldr	r2, [r3, #12]
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	699b      	ldr	r3, [r3, #24]
 800d7ec:	429a      	cmp	r2, r3
 800d7ee:	bf38      	it	cc
 800d7f0:	461a      	movcc	r2, r3
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	60da      	str	r2, [r3, #12]
 800d7f6:	683b      	ldr	r3, [r7, #0]
 800d7f8:	681a      	ldr	r2, [r3, #0]
 800d7fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7fc:	441a      	add	r2, r3
 800d7fe:	683b      	ldr	r3, [r7, #0]
 800d800:	601a      	str	r2, [r3, #0]
 800d802:	687a      	ldr	r2, [r7, #4]
 800d804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d806:	1ad3      	subs	r3, r2, r3
 800d808:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	f47f aed4 	bne.w	800d5ba <f_write+0x76>
 800d812:	e000      	b.n	800d816 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d814:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	7d1b      	ldrb	r3, [r3, #20]
 800d81a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d81e:	b2da      	uxtb	r2, r3
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800d824:	2300      	movs	r3, #0
}
 800d826:	4618      	mov	r0, r3
 800d828:	3730      	adds	r7, #48	@ 0x30
 800d82a:	46bd      	mov	sp, r7
 800d82c:	bd80      	pop	{r7, pc}

0800d82e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d82e:	b580      	push	{r7, lr}
 800d830:	b086      	sub	sp, #24
 800d832:	af00      	add	r7, sp, #0
 800d834:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	f107 0208 	add.w	r2, r7, #8
 800d83c:	4611      	mov	r1, r2
 800d83e:	4618      	mov	r0, r3
 800d840:	f7ff fc4a 	bl	800d0d8 <validate>
 800d844:	4603      	mov	r3, r0
 800d846:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d848:	7dfb      	ldrb	r3, [r7, #23]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d168      	bne.n	800d920 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	7d1b      	ldrb	r3, [r3, #20]
 800d852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d856:	2b00      	cmp	r3, #0
 800d858:	d062      	beq.n	800d920 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	7d1b      	ldrb	r3, [r3, #20]
 800d85e:	b25b      	sxtb	r3, r3
 800d860:	2b00      	cmp	r3, #0
 800d862:	da15      	bge.n	800d890 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d864:	68bb      	ldr	r3, [r7, #8]
 800d866:	7858      	ldrb	r0, [r3, #1]
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	6a1a      	ldr	r2, [r3, #32]
 800d872:	2301      	movs	r3, #1
 800d874:	f7fd ff8c 	bl	800b790 <disk_write>
 800d878:	4603      	mov	r3, r0
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d001      	beq.n	800d882 <f_sync+0x54>
 800d87e:	2301      	movs	r3, #1
 800d880:	e04f      	b.n	800d922 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	7d1b      	ldrb	r3, [r3, #20]
 800d886:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d88a:	b2da      	uxtb	r2, r3
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d890:	f7fd fec0 	bl	800b614 <get_fattime>
 800d894:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d896:	68ba      	ldr	r2, [r7, #8]
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d89c:	4619      	mov	r1, r3
 800d89e:	4610      	mov	r0, r2
 800d8a0:	f7fe fa64 	bl	800bd6c <move_window>
 800d8a4:	4603      	mov	r3, r0
 800d8a6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d8a8:	7dfb      	ldrb	r3, [r7, #23]
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d138      	bne.n	800d920 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8b2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	330b      	adds	r3, #11
 800d8b8:	781a      	ldrb	r2, [r3, #0]
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	330b      	adds	r3, #11
 800d8be:	f042 0220 	orr.w	r2, r2, #32
 800d8c2:	b2d2      	uxtb	r2, r2
 800d8c4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	6818      	ldr	r0, [r3, #0]
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	689b      	ldr	r3, [r3, #8]
 800d8ce:	461a      	mov	r2, r3
 800d8d0:	68f9      	ldr	r1, [r7, #12]
 800d8d2:	f7fe ff6e 	bl	800c7b2 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	f103 021c 	add.w	r2, r3, #28
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	68db      	ldr	r3, [r3, #12]
 800d8e0:	4619      	mov	r1, r3
 800d8e2:	4610      	mov	r0, r2
 800d8e4:	f7fd ffe8 	bl	800b8b8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	3316      	adds	r3, #22
 800d8ec:	6939      	ldr	r1, [r7, #16]
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	f7fd ffe2 	bl	800b8b8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	3312      	adds	r3, #18
 800d8f8:	2100      	movs	r1, #0
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	f7fd ffc1 	bl	800b882 <st_word>
					fs->wflag = 1;
 800d900:	68bb      	ldr	r3, [r7, #8]
 800d902:	2201      	movs	r2, #1
 800d904:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d906:	68bb      	ldr	r3, [r7, #8]
 800d908:	4618      	mov	r0, r3
 800d90a:	f7fe fa5d 	bl	800bdc8 <sync_fs>
 800d90e:	4603      	mov	r3, r0
 800d910:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	7d1b      	ldrb	r3, [r3, #20]
 800d916:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d91a:	b2da      	uxtb	r2, r3
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d920:	7dfb      	ldrb	r3, [r7, #23]
}
 800d922:	4618      	mov	r0, r3
 800d924:	3718      	adds	r7, #24
 800d926:	46bd      	mov	sp, r7
 800d928:	bd80      	pop	{r7, pc}

0800d92a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d92a:	b580      	push	{r7, lr}
 800d92c:	b084      	sub	sp, #16
 800d92e:	af00      	add	r7, sp, #0
 800d930:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d932:	6878      	ldr	r0, [r7, #4]
 800d934:	f7ff ff7b 	bl	800d82e <f_sync>
 800d938:	4603      	mov	r3, r0
 800d93a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d93c:	7bfb      	ldrb	r3, [r7, #15]
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d118      	bne.n	800d974 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	f107 0208 	add.w	r2, r7, #8
 800d948:	4611      	mov	r1, r2
 800d94a:	4618      	mov	r0, r3
 800d94c:	f7ff fbc4 	bl	800d0d8 <validate>
 800d950:	4603      	mov	r3, r0
 800d952:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d954:	7bfb      	ldrb	r3, [r7, #15]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d10c      	bne.n	800d974 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	691b      	ldr	r3, [r3, #16]
 800d95e:	4618      	mov	r0, r3
 800d960:	f7fe f960 	bl	800bc24 <dec_lock>
 800d964:	4603      	mov	r3, r0
 800d966:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d968:	7bfb      	ldrb	r3, [r7, #15]
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d102      	bne.n	800d974 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2200      	movs	r2, #0
 800d972:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d974:	7bfb      	ldrb	r3, [r7, #15]
}
 800d976:	4618      	mov	r0, r3
 800d978:	3710      	adds	r7, #16
 800d97a:	46bd      	mov	sp, r7
 800d97c:	bd80      	pop	{r7, pc}

0800d97e <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800d97e:	b580      	push	{r7, lr}
 800d980:	b092      	sub	sp, #72	@ 0x48
 800d982:	af00      	add	r7, sp, #0
 800d984:	60f8      	str	r0, [r7, #12]
 800d986:	60b9      	str	r1, [r7, #8]
 800d988:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800d98a:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800d98e:	f107 030c 	add.w	r3, r7, #12
 800d992:	2200      	movs	r2, #0
 800d994:	4618      	mov	r0, r3
 800d996:	f7ff f953 	bl	800cc40 <find_volume>
 800d99a:	4603      	mov	r3, r0
 800d99c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 800d9a0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	f040 8099 	bne.w	800dadc <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800d9aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800d9b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9b2:	691a      	ldr	r2, [r3, #16]
 800d9b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9b6:	695b      	ldr	r3, [r3, #20]
 800d9b8:	3b02      	subs	r3, #2
 800d9ba:	429a      	cmp	r2, r3
 800d9bc:	d804      	bhi.n	800d9c8 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800d9be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9c0:	691a      	ldr	r2, [r3, #16]
 800d9c2:	68bb      	ldr	r3, [r7, #8]
 800d9c4:	601a      	str	r2, [r3, #0]
 800d9c6:	e089      	b.n	800dadc <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800d9c8:	2300      	movs	r3, #0
 800d9ca:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800d9cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9ce:	781b      	ldrb	r3, [r3, #0]
 800d9d0:	2b01      	cmp	r3, #1
 800d9d2:	d128      	bne.n	800da26 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800d9d4:	2302      	movs	r3, #2
 800d9d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d9d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9da:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800d9dc:	f107 0314 	add.w	r3, r7, #20
 800d9e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	f7fe fa7d 	bl	800bee2 <get_fat>
 800d9e8:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800d9ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9f0:	d103      	bne.n	800d9fa <f_getfree+0x7c>
 800d9f2:	2301      	movs	r3, #1
 800d9f4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d9f8:	e063      	b.n	800dac2 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800d9fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9fc:	2b01      	cmp	r3, #1
 800d9fe:	d103      	bne.n	800da08 <f_getfree+0x8a>
 800da00:	2302      	movs	r3, #2
 800da02:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800da06:	e05c      	b.n	800dac2 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800da08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d102      	bne.n	800da14 <f_getfree+0x96>
 800da0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da10:	3301      	adds	r3, #1
 800da12:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 800da14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da16:	3301      	adds	r3, #1
 800da18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800da1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da1c:	695b      	ldr	r3, [r3, #20]
 800da1e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800da20:	429a      	cmp	r2, r3
 800da22:	d3db      	bcc.n	800d9dc <f_getfree+0x5e>
 800da24:	e04d      	b.n	800dac2 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800da26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da28:	695b      	ldr	r3, [r3, #20]
 800da2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800da2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da2e:	6a1b      	ldr	r3, [r3, #32]
 800da30:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 800da32:	2300      	movs	r3, #0
 800da34:	637b      	str	r3, [r7, #52]	@ 0x34
 800da36:	2300      	movs	r3, #0
 800da38:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 800da3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d113      	bne.n	800da68 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800da40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da44:	1c5a      	adds	r2, r3, #1
 800da46:	63ba      	str	r2, [r7, #56]	@ 0x38
 800da48:	4619      	mov	r1, r3
 800da4a:	f7fe f98f 	bl	800bd6c <move_window>
 800da4e:	4603      	mov	r3, r0
 800da50:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 800da54:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d131      	bne.n	800dac0 <f_getfree+0x142>
							p = fs->win;
 800da5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da5e:	3330      	adds	r3, #48	@ 0x30
 800da60:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 800da62:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800da66:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800da68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da6a:	781b      	ldrb	r3, [r3, #0]
 800da6c:	2b02      	cmp	r3, #2
 800da6e:	d10f      	bne.n	800da90 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800da70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800da72:	f7fd fecb 	bl	800b80c <ld_word>
 800da76:	4603      	mov	r3, r0
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d102      	bne.n	800da82 <f_getfree+0x104>
 800da7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da7e:	3301      	adds	r3, #1
 800da80:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 800da82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da84:	3302      	adds	r3, #2
 800da86:	633b      	str	r3, [r7, #48]	@ 0x30
 800da88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da8a:	3b02      	subs	r3, #2
 800da8c:	637b      	str	r3, [r7, #52]	@ 0x34
 800da8e:	e010      	b.n	800dab2 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800da90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800da92:	f7fd fed3 	bl	800b83c <ld_dword>
 800da96:	4603      	mov	r3, r0
 800da98:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d102      	bne.n	800daa6 <f_getfree+0x128>
 800daa0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800daa2:	3301      	adds	r3, #1
 800daa4:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 800daa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daa8:	3304      	adds	r3, #4
 800daaa:	633b      	str	r3, [r7, #48]	@ 0x30
 800daac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800daae:	3b04      	subs	r3, #4
 800dab0:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 800dab2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dab4:	3b01      	subs	r3, #1
 800dab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d1bd      	bne.n	800da3a <f_getfree+0xbc>
 800dabe:	e000      	b.n	800dac2 <f_getfree+0x144>
							if (res != FR_OK) break;
 800dac0:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800dac2:	68bb      	ldr	r3, [r7, #8]
 800dac4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dac6:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800dac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dacc:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800dace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dad0:	791a      	ldrb	r2, [r3, #4]
 800dad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dad4:	f042 0201 	orr.w	r2, r2, #1
 800dad8:	b2d2      	uxtb	r2, r2
 800dada:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800dadc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800dae0:	4618      	mov	r0, r3
 800dae2:	3748      	adds	r7, #72	@ 0x48
 800dae4:	46bd      	mov	sp, r7
 800dae6:	bd80      	pop	{r7, pc}

0800dae8 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800dae8:	b580      	push	{r7, lr}
 800daea:	b084      	sub	sp, #16
 800daec:	af00      	add	r7, sp, #0
 800daee:	6078      	str	r0, [r7, #4]
 800daf0:	460b      	mov	r3, r1
 800daf2:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800daf4:	78fb      	ldrb	r3, [r7, #3]
 800daf6:	2b0a      	cmp	r3, #10
 800daf8:	d103      	bne.n	800db02 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800dafa:	210d      	movs	r1, #13
 800dafc:	6878      	ldr	r0, [r7, #4]
 800dafe:	f7ff fff3 	bl	800dae8 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	685b      	ldr	r3, [r3, #4]
 800db06:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	db25      	blt.n	800db5a <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	1c5a      	adds	r2, r3, #1
 800db12:	60fa      	str	r2, [r7, #12]
 800db14:	687a      	ldr	r2, [r7, #4]
 800db16:	4413      	add	r3, r2
 800db18:	78fa      	ldrb	r2, [r7, #3]
 800db1a:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	2b3c      	cmp	r3, #60	@ 0x3c
 800db20:	dd12      	ble.n	800db48 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	6818      	ldr	r0, [r3, #0]
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	f103 010c 	add.w	r1, r3, #12
 800db2c:	68fa      	ldr	r2, [r7, #12]
 800db2e:	f107 0308 	add.w	r3, r7, #8
 800db32:	f7ff fd07 	bl	800d544 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800db36:	68ba      	ldr	r2, [r7, #8]
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	429a      	cmp	r2, r3
 800db3c:	d101      	bne.n	800db42 <putc_bfd+0x5a>
 800db3e:	2300      	movs	r3, #0
 800db40:	e001      	b.n	800db46 <putc_bfd+0x5e>
 800db42:	f04f 33ff 	mov.w	r3, #4294967295
 800db46:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	68fa      	ldr	r2, [r7, #12]
 800db4c:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	689b      	ldr	r3, [r3, #8]
 800db52:	1c5a      	adds	r2, r3, #1
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	609a      	str	r2, [r3, #8]
 800db58:	e000      	b.n	800db5c <putc_bfd+0x74>
	if (i < 0) return;
 800db5a:	bf00      	nop
}
 800db5c:	3710      	adds	r7, #16
 800db5e:	46bd      	mov	sp, r7
 800db60:	bd80      	pop	{r7, pc}

0800db62 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800db62:	b580      	push	{r7, lr}
 800db64:	b084      	sub	sp, #16
 800db66:	af00      	add	r7, sp, #0
 800db68:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	685b      	ldr	r3, [r3, #4]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	db16      	blt.n	800dba0 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	6818      	ldr	r0, [r3, #0]
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	f103 010c 	add.w	r1, r3, #12
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	685b      	ldr	r3, [r3, #4]
 800db80:	461a      	mov	r2, r3
 800db82:	f107 030c 	add.w	r3, r7, #12
 800db86:	f7ff fcdd 	bl	800d544 <f_write>
 800db8a:	4603      	mov	r3, r0
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d107      	bne.n	800dba0 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	685b      	ldr	r3, [r3, #4]
 800db94:	68fa      	ldr	r2, [r7, #12]
 800db96:	4293      	cmp	r3, r2
 800db98:	d102      	bne.n	800dba0 <putc_flush+0x3e>
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	689b      	ldr	r3, [r3, #8]
 800db9e:	e001      	b.n	800dba4 <putc_flush+0x42>
	return EOF;
 800dba0:	f04f 33ff 	mov.w	r3, #4294967295
}
 800dba4:	4618      	mov	r0, r3
 800dba6:	3710      	adds	r7, #16
 800dba8:	46bd      	mov	sp, r7
 800dbaa:	bd80      	pop	{r7, pc}

0800dbac <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800dbac:	b480      	push	{r7}
 800dbae:	b083      	sub	sp, #12
 800dbb0:	af00      	add	r7, sp, #0
 800dbb2:	6078      	str	r0, [r7, #4]
 800dbb4:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	683a      	ldr	r2, [r7, #0]
 800dbba:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	605a      	str	r2, [r3, #4]
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	685a      	ldr	r2, [r3, #4]
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	609a      	str	r2, [r3, #8]
}
 800dbca:	bf00      	nop
 800dbcc:	370c      	adds	r7, #12
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd4:	4770      	bx	lr

0800dbd6 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800dbd6:	b580      	push	{r7, lr}
 800dbd8:	b096      	sub	sp, #88	@ 0x58
 800dbda:	af00      	add	r7, sp, #0
 800dbdc:	6078      	str	r0, [r7, #4]
 800dbde:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 800dbe0:	f107 030c 	add.w	r3, r7, #12
 800dbe4:	6839      	ldr	r1, [r7, #0]
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	f7ff ffe0 	bl	800dbac <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 800dbec:	e009      	b.n	800dc02 <f_puts+0x2c>
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	1c5a      	adds	r2, r3, #1
 800dbf2:	607a      	str	r2, [r7, #4]
 800dbf4:	781a      	ldrb	r2, [r3, #0]
 800dbf6:	f107 030c 	add.w	r3, r7, #12
 800dbfa:	4611      	mov	r1, r2
 800dbfc:	4618      	mov	r0, r3
 800dbfe:	f7ff ff73 	bl	800dae8 <putc_bfd>
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	781b      	ldrb	r3, [r3, #0]
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d1f1      	bne.n	800dbee <f_puts+0x18>
	return putc_flush(&pb);
 800dc0a:	f107 030c 	add.w	r3, r7, #12
 800dc0e:	4618      	mov	r0, r3
 800dc10:	f7ff ffa7 	bl	800db62 <putc_flush>
 800dc14:	4603      	mov	r3, r0
}
 800dc16:	4618      	mov	r0, r3
 800dc18:	3758      	adds	r7, #88	@ 0x58
 800dc1a:	46bd      	mov	sp, r7
 800dc1c:	bd80      	pop	{r7, pc}
	...

0800dc20 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800dc20:	b480      	push	{r7}
 800dc22:	b087      	sub	sp, #28
 800dc24:	af00      	add	r7, sp, #0
 800dc26:	60f8      	str	r0, [r7, #12]
 800dc28:	60b9      	str	r1, [r7, #8]
 800dc2a:	4613      	mov	r3, r2
 800dc2c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800dc2e:	2301      	movs	r3, #1
 800dc30:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800dc32:	2300      	movs	r3, #0
 800dc34:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800dc36:	4b1f      	ldr	r3, [pc, #124]	@ (800dcb4 <FATFS_LinkDriverEx+0x94>)
 800dc38:	7a5b      	ldrb	r3, [r3, #9]
 800dc3a:	b2db      	uxtb	r3, r3
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d131      	bne.n	800dca4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800dc40:	4b1c      	ldr	r3, [pc, #112]	@ (800dcb4 <FATFS_LinkDriverEx+0x94>)
 800dc42:	7a5b      	ldrb	r3, [r3, #9]
 800dc44:	b2db      	uxtb	r3, r3
 800dc46:	461a      	mov	r2, r3
 800dc48:	4b1a      	ldr	r3, [pc, #104]	@ (800dcb4 <FATFS_LinkDriverEx+0x94>)
 800dc4a:	2100      	movs	r1, #0
 800dc4c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800dc4e:	4b19      	ldr	r3, [pc, #100]	@ (800dcb4 <FATFS_LinkDriverEx+0x94>)
 800dc50:	7a5b      	ldrb	r3, [r3, #9]
 800dc52:	b2db      	uxtb	r3, r3
 800dc54:	4a17      	ldr	r2, [pc, #92]	@ (800dcb4 <FATFS_LinkDriverEx+0x94>)
 800dc56:	009b      	lsls	r3, r3, #2
 800dc58:	4413      	add	r3, r2
 800dc5a:	68fa      	ldr	r2, [r7, #12]
 800dc5c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800dc5e:	4b15      	ldr	r3, [pc, #84]	@ (800dcb4 <FATFS_LinkDriverEx+0x94>)
 800dc60:	7a5b      	ldrb	r3, [r3, #9]
 800dc62:	b2db      	uxtb	r3, r3
 800dc64:	461a      	mov	r2, r3
 800dc66:	4b13      	ldr	r3, [pc, #76]	@ (800dcb4 <FATFS_LinkDriverEx+0x94>)
 800dc68:	4413      	add	r3, r2
 800dc6a:	79fa      	ldrb	r2, [r7, #7]
 800dc6c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800dc6e:	4b11      	ldr	r3, [pc, #68]	@ (800dcb4 <FATFS_LinkDriverEx+0x94>)
 800dc70:	7a5b      	ldrb	r3, [r3, #9]
 800dc72:	b2db      	uxtb	r3, r3
 800dc74:	1c5a      	adds	r2, r3, #1
 800dc76:	b2d1      	uxtb	r1, r2
 800dc78:	4a0e      	ldr	r2, [pc, #56]	@ (800dcb4 <FATFS_LinkDriverEx+0x94>)
 800dc7a:	7251      	strb	r1, [r2, #9]
 800dc7c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800dc7e:	7dbb      	ldrb	r3, [r7, #22]
 800dc80:	3330      	adds	r3, #48	@ 0x30
 800dc82:	b2da      	uxtb	r2, r3
 800dc84:	68bb      	ldr	r3, [r7, #8]
 800dc86:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800dc88:	68bb      	ldr	r3, [r7, #8]
 800dc8a:	3301      	adds	r3, #1
 800dc8c:	223a      	movs	r2, #58	@ 0x3a
 800dc8e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800dc90:	68bb      	ldr	r3, [r7, #8]
 800dc92:	3302      	adds	r3, #2
 800dc94:	222f      	movs	r2, #47	@ 0x2f
 800dc96:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800dc98:	68bb      	ldr	r3, [r7, #8]
 800dc9a:	3303      	adds	r3, #3
 800dc9c:	2200      	movs	r2, #0
 800dc9e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800dca0:	2300      	movs	r3, #0
 800dca2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800dca4:	7dfb      	ldrb	r3, [r7, #23]
}
 800dca6:	4618      	mov	r0, r3
 800dca8:	371c      	adds	r7, #28
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb0:	4770      	bx	lr
 800dcb2:	bf00      	nop
 800dcb4:	20001408 	.word	0x20001408

0800dcb8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800dcb8:	b580      	push	{r7, lr}
 800dcba:	b082      	sub	sp, #8
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	6078      	str	r0, [r7, #4]
 800dcc0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	6839      	ldr	r1, [r7, #0]
 800dcc6:	6878      	ldr	r0, [r7, #4]
 800dcc8:	f7ff ffaa 	bl	800dc20 <FATFS_LinkDriverEx>
 800dccc:	4603      	mov	r3, r0
}
 800dcce:	4618      	mov	r0, r3
 800dcd0:	3708      	adds	r7, #8
 800dcd2:	46bd      	mov	sp, r7
 800dcd4:	bd80      	pop	{r7, pc}
	...

0800dcd8 <malloc>:
 800dcd8:	4b02      	ldr	r3, [pc, #8]	@ (800dce4 <malloc+0xc>)
 800dcda:	4601      	mov	r1, r0
 800dcdc:	6818      	ldr	r0, [r3, #0]
 800dcde:	f000 b825 	b.w	800dd2c <_malloc_r>
 800dce2:	bf00      	nop
 800dce4:	200001a4 	.word	0x200001a4

0800dce8 <sbrk_aligned>:
 800dce8:	b570      	push	{r4, r5, r6, lr}
 800dcea:	4e0f      	ldr	r6, [pc, #60]	@ (800dd28 <sbrk_aligned+0x40>)
 800dcec:	460c      	mov	r4, r1
 800dcee:	6831      	ldr	r1, [r6, #0]
 800dcf0:	4605      	mov	r5, r0
 800dcf2:	b911      	cbnz	r1, 800dcfa <sbrk_aligned+0x12>
 800dcf4:	f002 f834 	bl	800fd60 <_sbrk_r>
 800dcf8:	6030      	str	r0, [r6, #0]
 800dcfa:	4621      	mov	r1, r4
 800dcfc:	4628      	mov	r0, r5
 800dcfe:	f002 f82f 	bl	800fd60 <_sbrk_r>
 800dd02:	1c43      	adds	r3, r0, #1
 800dd04:	d103      	bne.n	800dd0e <sbrk_aligned+0x26>
 800dd06:	f04f 34ff 	mov.w	r4, #4294967295
 800dd0a:	4620      	mov	r0, r4
 800dd0c:	bd70      	pop	{r4, r5, r6, pc}
 800dd0e:	1cc4      	adds	r4, r0, #3
 800dd10:	f024 0403 	bic.w	r4, r4, #3
 800dd14:	42a0      	cmp	r0, r4
 800dd16:	d0f8      	beq.n	800dd0a <sbrk_aligned+0x22>
 800dd18:	1a21      	subs	r1, r4, r0
 800dd1a:	4628      	mov	r0, r5
 800dd1c:	f002 f820 	bl	800fd60 <_sbrk_r>
 800dd20:	3001      	adds	r0, #1
 800dd22:	d1f2      	bne.n	800dd0a <sbrk_aligned+0x22>
 800dd24:	e7ef      	b.n	800dd06 <sbrk_aligned+0x1e>
 800dd26:	bf00      	nop
 800dd28:	20001414 	.word	0x20001414

0800dd2c <_malloc_r>:
 800dd2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd30:	1ccd      	adds	r5, r1, #3
 800dd32:	f025 0503 	bic.w	r5, r5, #3
 800dd36:	3508      	adds	r5, #8
 800dd38:	2d0c      	cmp	r5, #12
 800dd3a:	bf38      	it	cc
 800dd3c:	250c      	movcc	r5, #12
 800dd3e:	2d00      	cmp	r5, #0
 800dd40:	4606      	mov	r6, r0
 800dd42:	db01      	blt.n	800dd48 <_malloc_r+0x1c>
 800dd44:	42a9      	cmp	r1, r5
 800dd46:	d904      	bls.n	800dd52 <_malloc_r+0x26>
 800dd48:	230c      	movs	r3, #12
 800dd4a:	6033      	str	r3, [r6, #0]
 800dd4c:	2000      	movs	r0, #0
 800dd4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd52:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800de28 <_malloc_r+0xfc>
 800dd56:	f000 f869 	bl	800de2c <__malloc_lock>
 800dd5a:	f8d8 3000 	ldr.w	r3, [r8]
 800dd5e:	461c      	mov	r4, r3
 800dd60:	bb44      	cbnz	r4, 800ddb4 <_malloc_r+0x88>
 800dd62:	4629      	mov	r1, r5
 800dd64:	4630      	mov	r0, r6
 800dd66:	f7ff ffbf 	bl	800dce8 <sbrk_aligned>
 800dd6a:	1c43      	adds	r3, r0, #1
 800dd6c:	4604      	mov	r4, r0
 800dd6e:	d158      	bne.n	800de22 <_malloc_r+0xf6>
 800dd70:	f8d8 4000 	ldr.w	r4, [r8]
 800dd74:	4627      	mov	r7, r4
 800dd76:	2f00      	cmp	r7, #0
 800dd78:	d143      	bne.n	800de02 <_malloc_r+0xd6>
 800dd7a:	2c00      	cmp	r4, #0
 800dd7c:	d04b      	beq.n	800de16 <_malloc_r+0xea>
 800dd7e:	6823      	ldr	r3, [r4, #0]
 800dd80:	4639      	mov	r1, r7
 800dd82:	4630      	mov	r0, r6
 800dd84:	eb04 0903 	add.w	r9, r4, r3
 800dd88:	f001 ffea 	bl	800fd60 <_sbrk_r>
 800dd8c:	4581      	cmp	r9, r0
 800dd8e:	d142      	bne.n	800de16 <_malloc_r+0xea>
 800dd90:	6821      	ldr	r1, [r4, #0]
 800dd92:	1a6d      	subs	r5, r5, r1
 800dd94:	4629      	mov	r1, r5
 800dd96:	4630      	mov	r0, r6
 800dd98:	f7ff ffa6 	bl	800dce8 <sbrk_aligned>
 800dd9c:	3001      	adds	r0, #1
 800dd9e:	d03a      	beq.n	800de16 <_malloc_r+0xea>
 800dda0:	6823      	ldr	r3, [r4, #0]
 800dda2:	442b      	add	r3, r5
 800dda4:	6023      	str	r3, [r4, #0]
 800dda6:	f8d8 3000 	ldr.w	r3, [r8]
 800ddaa:	685a      	ldr	r2, [r3, #4]
 800ddac:	bb62      	cbnz	r2, 800de08 <_malloc_r+0xdc>
 800ddae:	f8c8 7000 	str.w	r7, [r8]
 800ddb2:	e00f      	b.n	800ddd4 <_malloc_r+0xa8>
 800ddb4:	6822      	ldr	r2, [r4, #0]
 800ddb6:	1b52      	subs	r2, r2, r5
 800ddb8:	d420      	bmi.n	800ddfc <_malloc_r+0xd0>
 800ddba:	2a0b      	cmp	r2, #11
 800ddbc:	d917      	bls.n	800ddee <_malloc_r+0xc2>
 800ddbe:	1961      	adds	r1, r4, r5
 800ddc0:	42a3      	cmp	r3, r4
 800ddc2:	6025      	str	r5, [r4, #0]
 800ddc4:	bf18      	it	ne
 800ddc6:	6059      	strne	r1, [r3, #4]
 800ddc8:	6863      	ldr	r3, [r4, #4]
 800ddca:	bf08      	it	eq
 800ddcc:	f8c8 1000 	streq.w	r1, [r8]
 800ddd0:	5162      	str	r2, [r4, r5]
 800ddd2:	604b      	str	r3, [r1, #4]
 800ddd4:	4630      	mov	r0, r6
 800ddd6:	f000 f82f 	bl	800de38 <__malloc_unlock>
 800ddda:	f104 000b 	add.w	r0, r4, #11
 800ddde:	1d23      	adds	r3, r4, #4
 800dde0:	f020 0007 	bic.w	r0, r0, #7
 800dde4:	1ac2      	subs	r2, r0, r3
 800dde6:	bf1c      	itt	ne
 800dde8:	1a1b      	subne	r3, r3, r0
 800ddea:	50a3      	strne	r3, [r4, r2]
 800ddec:	e7af      	b.n	800dd4e <_malloc_r+0x22>
 800ddee:	6862      	ldr	r2, [r4, #4]
 800ddf0:	42a3      	cmp	r3, r4
 800ddf2:	bf0c      	ite	eq
 800ddf4:	f8c8 2000 	streq.w	r2, [r8]
 800ddf8:	605a      	strne	r2, [r3, #4]
 800ddfa:	e7eb      	b.n	800ddd4 <_malloc_r+0xa8>
 800ddfc:	4623      	mov	r3, r4
 800ddfe:	6864      	ldr	r4, [r4, #4]
 800de00:	e7ae      	b.n	800dd60 <_malloc_r+0x34>
 800de02:	463c      	mov	r4, r7
 800de04:	687f      	ldr	r7, [r7, #4]
 800de06:	e7b6      	b.n	800dd76 <_malloc_r+0x4a>
 800de08:	461a      	mov	r2, r3
 800de0a:	685b      	ldr	r3, [r3, #4]
 800de0c:	42a3      	cmp	r3, r4
 800de0e:	d1fb      	bne.n	800de08 <_malloc_r+0xdc>
 800de10:	2300      	movs	r3, #0
 800de12:	6053      	str	r3, [r2, #4]
 800de14:	e7de      	b.n	800ddd4 <_malloc_r+0xa8>
 800de16:	230c      	movs	r3, #12
 800de18:	6033      	str	r3, [r6, #0]
 800de1a:	4630      	mov	r0, r6
 800de1c:	f000 f80c 	bl	800de38 <__malloc_unlock>
 800de20:	e794      	b.n	800dd4c <_malloc_r+0x20>
 800de22:	6005      	str	r5, [r0, #0]
 800de24:	e7d6      	b.n	800ddd4 <_malloc_r+0xa8>
 800de26:	bf00      	nop
 800de28:	20001418 	.word	0x20001418

0800de2c <__malloc_lock>:
 800de2c:	4801      	ldr	r0, [pc, #4]	@ (800de34 <__malloc_lock+0x8>)
 800de2e:	f001 bfe4 	b.w	800fdfa <__retarget_lock_acquire_recursive>
 800de32:	bf00      	nop
 800de34:	2000155c 	.word	0x2000155c

0800de38 <__malloc_unlock>:
 800de38:	4801      	ldr	r0, [pc, #4]	@ (800de40 <__malloc_unlock+0x8>)
 800de3a:	f001 bfdf 	b.w	800fdfc <__retarget_lock_release_recursive>
 800de3e:	bf00      	nop
 800de40:	2000155c 	.word	0x2000155c

0800de44 <sulp>:
 800de44:	b570      	push	{r4, r5, r6, lr}
 800de46:	4604      	mov	r4, r0
 800de48:	460d      	mov	r5, r1
 800de4a:	ec45 4b10 	vmov	d0, r4, r5
 800de4e:	4616      	mov	r6, r2
 800de50:	f003 fd68 	bl	8011924 <__ulp>
 800de54:	ec51 0b10 	vmov	r0, r1, d0
 800de58:	b17e      	cbz	r6, 800de7a <sulp+0x36>
 800de5a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800de5e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800de62:	2b00      	cmp	r3, #0
 800de64:	dd09      	ble.n	800de7a <sulp+0x36>
 800de66:	051b      	lsls	r3, r3, #20
 800de68:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800de6c:	2400      	movs	r4, #0
 800de6e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800de72:	4622      	mov	r2, r4
 800de74:	462b      	mov	r3, r5
 800de76:	f7f2 fbe7 	bl	8000648 <__aeabi_dmul>
 800de7a:	ec41 0b10 	vmov	d0, r0, r1
 800de7e:	bd70      	pop	{r4, r5, r6, pc}

0800de80 <_strtod_l>:
 800de80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de84:	b09f      	sub	sp, #124	@ 0x7c
 800de86:	460c      	mov	r4, r1
 800de88:	9217      	str	r2, [sp, #92]	@ 0x5c
 800de8a:	2200      	movs	r2, #0
 800de8c:	921a      	str	r2, [sp, #104]	@ 0x68
 800de8e:	9005      	str	r0, [sp, #20]
 800de90:	f04f 0a00 	mov.w	sl, #0
 800de94:	f04f 0b00 	mov.w	fp, #0
 800de98:	460a      	mov	r2, r1
 800de9a:	9219      	str	r2, [sp, #100]	@ 0x64
 800de9c:	7811      	ldrb	r1, [r2, #0]
 800de9e:	292b      	cmp	r1, #43	@ 0x2b
 800dea0:	d04a      	beq.n	800df38 <_strtod_l+0xb8>
 800dea2:	d838      	bhi.n	800df16 <_strtod_l+0x96>
 800dea4:	290d      	cmp	r1, #13
 800dea6:	d832      	bhi.n	800df0e <_strtod_l+0x8e>
 800dea8:	2908      	cmp	r1, #8
 800deaa:	d832      	bhi.n	800df12 <_strtod_l+0x92>
 800deac:	2900      	cmp	r1, #0
 800deae:	d03b      	beq.n	800df28 <_strtod_l+0xa8>
 800deb0:	2200      	movs	r2, #0
 800deb2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800deb4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800deb6:	782a      	ldrb	r2, [r5, #0]
 800deb8:	2a30      	cmp	r2, #48	@ 0x30
 800deba:	f040 80b3 	bne.w	800e024 <_strtod_l+0x1a4>
 800debe:	786a      	ldrb	r2, [r5, #1]
 800dec0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800dec4:	2a58      	cmp	r2, #88	@ 0x58
 800dec6:	d16e      	bne.n	800dfa6 <_strtod_l+0x126>
 800dec8:	9302      	str	r3, [sp, #8]
 800deca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800decc:	9301      	str	r3, [sp, #4]
 800dece:	ab1a      	add	r3, sp, #104	@ 0x68
 800ded0:	9300      	str	r3, [sp, #0]
 800ded2:	4a8e      	ldr	r2, [pc, #568]	@ (800e10c <_strtod_l+0x28c>)
 800ded4:	9805      	ldr	r0, [sp, #20]
 800ded6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ded8:	a919      	add	r1, sp, #100	@ 0x64
 800deda:	f002 fecb 	bl	8010c74 <__gethex>
 800dede:	f010 060f 	ands.w	r6, r0, #15
 800dee2:	4604      	mov	r4, r0
 800dee4:	d005      	beq.n	800def2 <_strtod_l+0x72>
 800dee6:	2e06      	cmp	r6, #6
 800dee8:	d128      	bne.n	800df3c <_strtod_l+0xbc>
 800deea:	3501      	adds	r5, #1
 800deec:	2300      	movs	r3, #0
 800deee:	9519      	str	r5, [sp, #100]	@ 0x64
 800def0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800def2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800def4:	2b00      	cmp	r3, #0
 800def6:	f040 858e 	bne.w	800ea16 <_strtod_l+0xb96>
 800defa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800defc:	b1cb      	cbz	r3, 800df32 <_strtod_l+0xb2>
 800defe:	4652      	mov	r2, sl
 800df00:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800df04:	ec43 2b10 	vmov	d0, r2, r3
 800df08:	b01f      	add	sp, #124	@ 0x7c
 800df0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df0e:	2920      	cmp	r1, #32
 800df10:	d1ce      	bne.n	800deb0 <_strtod_l+0x30>
 800df12:	3201      	adds	r2, #1
 800df14:	e7c1      	b.n	800de9a <_strtod_l+0x1a>
 800df16:	292d      	cmp	r1, #45	@ 0x2d
 800df18:	d1ca      	bne.n	800deb0 <_strtod_l+0x30>
 800df1a:	2101      	movs	r1, #1
 800df1c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800df1e:	1c51      	adds	r1, r2, #1
 800df20:	9119      	str	r1, [sp, #100]	@ 0x64
 800df22:	7852      	ldrb	r2, [r2, #1]
 800df24:	2a00      	cmp	r2, #0
 800df26:	d1c5      	bne.n	800deb4 <_strtod_l+0x34>
 800df28:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800df2a:	9419      	str	r4, [sp, #100]	@ 0x64
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	f040 8570 	bne.w	800ea12 <_strtod_l+0xb92>
 800df32:	4652      	mov	r2, sl
 800df34:	465b      	mov	r3, fp
 800df36:	e7e5      	b.n	800df04 <_strtod_l+0x84>
 800df38:	2100      	movs	r1, #0
 800df3a:	e7ef      	b.n	800df1c <_strtod_l+0x9c>
 800df3c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800df3e:	b13a      	cbz	r2, 800df50 <_strtod_l+0xd0>
 800df40:	2135      	movs	r1, #53	@ 0x35
 800df42:	a81c      	add	r0, sp, #112	@ 0x70
 800df44:	f003 fde8 	bl	8011b18 <__copybits>
 800df48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800df4a:	9805      	ldr	r0, [sp, #20]
 800df4c:	f003 f9b6 	bl	80112bc <_Bfree>
 800df50:	3e01      	subs	r6, #1
 800df52:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800df54:	2e04      	cmp	r6, #4
 800df56:	d806      	bhi.n	800df66 <_strtod_l+0xe6>
 800df58:	e8df f006 	tbb	[pc, r6]
 800df5c:	201d0314 	.word	0x201d0314
 800df60:	14          	.byte	0x14
 800df61:	00          	.byte	0x00
 800df62:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800df66:	05e1      	lsls	r1, r4, #23
 800df68:	bf48      	it	mi
 800df6a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800df6e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800df72:	0d1b      	lsrs	r3, r3, #20
 800df74:	051b      	lsls	r3, r3, #20
 800df76:	2b00      	cmp	r3, #0
 800df78:	d1bb      	bne.n	800def2 <_strtod_l+0x72>
 800df7a:	f001 ff13 	bl	800fda4 <__errno>
 800df7e:	2322      	movs	r3, #34	@ 0x22
 800df80:	6003      	str	r3, [r0, #0]
 800df82:	e7b6      	b.n	800def2 <_strtod_l+0x72>
 800df84:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800df88:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800df8c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800df90:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800df94:	e7e7      	b.n	800df66 <_strtod_l+0xe6>
 800df96:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800e114 <_strtod_l+0x294>
 800df9a:	e7e4      	b.n	800df66 <_strtod_l+0xe6>
 800df9c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800dfa0:	f04f 3aff 	mov.w	sl, #4294967295
 800dfa4:	e7df      	b.n	800df66 <_strtod_l+0xe6>
 800dfa6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dfa8:	1c5a      	adds	r2, r3, #1
 800dfaa:	9219      	str	r2, [sp, #100]	@ 0x64
 800dfac:	785b      	ldrb	r3, [r3, #1]
 800dfae:	2b30      	cmp	r3, #48	@ 0x30
 800dfb0:	d0f9      	beq.n	800dfa6 <_strtod_l+0x126>
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d09d      	beq.n	800def2 <_strtod_l+0x72>
 800dfb6:	2301      	movs	r3, #1
 800dfb8:	9309      	str	r3, [sp, #36]	@ 0x24
 800dfba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dfbc:	930c      	str	r3, [sp, #48]	@ 0x30
 800dfbe:	2300      	movs	r3, #0
 800dfc0:	9308      	str	r3, [sp, #32]
 800dfc2:	930a      	str	r3, [sp, #40]	@ 0x28
 800dfc4:	461f      	mov	r7, r3
 800dfc6:	220a      	movs	r2, #10
 800dfc8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800dfca:	7805      	ldrb	r5, [r0, #0]
 800dfcc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800dfd0:	b2d9      	uxtb	r1, r3
 800dfd2:	2909      	cmp	r1, #9
 800dfd4:	d928      	bls.n	800e028 <_strtod_l+0x1a8>
 800dfd6:	494e      	ldr	r1, [pc, #312]	@ (800e110 <_strtod_l+0x290>)
 800dfd8:	2201      	movs	r2, #1
 800dfda:	f001 fe77 	bl	800fccc <strncmp>
 800dfde:	2800      	cmp	r0, #0
 800dfe0:	d032      	beq.n	800e048 <_strtod_l+0x1c8>
 800dfe2:	2000      	movs	r0, #0
 800dfe4:	462a      	mov	r2, r5
 800dfe6:	4681      	mov	r9, r0
 800dfe8:	463d      	mov	r5, r7
 800dfea:	4603      	mov	r3, r0
 800dfec:	2a65      	cmp	r2, #101	@ 0x65
 800dfee:	d001      	beq.n	800dff4 <_strtod_l+0x174>
 800dff0:	2a45      	cmp	r2, #69	@ 0x45
 800dff2:	d114      	bne.n	800e01e <_strtod_l+0x19e>
 800dff4:	b91d      	cbnz	r5, 800dffe <_strtod_l+0x17e>
 800dff6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dff8:	4302      	orrs	r2, r0
 800dffa:	d095      	beq.n	800df28 <_strtod_l+0xa8>
 800dffc:	2500      	movs	r5, #0
 800dffe:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e000:	1c62      	adds	r2, r4, #1
 800e002:	9219      	str	r2, [sp, #100]	@ 0x64
 800e004:	7862      	ldrb	r2, [r4, #1]
 800e006:	2a2b      	cmp	r2, #43	@ 0x2b
 800e008:	d077      	beq.n	800e0fa <_strtod_l+0x27a>
 800e00a:	2a2d      	cmp	r2, #45	@ 0x2d
 800e00c:	d07b      	beq.n	800e106 <_strtod_l+0x286>
 800e00e:	f04f 0c00 	mov.w	ip, #0
 800e012:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e016:	2909      	cmp	r1, #9
 800e018:	f240 8082 	bls.w	800e120 <_strtod_l+0x2a0>
 800e01c:	9419      	str	r4, [sp, #100]	@ 0x64
 800e01e:	f04f 0800 	mov.w	r8, #0
 800e022:	e0a2      	b.n	800e16a <_strtod_l+0x2ea>
 800e024:	2300      	movs	r3, #0
 800e026:	e7c7      	b.n	800dfb8 <_strtod_l+0x138>
 800e028:	2f08      	cmp	r7, #8
 800e02a:	bfd5      	itete	le
 800e02c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800e02e:	9908      	ldrgt	r1, [sp, #32]
 800e030:	fb02 3301 	mlale	r3, r2, r1, r3
 800e034:	fb02 3301 	mlagt	r3, r2, r1, r3
 800e038:	f100 0001 	add.w	r0, r0, #1
 800e03c:	bfd4      	ite	le
 800e03e:	930a      	strle	r3, [sp, #40]	@ 0x28
 800e040:	9308      	strgt	r3, [sp, #32]
 800e042:	3701      	adds	r7, #1
 800e044:	9019      	str	r0, [sp, #100]	@ 0x64
 800e046:	e7bf      	b.n	800dfc8 <_strtod_l+0x148>
 800e048:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e04a:	1c5a      	adds	r2, r3, #1
 800e04c:	9219      	str	r2, [sp, #100]	@ 0x64
 800e04e:	785a      	ldrb	r2, [r3, #1]
 800e050:	b37f      	cbz	r7, 800e0b2 <_strtod_l+0x232>
 800e052:	4681      	mov	r9, r0
 800e054:	463d      	mov	r5, r7
 800e056:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e05a:	2b09      	cmp	r3, #9
 800e05c:	d912      	bls.n	800e084 <_strtod_l+0x204>
 800e05e:	2301      	movs	r3, #1
 800e060:	e7c4      	b.n	800dfec <_strtod_l+0x16c>
 800e062:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e064:	1c5a      	adds	r2, r3, #1
 800e066:	9219      	str	r2, [sp, #100]	@ 0x64
 800e068:	785a      	ldrb	r2, [r3, #1]
 800e06a:	3001      	adds	r0, #1
 800e06c:	2a30      	cmp	r2, #48	@ 0x30
 800e06e:	d0f8      	beq.n	800e062 <_strtod_l+0x1e2>
 800e070:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e074:	2b08      	cmp	r3, #8
 800e076:	f200 84d3 	bhi.w	800ea20 <_strtod_l+0xba0>
 800e07a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e07c:	930c      	str	r3, [sp, #48]	@ 0x30
 800e07e:	4681      	mov	r9, r0
 800e080:	2000      	movs	r0, #0
 800e082:	4605      	mov	r5, r0
 800e084:	3a30      	subs	r2, #48	@ 0x30
 800e086:	f100 0301 	add.w	r3, r0, #1
 800e08a:	d02a      	beq.n	800e0e2 <_strtod_l+0x262>
 800e08c:	4499      	add	r9, r3
 800e08e:	eb00 0c05 	add.w	ip, r0, r5
 800e092:	462b      	mov	r3, r5
 800e094:	210a      	movs	r1, #10
 800e096:	4563      	cmp	r3, ip
 800e098:	d10d      	bne.n	800e0b6 <_strtod_l+0x236>
 800e09a:	1c69      	adds	r1, r5, #1
 800e09c:	4401      	add	r1, r0
 800e09e:	4428      	add	r0, r5
 800e0a0:	2808      	cmp	r0, #8
 800e0a2:	dc16      	bgt.n	800e0d2 <_strtod_l+0x252>
 800e0a4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e0a6:	230a      	movs	r3, #10
 800e0a8:	fb03 2300 	mla	r3, r3, r0, r2
 800e0ac:	930a      	str	r3, [sp, #40]	@ 0x28
 800e0ae:	2300      	movs	r3, #0
 800e0b0:	e018      	b.n	800e0e4 <_strtod_l+0x264>
 800e0b2:	4638      	mov	r0, r7
 800e0b4:	e7da      	b.n	800e06c <_strtod_l+0x1ec>
 800e0b6:	2b08      	cmp	r3, #8
 800e0b8:	f103 0301 	add.w	r3, r3, #1
 800e0bc:	dc03      	bgt.n	800e0c6 <_strtod_l+0x246>
 800e0be:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e0c0:	434e      	muls	r6, r1
 800e0c2:	960a      	str	r6, [sp, #40]	@ 0x28
 800e0c4:	e7e7      	b.n	800e096 <_strtod_l+0x216>
 800e0c6:	2b10      	cmp	r3, #16
 800e0c8:	bfde      	ittt	le
 800e0ca:	9e08      	ldrle	r6, [sp, #32]
 800e0cc:	434e      	mulle	r6, r1
 800e0ce:	9608      	strle	r6, [sp, #32]
 800e0d0:	e7e1      	b.n	800e096 <_strtod_l+0x216>
 800e0d2:	280f      	cmp	r0, #15
 800e0d4:	dceb      	bgt.n	800e0ae <_strtod_l+0x22e>
 800e0d6:	9808      	ldr	r0, [sp, #32]
 800e0d8:	230a      	movs	r3, #10
 800e0da:	fb03 2300 	mla	r3, r3, r0, r2
 800e0de:	9308      	str	r3, [sp, #32]
 800e0e0:	e7e5      	b.n	800e0ae <_strtod_l+0x22e>
 800e0e2:	4629      	mov	r1, r5
 800e0e4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e0e6:	1c50      	adds	r0, r2, #1
 800e0e8:	9019      	str	r0, [sp, #100]	@ 0x64
 800e0ea:	7852      	ldrb	r2, [r2, #1]
 800e0ec:	4618      	mov	r0, r3
 800e0ee:	460d      	mov	r5, r1
 800e0f0:	e7b1      	b.n	800e056 <_strtod_l+0x1d6>
 800e0f2:	f04f 0900 	mov.w	r9, #0
 800e0f6:	2301      	movs	r3, #1
 800e0f8:	e77d      	b.n	800dff6 <_strtod_l+0x176>
 800e0fa:	f04f 0c00 	mov.w	ip, #0
 800e0fe:	1ca2      	adds	r2, r4, #2
 800e100:	9219      	str	r2, [sp, #100]	@ 0x64
 800e102:	78a2      	ldrb	r2, [r4, #2]
 800e104:	e785      	b.n	800e012 <_strtod_l+0x192>
 800e106:	f04f 0c01 	mov.w	ip, #1
 800e10a:	e7f8      	b.n	800e0fe <_strtod_l+0x27e>
 800e10c:	080126d8 	.word	0x080126d8
 800e110:	080126c0 	.word	0x080126c0
 800e114:	7ff00000 	.word	0x7ff00000
 800e118:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e11a:	1c51      	adds	r1, r2, #1
 800e11c:	9119      	str	r1, [sp, #100]	@ 0x64
 800e11e:	7852      	ldrb	r2, [r2, #1]
 800e120:	2a30      	cmp	r2, #48	@ 0x30
 800e122:	d0f9      	beq.n	800e118 <_strtod_l+0x298>
 800e124:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e128:	2908      	cmp	r1, #8
 800e12a:	f63f af78 	bhi.w	800e01e <_strtod_l+0x19e>
 800e12e:	3a30      	subs	r2, #48	@ 0x30
 800e130:	920e      	str	r2, [sp, #56]	@ 0x38
 800e132:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e134:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e136:	f04f 080a 	mov.w	r8, #10
 800e13a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e13c:	1c56      	adds	r6, r2, #1
 800e13e:	9619      	str	r6, [sp, #100]	@ 0x64
 800e140:	7852      	ldrb	r2, [r2, #1]
 800e142:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e146:	f1be 0f09 	cmp.w	lr, #9
 800e14a:	d939      	bls.n	800e1c0 <_strtod_l+0x340>
 800e14c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e14e:	1a76      	subs	r6, r6, r1
 800e150:	2e08      	cmp	r6, #8
 800e152:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e156:	dc03      	bgt.n	800e160 <_strtod_l+0x2e0>
 800e158:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e15a:	4588      	cmp	r8, r1
 800e15c:	bfa8      	it	ge
 800e15e:	4688      	movge	r8, r1
 800e160:	f1bc 0f00 	cmp.w	ip, #0
 800e164:	d001      	beq.n	800e16a <_strtod_l+0x2ea>
 800e166:	f1c8 0800 	rsb	r8, r8, #0
 800e16a:	2d00      	cmp	r5, #0
 800e16c:	d14e      	bne.n	800e20c <_strtod_l+0x38c>
 800e16e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e170:	4308      	orrs	r0, r1
 800e172:	f47f aebe 	bne.w	800def2 <_strtod_l+0x72>
 800e176:	2b00      	cmp	r3, #0
 800e178:	f47f aed6 	bne.w	800df28 <_strtod_l+0xa8>
 800e17c:	2a69      	cmp	r2, #105	@ 0x69
 800e17e:	d028      	beq.n	800e1d2 <_strtod_l+0x352>
 800e180:	dc25      	bgt.n	800e1ce <_strtod_l+0x34e>
 800e182:	2a49      	cmp	r2, #73	@ 0x49
 800e184:	d025      	beq.n	800e1d2 <_strtod_l+0x352>
 800e186:	2a4e      	cmp	r2, #78	@ 0x4e
 800e188:	f47f aece 	bne.w	800df28 <_strtod_l+0xa8>
 800e18c:	499b      	ldr	r1, [pc, #620]	@ (800e3fc <_strtod_l+0x57c>)
 800e18e:	a819      	add	r0, sp, #100	@ 0x64
 800e190:	f002 ff92 	bl	80110b8 <__match>
 800e194:	2800      	cmp	r0, #0
 800e196:	f43f aec7 	beq.w	800df28 <_strtod_l+0xa8>
 800e19a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e19c:	781b      	ldrb	r3, [r3, #0]
 800e19e:	2b28      	cmp	r3, #40	@ 0x28
 800e1a0:	d12e      	bne.n	800e200 <_strtod_l+0x380>
 800e1a2:	4997      	ldr	r1, [pc, #604]	@ (800e400 <_strtod_l+0x580>)
 800e1a4:	aa1c      	add	r2, sp, #112	@ 0x70
 800e1a6:	a819      	add	r0, sp, #100	@ 0x64
 800e1a8:	f002 ff9a 	bl	80110e0 <__hexnan>
 800e1ac:	2805      	cmp	r0, #5
 800e1ae:	d127      	bne.n	800e200 <_strtod_l+0x380>
 800e1b0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e1b2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e1b6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e1ba:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e1be:	e698      	b.n	800def2 <_strtod_l+0x72>
 800e1c0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e1c2:	fb08 2101 	mla	r1, r8, r1, r2
 800e1c6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e1ca:	920e      	str	r2, [sp, #56]	@ 0x38
 800e1cc:	e7b5      	b.n	800e13a <_strtod_l+0x2ba>
 800e1ce:	2a6e      	cmp	r2, #110	@ 0x6e
 800e1d0:	e7da      	b.n	800e188 <_strtod_l+0x308>
 800e1d2:	498c      	ldr	r1, [pc, #560]	@ (800e404 <_strtod_l+0x584>)
 800e1d4:	a819      	add	r0, sp, #100	@ 0x64
 800e1d6:	f002 ff6f 	bl	80110b8 <__match>
 800e1da:	2800      	cmp	r0, #0
 800e1dc:	f43f aea4 	beq.w	800df28 <_strtod_l+0xa8>
 800e1e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e1e2:	4989      	ldr	r1, [pc, #548]	@ (800e408 <_strtod_l+0x588>)
 800e1e4:	3b01      	subs	r3, #1
 800e1e6:	a819      	add	r0, sp, #100	@ 0x64
 800e1e8:	9319      	str	r3, [sp, #100]	@ 0x64
 800e1ea:	f002 ff65 	bl	80110b8 <__match>
 800e1ee:	b910      	cbnz	r0, 800e1f6 <_strtod_l+0x376>
 800e1f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e1f2:	3301      	adds	r3, #1
 800e1f4:	9319      	str	r3, [sp, #100]	@ 0x64
 800e1f6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800e418 <_strtod_l+0x598>
 800e1fa:	f04f 0a00 	mov.w	sl, #0
 800e1fe:	e678      	b.n	800def2 <_strtod_l+0x72>
 800e200:	4882      	ldr	r0, [pc, #520]	@ (800e40c <_strtod_l+0x58c>)
 800e202:	f001 fe0d 	bl	800fe20 <nan>
 800e206:	ec5b ab10 	vmov	sl, fp, d0
 800e20a:	e672      	b.n	800def2 <_strtod_l+0x72>
 800e20c:	eba8 0309 	sub.w	r3, r8, r9
 800e210:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e212:	9309      	str	r3, [sp, #36]	@ 0x24
 800e214:	2f00      	cmp	r7, #0
 800e216:	bf08      	it	eq
 800e218:	462f      	moveq	r7, r5
 800e21a:	2d10      	cmp	r5, #16
 800e21c:	462c      	mov	r4, r5
 800e21e:	bfa8      	it	ge
 800e220:	2410      	movge	r4, #16
 800e222:	f7f2 f997 	bl	8000554 <__aeabi_ui2d>
 800e226:	2d09      	cmp	r5, #9
 800e228:	4682      	mov	sl, r0
 800e22a:	468b      	mov	fp, r1
 800e22c:	dc13      	bgt.n	800e256 <_strtod_l+0x3d6>
 800e22e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e230:	2b00      	cmp	r3, #0
 800e232:	f43f ae5e 	beq.w	800def2 <_strtod_l+0x72>
 800e236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e238:	dd78      	ble.n	800e32c <_strtod_l+0x4ac>
 800e23a:	2b16      	cmp	r3, #22
 800e23c:	dc5f      	bgt.n	800e2fe <_strtod_l+0x47e>
 800e23e:	4974      	ldr	r1, [pc, #464]	@ (800e410 <_strtod_l+0x590>)
 800e240:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e244:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e248:	4652      	mov	r2, sl
 800e24a:	465b      	mov	r3, fp
 800e24c:	f7f2 f9fc 	bl	8000648 <__aeabi_dmul>
 800e250:	4682      	mov	sl, r0
 800e252:	468b      	mov	fp, r1
 800e254:	e64d      	b.n	800def2 <_strtod_l+0x72>
 800e256:	4b6e      	ldr	r3, [pc, #440]	@ (800e410 <_strtod_l+0x590>)
 800e258:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e25c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e260:	f7f2 f9f2 	bl	8000648 <__aeabi_dmul>
 800e264:	4682      	mov	sl, r0
 800e266:	9808      	ldr	r0, [sp, #32]
 800e268:	468b      	mov	fp, r1
 800e26a:	f7f2 f973 	bl	8000554 <__aeabi_ui2d>
 800e26e:	4602      	mov	r2, r0
 800e270:	460b      	mov	r3, r1
 800e272:	4650      	mov	r0, sl
 800e274:	4659      	mov	r1, fp
 800e276:	f7f2 f831 	bl	80002dc <__adddf3>
 800e27a:	2d0f      	cmp	r5, #15
 800e27c:	4682      	mov	sl, r0
 800e27e:	468b      	mov	fp, r1
 800e280:	ddd5      	ble.n	800e22e <_strtod_l+0x3ae>
 800e282:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e284:	1b2c      	subs	r4, r5, r4
 800e286:	441c      	add	r4, r3
 800e288:	2c00      	cmp	r4, #0
 800e28a:	f340 8096 	ble.w	800e3ba <_strtod_l+0x53a>
 800e28e:	f014 030f 	ands.w	r3, r4, #15
 800e292:	d00a      	beq.n	800e2aa <_strtod_l+0x42a>
 800e294:	495e      	ldr	r1, [pc, #376]	@ (800e410 <_strtod_l+0x590>)
 800e296:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e29a:	4652      	mov	r2, sl
 800e29c:	465b      	mov	r3, fp
 800e29e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2a2:	f7f2 f9d1 	bl	8000648 <__aeabi_dmul>
 800e2a6:	4682      	mov	sl, r0
 800e2a8:	468b      	mov	fp, r1
 800e2aa:	f034 040f 	bics.w	r4, r4, #15
 800e2ae:	d073      	beq.n	800e398 <_strtod_l+0x518>
 800e2b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e2b4:	dd48      	ble.n	800e348 <_strtod_l+0x4c8>
 800e2b6:	2400      	movs	r4, #0
 800e2b8:	46a0      	mov	r8, r4
 800e2ba:	940a      	str	r4, [sp, #40]	@ 0x28
 800e2bc:	46a1      	mov	r9, r4
 800e2be:	9a05      	ldr	r2, [sp, #20]
 800e2c0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800e418 <_strtod_l+0x598>
 800e2c4:	2322      	movs	r3, #34	@ 0x22
 800e2c6:	6013      	str	r3, [r2, #0]
 800e2c8:	f04f 0a00 	mov.w	sl, #0
 800e2cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	f43f ae0f 	beq.w	800def2 <_strtod_l+0x72>
 800e2d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e2d6:	9805      	ldr	r0, [sp, #20]
 800e2d8:	f002 fff0 	bl	80112bc <_Bfree>
 800e2dc:	9805      	ldr	r0, [sp, #20]
 800e2de:	4649      	mov	r1, r9
 800e2e0:	f002 ffec 	bl	80112bc <_Bfree>
 800e2e4:	9805      	ldr	r0, [sp, #20]
 800e2e6:	4641      	mov	r1, r8
 800e2e8:	f002 ffe8 	bl	80112bc <_Bfree>
 800e2ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e2ee:	9805      	ldr	r0, [sp, #20]
 800e2f0:	f002 ffe4 	bl	80112bc <_Bfree>
 800e2f4:	9805      	ldr	r0, [sp, #20]
 800e2f6:	4621      	mov	r1, r4
 800e2f8:	f002 ffe0 	bl	80112bc <_Bfree>
 800e2fc:	e5f9      	b.n	800def2 <_strtod_l+0x72>
 800e2fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e300:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e304:	4293      	cmp	r3, r2
 800e306:	dbbc      	blt.n	800e282 <_strtod_l+0x402>
 800e308:	4c41      	ldr	r4, [pc, #260]	@ (800e410 <_strtod_l+0x590>)
 800e30a:	f1c5 050f 	rsb	r5, r5, #15
 800e30e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e312:	4652      	mov	r2, sl
 800e314:	465b      	mov	r3, fp
 800e316:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e31a:	f7f2 f995 	bl	8000648 <__aeabi_dmul>
 800e31e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e320:	1b5d      	subs	r5, r3, r5
 800e322:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e326:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e32a:	e78f      	b.n	800e24c <_strtod_l+0x3cc>
 800e32c:	3316      	adds	r3, #22
 800e32e:	dba8      	blt.n	800e282 <_strtod_l+0x402>
 800e330:	4b37      	ldr	r3, [pc, #220]	@ (800e410 <_strtod_l+0x590>)
 800e332:	eba9 0808 	sub.w	r8, r9, r8
 800e336:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e33a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e33e:	4650      	mov	r0, sl
 800e340:	4659      	mov	r1, fp
 800e342:	f7f2 faab 	bl	800089c <__aeabi_ddiv>
 800e346:	e783      	b.n	800e250 <_strtod_l+0x3d0>
 800e348:	4b32      	ldr	r3, [pc, #200]	@ (800e414 <_strtod_l+0x594>)
 800e34a:	9308      	str	r3, [sp, #32]
 800e34c:	2300      	movs	r3, #0
 800e34e:	1124      	asrs	r4, r4, #4
 800e350:	4650      	mov	r0, sl
 800e352:	4659      	mov	r1, fp
 800e354:	461e      	mov	r6, r3
 800e356:	2c01      	cmp	r4, #1
 800e358:	dc21      	bgt.n	800e39e <_strtod_l+0x51e>
 800e35a:	b10b      	cbz	r3, 800e360 <_strtod_l+0x4e0>
 800e35c:	4682      	mov	sl, r0
 800e35e:	468b      	mov	fp, r1
 800e360:	492c      	ldr	r1, [pc, #176]	@ (800e414 <_strtod_l+0x594>)
 800e362:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e366:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e36a:	4652      	mov	r2, sl
 800e36c:	465b      	mov	r3, fp
 800e36e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e372:	f7f2 f969 	bl	8000648 <__aeabi_dmul>
 800e376:	4b28      	ldr	r3, [pc, #160]	@ (800e418 <_strtod_l+0x598>)
 800e378:	460a      	mov	r2, r1
 800e37a:	400b      	ands	r3, r1
 800e37c:	4927      	ldr	r1, [pc, #156]	@ (800e41c <_strtod_l+0x59c>)
 800e37e:	428b      	cmp	r3, r1
 800e380:	4682      	mov	sl, r0
 800e382:	d898      	bhi.n	800e2b6 <_strtod_l+0x436>
 800e384:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e388:	428b      	cmp	r3, r1
 800e38a:	bf86      	itte	hi
 800e38c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800e420 <_strtod_l+0x5a0>
 800e390:	f04f 3aff 	movhi.w	sl, #4294967295
 800e394:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e398:	2300      	movs	r3, #0
 800e39a:	9308      	str	r3, [sp, #32]
 800e39c:	e07a      	b.n	800e494 <_strtod_l+0x614>
 800e39e:	07e2      	lsls	r2, r4, #31
 800e3a0:	d505      	bpl.n	800e3ae <_strtod_l+0x52e>
 800e3a2:	9b08      	ldr	r3, [sp, #32]
 800e3a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3a8:	f7f2 f94e 	bl	8000648 <__aeabi_dmul>
 800e3ac:	2301      	movs	r3, #1
 800e3ae:	9a08      	ldr	r2, [sp, #32]
 800e3b0:	3208      	adds	r2, #8
 800e3b2:	3601      	adds	r6, #1
 800e3b4:	1064      	asrs	r4, r4, #1
 800e3b6:	9208      	str	r2, [sp, #32]
 800e3b8:	e7cd      	b.n	800e356 <_strtod_l+0x4d6>
 800e3ba:	d0ed      	beq.n	800e398 <_strtod_l+0x518>
 800e3bc:	4264      	negs	r4, r4
 800e3be:	f014 020f 	ands.w	r2, r4, #15
 800e3c2:	d00a      	beq.n	800e3da <_strtod_l+0x55a>
 800e3c4:	4b12      	ldr	r3, [pc, #72]	@ (800e410 <_strtod_l+0x590>)
 800e3c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e3ca:	4650      	mov	r0, sl
 800e3cc:	4659      	mov	r1, fp
 800e3ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3d2:	f7f2 fa63 	bl	800089c <__aeabi_ddiv>
 800e3d6:	4682      	mov	sl, r0
 800e3d8:	468b      	mov	fp, r1
 800e3da:	1124      	asrs	r4, r4, #4
 800e3dc:	d0dc      	beq.n	800e398 <_strtod_l+0x518>
 800e3de:	2c1f      	cmp	r4, #31
 800e3e0:	dd20      	ble.n	800e424 <_strtod_l+0x5a4>
 800e3e2:	2400      	movs	r4, #0
 800e3e4:	46a0      	mov	r8, r4
 800e3e6:	940a      	str	r4, [sp, #40]	@ 0x28
 800e3e8:	46a1      	mov	r9, r4
 800e3ea:	9a05      	ldr	r2, [sp, #20]
 800e3ec:	2322      	movs	r3, #34	@ 0x22
 800e3ee:	f04f 0a00 	mov.w	sl, #0
 800e3f2:	f04f 0b00 	mov.w	fp, #0
 800e3f6:	6013      	str	r3, [r2, #0]
 800e3f8:	e768      	b.n	800e2cc <_strtod_l+0x44c>
 800e3fa:	bf00      	nop
 800e3fc:	08012826 	.word	0x08012826
 800e400:	080126c4 	.word	0x080126c4
 800e404:	0801281e 	.word	0x0801281e
 800e408:	08012899 	.word	0x08012899
 800e40c:	08012895 	.word	0x08012895
 800e410:	08012a10 	.word	0x08012a10
 800e414:	080129e8 	.word	0x080129e8
 800e418:	7ff00000 	.word	0x7ff00000
 800e41c:	7ca00000 	.word	0x7ca00000
 800e420:	7fefffff 	.word	0x7fefffff
 800e424:	f014 0310 	ands.w	r3, r4, #16
 800e428:	bf18      	it	ne
 800e42a:	236a      	movne	r3, #106	@ 0x6a
 800e42c:	4ea9      	ldr	r6, [pc, #676]	@ (800e6d4 <_strtod_l+0x854>)
 800e42e:	9308      	str	r3, [sp, #32]
 800e430:	4650      	mov	r0, sl
 800e432:	4659      	mov	r1, fp
 800e434:	2300      	movs	r3, #0
 800e436:	07e2      	lsls	r2, r4, #31
 800e438:	d504      	bpl.n	800e444 <_strtod_l+0x5c4>
 800e43a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e43e:	f7f2 f903 	bl	8000648 <__aeabi_dmul>
 800e442:	2301      	movs	r3, #1
 800e444:	1064      	asrs	r4, r4, #1
 800e446:	f106 0608 	add.w	r6, r6, #8
 800e44a:	d1f4      	bne.n	800e436 <_strtod_l+0x5b6>
 800e44c:	b10b      	cbz	r3, 800e452 <_strtod_l+0x5d2>
 800e44e:	4682      	mov	sl, r0
 800e450:	468b      	mov	fp, r1
 800e452:	9b08      	ldr	r3, [sp, #32]
 800e454:	b1b3      	cbz	r3, 800e484 <_strtod_l+0x604>
 800e456:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e45a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e45e:	2b00      	cmp	r3, #0
 800e460:	4659      	mov	r1, fp
 800e462:	dd0f      	ble.n	800e484 <_strtod_l+0x604>
 800e464:	2b1f      	cmp	r3, #31
 800e466:	dd55      	ble.n	800e514 <_strtod_l+0x694>
 800e468:	2b34      	cmp	r3, #52	@ 0x34
 800e46a:	bfde      	ittt	le
 800e46c:	f04f 33ff 	movle.w	r3, #4294967295
 800e470:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e474:	4093      	lslle	r3, r2
 800e476:	f04f 0a00 	mov.w	sl, #0
 800e47a:	bfcc      	ite	gt
 800e47c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e480:	ea03 0b01 	andle.w	fp, r3, r1
 800e484:	2200      	movs	r2, #0
 800e486:	2300      	movs	r3, #0
 800e488:	4650      	mov	r0, sl
 800e48a:	4659      	mov	r1, fp
 800e48c:	f7f2 fb44 	bl	8000b18 <__aeabi_dcmpeq>
 800e490:	2800      	cmp	r0, #0
 800e492:	d1a6      	bne.n	800e3e2 <_strtod_l+0x562>
 800e494:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e496:	9300      	str	r3, [sp, #0]
 800e498:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e49a:	9805      	ldr	r0, [sp, #20]
 800e49c:	462b      	mov	r3, r5
 800e49e:	463a      	mov	r2, r7
 800e4a0:	f002 ff74 	bl	801138c <__s2b>
 800e4a4:	900a      	str	r0, [sp, #40]	@ 0x28
 800e4a6:	2800      	cmp	r0, #0
 800e4a8:	f43f af05 	beq.w	800e2b6 <_strtod_l+0x436>
 800e4ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4ae:	2a00      	cmp	r2, #0
 800e4b0:	eba9 0308 	sub.w	r3, r9, r8
 800e4b4:	bfa8      	it	ge
 800e4b6:	2300      	movge	r3, #0
 800e4b8:	9312      	str	r3, [sp, #72]	@ 0x48
 800e4ba:	2400      	movs	r4, #0
 800e4bc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e4c0:	9316      	str	r3, [sp, #88]	@ 0x58
 800e4c2:	46a0      	mov	r8, r4
 800e4c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e4c6:	9805      	ldr	r0, [sp, #20]
 800e4c8:	6859      	ldr	r1, [r3, #4]
 800e4ca:	f002 feb7 	bl	801123c <_Balloc>
 800e4ce:	4681      	mov	r9, r0
 800e4d0:	2800      	cmp	r0, #0
 800e4d2:	f43f aef4 	beq.w	800e2be <_strtod_l+0x43e>
 800e4d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e4d8:	691a      	ldr	r2, [r3, #16]
 800e4da:	3202      	adds	r2, #2
 800e4dc:	f103 010c 	add.w	r1, r3, #12
 800e4e0:	0092      	lsls	r2, r2, #2
 800e4e2:	300c      	adds	r0, #12
 800e4e4:	f001 fc8b 	bl	800fdfe <memcpy>
 800e4e8:	ec4b ab10 	vmov	d0, sl, fp
 800e4ec:	9805      	ldr	r0, [sp, #20]
 800e4ee:	aa1c      	add	r2, sp, #112	@ 0x70
 800e4f0:	a91b      	add	r1, sp, #108	@ 0x6c
 800e4f2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e4f6:	f003 fa85 	bl	8011a04 <__d2b>
 800e4fa:	901a      	str	r0, [sp, #104]	@ 0x68
 800e4fc:	2800      	cmp	r0, #0
 800e4fe:	f43f aede 	beq.w	800e2be <_strtod_l+0x43e>
 800e502:	9805      	ldr	r0, [sp, #20]
 800e504:	2101      	movs	r1, #1
 800e506:	f002 ffd7 	bl	80114b8 <__i2b>
 800e50a:	4680      	mov	r8, r0
 800e50c:	b948      	cbnz	r0, 800e522 <_strtod_l+0x6a2>
 800e50e:	f04f 0800 	mov.w	r8, #0
 800e512:	e6d4      	b.n	800e2be <_strtod_l+0x43e>
 800e514:	f04f 32ff 	mov.w	r2, #4294967295
 800e518:	fa02 f303 	lsl.w	r3, r2, r3
 800e51c:	ea03 0a0a 	and.w	sl, r3, sl
 800e520:	e7b0      	b.n	800e484 <_strtod_l+0x604>
 800e522:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e524:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e526:	2d00      	cmp	r5, #0
 800e528:	bfab      	itete	ge
 800e52a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e52c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e52e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e530:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e532:	bfac      	ite	ge
 800e534:	18ef      	addge	r7, r5, r3
 800e536:	1b5e      	sublt	r6, r3, r5
 800e538:	9b08      	ldr	r3, [sp, #32]
 800e53a:	1aed      	subs	r5, r5, r3
 800e53c:	4415      	add	r5, r2
 800e53e:	4b66      	ldr	r3, [pc, #408]	@ (800e6d8 <_strtod_l+0x858>)
 800e540:	3d01      	subs	r5, #1
 800e542:	429d      	cmp	r5, r3
 800e544:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e548:	da50      	bge.n	800e5ec <_strtod_l+0x76c>
 800e54a:	1b5b      	subs	r3, r3, r5
 800e54c:	2b1f      	cmp	r3, #31
 800e54e:	eba2 0203 	sub.w	r2, r2, r3
 800e552:	f04f 0101 	mov.w	r1, #1
 800e556:	dc3d      	bgt.n	800e5d4 <_strtod_l+0x754>
 800e558:	fa01 f303 	lsl.w	r3, r1, r3
 800e55c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e55e:	2300      	movs	r3, #0
 800e560:	9310      	str	r3, [sp, #64]	@ 0x40
 800e562:	18bd      	adds	r5, r7, r2
 800e564:	9b08      	ldr	r3, [sp, #32]
 800e566:	42af      	cmp	r7, r5
 800e568:	4416      	add	r6, r2
 800e56a:	441e      	add	r6, r3
 800e56c:	463b      	mov	r3, r7
 800e56e:	bfa8      	it	ge
 800e570:	462b      	movge	r3, r5
 800e572:	42b3      	cmp	r3, r6
 800e574:	bfa8      	it	ge
 800e576:	4633      	movge	r3, r6
 800e578:	2b00      	cmp	r3, #0
 800e57a:	bfc2      	ittt	gt
 800e57c:	1aed      	subgt	r5, r5, r3
 800e57e:	1af6      	subgt	r6, r6, r3
 800e580:	1aff      	subgt	r7, r7, r3
 800e582:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e584:	2b00      	cmp	r3, #0
 800e586:	dd16      	ble.n	800e5b6 <_strtod_l+0x736>
 800e588:	4641      	mov	r1, r8
 800e58a:	9805      	ldr	r0, [sp, #20]
 800e58c:	461a      	mov	r2, r3
 800e58e:	f003 f853 	bl	8011638 <__pow5mult>
 800e592:	4680      	mov	r8, r0
 800e594:	2800      	cmp	r0, #0
 800e596:	d0ba      	beq.n	800e50e <_strtod_l+0x68e>
 800e598:	4601      	mov	r1, r0
 800e59a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e59c:	9805      	ldr	r0, [sp, #20]
 800e59e:	f002 ffa1 	bl	80114e4 <__multiply>
 800e5a2:	900e      	str	r0, [sp, #56]	@ 0x38
 800e5a4:	2800      	cmp	r0, #0
 800e5a6:	f43f ae8a 	beq.w	800e2be <_strtod_l+0x43e>
 800e5aa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e5ac:	9805      	ldr	r0, [sp, #20]
 800e5ae:	f002 fe85 	bl	80112bc <_Bfree>
 800e5b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e5b4:	931a      	str	r3, [sp, #104]	@ 0x68
 800e5b6:	2d00      	cmp	r5, #0
 800e5b8:	dc1d      	bgt.n	800e5f6 <_strtod_l+0x776>
 800e5ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	dd23      	ble.n	800e608 <_strtod_l+0x788>
 800e5c0:	4649      	mov	r1, r9
 800e5c2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e5c4:	9805      	ldr	r0, [sp, #20]
 800e5c6:	f003 f837 	bl	8011638 <__pow5mult>
 800e5ca:	4681      	mov	r9, r0
 800e5cc:	b9e0      	cbnz	r0, 800e608 <_strtod_l+0x788>
 800e5ce:	f04f 0900 	mov.w	r9, #0
 800e5d2:	e674      	b.n	800e2be <_strtod_l+0x43e>
 800e5d4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e5d8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e5dc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e5e0:	35e2      	adds	r5, #226	@ 0xe2
 800e5e2:	fa01 f305 	lsl.w	r3, r1, r5
 800e5e6:	9310      	str	r3, [sp, #64]	@ 0x40
 800e5e8:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e5ea:	e7ba      	b.n	800e562 <_strtod_l+0x6e2>
 800e5ec:	2300      	movs	r3, #0
 800e5ee:	9310      	str	r3, [sp, #64]	@ 0x40
 800e5f0:	2301      	movs	r3, #1
 800e5f2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e5f4:	e7b5      	b.n	800e562 <_strtod_l+0x6e2>
 800e5f6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e5f8:	9805      	ldr	r0, [sp, #20]
 800e5fa:	462a      	mov	r2, r5
 800e5fc:	f003 f876 	bl	80116ec <__lshift>
 800e600:	901a      	str	r0, [sp, #104]	@ 0x68
 800e602:	2800      	cmp	r0, #0
 800e604:	d1d9      	bne.n	800e5ba <_strtod_l+0x73a>
 800e606:	e65a      	b.n	800e2be <_strtod_l+0x43e>
 800e608:	2e00      	cmp	r6, #0
 800e60a:	dd07      	ble.n	800e61c <_strtod_l+0x79c>
 800e60c:	4649      	mov	r1, r9
 800e60e:	9805      	ldr	r0, [sp, #20]
 800e610:	4632      	mov	r2, r6
 800e612:	f003 f86b 	bl	80116ec <__lshift>
 800e616:	4681      	mov	r9, r0
 800e618:	2800      	cmp	r0, #0
 800e61a:	d0d8      	beq.n	800e5ce <_strtod_l+0x74e>
 800e61c:	2f00      	cmp	r7, #0
 800e61e:	dd08      	ble.n	800e632 <_strtod_l+0x7b2>
 800e620:	4641      	mov	r1, r8
 800e622:	9805      	ldr	r0, [sp, #20]
 800e624:	463a      	mov	r2, r7
 800e626:	f003 f861 	bl	80116ec <__lshift>
 800e62a:	4680      	mov	r8, r0
 800e62c:	2800      	cmp	r0, #0
 800e62e:	f43f ae46 	beq.w	800e2be <_strtod_l+0x43e>
 800e632:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e634:	9805      	ldr	r0, [sp, #20]
 800e636:	464a      	mov	r2, r9
 800e638:	f003 f8e0 	bl	80117fc <__mdiff>
 800e63c:	4604      	mov	r4, r0
 800e63e:	2800      	cmp	r0, #0
 800e640:	f43f ae3d 	beq.w	800e2be <_strtod_l+0x43e>
 800e644:	68c3      	ldr	r3, [r0, #12]
 800e646:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e648:	2300      	movs	r3, #0
 800e64a:	60c3      	str	r3, [r0, #12]
 800e64c:	4641      	mov	r1, r8
 800e64e:	f003 f8b9 	bl	80117c4 <__mcmp>
 800e652:	2800      	cmp	r0, #0
 800e654:	da46      	bge.n	800e6e4 <_strtod_l+0x864>
 800e656:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e658:	ea53 030a 	orrs.w	r3, r3, sl
 800e65c:	d16c      	bne.n	800e738 <_strtod_l+0x8b8>
 800e65e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e662:	2b00      	cmp	r3, #0
 800e664:	d168      	bne.n	800e738 <_strtod_l+0x8b8>
 800e666:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e66a:	0d1b      	lsrs	r3, r3, #20
 800e66c:	051b      	lsls	r3, r3, #20
 800e66e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e672:	d961      	bls.n	800e738 <_strtod_l+0x8b8>
 800e674:	6963      	ldr	r3, [r4, #20]
 800e676:	b913      	cbnz	r3, 800e67e <_strtod_l+0x7fe>
 800e678:	6923      	ldr	r3, [r4, #16]
 800e67a:	2b01      	cmp	r3, #1
 800e67c:	dd5c      	ble.n	800e738 <_strtod_l+0x8b8>
 800e67e:	4621      	mov	r1, r4
 800e680:	2201      	movs	r2, #1
 800e682:	9805      	ldr	r0, [sp, #20]
 800e684:	f003 f832 	bl	80116ec <__lshift>
 800e688:	4641      	mov	r1, r8
 800e68a:	4604      	mov	r4, r0
 800e68c:	f003 f89a 	bl	80117c4 <__mcmp>
 800e690:	2800      	cmp	r0, #0
 800e692:	dd51      	ble.n	800e738 <_strtod_l+0x8b8>
 800e694:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e698:	9a08      	ldr	r2, [sp, #32]
 800e69a:	0d1b      	lsrs	r3, r3, #20
 800e69c:	051b      	lsls	r3, r3, #20
 800e69e:	2a00      	cmp	r2, #0
 800e6a0:	d06b      	beq.n	800e77a <_strtod_l+0x8fa>
 800e6a2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e6a6:	d868      	bhi.n	800e77a <_strtod_l+0x8fa>
 800e6a8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e6ac:	f67f ae9d 	bls.w	800e3ea <_strtod_l+0x56a>
 800e6b0:	4b0a      	ldr	r3, [pc, #40]	@ (800e6dc <_strtod_l+0x85c>)
 800e6b2:	4650      	mov	r0, sl
 800e6b4:	4659      	mov	r1, fp
 800e6b6:	2200      	movs	r2, #0
 800e6b8:	f7f1 ffc6 	bl	8000648 <__aeabi_dmul>
 800e6bc:	4b08      	ldr	r3, [pc, #32]	@ (800e6e0 <_strtod_l+0x860>)
 800e6be:	400b      	ands	r3, r1
 800e6c0:	4682      	mov	sl, r0
 800e6c2:	468b      	mov	fp, r1
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	f47f ae05 	bne.w	800e2d4 <_strtod_l+0x454>
 800e6ca:	9a05      	ldr	r2, [sp, #20]
 800e6cc:	2322      	movs	r3, #34	@ 0x22
 800e6ce:	6013      	str	r3, [r2, #0]
 800e6d0:	e600      	b.n	800e2d4 <_strtod_l+0x454>
 800e6d2:	bf00      	nop
 800e6d4:	080126f0 	.word	0x080126f0
 800e6d8:	fffffc02 	.word	0xfffffc02
 800e6dc:	39500000 	.word	0x39500000
 800e6e0:	7ff00000 	.word	0x7ff00000
 800e6e4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e6e8:	d165      	bne.n	800e7b6 <_strtod_l+0x936>
 800e6ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e6ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e6f0:	b35a      	cbz	r2, 800e74a <_strtod_l+0x8ca>
 800e6f2:	4a9f      	ldr	r2, [pc, #636]	@ (800e970 <_strtod_l+0xaf0>)
 800e6f4:	4293      	cmp	r3, r2
 800e6f6:	d12b      	bne.n	800e750 <_strtod_l+0x8d0>
 800e6f8:	9b08      	ldr	r3, [sp, #32]
 800e6fa:	4651      	mov	r1, sl
 800e6fc:	b303      	cbz	r3, 800e740 <_strtod_l+0x8c0>
 800e6fe:	4b9d      	ldr	r3, [pc, #628]	@ (800e974 <_strtod_l+0xaf4>)
 800e700:	465a      	mov	r2, fp
 800e702:	4013      	ands	r3, r2
 800e704:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e708:	f04f 32ff 	mov.w	r2, #4294967295
 800e70c:	d81b      	bhi.n	800e746 <_strtod_l+0x8c6>
 800e70e:	0d1b      	lsrs	r3, r3, #20
 800e710:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e714:	fa02 f303 	lsl.w	r3, r2, r3
 800e718:	4299      	cmp	r1, r3
 800e71a:	d119      	bne.n	800e750 <_strtod_l+0x8d0>
 800e71c:	4b96      	ldr	r3, [pc, #600]	@ (800e978 <_strtod_l+0xaf8>)
 800e71e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e720:	429a      	cmp	r2, r3
 800e722:	d102      	bne.n	800e72a <_strtod_l+0x8aa>
 800e724:	3101      	adds	r1, #1
 800e726:	f43f adca 	beq.w	800e2be <_strtod_l+0x43e>
 800e72a:	4b92      	ldr	r3, [pc, #584]	@ (800e974 <_strtod_l+0xaf4>)
 800e72c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e72e:	401a      	ands	r2, r3
 800e730:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e734:	f04f 0a00 	mov.w	sl, #0
 800e738:	9b08      	ldr	r3, [sp, #32]
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d1b8      	bne.n	800e6b0 <_strtod_l+0x830>
 800e73e:	e5c9      	b.n	800e2d4 <_strtod_l+0x454>
 800e740:	f04f 33ff 	mov.w	r3, #4294967295
 800e744:	e7e8      	b.n	800e718 <_strtod_l+0x898>
 800e746:	4613      	mov	r3, r2
 800e748:	e7e6      	b.n	800e718 <_strtod_l+0x898>
 800e74a:	ea53 030a 	orrs.w	r3, r3, sl
 800e74e:	d0a1      	beq.n	800e694 <_strtod_l+0x814>
 800e750:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e752:	b1db      	cbz	r3, 800e78c <_strtod_l+0x90c>
 800e754:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e756:	4213      	tst	r3, r2
 800e758:	d0ee      	beq.n	800e738 <_strtod_l+0x8b8>
 800e75a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e75c:	9a08      	ldr	r2, [sp, #32]
 800e75e:	4650      	mov	r0, sl
 800e760:	4659      	mov	r1, fp
 800e762:	b1bb      	cbz	r3, 800e794 <_strtod_l+0x914>
 800e764:	f7ff fb6e 	bl	800de44 <sulp>
 800e768:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e76c:	ec53 2b10 	vmov	r2, r3, d0
 800e770:	f7f1 fdb4 	bl	80002dc <__adddf3>
 800e774:	4682      	mov	sl, r0
 800e776:	468b      	mov	fp, r1
 800e778:	e7de      	b.n	800e738 <_strtod_l+0x8b8>
 800e77a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e77e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e782:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e786:	f04f 3aff 	mov.w	sl, #4294967295
 800e78a:	e7d5      	b.n	800e738 <_strtod_l+0x8b8>
 800e78c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e78e:	ea13 0f0a 	tst.w	r3, sl
 800e792:	e7e1      	b.n	800e758 <_strtod_l+0x8d8>
 800e794:	f7ff fb56 	bl	800de44 <sulp>
 800e798:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e79c:	ec53 2b10 	vmov	r2, r3, d0
 800e7a0:	f7f1 fd9a 	bl	80002d8 <__aeabi_dsub>
 800e7a4:	2200      	movs	r2, #0
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	4682      	mov	sl, r0
 800e7aa:	468b      	mov	fp, r1
 800e7ac:	f7f2 f9b4 	bl	8000b18 <__aeabi_dcmpeq>
 800e7b0:	2800      	cmp	r0, #0
 800e7b2:	d0c1      	beq.n	800e738 <_strtod_l+0x8b8>
 800e7b4:	e619      	b.n	800e3ea <_strtod_l+0x56a>
 800e7b6:	4641      	mov	r1, r8
 800e7b8:	4620      	mov	r0, r4
 800e7ba:	f003 f97b 	bl	8011ab4 <__ratio>
 800e7be:	ec57 6b10 	vmov	r6, r7, d0
 800e7c2:	2200      	movs	r2, #0
 800e7c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e7c8:	4630      	mov	r0, r6
 800e7ca:	4639      	mov	r1, r7
 800e7cc:	f7f2 f9b8 	bl	8000b40 <__aeabi_dcmple>
 800e7d0:	2800      	cmp	r0, #0
 800e7d2:	d06f      	beq.n	800e8b4 <_strtod_l+0xa34>
 800e7d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d17a      	bne.n	800e8d0 <_strtod_l+0xa50>
 800e7da:	f1ba 0f00 	cmp.w	sl, #0
 800e7de:	d158      	bne.n	800e892 <_strtod_l+0xa12>
 800e7e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e7e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d15a      	bne.n	800e8a0 <_strtod_l+0xa20>
 800e7ea:	4b64      	ldr	r3, [pc, #400]	@ (800e97c <_strtod_l+0xafc>)
 800e7ec:	2200      	movs	r2, #0
 800e7ee:	4630      	mov	r0, r6
 800e7f0:	4639      	mov	r1, r7
 800e7f2:	f7f2 f99b 	bl	8000b2c <__aeabi_dcmplt>
 800e7f6:	2800      	cmp	r0, #0
 800e7f8:	d159      	bne.n	800e8ae <_strtod_l+0xa2e>
 800e7fa:	4630      	mov	r0, r6
 800e7fc:	4639      	mov	r1, r7
 800e7fe:	4b60      	ldr	r3, [pc, #384]	@ (800e980 <_strtod_l+0xb00>)
 800e800:	2200      	movs	r2, #0
 800e802:	f7f1 ff21 	bl	8000648 <__aeabi_dmul>
 800e806:	4606      	mov	r6, r0
 800e808:	460f      	mov	r7, r1
 800e80a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e80e:	9606      	str	r6, [sp, #24]
 800e810:	9307      	str	r3, [sp, #28]
 800e812:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e816:	4d57      	ldr	r5, [pc, #348]	@ (800e974 <_strtod_l+0xaf4>)
 800e818:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e81c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e81e:	401d      	ands	r5, r3
 800e820:	4b58      	ldr	r3, [pc, #352]	@ (800e984 <_strtod_l+0xb04>)
 800e822:	429d      	cmp	r5, r3
 800e824:	f040 80b2 	bne.w	800e98c <_strtod_l+0xb0c>
 800e828:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e82a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e82e:	ec4b ab10 	vmov	d0, sl, fp
 800e832:	f003 f877 	bl	8011924 <__ulp>
 800e836:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e83a:	ec51 0b10 	vmov	r0, r1, d0
 800e83e:	f7f1 ff03 	bl	8000648 <__aeabi_dmul>
 800e842:	4652      	mov	r2, sl
 800e844:	465b      	mov	r3, fp
 800e846:	f7f1 fd49 	bl	80002dc <__adddf3>
 800e84a:	460b      	mov	r3, r1
 800e84c:	4949      	ldr	r1, [pc, #292]	@ (800e974 <_strtod_l+0xaf4>)
 800e84e:	4a4e      	ldr	r2, [pc, #312]	@ (800e988 <_strtod_l+0xb08>)
 800e850:	4019      	ands	r1, r3
 800e852:	4291      	cmp	r1, r2
 800e854:	4682      	mov	sl, r0
 800e856:	d942      	bls.n	800e8de <_strtod_l+0xa5e>
 800e858:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e85a:	4b47      	ldr	r3, [pc, #284]	@ (800e978 <_strtod_l+0xaf8>)
 800e85c:	429a      	cmp	r2, r3
 800e85e:	d103      	bne.n	800e868 <_strtod_l+0x9e8>
 800e860:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e862:	3301      	adds	r3, #1
 800e864:	f43f ad2b 	beq.w	800e2be <_strtod_l+0x43e>
 800e868:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e978 <_strtod_l+0xaf8>
 800e86c:	f04f 3aff 	mov.w	sl, #4294967295
 800e870:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e872:	9805      	ldr	r0, [sp, #20]
 800e874:	f002 fd22 	bl	80112bc <_Bfree>
 800e878:	9805      	ldr	r0, [sp, #20]
 800e87a:	4649      	mov	r1, r9
 800e87c:	f002 fd1e 	bl	80112bc <_Bfree>
 800e880:	9805      	ldr	r0, [sp, #20]
 800e882:	4641      	mov	r1, r8
 800e884:	f002 fd1a 	bl	80112bc <_Bfree>
 800e888:	9805      	ldr	r0, [sp, #20]
 800e88a:	4621      	mov	r1, r4
 800e88c:	f002 fd16 	bl	80112bc <_Bfree>
 800e890:	e618      	b.n	800e4c4 <_strtod_l+0x644>
 800e892:	f1ba 0f01 	cmp.w	sl, #1
 800e896:	d103      	bne.n	800e8a0 <_strtod_l+0xa20>
 800e898:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	f43f ada5 	beq.w	800e3ea <_strtod_l+0x56a>
 800e8a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e950 <_strtod_l+0xad0>
 800e8a4:	4f35      	ldr	r7, [pc, #212]	@ (800e97c <_strtod_l+0xafc>)
 800e8a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e8aa:	2600      	movs	r6, #0
 800e8ac:	e7b1      	b.n	800e812 <_strtod_l+0x992>
 800e8ae:	4f34      	ldr	r7, [pc, #208]	@ (800e980 <_strtod_l+0xb00>)
 800e8b0:	2600      	movs	r6, #0
 800e8b2:	e7aa      	b.n	800e80a <_strtod_l+0x98a>
 800e8b4:	4b32      	ldr	r3, [pc, #200]	@ (800e980 <_strtod_l+0xb00>)
 800e8b6:	4630      	mov	r0, r6
 800e8b8:	4639      	mov	r1, r7
 800e8ba:	2200      	movs	r2, #0
 800e8bc:	f7f1 fec4 	bl	8000648 <__aeabi_dmul>
 800e8c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e8c2:	4606      	mov	r6, r0
 800e8c4:	460f      	mov	r7, r1
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d09f      	beq.n	800e80a <_strtod_l+0x98a>
 800e8ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e8ce:	e7a0      	b.n	800e812 <_strtod_l+0x992>
 800e8d0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e958 <_strtod_l+0xad8>
 800e8d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e8d8:	ec57 6b17 	vmov	r6, r7, d7
 800e8dc:	e799      	b.n	800e812 <_strtod_l+0x992>
 800e8de:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e8e2:	9b08      	ldr	r3, [sp, #32]
 800e8e4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d1c1      	bne.n	800e870 <_strtod_l+0x9f0>
 800e8ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e8f0:	0d1b      	lsrs	r3, r3, #20
 800e8f2:	051b      	lsls	r3, r3, #20
 800e8f4:	429d      	cmp	r5, r3
 800e8f6:	d1bb      	bne.n	800e870 <_strtod_l+0x9f0>
 800e8f8:	4630      	mov	r0, r6
 800e8fa:	4639      	mov	r1, r7
 800e8fc:	f7f2 fa04 	bl	8000d08 <__aeabi_d2lz>
 800e900:	f7f1 fe74 	bl	80005ec <__aeabi_l2d>
 800e904:	4602      	mov	r2, r0
 800e906:	460b      	mov	r3, r1
 800e908:	4630      	mov	r0, r6
 800e90a:	4639      	mov	r1, r7
 800e90c:	f7f1 fce4 	bl	80002d8 <__aeabi_dsub>
 800e910:	460b      	mov	r3, r1
 800e912:	4602      	mov	r2, r0
 800e914:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e918:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e91c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e91e:	ea46 060a 	orr.w	r6, r6, sl
 800e922:	431e      	orrs	r6, r3
 800e924:	d06f      	beq.n	800ea06 <_strtod_l+0xb86>
 800e926:	a30e      	add	r3, pc, #56	@ (adr r3, 800e960 <_strtod_l+0xae0>)
 800e928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e92c:	f7f2 f8fe 	bl	8000b2c <__aeabi_dcmplt>
 800e930:	2800      	cmp	r0, #0
 800e932:	f47f accf 	bne.w	800e2d4 <_strtod_l+0x454>
 800e936:	a30c      	add	r3, pc, #48	@ (adr r3, 800e968 <_strtod_l+0xae8>)
 800e938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e93c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e940:	f7f2 f912 	bl	8000b68 <__aeabi_dcmpgt>
 800e944:	2800      	cmp	r0, #0
 800e946:	d093      	beq.n	800e870 <_strtod_l+0x9f0>
 800e948:	e4c4      	b.n	800e2d4 <_strtod_l+0x454>
 800e94a:	bf00      	nop
 800e94c:	f3af 8000 	nop.w
 800e950:	00000000 	.word	0x00000000
 800e954:	bff00000 	.word	0xbff00000
 800e958:	00000000 	.word	0x00000000
 800e95c:	3ff00000 	.word	0x3ff00000
 800e960:	94a03595 	.word	0x94a03595
 800e964:	3fdfffff 	.word	0x3fdfffff
 800e968:	35afe535 	.word	0x35afe535
 800e96c:	3fe00000 	.word	0x3fe00000
 800e970:	000fffff 	.word	0x000fffff
 800e974:	7ff00000 	.word	0x7ff00000
 800e978:	7fefffff 	.word	0x7fefffff
 800e97c:	3ff00000 	.word	0x3ff00000
 800e980:	3fe00000 	.word	0x3fe00000
 800e984:	7fe00000 	.word	0x7fe00000
 800e988:	7c9fffff 	.word	0x7c9fffff
 800e98c:	9b08      	ldr	r3, [sp, #32]
 800e98e:	b323      	cbz	r3, 800e9da <_strtod_l+0xb5a>
 800e990:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e994:	d821      	bhi.n	800e9da <_strtod_l+0xb5a>
 800e996:	a328      	add	r3, pc, #160	@ (adr r3, 800ea38 <_strtod_l+0xbb8>)
 800e998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e99c:	4630      	mov	r0, r6
 800e99e:	4639      	mov	r1, r7
 800e9a0:	f7f2 f8ce 	bl	8000b40 <__aeabi_dcmple>
 800e9a4:	b1a0      	cbz	r0, 800e9d0 <_strtod_l+0xb50>
 800e9a6:	4639      	mov	r1, r7
 800e9a8:	4630      	mov	r0, r6
 800e9aa:	f7f2 f925 	bl	8000bf8 <__aeabi_d2uiz>
 800e9ae:	2801      	cmp	r0, #1
 800e9b0:	bf38      	it	cc
 800e9b2:	2001      	movcc	r0, #1
 800e9b4:	f7f1 fdce 	bl	8000554 <__aeabi_ui2d>
 800e9b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e9ba:	4606      	mov	r6, r0
 800e9bc:	460f      	mov	r7, r1
 800e9be:	b9fb      	cbnz	r3, 800ea00 <_strtod_l+0xb80>
 800e9c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e9c4:	9014      	str	r0, [sp, #80]	@ 0x50
 800e9c6:	9315      	str	r3, [sp, #84]	@ 0x54
 800e9c8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e9cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e9d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e9d2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e9d6:	1b5b      	subs	r3, r3, r5
 800e9d8:	9311      	str	r3, [sp, #68]	@ 0x44
 800e9da:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e9de:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e9e2:	f002 ff9f 	bl	8011924 <__ulp>
 800e9e6:	4650      	mov	r0, sl
 800e9e8:	ec53 2b10 	vmov	r2, r3, d0
 800e9ec:	4659      	mov	r1, fp
 800e9ee:	f7f1 fe2b 	bl	8000648 <__aeabi_dmul>
 800e9f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e9f6:	f7f1 fc71 	bl	80002dc <__adddf3>
 800e9fa:	4682      	mov	sl, r0
 800e9fc:	468b      	mov	fp, r1
 800e9fe:	e770      	b.n	800e8e2 <_strtod_l+0xa62>
 800ea00:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ea04:	e7e0      	b.n	800e9c8 <_strtod_l+0xb48>
 800ea06:	a30e      	add	r3, pc, #56	@ (adr r3, 800ea40 <_strtod_l+0xbc0>)
 800ea08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea0c:	f7f2 f88e 	bl	8000b2c <__aeabi_dcmplt>
 800ea10:	e798      	b.n	800e944 <_strtod_l+0xac4>
 800ea12:	2300      	movs	r3, #0
 800ea14:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ea16:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ea18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ea1a:	6013      	str	r3, [r2, #0]
 800ea1c:	f7ff ba6d 	b.w	800defa <_strtod_l+0x7a>
 800ea20:	2a65      	cmp	r2, #101	@ 0x65
 800ea22:	f43f ab66 	beq.w	800e0f2 <_strtod_l+0x272>
 800ea26:	2a45      	cmp	r2, #69	@ 0x45
 800ea28:	f43f ab63 	beq.w	800e0f2 <_strtod_l+0x272>
 800ea2c:	2301      	movs	r3, #1
 800ea2e:	f7ff bb9e 	b.w	800e16e <_strtod_l+0x2ee>
 800ea32:	bf00      	nop
 800ea34:	f3af 8000 	nop.w
 800ea38:	ffc00000 	.word	0xffc00000
 800ea3c:	41dfffff 	.word	0x41dfffff
 800ea40:	94a03595 	.word	0x94a03595
 800ea44:	3fcfffff 	.word	0x3fcfffff

0800ea48 <_strtod_r>:
 800ea48:	4b01      	ldr	r3, [pc, #4]	@ (800ea50 <_strtod_r+0x8>)
 800ea4a:	f7ff ba19 	b.w	800de80 <_strtod_l>
 800ea4e:	bf00      	nop
 800ea50:	20000038 	.word	0x20000038

0800ea54 <_strtol_l.constprop.0>:
 800ea54:	2b24      	cmp	r3, #36	@ 0x24
 800ea56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea5a:	4686      	mov	lr, r0
 800ea5c:	4690      	mov	r8, r2
 800ea5e:	d801      	bhi.n	800ea64 <_strtol_l.constprop.0+0x10>
 800ea60:	2b01      	cmp	r3, #1
 800ea62:	d106      	bne.n	800ea72 <_strtol_l.constprop.0+0x1e>
 800ea64:	f001 f99e 	bl	800fda4 <__errno>
 800ea68:	2316      	movs	r3, #22
 800ea6a:	6003      	str	r3, [r0, #0]
 800ea6c:	2000      	movs	r0, #0
 800ea6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea72:	4834      	ldr	r0, [pc, #208]	@ (800eb44 <_strtol_l.constprop.0+0xf0>)
 800ea74:	460d      	mov	r5, r1
 800ea76:	462a      	mov	r2, r5
 800ea78:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ea7c:	5d06      	ldrb	r6, [r0, r4]
 800ea7e:	f016 0608 	ands.w	r6, r6, #8
 800ea82:	d1f8      	bne.n	800ea76 <_strtol_l.constprop.0+0x22>
 800ea84:	2c2d      	cmp	r4, #45	@ 0x2d
 800ea86:	d12d      	bne.n	800eae4 <_strtol_l.constprop.0+0x90>
 800ea88:	782c      	ldrb	r4, [r5, #0]
 800ea8a:	2601      	movs	r6, #1
 800ea8c:	1c95      	adds	r5, r2, #2
 800ea8e:	f033 0210 	bics.w	r2, r3, #16
 800ea92:	d109      	bne.n	800eaa8 <_strtol_l.constprop.0+0x54>
 800ea94:	2c30      	cmp	r4, #48	@ 0x30
 800ea96:	d12a      	bne.n	800eaee <_strtol_l.constprop.0+0x9a>
 800ea98:	782a      	ldrb	r2, [r5, #0]
 800ea9a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ea9e:	2a58      	cmp	r2, #88	@ 0x58
 800eaa0:	d125      	bne.n	800eaee <_strtol_l.constprop.0+0x9a>
 800eaa2:	786c      	ldrb	r4, [r5, #1]
 800eaa4:	2310      	movs	r3, #16
 800eaa6:	3502      	adds	r5, #2
 800eaa8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800eaac:	f10c 3cff 	add.w	ip, ip, #4294967295
 800eab0:	2200      	movs	r2, #0
 800eab2:	fbbc f9f3 	udiv	r9, ip, r3
 800eab6:	4610      	mov	r0, r2
 800eab8:	fb03 ca19 	mls	sl, r3, r9, ip
 800eabc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800eac0:	2f09      	cmp	r7, #9
 800eac2:	d81b      	bhi.n	800eafc <_strtol_l.constprop.0+0xa8>
 800eac4:	463c      	mov	r4, r7
 800eac6:	42a3      	cmp	r3, r4
 800eac8:	dd27      	ble.n	800eb1a <_strtol_l.constprop.0+0xc6>
 800eaca:	1c57      	adds	r7, r2, #1
 800eacc:	d007      	beq.n	800eade <_strtol_l.constprop.0+0x8a>
 800eace:	4581      	cmp	r9, r0
 800ead0:	d320      	bcc.n	800eb14 <_strtol_l.constprop.0+0xc0>
 800ead2:	d101      	bne.n	800ead8 <_strtol_l.constprop.0+0x84>
 800ead4:	45a2      	cmp	sl, r4
 800ead6:	db1d      	blt.n	800eb14 <_strtol_l.constprop.0+0xc0>
 800ead8:	fb00 4003 	mla	r0, r0, r3, r4
 800eadc:	2201      	movs	r2, #1
 800eade:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eae2:	e7eb      	b.n	800eabc <_strtol_l.constprop.0+0x68>
 800eae4:	2c2b      	cmp	r4, #43	@ 0x2b
 800eae6:	bf04      	itt	eq
 800eae8:	782c      	ldrbeq	r4, [r5, #0]
 800eaea:	1c95      	addeq	r5, r2, #2
 800eaec:	e7cf      	b.n	800ea8e <_strtol_l.constprop.0+0x3a>
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d1da      	bne.n	800eaa8 <_strtol_l.constprop.0+0x54>
 800eaf2:	2c30      	cmp	r4, #48	@ 0x30
 800eaf4:	bf0c      	ite	eq
 800eaf6:	2308      	moveq	r3, #8
 800eaf8:	230a      	movne	r3, #10
 800eafa:	e7d5      	b.n	800eaa8 <_strtol_l.constprop.0+0x54>
 800eafc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800eb00:	2f19      	cmp	r7, #25
 800eb02:	d801      	bhi.n	800eb08 <_strtol_l.constprop.0+0xb4>
 800eb04:	3c37      	subs	r4, #55	@ 0x37
 800eb06:	e7de      	b.n	800eac6 <_strtol_l.constprop.0+0x72>
 800eb08:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800eb0c:	2f19      	cmp	r7, #25
 800eb0e:	d804      	bhi.n	800eb1a <_strtol_l.constprop.0+0xc6>
 800eb10:	3c57      	subs	r4, #87	@ 0x57
 800eb12:	e7d8      	b.n	800eac6 <_strtol_l.constprop.0+0x72>
 800eb14:	f04f 32ff 	mov.w	r2, #4294967295
 800eb18:	e7e1      	b.n	800eade <_strtol_l.constprop.0+0x8a>
 800eb1a:	1c53      	adds	r3, r2, #1
 800eb1c:	d108      	bne.n	800eb30 <_strtol_l.constprop.0+0xdc>
 800eb1e:	2322      	movs	r3, #34	@ 0x22
 800eb20:	f8ce 3000 	str.w	r3, [lr]
 800eb24:	4660      	mov	r0, ip
 800eb26:	f1b8 0f00 	cmp.w	r8, #0
 800eb2a:	d0a0      	beq.n	800ea6e <_strtol_l.constprop.0+0x1a>
 800eb2c:	1e69      	subs	r1, r5, #1
 800eb2e:	e006      	b.n	800eb3e <_strtol_l.constprop.0+0xea>
 800eb30:	b106      	cbz	r6, 800eb34 <_strtol_l.constprop.0+0xe0>
 800eb32:	4240      	negs	r0, r0
 800eb34:	f1b8 0f00 	cmp.w	r8, #0
 800eb38:	d099      	beq.n	800ea6e <_strtol_l.constprop.0+0x1a>
 800eb3a:	2a00      	cmp	r2, #0
 800eb3c:	d1f6      	bne.n	800eb2c <_strtol_l.constprop.0+0xd8>
 800eb3e:	f8c8 1000 	str.w	r1, [r8]
 800eb42:	e794      	b.n	800ea6e <_strtol_l.constprop.0+0x1a>
 800eb44:	08012719 	.word	0x08012719

0800eb48 <_strtol_r>:
 800eb48:	f7ff bf84 	b.w	800ea54 <_strtol_l.constprop.0>

0800eb4c <__cvt>:
 800eb4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eb50:	ec57 6b10 	vmov	r6, r7, d0
 800eb54:	2f00      	cmp	r7, #0
 800eb56:	460c      	mov	r4, r1
 800eb58:	4619      	mov	r1, r3
 800eb5a:	463b      	mov	r3, r7
 800eb5c:	bfbb      	ittet	lt
 800eb5e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800eb62:	461f      	movlt	r7, r3
 800eb64:	2300      	movge	r3, #0
 800eb66:	232d      	movlt	r3, #45	@ 0x2d
 800eb68:	700b      	strb	r3, [r1, #0]
 800eb6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eb6c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800eb70:	4691      	mov	r9, r2
 800eb72:	f023 0820 	bic.w	r8, r3, #32
 800eb76:	bfbc      	itt	lt
 800eb78:	4632      	movlt	r2, r6
 800eb7a:	4616      	movlt	r6, r2
 800eb7c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800eb80:	d005      	beq.n	800eb8e <__cvt+0x42>
 800eb82:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800eb86:	d100      	bne.n	800eb8a <__cvt+0x3e>
 800eb88:	3401      	adds	r4, #1
 800eb8a:	2102      	movs	r1, #2
 800eb8c:	e000      	b.n	800eb90 <__cvt+0x44>
 800eb8e:	2103      	movs	r1, #3
 800eb90:	ab03      	add	r3, sp, #12
 800eb92:	9301      	str	r3, [sp, #4]
 800eb94:	ab02      	add	r3, sp, #8
 800eb96:	9300      	str	r3, [sp, #0]
 800eb98:	ec47 6b10 	vmov	d0, r6, r7
 800eb9c:	4653      	mov	r3, sl
 800eb9e:	4622      	mov	r2, r4
 800eba0:	f001 f9f2 	bl	800ff88 <_dtoa_r>
 800eba4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800eba8:	4605      	mov	r5, r0
 800ebaa:	d119      	bne.n	800ebe0 <__cvt+0x94>
 800ebac:	f019 0f01 	tst.w	r9, #1
 800ebb0:	d00e      	beq.n	800ebd0 <__cvt+0x84>
 800ebb2:	eb00 0904 	add.w	r9, r0, r4
 800ebb6:	2200      	movs	r2, #0
 800ebb8:	2300      	movs	r3, #0
 800ebba:	4630      	mov	r0, r6
 800ebbc:	4639      	mov	r1, r7
 800ebbe:	f7f1 ffab 	bl	8000b18 <__aeabi_dcmpeq>
 800ebc2:	b108      	cbz	r0, 800ebc8 <__cvt+0x7c>
 800ebc4:	f8cd 900c 	str.w	r9, [sp, #12]
 800ebc8:	2230      	movs	r2, #48	@ 0x30
 800ebca:	9b03      	ldr	r3, [sp, #12]
 800ebcc:	454b      	cmp	r3, r9
 800ebce:	d31e      	bcc.n	800ec0e <__cvt+0xc2>
 800ebd0:	9b03      	ldr	r3, [sp, #12]
 800ebd2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ebd4:	1b5b      	subs	r3, r3, r5
 800ebd6:	4628      	mov	r0, r5
 800ebd8:	6013      	str	r3, [r2, #0]
 800ebda:	b004      	add	sp, #16
 800ebdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebe0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ebe4:	eb00 0904 	add.w	r9, r0, r4
 800ebe8:	d1e5      	bne.n	800ebb6 <__cvt+0x6a>
 800ebea:	7803      	ldrb	r3, [r0, #0]
 800ebec:	2b30      	cmp	r3, #48	@ 0x30
 800ebee:	d10a      	bne.n	800ec06 <__cvt+0xba>
 800ebf0:	2200      	movs	r2, #0
 800ebf2:	2300      	movs	r3, #0
 800ebf4:	4630      	mov	r0, r6
 800ebf6:	4639      	mov	r1, r7
 800ebf8:	f7f1 ff8e 	bl	8000b18 <__aeabi_dcmpeq>
 800ebfc:	b918      	cbnz	r0, 800ec06 <__cvt+0xba>
 800ebfe:	f1c4 0401 	rsb	r4, r4, #1
 800ec02:	f8ca 4000 	str.w	r4, [sl]
 800ec06:	f8da 3000 	ldr.w	r3, [sl]
 800ec0a:	4499      	add	r9, r3
 800ec0c:	e7d3      	b.n	800ebb6 <__cvt+0x6a>
 800ec0e:	1c59      	adds	r1, r3, #1
 800ec10:	9103      	str	r1, [sp, #12]
 800ec12:	701a      	strb	r2, [r3, #0]
 800ec14:	e7d9      	b.n	800ebca <__cvt+0x7e>

0800ec16 <__exponent>:
 800ec16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ec18:	2900      	cmp	r1, #0
 800ec1a:	bfba      	itte	lt
 800ec1c:	4249      	neglt	r1, r1
 800ec1e:	232d      	movlt	r3, #45	@ 0x2d
 800ec20:	232b      	movge	r3, #43	@ 0x2b
 800ec22:	2909      	cmp	r1, #9
 800ec24:	7002      	strb	r2, [r0, #0]
 800ec26:	7043      	strb	r3, [r0, #1]
 800ec28:	dd29      	ble.n	800ec7e <__exponent+0x68>
 800ec2a:	f10d 0307 	add.w	r3, sp, #7
 800ec2e:	461d      	mov	r5, r3
 800ec30:	270a      	movs	r7, #10
 800ec32:	461a      	mov	r2, r3
 800ec34:	fbb1 f6f7 	udiv	r6, r1, r7
 800ec38:	fb07 1416 	mls	r4, r7, r6, r1
 800ec3c:	3430      	adds	r4, #48	@ 0x30
 800ec3e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ec42:	460c      	mov	r4, r1
 800ec44:	2c63      	cmp	r4, #99	@ 0x63
 800ec46:	f103 33ff 	add.w	r3, r3, #4294967295
 800ec4a:	4631      	mov	r1, r6
 800ec4c:	dcf1      	bgt.n	800ec32 <__exponent+0x1c>
 800ec4e:	3130      	adds	r1, #48	@ 0x30
 800ec50:	1e94      	subs	r4, r2, #2
 800ec52:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ec56:	1c41      	adds	r1, r0, #1
 800ec58:	4623      	mov	r3, r4
 800ec5a:	42ab      	cmp	r3, r5
 800ec5c:	d30a      	bcc.n	800ec74 <__exponent+0x5e>
 800ec5e:	f10d 0309 	add.w	r3, sp, #9
 800ec62:	1a9b      	subs	r3, r3, r2
 800ec64:	42ac      	cmp	r4, r5
 800ec66:	bf88      	it	hi
 800ec68:	2300      	movhi	r3, #0
 800ec6a:	3302      	adds	r3, #2
 800ec6c:	4403      	add	r3, r0
 800ec6e:	1a18      	subs	r0, r3, r0
 800ec70:	b003      	add	sp, #12
 800ec72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec74:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ec78:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ec7c:	e7ed      	b.n	800ec5a <__exponent+0x44>
 800ec7e:	2330      	movs	r3, #48	@ 0x30
 800ec80:	3130      	adds	r1, #48	@ 0x30
 800ec82:	7083      	strb	r3, [r0, #2]
 800ec84:	70c1      	strb	r1, [r0, #3]
 800ec86:	1d03      	adds	r3, r0, #4
 800ec88:	e7f1      	b.n	800ec6e <__exponent+0x58>
	...

0800ec8c <_printf_float>:
 800ec8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec90:	b08d      	sub	sp, #52	@ 0x34
 800ec92:	460c      	mov	r4, r1
 800ec94:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ec98:	4616      	mov	r6, r2
 800ec9a:	461f      	mov	r7, r3
 800ec9c:	4605      	mov	r5, r0
 800ec9e:	f001 f827 	bl	800fcf0 <_localeconv_r>
 800eca2:	6803      	ldr	r3, [r0, #0]
 800eca4:	9304      	str	r3, [sp, #16]
 800eca6:	4618      	mov	r0, r3
 800eca8:	f7f1 fb0a 	bl	80002c0 <strlen>
 800ecac:	2300      	movs	r3, #0
 800ecae:	930a      	str	r3, [sp, #40]	@ 0x28
 800ecb0:	f8d8 3000 	ldr.w	r3, [r8]
 800ecb4:	9005      	str	r0, [sp, #20]
 800ecb6:	3307      	adds	r3, #7
 800ecb8:	f023 0307 	bic.w	r3, r3, #7
 800ecbc:	f103 0208 	add.w	r2, r3, #8
 800ecc0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ecc4:	f8d4 b000 	ldr.w	fp, [r4]
 800ecc8:	f8c8 2000 	str.w	r2, [r8]
 800eccc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ecd0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ecd4:	9307      	str	r3, [sp, #28]
 800ecd6:	f8cd 8018 	str.w	r8, [sp, #24]
 800ecda:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ecde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ece2:	4b9c      	ldr	r3, [pc, #624]	@ (800ef54 <_printf_float+0x2c8>)
 800ece4:	f04f 32ff 	mov.w	r2, #4294967295
 800ece8:	f7f1 ff48 	bl	8000b7c <__aeabi_dcmpun>
 800ecec:	bb70      	cbnz	r0, 800ed4c <_printf_float+0xc0>
 800ecee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ecf2:	4b98      	ldr	r3, [pc, #608]	@ (800ef54 <_printf_float+0x2c8>)
 800ecf4:	f04f 32ff 	mov.w	r2, #4294967295
 800ecf8:	f7f1 ff22 	bl	8000b40 <__aeabi_dcmple>
 800ecfc:	bb30      	cbnz	r0, 800ed4c <_printf_float+0xc0>
 800ecfe:	2200      	movs	r2, #0
 800ed00:	2300      	movs	r3, #0
 800ed02:	4640      	mov	r0, r8
 800ed04:	4649      	mov	r1, r9
 800ed06:	f7f1 ff11 	bl	8000b2c <__aeabi_dcmplt>
 800ed0a:	b110      	cbz	r0, 800ed12 <_printf_float+0x86>
 800ed0c:	232d      	movs	r3, #45	@ 0x2d
 800ed0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ed12:	4a91      	ldr	r2, [pc, #580]	@ (800ef58 <_printf_float+0x2cc>)
 800ed14:	4b91      	ldr	r3, [pc, #580]	@ (800ef5c <_printf_float+0x2d0>)
 800ed16:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ed1a:	bf94      	ite	ls
 800ed1c:	4690      	movls	r8, r2
 800ed1e:	4698      	movhi	r8, r3
 800ed20:	2303      	movs	r3, #3
 800ed22:	6123      	str	r3, [r4, #16]
 800ed24:	f02b 0304 	bic.w	r3, fp, #4
 800ed28:	6023      	str	r3, [r4, #0]
 800ed2a:	f04f 0900 	mov.w	r9, #0
 800ed2e:	9700      	str	r7, [sp, #0]
 800ed30:	4633      	mov	r3, r6
 800ed32:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ed34:	4621      	mov	r1, r4
 800ed36:	4628      	mov	r0, r5
 800ed38:	f000 f9d2 	bl	800f0e0 <_printf_common>
 800ed3c:	3001      	adds	r0, #1
 800ed3e:	f040 808d 	bne.w	800ee5c <_printf_float+0x1d0>
 800ed42:	f04f 30ff 	mov.w	r0, #4294967295
 800ed46:	b00d      	add	sp, #52	@ 0x34
 800ed48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed4c:	4642      	mov	r2, r8
 800ed4e:	464b      	mov	r3, r9
 800ed50:	4640      	mov	r0, r8
 800ed52:	4649      	mov	r1, r9
 800ed54:	f7f1 ff12 	bl	8000b7c <__aeabi_dcmpun>
 800ed58:	b140      	cbz	r0, 800ed6c <_printf_float+0xe0>
 800ed5a:	464b      	mov	r3, r9
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	bfbc      	itt	lt
 800ed60:	232d      	movlt	r3, #45	@ 0x2d
 800ed62:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ed66:	4a7e      	ldr	r2, [pc, #504]	@ (800ef60 <_printf_float+0x2d4>)
 800ed68:	4b7e      	ldr	r3, [pc, #504]	@ (800ef64 <_printf_float+0x2d8>)
 800ed6a:	e7d4      	b.n	800ed16 <_printf_float+0x8a>
 800ed6c:	6863      	ldr	r3, [r4, #4]
 800ed6e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ed72:	9206      	str	r2, [sp, #24]
 800ed74:	1c5a      	adds	r2, r3, #1
 800ed76:	d13b      	bne.n	800edf0 <_printf_float+0x164>
 800ed78:	2306      	movs	r3, #6
 800ed7a:	6063      	str	r3, [r4, #4]
 800ed7c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ed80:	2300      	movs	r3, #0
 800ed82:	6022      	str	r2, [r4, #0]
 800ed84:	9303      	str	r3, [sp, #12]
 800ed86:	ab0a      	add	r3, sp, #40	@ 0x28
 800ed88:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ed8c:	ab09      	add	r3, sp, #36	@ 0x24
 800ed8e:	9300      	str	r3, [sp, #0]
 800ed90:	6861      	ldr	r1, [r4, #4]
 800ed92:	ec49 8b10 	vmov	d0, r8, r9
 800ed96:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ed9a:	4628      	mov	r0, r5
 800ed9c:	f7ff fed6 	bl	800eb4c <__cvt>
 800eda0:	9b06      	ldr	r3, [sp, #24]
 800eda2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800eda4:	2b47      	cmp	r3, #71	@ 0x47
 800eda6:	4680      	mov	r8, r0
 800eda8:	d129      	bne.n	800edfe <_printf_float+0x172>
 800edaa:	1cc8      	adds	r0, r1, #3
 800edac:	db02      	blt.n	800edb4 <_printf_float+0x128>
 800edae:	6863      	ldr	r3, [r4, #4]
 800edb0:	4299      	cmp	r1, r3
 800edb2:	dd41      	ble.n	800ee38 <_printf_float+0x1ac>
 800edb4:	f1aa 0a02 	sub.w	sl, sl, #2
 800edb8:	fa5f fa8a 	uxtb.w	sl, sl
 800edbc:	3901      	subs	r1, #1
 800edbe:	4652      	mov	r2, sl
 800edc0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800edc4:	9109      	str	r1, [sp, #36]	@ 0x24
 800edc6:	f7ff ff26 	bl	800ec16 <__exponent>
 800edca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800edcc:	1813      	adds	r3, r2, r0
 800edce:	2a01      	cmp	r2, #1
 800edd0:	4681      	mov	r9, r0
 800edd2:	6123      	str	r3, [r4, #16]
 800edd4:	dc02      	bgt.n	800eddc <_printf_float+0x150>
 800edd6:	6822      	ldr	r2, [r4, #0]
 800edd8:	07d2      	lsls	r2, r2, #31
 800edda:	d501      	bpl.n	800ede0 <_printf_float+0x154>
 800eddc:	3301      	adds	r3, #1
 800edde:	6123      	str	r3, [r4, #16]
 800ede0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d0a2      	beq.n	800ed2e <_printf_float+0xa2>
 800ede8:	232d      	movs	r3, #45	@ 0x2d
 800edea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800edee:	e79e      	b.n	800ed2e <_printf_float+0xa2>
 800edf0:	9a06      	ldr	r2, [sp, #24]
 800edf2:	2a47      	cmp	r2, #71	@ 0x47
 800edf4:	d1c2      	bne.n	800ed7c <_printf_float+0xf0>
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	d1c0      	bne.n	800ed7c <_printf_float+0xf0>
 800edfa:	2301      	movs	r3, #1
 800edfc:	e7bd      	b.n	800ed7a <_printf_float+0xee>
 800edfe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ee02:	d9db      	bls.n	800edbc <_printf_float+0x130>
 800ee04:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ee08:	d118      	bne.n	800ee3c <_printf_float+0x1b0>
 800ee0a:	2900      	cmp	r1, #0
 800ee0c:	6863      	ldr	r3, [r4, #4]
 800ee0e:	dd0b      	ble.n	800ee28 <_printf_float+0x19c>
 800ee10:	6121      	str	r1, [r4, #16]
 800ee12:	b913      	cbnz	r3, 800ee1a <_printf_float+0x18e>
 800ee14:	6822      	ldr	r2, [r4, #0]
 800ee16:	07d0      	lsls	r0, r2, #31
 800ee18:	d502      	bpl.n	800ee20 <_printf_float+0x194>
 800ee1a:	3301      	adds	r3, #1
 800ee1c:	440b      	add	r3, r1
 800ee1e:	6123      	str	r3, [r4, #16]
 800ee20:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ee22:	f04f 0900 	mov.w	r9, #0
 800ee26:	e7db      	b.n	800ede0 <_printf_float+0x154>
 800ee28:	b913      	cbnz	r3, 800ee30 <_printf_float+0x1a4>
 800ee2a:	6822      	ldr	r2, [r4, #0]
 800ee2c:	07d2      	lsls	r2, r2, #31
 800ee2e:	d501      	bpl.n	800ee34 <_printf_float+0x1a8>
 800ee30:	3302      	adds	r3, #2
 800ee32:	e7f4      	b.n	800ee1e <_printf_float+0x192>
 800ee34:	2301      	movs	r3, #1
 800ee36:	e7f2      	b.n	800ee1e <_printf_float+0x192>
 800ee38:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ee3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee3e:	4299      	cmp	r1, r3
 800ee40:	db05      	blt.n	800ee4e <_printf_float+0x1c2>
 800ee42:	6823      	ldr	r3, [r4, #0]
 800ee44:	6121      	str	r1, [r4, #16]
 800ee46:	07d8      	lsls	r0, r3, #31
 800ee48:	d5ea      	bpl.n	800ee20 <_printf_float+0x194>
 800ee4a:	1c4b      	adds	r3, r1, #1
 800ee4c:	e7e7      	b.n	800ee1e <_printf_float+0x192>
 800ee4e:	2900      	cmp	r1, #0
 800ee50:	bfd4      	ite	le
 800ee52:	f1c1 0202 	rsble	r2, r1, #2
 800ee56:	2201      	movgt	r2, #1
 800ee58:	4413      	add	r3, r2
 800ee5a:	e7e0      	b.n	800ee1e <_printf_float+0x192>
 800ee5c:	6823      	ldr	r3, [r4, #0]
 800ee5e:	055a      	lsls	r2, r3, #21
 800ee60:	d407      	bmi.n	800ee72 <_printf_float+0x1e6>
 800ee62:	6923      	ldr	r3, [r4, #16]
 800ee64:	4642      	mov	r2, r8
 800ee66:	4631      	mov	r1, r6
 800ee68:	4628      	mov	r0, r5
 800ee6a:	47b8      	blx	r7
 800ee6c:	3001      	adds	r0, #1
 800ee6e:	d12b      	bne.n	800eec8 <_printf_float+0x23c>
 800ee70:	e767      	b.n	800ed42 <_printf_float+0xb6>
 800ee72:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ee76:	f240 80dd 	bls.w	800f034 <_printf_float+0x3a8>
 800ee7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ee7e:	2200      	movs	r2, #0
 800ee80:	2300      	movs	r3, #0
 800ee82:	f7f1 fe49 	bl	8000b18 <__aeabi_dcmpeq>
 800ee86:	2800      	cmp	r0, #0
 800ee88:	d033      	beq.n	800eef2 <_printf_float+0x266>
 800ee8a:	4a37      	ldr	r2, [pc, #220]	@ (800ef68 <_printf_float+0x2dc>)
 800ee8c:	2301      	movs	r3, #1
 800ee8e:	4631      	mov	r1, r6
 800ee90:	4628      	mov	r0, r5
 800ee92:	47b8      	blx	r7
 800ee94:	3001      	adds	r0, #1
 800ee96:	f43f af54 	beq.w	800ed42 <_printf_float+0xb6>
 800ee9a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ee9e:	4543      	cmp	r3, r8
 800eea0:	db02      	blt.n	800eea8 <_printf_float+0x21c>
 800eea2:	6823      	ldr	r3, [r4, #0]
 800eea4:	07d8      	lsls	r0, r3, #31
 800eea6:	d50f      	bpl.n	800eec8 <_printf_float+0x23c>
 800eea8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eeac:	4631      	mov	r1, r6
 800eeae:	4628      	mov	r0, r5
 800eeb0:	47b8      	blx	r7
 800eeb2:	3001      	adds	r0, #1
 800eeb4:	f43f af45 	beq.w	800ed42 <_printf_float+0xb6>
 800eeb8:	f04f 0900 	mov.w	r9, #0
 800eebc:	f108 38ff 	add.w	r8, r8, #4294967295
 800eec0:	f104 0a1a 	add.w	sl, r4, #26
 800eec4:	45c8      	cmp	r8, r9
 800eec6:	dc09      	bgt.n	800eedc <_printf_float+0x250>
 800eec8:	6823      	ldr	r3, [r4, #0]
 800eeca:	079b      	lsls	r3, r3, #30
 800eecc:	f100 8103 	bmi.w	800f0d6 <_printf_float+0x44a>
 800eed0:	68e0      	ldr	r0, [r4, #12]
 800eed2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eed4:	4298      	cmp	r0, r3
 800eed6:	bfb8      	it	lt
 800eed8:	4618      	movlt	r0, r3
 800eeda:	e734      	b.n	800ed46 <_printf_float+0xba>
 800eedc:	2301      	movs	r3, #1
 800eede:	4652      	mov	r2, sl
 800eee0:	4631      	mov	r1, r6
 800eee2:	4628      	mov	r0, r5
 800eee4:	47b8      	blx	r7
 800eee6:	3001      	adds	r0, #1
 800eee8:	f43f af2b 	beq.w	800ed42 <_printf_float+0xb6>
 800eeec:	f109 0901 	add.w	r9, r9, #1
 800eef0:	e7e8      	b.n	800eec4 <_printf_float+0x238>
 800eef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	dc39      	bgt.n	800ef6c <_printf_float+0x2e0>
 800eef8:	4a1b      	ldr	r2, [pc, #108]	@ (800ef68 <_printf_float+0x2dc>)
 800eefa:	2301      	movs	r3, #1
 800eefc:	4631      	mov	r1, r6
 800eefe:	4628      	mov	r0, r5
 800ef00:	47b8      	blx	r7
 800ef02:	3001      	adds	r0, #1
 800ef04:	f43f af1d 	beq.w	800ed42 <_printf_float+0xb6>
 800ef08:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ef0c:	ea59 0303 	orrs.w	r3, r9, r3
 800ef10:	d102      	bne.n	800ef18 <_printf_float+0x28c>
 800ef12:	6823      	ldr	r3, [r4, #0]
 800ef14:	07d9      	lsls	r1, r3, #31
 800ef16:	d5d7      	bpl.n	800eec8 <_printf_float+0x23c>
 800ef18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef1c:	4631      	mov	r1, r6
 800ef1e:	4628      	mov	r0, r5
 800ef20:	47b8      	blx	r7
 800ef22:	3001      	adds	r0, #1
 800ef24:	f43f af0d 	beq.w	800ed42 <_printf_float+0xb6>
 800ef28:	f04f 0a00 	mov.w	sl, #0
 800ef2c:	f104 0b1a 	add.w	fp, r4, #26
 800ef30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef32:	425b      	negs	r3, r3
 800ef34:	4553      	cmp	r3, sl
 800ef36:	dc01      	bgt.n	800ef3c <_printf_float+0x2b0>
 800ef38:	464b      	mov	r3, r9
 800ef3a:	e793      	b.n	800ee64 <_printf_float+0x1d8>
 800ef3c:	2301      	movs	r3, #1
 800ef3e:	465a      	mov	r2, fp
 800ef40:	4631      	mov	r1, r6
 800ef42:	4628      	mov	r0, r5
 800ef44:	47b8      	blx	r7
 800ef46:	3001      	adds	r0, #1
 800ef48:	f43f aefb 	beq.w	800ed42 <_printf_float+0xb6>
 800ef4c:	f10a 0a01 	add.w	sl, sl, #1
 800ef50:	e7ee      	b.n	800ef30 <_printf_float+0x2a4>
 800ef52:	bf00      	nop
 800ef54:	7fefffff 	.word	0x7fefffff
 800ef58:	08012819 	.word	0x08012819
 800ef5c:	0801281d 	.word	0x0801281d
 800ef60:	08012821 	.word	0x08012821
 800ef64:	08012825 	.word	0x08012825
 800ef68:	08012829 	.word	0x08012829
 800ef6c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ef6e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ef72:	4553      	cmp	r3, sl
 800ef74:	bfa8      	it	ge
 800ef76:	4653      	movge	r3, sl
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	4699      	mov	r9, r3
 800ef7c:	dc36      	bgt.n	800efec <_printf_float+0x360>
 800ef7e:	f04f 0b00 	mov.w	fp, #0
 800ef82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ef86:	f104 021a 	add.w	r2, r4, #26
 800ef8a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ef8c:	9306      	str	r3, [sp, #24]
 800ef8e:	eba3 0309 	sub.w	r3, r3, r9
 800ef92:	455b      	cmp	r3, fp
 800ef94:	dc31      	bgt.n	800effa <_printf_float+0x36e>
 800ef96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef98:	459a      	cmp	sl, r3
 800ef9a:	dc3a      	bgt.n	800f012 <_printf_float+0x386>
 800ef9c:	6823      	ldr	r3, [r4, #0]
 800ef9e:	07da      	lsls	r2, r3, #31
 800efa0:	d437      	bmi.n	800f012 <_printf_float+0x386>
 800efa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efa4:	ebaa 0903 	sub.w	r9, sl, r3
 800efa8:	9b06      	ldr	r3, [sp, #24]
 800efaa:	ebaa 0303 	sub.w	r3, sl, r3
 800efae:	4599      	cmp	r9, r3
 800efb0:	bfa8      	it	ge
 800efb2:	4699      	movge	r9, r3
 800efb4:	f1b9 0f00 	cmp.w	r9, #0
 800efb8:	dc33      	bgt.n	800f022 <_printf_float+0x396>
 800efba:	f04f 0800 	mov.w	r8, #0
 800efbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800efc2:	f104 0b1a 	add.w	fp, r4, #26
 800efc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efc8:	ebaa 0303 	sub.w	r3, sl, r3
 800efcc:	eba3 0309 	sub.w	r3, r3, r9
 800efd0:	4543      	cmp	r3, r8
 800efd2:	f77f af79 	ble.w	800eec8 <_printf_float+0x23c>
 800efd6:	2301      	movs	r3, #1
 800efd8:	465a      	mov	r2, fp
 800efda:	4631      	mov	r1, r6
 800efdc:	4628      	mov	r0, r5
 800efde:	47b8      	blx	r7
 800efe0:	3001      	adds	r0, #1
 800efe2:	f43f aeae 	beq.w	800ed42 <_printf_float+0xb6>
 800efe6:	f108 0801 	add.w	r8, r8, #1
 800efea:	e7ec      	b.n	800efc6 <_printf_float+0x33a>
 800efec:	4642      	mov	r2, r8
 800efee:	4631      	mov	r1, r6
 800eff0:	4628      	mov	r0, r5
 800eff2:	47b8      	blx	r7
 800eff4:	3001      	adds	r0, #1
 800eff6:	d1c2      	bne.n	800ef7e <_printf_float+0x2f2>
 800eff8:	e6a3      	b.n	800ed42 <_printf_float+0xb6>
 800effa:	2301      	movs	r3, #1
 800effc:	4631      	mov	r1, r6
 800effe:	4628      	mov	r0, r5
 800f000:	9206      	str	r2, [sp, #24]
 800f002:	47b8      	blx	r7
 800f004:	3001      	adds	r0, #1
 800f006:	f43f ae9c 	beq.w	800ed42 <_printf_float+0xb6>
 800f00a:	9a06      	ldr	r2, [sp, #24]
 800f00c:	f10b 0b01 	add.w	fp, fp, #1
 800f010:	e7bb      	b.n	800ef8a <_printf_float+0x2fe>
 800f012:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f016:	4631      	mov	r1, r6
 800f018:	4628      	mov	r0, r5
 800f01a:	47b8      	blx	r7
 800f01c:	3001      	adds	r0, #1
 800f01e:	d1c0      	bne.n	800efa2 <_printf_float+0x316>
 800f020:	e68f      	b.n	800ed42 <_printf_float+0xb6>
 800f022:	9a06      	ldr	r2, [sp, #24]
 800f024:	464b      	mov	r3, r9
 800f026:	4442      	add	r2, r8
 800f028:	4631      	mov	r1, r6
 800f02a:	4628      	mov	r0, r5
 800f02c:	47b8      	blx	r7
 800f02e:	3001      	adds	r0, #1
 800f030:	d1c3      	bne.n	800efba <_printf_float+0x32e>
 800f032:	e686      	b.n	800ed42 <_printf_float+0xb6>
 800f034:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f038:	f1ba 0f01 	cmp.w	sl, #1
 800f03c:	dc01      	bgt.n	800f042 <_printf_float+0x3b6>
 800f03e:	07db      	lsls	r3, r3, #31
 800f040:	d536      	bpl.n	800f0b0 <_printf_float+0x424>
 800f042:	2301      	movs	r3, #1
 800f044:	4642      	mov	r2, r8
 800f046:	4631      	mov	r1, r6
 800f048:	4628      	mov	r0, r5
 800f04a:	47b8      	blx	r7
 800f04c:	3001      	adds	r0, #1
 800f04e:	f43f ae78 	beq.w	800ed42 <_printf_float+0xb6>
 800f052:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f056:	4631      	mov	r1, r6
 800f058:	4628      	mov	r0, r5
 800f05a:	47b8      	blx	r7
 800f05c:	3001      	adds	r0, #1
 800f05e:	f43f ae70 	beq.w	800ed42 <_printf_float+0xb6>
 800f062:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f066:	2200      	movs	r2, #0
 800f068:	2300      	movs	r3, #0
 800f06a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f06e:	f7f1 fd53 	bl	8000b18 <__aeabi_dcmpeq>
 800f072:	b9c0      	cbnz	r0, 800f0a6 <_printf_float+0x41a>
 800f074:	4653      	mov	r3, sl
 800f076:	f108 0201 	add.w	r2, r8, #1
 800f07a:	4631      	mov	r1, r6
 800f07c:	4628      	mov	r0, r5
 800f07e:	47b8      	blx	r7
 800f080:	3001      	adds	r0, #1
 800f082:	d10c      	bne.n	800f09e <_printf_float+0x412>
 800f084:	e65d      	b.n	800ed42 <_printf_float+0xb6>
 800f086:	2301      	movs	r3, #1
 800f088:	465a      	mov	r2, fp
 800f08a:	4631      	mov	r1, r6
 800f08c:	4628      	mov	r0, r5
 800f08e:	47b8      	blx	r7
 800f090:	3001      	adds	r0, #1
 800f092:	f43f ae56 	beq.w	800ed42 <_printf_float+0xb6>
 800f096:	f108 0801 	add.w	r8, r8, #1
 800f09a:	45d0      	cmp	r8, sl
 800f09c:	dbf3      	blt.n	800f086 <_printf_float+0x3fa>
 800f09e:	464b      	mov	r3, r9
 800f0a0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f0a4:	e6df      	b.n	800ee66 <_printf_float+0x1da>
 800f0a6:	f04f 0800 	mov.w	r8, #0
 800f0aa:	f104 0b1a 	add.w	fp, r4, #26
 800f0ae:	e7f4      	b.n	800f09a <_printf_float+0x40e>
 800f0b0:	2301      	movs	r3, #1
 800f0b2:	4642      	mov	r2, r8
 800f0b4:	e7e1      	b.n	800f07a <_printf_float+0x3ee>
 800f0b6:	2301      	movs	r3, #1
 800f0b8:	464a      	mov	r2, r9
 800f0ba:	4631      	mov	r1, r6
 800f0bc:	4628      	mov	r0, r5
 800f0be:	47b8      	blx	r7
 800f0c0:	3001      	adds	r0, #1
 800f0c2:	f43f ae3e 	beq.w	800ed42 <_printf_float+0xb6>
 800f0c6:	f108 0801 	add.w	r8, r8, #1
 800f0ca:	68e3      	ldr	r3, [r4, #12]
 800f0cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f0ce:	1a5b      	subs	r3, r3, r1
 800f0d0:	4543      	cmp	r3, r8
 800f0d2:	dcf0      	bgt.n	800f0b6 <_printf_float+0x42a>
 800f0d4:	e6fc      	b.n	800eed0 <_printf_float+0x244>
 800f0d6:	f04f 0800 	mov.w	r8, #0
 800f0da:	f104 0919 	add.w	r9, r4, #25
 800f0de:	e7f4      	b.n	800f0ca <_printf_float+0x43e>

0800f0e0 <_printf_common>:
 800f0e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0e4:	4616      	mov	r6, r2
 800f0e6:	4698      	mov	r8, r3
 800f0e8:	688a      	ldr	r2, [r1, #8]
 800f0ea:	690b      	ldr	r3, [r1, #16]
 800f0ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f0f0:	4293      	cmp	r3, r2
 800f0f2:	bfb8      	it	lt
 800f0f4:	4613      	movlt	r3, r2
 800f0f6:	6033      	str	r3, [r6, #0]
 800f0f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f0fc:	4607      	mov	r7, r0
 800f0fe:	460c      	mov	r4, r1
 800f100:	b10a      	cbz	r2, 800f106 <_printf_common+0x26>
 800f102:	3301      	adds	r3, #1
 800f104:	6033      	str	r3, [r6, #0]
 800f106:	6823      	ldr	r3, [r4, #0]
 800f108:	0699      	lsls	r1, r3, #26
 800f10a:	bf42      	ittt	mi
 800f10c:	6833      	ldrmi	r3, [r6, #0]
 800f10e:	3302      	addmi	r3, #2
 800f110:	6033      	strmi	r3, [r6, #0]
 800f112:	6825      	ldr	r5, [r4, #0]
 800f114:	f015 0506 	ands.w	r5, r5, #6
 800f118:	d106      	bne.n	800f128 <_printf_common+0x48>
 800f11a:	f104 0a19 	add.w	sl, r4, #25
 800f11e:	68e3      	ldr	r3, [r4, #12]
 800f120:	6832      	ldr	r2, [r6, #0]
 800f122:	1a9b      	subs	r3, r3, r2
 800f124:	42ab      	cmp	r3, r5
 800f126:	dc26      	bgt.n	800f176 <_printf_common+0x96>
 800f128:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f12c:	6822      	ldr	r2, [r4, #0]
 800f12e:	3b00      	subs	r3, #0
 800f130:	bf18      	it	ne
 800f132:	2301      	movne	r3, #1
 800f134:	0692      	lsls	r2, r2, #26
 800f136:	d42b      	bmi.n	800f190 <_printf_common+0xb0>
 800f138:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f13c:	4641      	mov	r1, r8
 800f13e:	4638      	mov	r0, r7
 800f140:	47c8      	blx	r9
 800f142:	3001      	adds	r0, #1
 800f144:	d01e      	beq.n	800f184 <_printf_common+0xa4>
 800f146:	6823      	ldr	r3, [r4, #0]
 800f148:	6922      	ldr	r2, [r4, #16]
 800f14a:	f003 0306 	and.w	r3, r3, #6
 800f14e:	2b04      	cmp	r3, #4
 800f150:	bf02      	ittt	eq
 800f152:	68e5      	ldreq	r5, [r4, #12]
 800f154:	6833      	ldreq	r3, [r6, #0]
 800f156:	1aed      	subeq	r5, r5, r3
 800f158:	68a3      	ldr	r3, [r4, #8]
 800f15a:	bf0c      	ite	eq
 800f15c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f160:	2500      	movne	r5, #0
 800f162:	4293      	cmp	r3, r2
 800f164:	bfc4      	itt	gt
 800f166:	1a9b      	subgt	r3, r3, r2
 800f168:	18ed      	addgt	r5, r5, r3
 800f16a:	2600      	movs	r6, #0
 800f16c:	341a      	adds	r4, #26
 800f16e:	42b5      	cmp	r5, r6
 800f170:	d11a      	bne.n	800f1a8 <_printf_common+0xc8>
 800f172:	2000      	movs	r0, #0
 800f174:	e008      	b.n	800f188 <_printf_common+0xa8>
 800f176:	2301      	movs	r3, #1
 800f178:	4652      	mov	r2, sl
 800f17a:	4641      	mov	r1, r8
 800f17c:	4638      	mov	r0, r7
 800f17e:	47c8      	blx	r9
 800f180:	3001      	adds	r0, #1
 800f182:	d103      	bne.n	800f18c <_printf_common+0xac>
 800f184:	f04f 30ff 	mov.w	r0, #4294967295
 800f188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f18c:	3501      	adds	r5, #1
 800f18e:	e7c6      	b.n	800f11e <_printf_common+0x3e>
 800f190:	18e1      	adds	r1, r4, r3
 800f192:	1c5a      	adds	r2, r3, #1
 800f194:	2030      	movs	r0, #48	@ 0x30
 800f196:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f19a:	4422      	add	r2, r4
 800f19c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f1a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f1a4:	3302      	adds	r3, #2
 800f1a6:	e7c7      	b.n	800f138 <_printf_common+0x58>
 800f1a8:	2301      	movs	r3, #1
 800f1aa:	4622      	mov	r2, r4
 800f1ac:	4641      	mov	r1, r8
 800f1ae:	4638      	mov	r0, r7
 800f1b0:	47c8      	blx	r9
 800f1b2:	3001      	adds	r0, #1
 800f1b4:	d0e6      	beq.n	800f184 <_printf_common+0xa4>
 800f1b6:	3601      	adds	r6, #1
 800f1b8:	e7d9      	b.n	800f16e <_printf_common+0x8e>
	...

0800f1bc <_printf_i>:
 800f1bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f1c0:	7e0f      	ldrb	r7, [r1, #24]
 800f1c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f1c4:	2f78      	cmp	r7, #120	@ 0x78
 800f1c6:	4691      	mov	r9, r2
 800f1c8:	4680      	mov	r8, r0
 800f1ca:	460c      	mov	r4, r1
 800f1cc:	469a      	mov	sl, r3
 800f1ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f1d2:	d807      	bhi.n	800f1e4 <_printf_i+0x28>
 800f1d4:	2f62      	cmp	r7, #98	@ 0x62
 800f1d6:	d80a      	bhi.n	800f1ee <_printf_i+0x32>
 800f1d8:	2f00      	cmp	r7, #0
 800f1da:	f000 80d2 	beq.w	800f382 <_printf_i+0x1c6>
 800f1de:	2f58      	cmp	r7, #88	@ 0x58
 800f1e0:	f000 80b9 	beq.w	800f356 <_printf_i+0x19a>
 800f1e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f1e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f1ec:	e03a      	b.n	800f264 <_printf_i+0xa8>
 800f1ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f1f2:	2b15      	cmp	r3, #21
 800f1f4:	d8f6      	bhi.n	800f1e4 <_printf_i+0x28>
 800f1f6:	a101      	add	r1, pc, #4	@ (adr r1, 800f1fc <_printf_i+0x40>)
 800f1f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f1fc:	0800f255 	.word	0x0800f255
 800f200:	0800f269 	.word	0x0800f269
 800f204:	0800f1e5 	.word	0x0800f1e5
 800f208:	0800f1e5 	.word	0x0800f1e5
 800f20c:	0800f1e5 	.word	0x0800f1e5
 800f210:	0800f1e5 	.word	0x0800f1e5
 800f214:	0800f269 	.word	0x0800f269
 800f218:	0800f1e5 	.word	0x0800f1e5
 800f21c:	0800f1e5 	.word	0x0800f1e5
 800f220:	0800f1e5 	.word	0x0800f1e5
 800f224:	0800f1e5 	.word	0x0800f1e5
 800f228:	0800f369 	.word	0x0800f369
 800f22c:	0800f293 	.word	0x0800f293
 800f230:	0800f323 	.word	0x0800f323
 800f234:	0800f1e5 	.word	0x0800f1e5
 800f238:	0800f1e5 	.word	0x0800f1e5
 800f23c:	0800f38b 	.word	0x0800f38b
 800f240:	0800f1e5 	.word	0x0800f1e5
 800f244:	0800f293 	.word	0x0800f293
 800f248:	0800f1e5 	.word	0x0800f1e5
 800f24c:	0800f1e5 	.word	0x0800f1e5
 800f250:	0800f32b 	.word	0x0800f32b
 800f254:	6833      	ldr	r3, [r6, #0]
 800f256:	1d1a      	adds	r2, r3, #4
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	6032      	str	r2, [r6, #0]
 800f25c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f260:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f264:	2301      	movs	r3, #1
 800f266:	e09d      	b.n	800f3a4 <_printf_i+0x1e8>
 800f268:	6833      	ldr	r3, [r6, #0]
 800f26a:	6820      	ldr	r0, [r4, #0]
 800f26c:	1d19      	adds	r1, r3, #4
 800f26e:	6031      	str	r1, [r6, #0]
 800f270:	0606      	lsls	r6, r0, #24
 800f272:	d501      	bpl.n	800f278 <_printf_i+0xbc>
 800f274:	681d      	ldr	r5, [r3, #0]
 800f276:	e003      	b.n	800f280 <_printf_i+0xc4>
 800f278:	0645      	lsls	r5, r0, #25
 800f27a:	d5fb      	bpl.n	800f274 <_printf_i+0xb8>
 800f27c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f280:	2d00      	cmp	r5, #0
 800f282:	da03      	bge.n	800f28c <_printf_i+0xd0>
 800f284:	232d      	movs	r3, #45	@ 0x2d
 800f286:	426d      	negs	r5, r5
 800f288:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f28c:	4859      	ldr	r0, [pc, #356]	@ (800f3f4 <_printf_i+0x238>)
 800f28e:	230a      	movs	r3, #10
 800f290:	e011      	b.n	800f2b6 <_printf_i+0xfa>
 800f292:	6821      	ldr	r1, [r4, #0]
 800f294:	6833      	ldr	r3, [r6, #0]
 800f296:	0608      	lsls	r0, r1, #24
 800f298:	f853 5b04 	ldr.w	r5, [r3], #4
 800f29c:	d402      	bmi.n	800f2a4 <_printf_i+0xe8>
 800f29e:	0649      	lsls	r1, r1, #25
 800f2a0:	bf48      	it	mi
 800f2a2:	b2ad      	uxthmi	r5, r5
 800f2a4:	2f6f      	cmp	r7, #111	@ 0x6f
 800f2a6:	4853      	ldr	r0, [pc, #332]	@ (800f3f4 <_printf_i+0x238>)
 800f2a8:	6033      	str	r3, [r6, #0]
 800f2aa:	bf14      	ite	ne
 800f2ac:	230a      	movne	r3, #10
 800f2ae:	2308      	moveq	r3, #8
 800f2b0:	2100      	movs	r1, #0
 800f2b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f2b6:	6866      	ldr	r6, [r4, #4]
 800f2b8:	60a6      	str	r6, [r4, #8]
 800f2ba:	2e00      	cmp	r6, #0
 800f2bc:	bfa2      	ittt	ge
 800f2be:	6821      	ldrge	r1, [r4, #0]
 800f2c0:	f021 0104 	bicge.w	r1, r1, #4
 800f2c4:	6021      	strge	r1, [r4, #0]
 800f2c6:	b90d      	cbnz	r5, 800f2cc <_printf_i+0x110>
 800f2c8:	2e00      	cmp	r6, #0
 800f2ca:	d04b      	beq.n	800f364 <_printf_i+0x1a8>
 800f2cc:	4616      	mov	r6, r2
 800f2ce:	fbb5 f1f3 	udiv	r1, r5, r3
 800f2d2:	fb03 5711 	mls	r7, r3, r1, r5
 800f2d6:	5dc7      	ldrb	r7, [r0, r7]
 800f2d8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f2dc:	462f      	mov	r7, r5
 800f2de:	42bb      	cmp	r3, r7
 800f2e0:	460d      	mov	r5, r1
 800f2e2:	d9f4      	bls.n	800f2ce <_printf_i+0x112>
 800f2e4:	2b08      	cmp	r3, #8
 800f2e6:	d10b      	bne.n	800f300 <_printf_i+0x144>
 800f2e8:	6823      	ldr	r3, [r4, #0]
 800f2ea:	07df      	lsls	r7, r3, #31
 800f2ec:	d508      	bpl.n	800f300 <_printf_i+0x144>
 800f2ee:	6923      	ldr	r3, [r4, #16]
 800f2f0:	6861      	ldr	r1, [r4, #4]
 800f2f2:	4299      	cmp	r1, r3
 800f2f4:	bfde      	ittt	le
 800f2f6:	2330      	movle	r3, #48	@ 0x30
 800f2f8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f2fc:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f300:	1b92      	subs	r2, r2, r6
 800f302:	6122      	str	r2, [r4, #16]
 800f304:	f8cd a000 	str.w	sl, [sp]
 800f308:	464b      	mov	r3, r9
 800f30a:	aa03      	add	r2, sp, #12
 800f30c:	4621      	mov	r1, r4
 800f30e:	4640      	mov	r0, r8
 800f310:	f7ff fee6 	bl	800f0e0 <_printf_common>
 800f314:	3001      	adds	r0, #1
 800f316:	d14a      	bne.n	800f3ae <_printf_i+0x1f2>
 800f318:	f04f 30ff 	mov.w	r0, #4294967295
 800f31c:	b004      	add	sp, #16
 800f31e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f322:	6823      	ldr	r3, [r4, #0]
 800f324:	f043 0320 	orr.w	r3, r3, #32
 800f328:	6023      	str	r3, [r4, #0]
 800f32a:	4833      	ldr	r0, [pc, #204]	@ (800f3f8 <_printf_i+0x23c>)
 800f32c:	2778      	movs	r7, #120	@ 0x78
 800f32e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f332:	6823      	ldr	r3, [r4, #0]
 800f334:	6831      	ldr	r1, [r6, #0]
 800f336:	061f      	lsls	r7, r3, #24
 800f338:	f851 5b04 	ldr.w	r5, [r1], #4
 800f33c:	d402      	bmi.n	800f344 <_printf_i+0x188>
 800f33e:	065f      	lsls	r7, r3, #25
 800f340:	bf48      	it	mi
 800f342:	b2ad      	uxthmi	r5, r5
 800f344:	6031      	str	r1, [r6, #0]
 800f346:	07d9      	lsls	r1, r3, #31
 800f348:	bf44      	itt	mi
 800f34a:	f043 0320 	orrmi.w	r3, r3, #32
 800f34e:	6023      	strmi	r3, [r4, #0]
 800f350:	b11d      	cbz	r5, 800f35a <_printf_i+0x19e>
 800f352:	2310      	movs	r3, #16
 800f354:	e7ac      	b.n	800f2b0 <_printf_i+0xf4>
 800f356:	4827      	ldr	r0, [pc, #156]	@ (800f3f4 <_printf_i+0x238>)
 800f358:	e7e9      	b.n	800f32e <_printf_i+0x172>
 800f35a:	6823      	ldr	r3, [r4, #0]
 800f35c:	f023 0320 	bic.w	r3, r3, #32
 800f360:	6023      	str	r3, [r4, #0]
 800f362:	e7f6      	b.n	800f352 <_printf_i+0x196>
 800f364:	4616      	mov	r6, r2
 800f366:	e7bd      	b.n	800f2e4 <_printf_i+0x128>
 800f368:	6833      	ldr	r3, [r6, #0]
 800f36a:	6825      	ldr	r5, [r4, #0]
 800f36c:	6961      	ldr	r1, [r4, #20]
 800f36e:	1d18      	adds	r0, r3, #4
 800f370:	6030      	str	r0, [r6, #0]
 800f372:	062e      	lsls	r6, r5, #24
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	d501      	bpl.n	800f37c <_printf_i+0x1c0>
 800f378:	6019      	str	r1, [r3, #0]
 800f37a:	e002      	b.n	800f382 <_printf_i+0x1c6>
 800f37c:	0668      	lsls	r0, r5, #25
 800f37e:	d5fb      	bpl.n	800f378 <_printf_i+0x1bc>
 800f380:	8019      	strh	r1, [r3, #0]
 800f382:	2300      	movs	r3, #0
 800f384:	6123      	str	r3, [r4, #16]
 800f386:	4616      	mov	r6, r2
 800f388:	e7bc      	b.n	800f304 <_printf_i+0x148>
 800f38a:	6833      	ldr	r3, [r6, #0]
 800f38c:	1d1a      	adds	r2, r3, #4
 800f38e:	6032      	str	r2, [r6, #0]
 800f390:	681e      	ldr	r6, [r3, #0]
 800f392:	6862      	ldr	r2, [r4, #4]
 800f394:	2100      	movs	r1, #0
 800f396:	4630      	mov	r0, r6
 800f398:	f7f0 ff42 	bl	8000220 <memchr>
 800f39c:	b108      	cbz	r0, 800f3a2 <_printf_i+0x1e6>
 800f39e:	1b80      	subs	r0, r0, r6
 800f3a0:	6060      	str	r0, [r4, #4]
 800f3a2:	6863      	ldr	r3, [r4, #4]
 800f3a4:	6123      	str	r3, [r4, #16]
 800f3a6:	2300      	movs	r3, #0
 800f3a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f3ac:	e7aa      	b.n	800f304 <_printf_i+0x148>
 800f3ae:	6923      	ldr	r3, [r4, #16]
 800f3b0:	4632      	mov	r2, r6
 800f3b2:	4649      	mov	r1, r9
 800f3b4:	4640      	mov	r0, r8
 800f3b6:	47d0      	blx	sl
 800f3b8:	3001      	adds	r0, #1
 800f3ba:	d0ad      	beq.n	800f318 <_printf_i+0x15c>
 800f3bc:	6823      	ldr	r3, [r4, #0]
 800f3be:	079b      	lsls	r3, r3, #30
 800f3c0:	d413      	bmi.n	800f3ea <_printf_i+0x22e>
 800f3c2:	68e0      	ldr	r0, [r4, #12]
 800f3c4:	9b03      	ldr	r3, [sp, #12]
 800f3c6:	4298      	cmp	r0, r3
 800f3c8:	bfb8      	it	lt
 800f3ca:	4618      	movlt	r0, r3
 800f3cc:	e7a6      	b.n	800f31c <_printf_i+0x160>
 800f3ce:	2301      	movs	r3, #1
 800f3d0:	4632      	mov	r2, r6
 800f3d2:	4649      	mov	r1, r9
 800f3d4:	4640      	mov	r0, r8
 800f3d6:	47d0      	blx	sl
 800f3d8:	3001      	adds	r0, #1
 800f3da:	d09d      	beq.n	800f318 <_printf_i+0x15c>
 800f3dc:	3501      	adds	r5, #1
 800f3de:	68e3      	ldr	r3, [r4, #12]
 800f3e0:	9903      	ldr	r1, [sp, #12]
 800f3e2:	1a5b      	subs	r3, r3, r1
 800f3e4:	42ab      	cmp	r3, r5
 800f3e6:	dcf2      	bgt.n	800f3ce <_printf_i+0x212>
 800f3e8:	e7eb      	b.n	800f3c2 <_printf_i+0x206>
 800f3ea:	2500      	movs	r5, #0
 800f3ec:	f104 0619 	add.w	r6, r4, #25
 800f3f0:	e7f5      	b.n	800f3de <_printf_i+0x222>
 800f3f2:	bf00      	nop
 800f3f4:	0801282b 	.word	0x0801282b
 800f3f8:	0801283c 	.word	0x0801283c

0800f3fc <_scanf_float>:
 800f3fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f400:	b087      	sub	sp, #28
 800f402:	4617      	mov	r7, r2
 800f404:	9303      	str	r3, [sp, #12]
 800f406:	688b      	ldr	r3, [r1, #8]
 800f408:	1e5a      	subs	r2, r3, #1
 800f40a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f40e:	bf81      	itttt	hi
 800f410:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f414:	eb03 0b05 	addhi.w	fp, r3, r5
 800f418:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f41c:	608b      	strhi	r3, [r1, #8]
 800f41e:	680b      	ldr	r3, [r1, #0]
 800f420:	460a      	mov	r2, r1
 800f422:	f04f 0500 	mov.w	r5, #0
 800f426:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800f42a:	f842 3b1c 	str.w	r3, [r2], #28
 800f42e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f432:	4680      	mov	r8, r0
 800f434:	460c      	mov	r4, r1
 800f436:	bf98      	it	ls
 800f438:	f04f 0b00 	movls.w	fp, #0
 800f43c:	9201      	str	r2, [sp, #4]
 800f43e:	4616      	mov	r6, r2
 800f440:	46aa      	mov	sl, r5
 800f442:	46a9      	mov	r9, r5
 800f444:	9502      	str	r5, [sp, #8]
 800f446:	68a2      	ldr	r2, [r4, #8]
 800f448:	b152      	cbz	r2, 800f460 <_scanf_float+0x64>
 800f44a:	683b      	ldr	r3, [r7, #0]
 800f44c:	781b      	ldrb	r3, [r3, #0]
 800f44e:	2b4e      	cmp	r3, #78	@ 0x4e
 800f450:	d864      	bhi.n	800f51c <_scanf_float+0x120>
 800f452:	2b40      	cmp	r3, #64	@ 0x40
 800f454:	d83c      	bhi.n	800f4d0 <_scanf_float+0xd4>
 800f456:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800f45a:	b2c8      	uxtb	r0, r1
 800f45c:	280e      	cmp	r0, #14
 800f45e:	d93a      	bls.n	800f4d6 <_scanf_float+0xda>
 800f460:	f1b9 0f00 	cmp.w	r9, #0
 800f464:	d003      	beq.n	800f46e <_scanf_float+0x72>
 800f466:	6823      	ldr	r3, [r4, #0]
 800f468:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f46c:	6023      	str	r3, [r4, #0]
 800f46e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f472:	f1ba 0f01 	cmp.w	sl, #1
 800f476:	f200 8117 	bhi.w	800f6a8 <_scanf_float+0x2ac>
 800f47a:	9b01      	ldr	r3, [sp, #4]
 800f47c:	429e      	cmp	r6, r3
 800f47e:	f200 8108 	bhi.w	800f692 <_scanf_float+0x296>
 800f482:	2001      	movs	r0, #1
 800f484:	b007      	add	sp, #28
 800f486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f48a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800f48e:	2a0d      	cmp	r2, #13
 800f490:	d8e6      	bhi.n	800f460 <_scanf_float+0x64>
 800f492:	a101      	add	r1, pc, #4	@ (adr r1, 800f498 <_scanf_float+0x9c>)
 800f494:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f498:	0800f5df 	.word	0x0800f5df
 800f49c:	0800f461 	.word	0x0800f461
 800f4a0:	0800f461 	.word	0x0800f461
 800f4a4:	0800f461 	.word	0x0800f461
 800f4a8:	0800f63f 	.word	0x0800f63f
 800f4ac:	0800f617 	.word	0x0800f617
 800f4b0:	0800f461 	.word	0x0800f461
 800f4b4:	0800f461 	.word	0x0800f461
 800f4b8:	0800f5ed 	.word	0x0800f5ed
 800f4bc:	0800f461 	.word	0x0800f461
 800f4c0:	0800f461 	.word	0x0800f461
 800f4c4:	0800f461 	.word	0x0800f461
 800f4c8:	0800f461 	.word	0x0800f461
 800f4cc:	0800f5a5 	.word	0x0800f5a5
 800f4d0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800f4d4:	e7db      	b.n	800f48e <_scanf_float+0x92>
 800f4d6:	290e      	cmp	r1, #14
 800f4d8:	d8c2      	bhi.n	800f460 <_scanf_float+0x64>
 800f4da:	a001      	add	r0, pc, #4	@ (adr r0, 800f4e0 <_scanf_float+0xe4>)
 800f4dc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f4e0:	0800f595 	.word	0x0800f595
 800f4e4:	0800f461 	.word	0x0800f461
 800f4e8:	0800f595 	.word	0x0800f595
 800f4ec:	0800f62b 	.word	0x0800f62b
 800f4f0:	0800f461 	.word	0x0800f461
 800f4f4:	0800f53d 	.word	0x0800f53d
 800f4f8:	0800f57b 	.word	0x0800f57b
 800f4fc:	0800f57b 	.word	0x0800f57b
 800f500:	0800f57b 	.word	0x0800f57b
 800f504:	0800f57b 	.word	0x0800f57b
 800f508:	0800f57b 	.word	0x0800f57b
 800f50c:	0800f57b 	.word	0x0800f57b
 800f510:	0800f57b 	.word	0x0800f57b
 800f514:	0800f57b 	.word	0x0800f57b
 800f518:	0800f57b 	.word	0x0800f57b
 800f51c:	2b6e      	cmp	r3, #110	@ 0x6e
 800f51e:	d809      	bhi.n	800f534 <_scanf_float+0x138>
 800f520:	2b60      	cmp	r3, #96	@ 0x60
 800f522:	d8b2      	bhi.n	800f48a <_scanf_float+0x8e>
 800f524:	2b54      	cmp	r3, #84	@ 0x54
 800f526:	d07b      	beq.n	800f620 <_scanf_float+0x224>
 800f528:	2b59      	cmp	r3, #89	@ 0x59
 800f52a:	d199      	bne.n	800f460 <_scanf_float+0x64>
 800f52c:	2d07      	cmp	r5, #7
 800f52e:	d197      	bne.n	800f460 <_scanf_float+0x64>
 800f530:	2508      	movs	r5, #8
 800f532:	e02c      	b.n	800f58e <_scanf_float+0x192>
 800f534:	2b74      	cmp	r3, #116	@ 0x74
 800f536:	d073      	beq.n	800f620 <_scanf_float+0x224>
 800f538:	2b79      	cmp	r3, #121	@ 0x79
 800f53a:	e7f6      	b.n	800f52a <_scanf_float+0x12e>
 800f53c:	6821      	ldr	r1, [r4, #0]
 800f53e:	05c8      	lsls	r0, r1, #23
 800f540:	d51b      	bpl.n	800f57a <_scanf_float+0x17e>
 800f542:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800f546:	6021      	str	r1, [r4, #0]
 800f548:	f109 0901 	add.w	r9, r9, #1
 800f54c:	f1bb 0f00 	cmp.w	fp, #0
 800f550:	d003      	beq.n	800f55a <_scanf_float+0x15e>
 800f552:	3201      	adds	r2, #1
 800f554:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f558:	60a2      	str	r2, [r4, #8]
 800f55a:	68a3      	ldr	r3, [r4, #8]
 800f55c:	3b01      	subs	r3, #1
 800f55e:	60a3      	str	r3, [r4, #8]
 800f560:	6923      	ldr	r3, [r4, #16]
 800f562:	3301      	adds	r3, #1
 800f564:	6123      	str	r3, [r4, #16]
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	3b01      	subs	r3, #1
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	607b      	str	r3, [r7, #4]
 800f56e:	f340 8087 	ble.w	800f680 <_scanf_float+0x284>
 800f572:	683b      	ldr	r3, [r7, #0]
 800f574:	3301      	adds	r3, #1
 800f576:	603b      	str	r3, [r7, #0]
 800f578:	e765      	b.n	800f446 <_scanf_float+0x4a>
 800f57a:	eb1a 0105 	adds.w	r1, sl, r5
 800f57e:	f47f af6f 	bne.w	800f460 <_scanf_float+0x64>
 800f582:	6822      	ldr	r2, [r4, #0]
 800f584:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800f588:	6022      	str	r2, [r4, #0]
 800f58a:	460d      	mov	r5, r1
 800f58c:	468a      	mov	sl, r1
 800f58e:	f806 3b01 	strb.w	r3, [r6], #1
 800f592:	e7e2      	b.n	800f55a <_scanf_float+0x15e>
 800f594:	6822      	ldr	r2, [r4, #0]
 800f596:	0610      	lsls	r0, r2, #24
 800f598:	f57f af62 	bpl.w	800f460 <_scanf_float+0x64>
 800f59c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f5a0:	6022      	str	r2, [r4, #0]
 800f5a2:	e7f4      	b.n	800f58e <_scanf_float+0x192>
 800f5a4:	f1ba 0f00 	cmp.w	sl, #0
 800f5a8:	d10e      	bne.n	800f5c8 <_scanf_float+0x1cc>
 800f5aa:	f1b9 0f00 	cmp.w	r9, #0
 800f5ae:	d10e      	bne.n	800f5ce <_scanf_float+0x1d2>
 800f5b0:	6822      	ldr	r2, [r4, #0]
 800f5b2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f5b6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f5ba:	d108      	bne.n	800f5ce <_scanf_float+0x1d2>
 800f5bc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f5c0:	6022      	str	r2, [r4, #0]
 800f5c2:	f04f 0a01 	mov.w	sl, #1
 800f5c6:	e7e2      	b.n	800f58e <_scanf_float+0x192>
 800f5c8:	f1ba 0f02 	cmp.w	sl, #2
 800f5cc:	d055      	beq.n	800f67a <_scanf_float+0x27e>
 800f5ce:	2d01      	cmp	r5, #1
 800f5d0:	d002      	beq.n	800f5d8 <_scanf_float+0x1dc>
 800f5d2:	2d04      	cmp	r5, #4
 800f5d4:	f47f af44 	bne.w	800f460 <_scanf_float+0x64>
 800f5d8:	3501      	adds	r5, #1
 800f5da:	b2ed      	uxtb	r5, r5
 800f5dc:	e7d7      	b.n	800f58e <_scanf_float+0x192>
 800f5de:	f1ba 0f01 	cmp.w	sl, #1
 800f5e2:	f47f af3d 	bne.w	800f460 <_scanf_float+0x64>
 800f5e6:	f04f 0a02 	mov.w	sl, #2
 800f5ea:	e7d0      	b.n	800f58e <_scanf_float+0x192>
 800f5ec:	b97d      	cbnz	r5, 800f60e <_scanf_float+0x212>
 800f5ee:	f1b9 0f00 	cmp.w	r9, #0
 800f5f2:	f47f af38 	bne.w	800f466 <_scanf_float+0x6a>
 800f5f6:	6822      	ldr	r2, [r4, #0]
 800f5f8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f5fc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f600:	f040 8108 	bne.w	800f814 <_scanf_float+0x418>
 800f604:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f608:	6022      	str	r2, [r4, #0]
 800f60a:	2501      	movs	r5, #1
 800f60c:	e7bf      	b.n	800f58e <_scanf_float+0x192>
 800f60e:	2d03      	cmp	r5, #3
 800f610:	d0e2      	beq.n	800f5d8 <_scanf_float+0x1dc>
 800f612:	2d05      	cmp	r5, #5
 800f614:	e7de      	b.n	800f5d4 <_scanf_float+0x1d8>
 800f616:	2d02      	cmp	r5, #2
 800f618:	f47f af22 	bne.w	800f460 <_scanf_float+0x64>
 800f61c:	2503      	movs	r5, #3
 800f61e:	e7b6      	b.n	800f58e <_scanf_float+0x192>
 800f620:	2d06      	cmp	r5, #6
 800f622:	f47f af1d 	bne.w	800f460 <_scanf_float+0x64>
 800f626:	2507      	movs	r5, #7
 800f628:	e7b1      	b.n	800f58e <_scanf_float+0x192>
 800f62a:	6822      	ldr	r2, [r4, #0]
 800f62c:	0591      	lsls	r1, r2, #22
 800f62e:	f57f af17 	bpl.w	800f460 <_scanf_float+0x64>
 800f632:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800f636:	6022      	str	r2, [r4, #0]
 800f638:	f8cd 9008 	str.w	r9, [sp, #8]
 800f63c:	e7a7      	b.n	800f58e <_scanf_float+0x192>
 800f63e:	6822      	ldr	r2, [r4, #0]
 800f640:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800f644:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f648:	d006      	beq.n	800f658 <_scanf_float+0x25c>
 800f64a:	0550      	lsls	r0, r2, #21
 800f64c:	f57f af08 	bpl.w	800f460 <_scanf_float+0x64>
 800f650:	f1b9 0f00 	cmp.w	r9, #0
 800f654:	f000 80de 	beq.w	800f814 <_scanf_float+0x418>
 800f658:	0591      	lsls	r1, r2, #22
 800f65a:	bf58      	it	pl
 800f65c:	9902      	ldrpl	r1, [sp, #8]
 800f65e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f662:	bf58      	it	pl
 800f664:	eba9 0101 	subpl.w	r1, r9, r1
 800f668:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800f66c:	bf58      	it	pl
 800f66e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f672:	6022      	str	r2, [r4, #0]
 800f674:	f04f 0900 	mov.w	r9, #0
 800f678:	e789      	b.n	800f58e <_scanf_float+0x192>
 800f67a:	f04f 0a03 	mov.w	sl, #3
 800f67e:	e786      	b.n	800f58e <_scanf_float+0x192>
 800f680:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f684:	4639      	mov	r1, r7
 800f686:	4640      	mov	r0, r8
 800f688:	4798      	blx	r3
 800f68a:	2800      	cmp	r0, #0
 800f68c:	f43f aedb 	beq.w	800f446 <_scanf_float+0x4a>
 800f690:	e6e6      	b.n	800f460 <_scanf_float+0x64>
 800f692:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f696:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f69a:	463a      	mov	r2, r7
 800f69c:	4640      	mov	r0, r8
 800f69e:	4798      	blx	r3
 800f6a0:	6923      	ldr	r3, [r4, #16]
 800f6a2:	3b01      	subs	r3, #1
 800f6a4:	6123      	str	r3, [r4, #16]
 800f6a6:	e6e8      	b.n	800f47a <_scanf_float+0x7e>
 800f6a8:	1e6b      	subs	r3, r5, #1
 800f6aa:	2b06      	cmp	r3, #6
 800f6ac:	d824      	bhi.n	800f6f8 <_scanf_float+0x2fc>
 800f6ae:	2d02      	cmp	r5, #2
 800f6b0:	d836      	bhi.n	800f720 <_scanf_float+0x324>
 800f6b2:	9b01      	ldr	r3, [sp, #4]
 800f6b4:	429e      	cmp	r6, r3
 800f6b6:	f67f aee4 	bls.w	800f482 <_scanf_float+0x86>
 800f6ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f6be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f6c2:	463a      	mov	r2, r7
 800f6c4:	4640      	mov	r0, r8
 800f6c6:	4798      	blx	r3
 800f6c8:	6923      	ldr	r3, [r4, #16]
 800f6ca:	3b01      	subs	r3, #1
 800f6cc:	6123      	str	r3, [r4, #16]
 800f6ce:	e7f0      	b.n	800f6b2 <_scanf_float+0x2b6>
 800f6d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f6d4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800f6d8:	463a      	mov	r2, r7
 800f6da:	4640      	mov	r0, r8
 800f6dc:	4798      	blx	r3
 800f6de:	6923      	ldr	r3, [r4, #16]
 800f6e0:	3b01      	subs	r3, #1
 800f6e2:	6123      	str	r3, [r4, #16]
 800f6e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f6e8:	fa5f fa8a 	uxtb.w	sl, sl
 800f6ec:	f1ba 0f02 	cmp.w	sl, #2
 800f6f0:	d1ee      	bne.n	800f6d0 <_scanf_float+0x2d4>
 800f6f2:	3d03      	subs	r5, #3
 800f6f4:	b2ed      	uxtb	r5, r5
 800f6f6:	1b76      	subs	r6, r6, r5
 800f6f8:	6823      	ldr	r3, [r4, #0]
 800f6fa:	05da      	lsls	r2, r3, #23
 800f6fc:	d530      	bpl.n	800f760 <_scanf_float+0x364>
 800f6fe:	055b      	lsls	r3, r3, #21
 800f700:	d511      	bpl.n	800f726 <_scanf_float+0x32a>
 800f702:	9b01      	ldr	r3, [sp, #4]
 800f704:	429e      	cmp	r6, r3
 800f706:	f67f aebc 	bls.w	800f482 <_scanf_float+0x86>
 800f70a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f70e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f712:	463a      	mov	r2, r7
 800f714:	4640      	mov	r0, r8
 800f716:	4798      	blx	r3
 800f718:	6923      	ldr	r3, [r4, #16]
 800f71a:	3b01      	subs	r3, #1
 800f71c:	6123      	str	r3, [r4, #16]
 800f71e:	e7f0      	b.n	800f702 <_scanf_float+0x306>
 800f720:	46aa      	mov	sl, r5
 800f722:	46b3      	mov	fp, r6
 800f724:	e7de      	b.n	800f6e4 <_scanf_float+0x2e8>
 800f726:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f72a:	6923      	ldr	r3, [r4, #16]
 800f72c:	2965      	cmp	r1, #101	@ 0x65
 800f72e:	f103 33ff 	add.w	r3, r3, #4294967295
 800f732:	f106 35ff 	add.w	r5, r6, #4294967295
 800f736:	6123      	str	r3, [r4, #16]
 800f738:	d00c      	beq.n	800f754 <_scanf_float+0x358>
 800f73a:	2945      	cmp	r1, #69	@ 0x45
 800f73c:	d00a      	beq.n	800f754 <_scanf_float+0x358>
 800f73e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f742:	463a      	mov	r2, r7
 800f744:	4640      	mov	r0, r8
 800f746:	4798      	blx	r3
 800f748:	6923      	ldr	r3, [r4, #16]
 800f74a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f74e:	3b01      	subs	r3, #1
 800f750:	1eb5      	subs	r5, r6, #2
 800f752:	6123      	str	r3, [r4, #16]
 800f754:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f758:	463a      	mov	r2, r7
 800f75a:	4640      	mov	r0, r8
 800f75c:	4798      	blx	r3
 800f75e:	462e      	mov	r6, r5
 800f760:	6822      	ldr	r2, [r4, #0]
 800f762:	f012 0210 	ands.w	r2, r2, #16
 800f766:	d001      	beq.n	800f76c <_scanf_float+0x370>
 800f768:	2000      	movs	r0, #0
 800f76a:	e68b      	b.n	800f484 <_scanf_float+0x88>
 800f76c:	7032      	strb	r2, [r6, #0]
 800f76e:	6823      	ldr	r3, [r4, #0]
 800f770:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f774:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f778:	d11c      	bne.n	800f7b4 <_scanf_float+0x3b8>
 800f77a:	9b02      	ldr	r3, [sp, #8]
 800f77c:	454b      	cmp	r3, r9
 800f77e:	eba3 0209 	sub.w	r2, r3, r9
 800f782:	d123      	bne.n	800f7cc <_scanf_float+0x3d0>
 800f784:	9901      	ldr	r1, [sp, #4]
 800f786:	2200      	movs	r2, #0
 800f788:	4640      	mov	r0, r8
 800f78a:	f7ff f95d 	bl	800ea48 <_strtod_r>
 800f78e:	9b03      	ldr	r3, [sp, #12]
 800f790:	6821      	ldr	r1, [r4, #0]
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	f011 0f02 	tst.w	r1, #2
 800f798:	ec57 6b10 	vmov	r6, r7, d0
 800f79c:	f103 0204 	add.w	r2, r3, #4
 800f7a0:	d01f      	beq.n	800f7e2 <_scanf_float+0x3e6>
 800f7a2:	9903      	ldr	r1, [sp, #12]
 800f7a4:	600a      	str	r2, [r1, #0]
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	e9c3 6700 	strd	r6, r7, [r3]
 800f7ac:	68e3      	ldr	r3, [r4, #12]
 800f7ae:	3301      	adds	r3, #1
 800f7b0:	60e3      	str	r3, [r4, #12]
 800f7b2:	e7d9      	b.n	800f768 <_scanf_float+0x36c>
 800f7b4:	9b04      	ldr	r3, [sp, #16]
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d0e4      	beq.n	800f784 <_scanf_float+0x388>
 800f7ba:	9905      	ldr	r1, [sp, #20]
 800f7bc:	230a      	movs	r3, #10
 800f7be:	3101      	adds	r1, #1
 800f7c0:	4640      	mov	r0, r8
 800f7c2:	f7ff f9c1 	bl	800eb48 <_strtol_r>
 800f7c6:	9b04      	ldr	r3, [sp, #16]
 800f7c8:	9e05      	ldr	r6, [sp, #20]
 800f7ca:	1ac2      	subs	r2, r0, r3
 800f7cc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800f7d0:	429e      	cmp	r6, r3
 800f7d2:	bf28      	it	cs
 800f7d4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800f7d8:	4910      	ldr	r1, [pc, #64]	@ (800f81c <_scanf_float+0x420>)
 800f7da:	4630      	mov	r0, r6
 800f7dc:	f000 f976 	bl	800facc <siprintf>
 800f7e0:	e7d0      	b.n	800f784 <_scanf_float+0x388>
 800f7e2:	f011 0f04 	tst.w	r1, #4
 800f7e6:	9903      	ldr	r1, [sp, #12]
 800f7e8:	600a      	str	r2, [r1, #0]
 800f7ea:	d1dc      	bne.n	800f7a6 <_scanf_float+0x3aa>
 800f7ec:	681d      	ldr	r5, [r3, #0]
 800f7ee:	4632      	mov	r2, r6
 800f7f0:	463b      	mov	r3, r7
 800f7f2:	4630      	mov	r0, r6
 800f7f4:	4639      	mov	r1, r7
 800f7f6:	f7f1 f9c1 	bl	8000b7c <__aeabi_dcmpun>
 800f7fa:	b128      	cbz	r0, 800f808 <_scanf_float+0x40c>
 800f7fc:	4808      	ldr	r0, [pc, #32]	@ (800f820 <_scanf_float+0x424>)
 800f7fe:	f000 fb17 	bl	800fe30 <nanf>
 800f802:	ed85 0a00 	vstr	s0, [r5]
 800f806:	e7d1      	b.n	800f7ac <_scanf_float+0x3b0>
 800f808:	4630      	mov	r0, r6
 800f80a:	4639      	mov	r1, r7
 800f80c:	f7f1 fa14 	bl	8000c38 <__aeabi_d2f>
 800f810:	6028      	str	r0, [r5, #0]
 800f812:	e7cb      	b.n	800f7ac <_scanf_float+0x3b0>
 800f814:	f04f 0900 	mov.w	r9, #0
 800f818:	e629      	b.n	800f46e <_scanf_float+0x72>
 800f81a:	bf00      	nop
 800f81c:	0801284d 	.word	0x0801284d
 800f820:	08012895 	.word	0x08012895

0800f824 <std>:
 800f824:	2300      	movs	r3, #0
 800f826:	b510      	push	{r4, lr}
 800f828:	4604      	mov	r4, r0
 800f82a:	e9c0 3300 	strd	r3, r3, [r0]
 800f82e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f832:	6083      	str	r3, [r0, #8]
 800f834:	8181      	strh	r1, [r0, #12]
 800f836:	6643      	str	r3, [r0, #100]	@ 0x64
 800f838:	81c2      	strh	r2, [r0, #14]
 800f83a:	6183      	str	r3, [r0, #24]
 800f83c:	4619      	mov	r1, r3
 800f83e:	2208      	movs	r2, #8
 800f840:	305c      	adds	r0, #92	@ 0x5c
 800f842:	f000 fa3b 	bl	800fcbc <memset>
 800f846:	4b0d      	ldr	r3, [pc, #52]	@ (800f87c <std+0x58>)
 800f848:	6263      	str	r3, [r4, #36]	@ 0x24
 800f84a:	4b0d      	ldr	r3, [pc, #52]	@ (800f880 <std+0x5c>)
 800f84c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f84e:	4b0d      	ldr	r3, [pc, #52]	@ (800f884 <std+0x60>)
 800f850:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f852:	4b0d      	ldr	r3, [pc, #52]	@ (800f888 <std+0x64>)
 800f854:	6323      	str	r3, [r4, #48]	@ 0x30
 800f856:	4b0d      	ldr	r3, [pc, #52]	@ (800f88c <std+0x68>)
 800f858:	6224      	str	r4, [r4, #32]
 800f85a:	429c      	cmp	r4, r3
 800f85c:	d006      	beq.n	800f86c <std+0x48>
 800f85e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f862:	4294      	cmp	r4, r2
 800f864:	d002      	beq.n	800f86c <std+0x48>
 800f866:	33d0      	adds	r3, #208	@ 0xd0
 800f868:	429c      	cmp	r4, r3
 800f86a:	d105      	bne.n	800f878 <std+0x54>
 800f86c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f874:	f000 bac0 	b.w	800fdf8 <__retarget_lock_init_recursive>
 800f878:	bd10      	pop	{r4, pc}
 800f87a:	bf00      	nop
 800f87c:	0800fb0d 	.word	0x0800fb0d
 800f880:	0800fb2f 	.word	0x0800fb2f
 800f884:	0800fb67 	.word	0x0800fb67
 800f888:	0800fb8b 	.word	0x0800fb8b
 800f88c:	2000141c 	.word	0x2000141c

0800f890 <stdio_exit_handler>:
 800f890:	4a02      	ldr	r2, [pc, #8]	@ (800f89c <stdio_exit_handler+0xc>)
 800f892:	4903      	ldr	r1, [pc, #12]	@ (800f8a0 <stdio_exit_handler+0x10>)
 800f894:	4803      	ldr	r0, [pc, #12]	@ (800f8a4 <stdio_exit_handler+0x14>)
 800f896:	f000 b869 	b.w	800f96c <_fwalk_sglue>
 800f89a:	bf00      	nop
 800f89c:	2000002c 	.word	0x2000002c
 800f8a0:	08011f71 	.word	0x08011f71
 800f8a4:	200001a8 	.word	0x200001a8

0800f8a8 <cleanup_stdio>:
 800f8a8:	6841      	ldr	r1, [r0, #4]
 800f8aa:	4b0c      	ldr	r3, [pc, #48]	@ (800f8dc <cleanup_stdio+0x34>)
 800f8ac:	4299      	cmp	r1, r3
 800f8ae:	b510      	push	{r4, lr}
 800f8b0:	4604      	mov	r4, r0
 800f8b2:	d001      	beq.n	800f8b8 <cleanup_stdio+0x10>
 800f8b4:	f002 fb5c 	bl	8011f70 <_fflush_r>
 800f8b8:	68a1      	ldr	r1, [r4, #8]
 800f8ba:	4b09      	ldr	r3, [pc, #36]	@ (800f8e0 <cleanup_stdio+0x38>)
 800f8bc:	4299      	cmp	r1, r3
 800f8be:	d002      	beq.n	800f8c6 <cleanup_stdio+0x1e>
 800f8c0:	4620      	mov	r0, r4
 800f8c2:	f002 fb55 	bl	8011f70 <_fflush_r>
 800f8c6:	68e1      	ldr	r1, [r4, #12]
 800f8c8:	4b06      	ldr	r3, [pc, #24]	@ (800f8e4 <cleanup_stdio+0x3c>)
 800f8ca:	4299      	cmp	r1, r3
 800f8cc:	d004      	beq.n	800f8d8 <cleanup_stdio+0x30>
 800f8ce:	4620      	mov	r0, r4
 800f8d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f8d4:	f002 bb4c 	b.w	8011f70 <_fflush_r>
 800f8d8:	bd10      	pop	{r4, pc}
 800f8da:	bf00      	nop
 800f8dc:	2000141c 	.word	0x2000141c
 800f8e0:	20001484 	.word	0x20001484
 800f8e4:	200014ec 	.word	0x200014ec

0800f8e8 <global_stdio_init.part.0>:
 800f8e8:	b510      	push	{r4, lr}
 800f8ea:	4b0b      	ldr	r3, [pc, #44]	@ (800f918 <global_stdio_init.part.0+0x30>)
 800f8ec:	4c0b      	ldr	r4, [pc, #44]	@ (800f91c <global_stdio_init.part.0+0x34>)
 800f8ee:	4a0c      	ldr	r2, [pc, #48]	@ (800f920 <global_stdio_init.part.0+0x38>)
 800f8f0:	601a      	str	r2, [r3, #0]
 800f8f2:	4620      	mov	r0, r4
 800f8f4:	2200      	movs	r2, #0
 800f8f6:	2104      	movs	r1, #4
 800f8f8:	f7ff ff94 	bl	800f824 <std>
 800f8fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f900:	2201      	movs	r2, #1
 800f902:	2109      	movs	r1, #9
 800f904:	f7ff ff8e 	bl	800f824 <std>
 800f908:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f90c:	2202      	movs	r2, #2
 800f90e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f912:	2112      	movs	r1, #18
 800f914:	f7ff bf86 	b.w	800f824 <std>
 800f918:	20001554 	.word	0x20001554
 800f91c:	2000141c 	.word	0x2000141c
 800f920:	0800f891 	.word	0x0800f891

0800f924 <__sfp_lock_acquire>:
 800f924:	4801      	ldr	r0, [pc, #4]	@ (800f92c <__sfp_lock_acquire+0x8>)
 800f926:	f000 ba68 	b.w	800fdfa <__retarget_lock_acquire_recursive>
 800f92a:	bf00      	nop
 800f92c:	2000155d 	.word	0x2000155d

0800f930 <__sfp_lock_release>:
 800f930:	4801      	ldr	r0, [pc, #4]	@ (800f938 <__sfp_lock_release+0x8>)
 800f932:	f000 ba63 	b.w	800fdfc <__retarget_lock_release_recursive>
 800f936:	bf00      	nop
 800f938:	2000155d 	.word	0x2000155d

0800f93c <__sinit>:
 800f93c:	b510      	push	{r4, lr}
 800f93e:	4604      	mov	r4, r0
 800f940:	f7ff fff0 	bl	800f924 <__sfp_lock_acquire>
 800f944:	6a23      	ldr	r3, [r4, #32]
 800f946:	b11b      	cbz	r3, 800f950 <__sinit+0x14>
 800f948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f94c:	f7ff bff0 	b.w	800f930 <__sfp_lock_release>
 800f950:	4b04      	ldr	r3, [pc, #16]	@ (800f964 <__sinit+0x28>)
 800f952:	6223      	str	r3, [r4, #32]
 800f954:	4b04      	ldr	r3, [pc, #16]	@ (800f968 <__sinit+0x2c>)
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d1f5      	bne.n	800f948 <__sinit+0xc>
 800f95c:	f7ff ffc4 	bl	800f8e8 <global_stdio_init.part.0>
 800f960:	e7f2      	b.n	800f948 <__sinit+0xc>
 800f962:	bf00      	nop
 800f964:	0800f8a9 	.word	0x0800f8a9
 800f968:	20001554 	.word	0x20001554

0800f96c <_fwalk_sglue>:
 800f96c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f970:	4607      	mov	r7, r0
 800f972:	4688      	mov	r8, r1
 800f974:	4614      	mov	r4, r2
 800f976:	2600      	movs	r6, #0
 800f978:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f97c:	f1b9 0901 	subs.w	r9, r9, #1
 800f980:	d505      	bpl.n	800f98e <_fwalk_sglue+0x22>
 800f982:	6824      	ldr	r4, [r4, #0]
 800f984:	2c00      	cmp	r4, #0
 800f986:	d1f7      	bne.n	800f978 <_fwalk_sglue+0xc>
 800f988:	4630      	mov	r0, r6
 800f98a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f98e:	89ab      	ldrh	r3, [r5, #12]
 800f990:	2b01      	cmp	r3, #1
 800f992:	d907      	bls.n	800f9a4 <_fwalk_sglue+0x38>
 800f994:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f998:	3301      	adds	r3, #1
 800f99a:	d003      	beq.n	800f9a4 <_fwalk_sglue+0x38>
 800f99c:	4629      	mov	r1, r5
 800f99e:	4638      	mov	r0, r7
 800f9a0:	47c0      	blx	r8
 800f9a2:	4306      	orrs	r6, r0
 800f9a4:	3568      	adds	r5, #104	@ 0x68
 800f9a6:	e7e9      	b.n	800f97c <_fwalk_sglue+0x10>

0800f9a8 <_puts_r>:
 800f9a8:	6a03      	ldr	r3, [r0, #32]
 800f9aa:	b570      	push	{r4, r5, r6, lr}
 800f9ac:	6884      	ldr	r4, [r0, #8]
 800f9ae:	4605      	mov	r5, r0
 800f9b0:	460e      	mov	r6, r1
 800f9b2:	b90b      	cbnz	r3, 800f9b8 <_puts_r+0x10>
 800f9b4:	f7ff ffc2 	bl	800f93c <__sinit>
 800f9b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f9ba:	07db      	lsls	r3, r3, #31
 800f9bc:	d405      	bmi.n	800f9ca <_puts_r+0x22>
 800f9be:	89a3      	ldrh	r3, [r4, #12]
 800f9c0:	0598      	lsls	r0, r3, #22
 800f9c2:	d402      	bmi.n	800f9ca <_puts_r+0x22>
 800f9c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f9c6:	f000 fa18 	bl	800fdfa <__retarget_lock_acquire_recursive>
 800f9ca:	89a3      	ldrh	r3, [r4, #12]
 800f9cc:	0719      	lsls	r1, r3, #28
 800f9ce:	d502      	bpl.n	800f9d6 <_puts_r+0x2e>
 800f9d0:	6923      	ldr	r3, [r4, #16]
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d135      	bne.n	800fa42 <_puts_r+0x9a>
 800f9d6:	4621      	mov	r1, r4
 800f9d8:	4628      	mov	r0, r5
 800f9da:	f000 f919 	bl	800fc10 <__swsetup_r>
 800f9de:	b380      	cbz	r0, 800fa42 <_puts_r+0x9a>
 800f9e0:	f04f 35ff 	mov.w	r5, #4294967295
 800f9e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f9e6:	07da      	lsls	r2, r3, #31
 800f9e8:	d405      	bmi.n	800f9f6 <_puts_r+0x4e>
 800f9ea:	89a3      	ldrh	r3, [r4, #12]
 800f9ec:	059b      	lsls	r3, r3, #22
 800f9ee:	d402      	bmi.n	800f9f6 <_puts_r+0x4e>
 800f9f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f9f2:	f000 fa03 	bl	800fdfc <__retarget_lock_release_recursive>
 800f9f6:	4628      	mov	r0, r5
 800f9f8:	bd70      	pop	{r4, r5, r6, pc}
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	da04      	bge.n	800fa08 <_puts_r+0x60>
 800f9fe:	69a2      	ldr	r2, [r4, #24]
 800fa00:	429a      	cmp	r2, r3
 800fa02:	dc17      	bgt.n	800fa34 <_puts_r+0x8c>
 800fa04:	290a      	cmp	r1, #10
 800fa06:	d015      	beq.n	800fa34 <_puts_r+0x8c>
 800fa08:	6823      	ldr	r3, [r4, #0]
 800fa0a:	1c5a      	adds	r2, r3, #1
 800fa0c:	6022      	str	r2, [r4, #0]
 800fa0e:	7019      	strb	r1, [r3, #0]
 800fa10:	68a3      	ldr	r3, [r4, #8]
 800fa12:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fa16:	3b01      	subs	r3, #1
 800fa18:	60a3      	str	r3, [r4, #8]
 800fa1a:	2900      	cmp	r1, #0
 800fa1c:	d1ed      	bne.n	800f9fa <_puts_r+0x52>
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	da11      	bge.n	800fa46 <_puts_r+0x9e>
 800fa22:	4622      	mov	r2, r4
 800fa24:	210a      	movs	r1, #10
 800fa26:	4628      	mov	r0, r5
 800fa28:	f000 f8b3 	bl	800fb92 <__swbuf_r>
 800fa2c:	3001      	adds	r0, #1
 800fa2e:	d0d7      	beq.n	800f9e0 <_puts_r+0x38>
 800fa30:	250a      	movs	r5, #10
 800fa32:	e7d7      	b.n	800f9e4 <_puts_r+0x3c>
 800fa34:	4622      	mov	r2, r4
 800fa36:	4628      	mov	r0, r5
 800fa38:	f000 f8ab 	bl	800fb92 <__swbuf_r>
 800fa3c:	3001      	adds	r0, #1
 800fa3e:	d1e7      	bne.n	800fa10 <_puts_r+0x68>
 800fa40:	e7ce      	b.n	800f9e0 <_puts_r+0x38>
 800fa42:	3e01      	subs	r6, #1
 800fa44:	e7e4      	b.n	800fa10 <_puts_r+0x68>
 800fa46:	6823      	ldr	r3, [r4, #0]
 800fa48:	1c5a      	adds	r2, r3, #1
 800fa4a:	6022      	str	r2, [r4, #0]
 800fa4c:	220a      	movs	r2, #10
 800fa4e:	701a      	strb	r2, [r3, #0]
 800fa50:	e7ee      	b.n	800fa30 <_puts_r+0x88>
	...

0800fa54 <puts>:
 800fa54:	4b02      	ldr	r3, [pc, #8]	@ (800fa60 <puts+0xc>)
 800fa56:	4601      	mov	r1, r0
 800fa58:	6818      	ldr	r0, [r3, #0]
 800fa5a:	f7ff bfa5 	b.w	800f9a8 <_puts_r>
 800fa5e:	bf00      	nop
 800fa60:	200001a4 	.word	0x200001a4

0800fa64 <sniprintf>:
 800fa64:	b40c      	push	{r2, r3}
 800fa66:	b530      	push	{r4, r5, lr}
 800fa68:	4b17      	ldr	r3, [pc, #92]	@ (800fac8 <sniprintf+0x64>)
 800fa6a:	1e0c      	subs	r4, r1, #0
 800fa6c:	681d      	ldr	r5, [r3, #0]
 800fa6e:	b09d      	sub	sp, #116	@ 0x74
 800fa70:	da08      	bge.n	800fa84 <sniprintf+0x20>
 800fa72:	238b      	movs	r3, #139	@ 0x8b
 800fa74:	602b      	str	r3, [r5, #0]
 800fa76:	f04f 30ff 	mov.w	r0, #4294967295
 800fa7a:	b01d      	add	sp, #116	@ 0x74
 800fa7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fa80:	b002      	add	sp, #8
 800fa82:	4770      	bx	lr
 800fa84:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fa88:	f8ad 3014 	strh.w	r3, [sp, #20]
 800fa8c:	bf14      	ite	ne
 800fa8e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800fa92:	4623      	moveq	r3, r4
 800fa94:	9304      	str	r3, [sp, #16]
 800fa96:	9307      	str	r3, [sp, #28]
 800fa98:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fa9c:	9002      	str	r0, [sp, #8]
 800fa9e:	9006      	str	r0, [sp, #24]
 800faa0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800faa4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800faa6:	ab21      	add	r3, sp, #132	@ 0x84
 800faa8:	a902      	add	r1, sp, #8
 800faaa:	4628      	mov	r0, r5
 800faac:	9301      	str	r3, [sp, #4]
 800faae:	f002 f8df 	bl	8011c70 <_svfiprintf_r>
 800fab2:	1c43      	adds	r3, r0, #1
 800fab4:	bfbc      	itt	lt
 800fab6:	238b      	movlt	r3, #139	@ 0x8b
 800fab8:	602b      	strlt	r3, [r5, #0]
 800faba:	2c00      	cmp	r4, #0
 800fabc:	d0dd      	beq.n	800fa7a <sniprintf+0x16>
 800fabe:	9b02      	ldr	r3, [sp, #8]
 800fac0:	2200      	movs	r2, #0
 800fac2:	701a      	strb	r2, [r3, #0]
 800fac4:	e7d9      	b.n	800fa7a <sniprintf+0x16>
 800fac6:	bf00      	nop
 800fac8:	200001a4 	.word	0x200001a4

0800facc <siprintf>:
 800facc:	b40e      	push	{r1, r2, r3}
 800face:	b500      	push	{lr}
 800fad0:	b09c      	sub	sp, #112	@ 0x70
 800fad2:	ab1d      	add	r3, sp, #116	@ 0x74
 800fad4:	9002      	str	r0, [sp, #8]
 800fad6:	9006      	str	r0, [sp, #24]
 800fad8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fadc:	4809      	ldr	r0, [pc, #36]	@ (800fb04 <siprintf+0x38>)
 800fade:	9107      	str	r1, [sp, #28]
 800fae0:	9104      	str	r1, [sp, #16]
 800fae2:	4909      	ldr	r1, [pc, #36]	@ (800fb08 <siprintf+0x3c>)
 800fae4:	f853 2b04 	ldr.w	r2, [r3], #4
 800fae8:	9105      	str	r1, [sp, #20]
 800faea:	6800      	ldr	r0, [r0, #0]
 800faec:	9301      	str	r3, [sp, #4]
 800faee:	a902      	add	r1, sp, #8
 800faf0:	f002 f8be 	bl	8011c70 <_svfiprintf_r>
 800faf4:	9b02      	ldr	r3, [sp, #8]
 800faf6:	2200      	movs	r2, #0
 800faf8:	701a      	strb	r2, [r3, #0]
 800fafa:	b01c      	add	sp, #112	@ 0x70
 800fafc:	f85d eb04 	ldr.w	lr, [sp], #4
 800fb00:	b003      	add	sp, #12
 800fb02:	4770      	bx	lr
 800fb04:	200001a4 	.word	0x200001a4
 800fb08:	ffff0208 	.word	0xffff0208

0800fb0c <__sread>:
 800fb0c:	b510      	push	{r4, lr}
 800fb0e:	460c      	mov	r4, r1
 800fb10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb14:	f000 f912 	bl	800fd3c <_read_r>
 800fb18:	2800      	cmp	r0, #0
 800fb1a:	bfab      	itete	ge
 800fb1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fb1e:	89a3      	ldrhlt	r3, [r4, #12]
 800fb20:	181b      	addge	r3, r3, r0
 800fb22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fb26:	bfac      	ite	ge
 800fb28:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fb2a:	81a3      	strhlt	r3, [r4, #12]
 800fb2c:	bd10      	pop	{r4, pc}

0800fb2e <__swrite>:
 800fb2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb32:	461f      	mov	r7, r3
 800fb34:	898b      	ldrh	r3, [r1, #12]
 800fb36:	05db      	lsls	r3, r3, #23
 800fb38:	4605      	mov	r5, r0
 800fb3a:	460c      	mov	r4, r1
 800fb3c:	4616      	mov	r6, r2
 800fb3e:	d505      	bpl.n	800fb4c <__swrite+0x1e>
 800fb40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb44:	2302      	movs	r3, #2
 800fb46:	2200      	movs	r2, #0
 800fb48:	f000 f8e6 	bl	800fd18 <_lseek_r>
 800fb4c:	89a3      	ldrh	r3, [r4, #12]
 800fb4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fb52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fb56:	81a3      	strh	r3, [r4, #12]
 800fb58:	4632      	mov	r2, r6
 800fb5a:	463b      	mov	r3, r7
 800fb5c:	4628      	mov	r0, r5
 800fb5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fb62:	f000 b90d 	b.w	800fd80 <_write_r>

0800fb66 <__sseek>:
 800fb66:	b510      	push	{r4, lr}
 800fb68:	460c      	mov	r4, r1
 800fb6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb6e:	f000 f8d3 	bl	800fd18 <_lseek_r>
 800fb72:	1c43      	adds	r3, r0, #1
 800fb74:	89a3      	ldrh	r3, [r4, #12]
 800fb76:	bf15      	itete	ne
 800fb78:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fb7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fb7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fb82:	81a3      	strheq	r3, [r4, #12]
 800fb84:	bf18      	it	ne
 800fb86:	81a3      	strhne	r3, [r4, #12]
 800fb88:	bd10      	pop	{r4, pc}

0800fb8a <__sclose>:
 800fb8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb8e:	f000 b8b3 	b.w	800fcf8 <_close_r>

0800fb92 <__swbuf_r>:
 800fb92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb94:	460e      	mov	r6, r1
 800fb96:	4614      	mov	r4, r2
 800fb98:	4605      	mov	r5, r0
 800fb9a:	b118      	cbz	r0, 800fba4 <__swbuf_r+0x12>
 800fb9c:	6a03      	ldr	r3, [r0, #32]
 800fb9e:	b90b      	cbnz	r3, 800fba4 <__swbuf_r+0x12>
 800fba0:	f7ff fecc 	bl	800f93c <__sinit>
 800fba4:	69a3      	ldr	r3, [r4, #24]
 800fba6:	60a3      	str	r3, [r4, #8]
 800fba8:	89a3      	ldrh	r3, [r4, #12]
 800fbaa:	071a      	lsls	r2, r3, #28
 800fbac:	d501      	bpl.n	800fbb2 <__swbuf_r+0x20>
 800fbae:	6923      	ldr	r3, [r4, #16]
 800fbb0:	b943      	cbnz	r3, 800fbc4 <__swbuf_r+0x32>
 800fbb2:	4621      	mov	r1, r4
 800fbb4:	4628      	mov	r0, r5
 800fbb6:	f000 f82b 	bl	800fc10 <__swsetup_r>
 800fbba:	b118      	cbz	r0, 800fbc4 <__swbuf_r+0x32>
 800fbbc:	f04f 37ff 	mov.w	r7, #4294967295
 800fbc0:	4638      	mov	r0, r7
 800fbc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fbc4:	6823      	ldr	r3, [r4, #0]
 800fbc6:	6922      	ldr	r2, [r4, #16]
 800fbc8:	1a98      	subs	r0, r3, r2
 800fbca:	6963      	ldr	r3, [r4, #20]
 800fbcc:	b2f6      	uxtb	r6, r6
 800fbce:	4283      	cmp	r3, r0
 800fbd0:	4637      	mov	r7, r6
 800fbd2:	dc05      	bgt.n	800fbe0 <__swbuf_r+0x4e>
 800fbd4:	4621      	mov	r1, r4
 800fbd6:	4628      	mov	r0, r5
 800fbd8:	f002 f9ca 	bl	8011f70 <_fflush_r>
 800fbdc:	2800      	cmp	r0, #0
 800fbde:	d1ed      	bne.n	800fbbc <__swbuf_r+0x2a>
 800fbe0:	68a3      	ldr	r3, [r4, #8]
 800fbe2:	3b01      	subs	r3, #1
 800fbe4:	60a3      	str	r3, [r4, #8]
 800fbe6:	6823      	ldr	r3, [r4, #0]
 800fbe8:	1c5a      	adds	r2, r3, #1
 800fbea:	6022      	str	r2, [r4, #0]
 800fbec:	701e      	strb	r6, [r3, #0]
 800fbee:	6962      	ldr	r2, [r4, #20]
 800fbf0:	1c43      	adds	r3, r0, #1
 800fbf2:	429a      	cmp	r2, r3
 800fbf4:	d004      	beq.n	800fc00 <__swbuf_r+0x6e>
 800fbf6:	89a3      	ldrh	r3, [r4, #12]
 800fbf8:	07db      	lsls	r3, r3, #31
 800fbfa:	d5e1      	bpl.n	800fbc0 <__swbuf_r+0x2e>
 800fbfc:	2e0a      	cmp	r6, #10
 800fbfe:	d1df      	bne.n	800fbc0 <__swbuf_r+0x2e>
 800fc00:	4621      	mov	r1, r4
 800fc02:	4628      	mov	r0, r5
 800fc04:	f002 f9b4 	bl	8011f70 <_fflush_r>
 800fc08:	2800      	cmp	r0, #0
 800fc0a:	d0d9      	beq.n	800fbc0 <__swbuf_r+0x2e>
 800fc0c:	e7d6      	b.n	800fbbc <__swbuf_r+0x2a>
	...

0800fc10 <__swsetup_r>:
 800fc10:	b538      	push	{r3, r4, r5, lr}
 800fc12:	4b29      	ldr	r3, [pc, #164]	@ (800fcb8 <__swsetup_r+0xa8>)
 800fc14:	4605      	mov	r5, r0
 800fc16:	6818      	ldr	r0, [r3, #0]
 800fc18:	460c      	mov	r4, r1
 800fc1a:	b118      	cbz	r0, 800fc24 <__swsetup_r+0x14>
 800fc1c:	6a03      	ldr	r3, [r0, #32]
 800fc1e:	b90b      	cbnz	r3, 800fc24 <__swsetup_r+0x14>
 800fc20:	f7ff fe8c 	bl	800f93c <__sinit>
 800fc24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc28:	0719      	lsls	r1, r3, #28
 800fc2a:	d422      	bmi.n	800fc72 <__swsetup_r+0x62>
 800fc2c:	06da      	lsls	r2, r3, #27
 800fc2e:	d407      	bmi.n	800fc40 <__swsetup_r+0x30>
 800fc30:	2209      	movs	r2, #9
 800fc32:	602a      	str	r2, [r5, #0]
 800fc34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc38:	81a3      	strh	r3, [r4, #12]
 800fc3a:	f04f 30ff 	mov.w	r0, #4294967295
 800fc3e:	e033      	b.n	800fca8 <__swsetup_r+0x98>
 800fc40:	0758      	lsls	r0, r3, #29
 800fc42:	d512      	bpl.n	800fc6a <__swsetup_r+0x5a>
 800fc44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fc46:	b141      	cbz	r1, 800fc5a <__swsetup_r+0x4a>
 800fc48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fc4c:	4299      	cmp	r1, r3
 800fc4e:	d002      	beq.n	800fc56 <__swsetup_r+0x46>
 800fc50:	4628      	mov	r0, r5
 800fc52:	f000 ff5d 	bl	8010b10 <_free_r>
 800fc56:	2300      	movs	r3, #0
 800fc58:	6363      	str	r3, [r4, #52]	@ 0x34
 800fc5a:	89a3      	ldrh	r3, [r4, #12]
 800fc5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fc60:	81a3      	strh	r3, [r4, #12]
 800fc62:	2300      	movs	r3, #0
 800fc64:	6063      	str	r3, [r4, #4]
 800fc66:	6923      	ldr	r3, [r4, #16]
 800fc68:	6023      	str	r3, [r4, #0]
 800fc6a:	89a3      	ldrh	r3, [r4, #12]
 800fc6c:	f043 0308 	orr.w	r3, r3, #8
 800fc70:	81a3      	strh	r3, [r4, #12]
 800fc72:	6923      	ldr	r3, [r4, #16]
 800fc74:	b94b      	cbnz	r3, 800fc8a <__swsetup_r+0x7a>
 800fc76:	89a3      	ldrh	r3, [r4, #12]
 800fc78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fc7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fc80:	d003      	beq.n	800fc8a <__swsetup_r+0x7a>
 800fc82:	4621      	mov	r1, r4
 800fc84:	4628      	mov	r0, r5
 800fc86:	f002 f9d3 	bl	8012030 <__smakebuf_r>
 800fc8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc8e:	f013 0201 	ands.w	r2, r3, #1
 800fc92:	d00a      	beq.n	800fcaa <__swsetup_r+0x9a>
 800fc94:	2200      	movs	r2, #0
 800fc96:	60a2      	str	r2, [r4, #8]
 800fc98:	6962      	ldr	r2, [r4, #20]
 800fc9a:	4252      	negs	r2, r2
 800fc9c:	61a2      	str	r2, [r4, #24]
 800fc9e:	6922      	ldr	r2, [r4, #16]
 800fca0:	b942      	cbnz	r2, 800fcb4 <__swsetup_r+0xa4>
 800fca2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fca6:	d1c5      	bne.n	800fc34 <__swsetup_r+0x24>
 800fca8:	bd38      	pop	{r3, r4, r5, pc}
 800fcaa:	0799      	lsls	r1, r3, #30
 800fcac:	bf58      	it	pl
 800fcae:	6962      	ldrpl	r2, [r4, #20]
 800fcb0:	60a2      	str	r2, [r4, #8]
 800fcb2:	e7f4      	b.n	800fc9e <__swsetup_r+0x8e>
 800fcb4:	2000      	movs	r0, #0
 800fcb6:	e7f7      	b.n	800fca8 <__swsetup_r+0x98>
 800fcb8:	200001a4 	.word	0x200001a4

0800fcbc <memset>:
 800fcbc:	4402      	add	r2, r0
 800fcbe:	4603      	mov	r3, r0
 800fcc0:	4293      	cmp	r3, r2
 800fcc2:	d100      	bne.n	800fcc6 <memset+0xa>
 800fcc4:	4770      	bx	lr
 800fcc6:	f803 1b01 	strb.w	r1, [r3], #1
 800fcca:	e7f9      	b.n	800fcc0 <memset+0x4>

0800fccc <strncmp>:
 800fccc:	b510      	push	{r4, lr}
 800fcce:	b16a      	cbz	r2, 800fcec <strncmp+0x20>
 800fcd0:	3901      	subs	r1, #1
 800fcd2:	1884      	adds	r4, r0, r2
 800fcd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fcd8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800fcdc:	429a      	cmp	r2, r3
 800fcde:	d103      	bne.n	800fce8 <strncmp+0x1c>
 800fce0:	42a0      	cmp	r0, r4
 800fce2:	d001      	beq.n	800fce8 <strncmp+0x1c>
 800fce4:	2a00      	cmp	r2, #0
 800fce6:	d1f5      	bne.n	800fcd4 <strncmp+0x8>
 800fce8:	1ad0      	subs	r0, r2, r3
 800fcea:	bd10      	pop	{r4, pc}
 800fcec:	4610      	mov	r0, r2
 800fcee:	e7fc      	b.n	800fcea <strncmp+0x1e>

0800fcf0 <_localeconv_r>:
 800fcf0:	4800      	ldr	r0, [pc, #0]	@ (800fcf4 <_localeconv_r+0x4>)
 800fcf2:	4770      	bx	lr
 800fcf4:	20000128 	.word	0x20000128

0800fcf8 <_close_r>:
 800fcf8:	b538      	push	{r3, r4, r5, lr}
 800fcfa:	4d06      	ldr	r5, [pc, #24]	@ (800fd14 <_close_r+0x1c>)
 800fcfc:	2300      	movs	r3, #0
 800fcfe:	4604      	mov	r4, r0
 800fd00:	4608      	mov	r0, r1
 800fd02:	602b      	str	r3, [r5, #0]
 800fd04:	f7f2 ffa4 	bl	8002c50 <_close>
 800fd08:	1c43      	adds	r3, r0, #1
 800fd0a:	d102      	bne.n	800fd12 <_close_r+0x1a>
 800fd0c:	682b      	ldr	r3, [r5, #0]
 800fd0e:	b103      	cbz	r3, 800fd12 <_close_r+0x1a>
 800fd10:	6023      	str	r3, [r4, #0]
 800fd12:	bd38      	pop	{r3, r4, r5, pc}
 800fd14:	20001558 	.word	0x20001558

0800fd18 <_lseek_r>:
 800fd18:	b538      	push	{r3, r4, r5, lr}
 800fd1a:	4d07      	ldr	r5, [pc, #28]	@ (800fd38 <_lseek_r+0x20>)
 800fd1c:	4604      	mov	r4, r0
 800fd1e:	4608      	mov	r0, r1
 800fd20:	4611      	mov	r1, r2
 800fd22:	2200      	movs	r2, #0
 800fd24:	602a      	str	r2, [r5, #0]
 800fd26:	461a      	mov	r2, r3
 800fd28:	f7f2 ffb9 	bl	8002c9e <_lseek>
 800fd2c:	1c43      	adds	r3, r0, #1
 800fd2e:	d102      	bne.n	800fd36 <_lseek_r+0x1e>
 800fd30:	682b      	ldr	r3, [r5, #0]
 800fd32:	b103      	cbz	r3, 800fd36 <_lseek_r+0x1e>
 800fd34:	6023      	str	r3, [r4, #0]
 800fd36:	bd38      	pop	{r3, r4, r5, pc}
 800fd38:	20001558 	.word	0x20001558

0800fd3c <_read_r>:
 800fd3c:	b538      	push	{r3, r4, r5, lr}
 800fd3e:	4d07      	ldr	r5, [pc, #28]	@ (800fd5c <_read_r+0x20>)
 800fd40:	4604      	mov	r4, r0
 800fd42:	4608      	mov	r0, r1
 800fd44:	4611      	mov	r1, r2
 800fd46:	2200      	movs	r2, #0
 800fd48:	602a      	str	r2, [r5, #0]
 800fd4a:	461a      	mov	r2, r3
 800fd4c:	f7f2 ff47 	bl	8002bde <_read>
 800fd50:	1c43      	adds	r3, r0, #1
 800fd52:	d102      	bne.n	800fd5a <_read_r+0x1e>
 800fd54:	682b      	ldr	r3, [r5, #0]
 800fd56:	b103      	cbz	r3, 800fd5a <_read_r+0x1e>
 800fd58:	6023      	str	r3, [r4, #0]
 800fd5a:	bd38      	pop	{r3, r4, r5, pc}
 800fd5c:	20001558 	.word	0x20001558

0800fd60 <_sbrk_r>:
 800fd60:	b538      	push	{r3, r4, r5, lr}
 800fd62:	4d06      	ldr	r5, [pc, #24]	@ (800fd7c <_sbrk_r+0x1c>)
 800fd64:	2300      	movs	r3, #0
 800fd66:	4604      	mov	r4, r0
 800fd68:	4608      	mov	r0, r1
 800fd6a:	602b      	str	r3, [r5, #0]
 800fd6c:	f7f2 ffa4 	bl	8002cb8 <_sbrk>
 800fd70:	1c43      	adds	r3, r0, #1
 800fd72:	d102      	bne.n	800fd7a <_sbrk_r+0x1a>
 800fd74:	682b      	ldr	r3, [r5, #0]
 800fd76:	b103      	cbz	r3, 800fd7a <_sbrk_r+0x1a>
 800fd78:	6023      	str	r3, [r4, #0]
 800fd7a:	bd38      	pop	{r3, r4, r5, pc}
 800fd7c:	20001558 	.word	0x20001558

0800fd80 <_write_r>:
 800fd80:	b538      	push	{r3, r4, r5, lr}
 800fd82:	4d07      	ldr	r5, [pc, #28]	@ (800fda0 <_write_r+0x20>)
 800fd84:	4604      	mov	r4, r0
 800fd86:	4608      	mov	r0, r1
 800fd88:	4611      	mov	r1, r2
 800fd8a:	2200      	movs	r2, #0
 800fd8c:	602a      	str	r2, [r5, #0]
 800fd8e:	461a      	mov	r2, r3
 800fd90:	f7f2 ff42 	bl	8002c18 <_write>
 800fd94:	1c43      	adds	r3, r0, #1
 800fd96:	d102      	bne.n	800fd9e <_write_r+0x1e>
 800fd98:	682b      	ldr	r3, [r5, #0]
 800fd9a:	b103      	cbz	r3, 800fd9e <_write_r+0x1e>
 800fd9c:	6023      	str	r3, [r4, #0]
 800fd9e:	bd38      	pop	{r3, r4, r5, pc}
 800fda0:	20001558 	.word	0x20001558

0800fda4 <__errno>:
 800fda4:	4b01      	ldr	r3, [pc, #4]	@ (800fdac <__errno+0x8>)
 800fda6:	6818      	ldr	r0, [r3, #0]
 800fda8:	4770      	bx	lr
 800fdaa:	bf00      	nop
 800fdac:	200001a4 	.word	0x200001a4

0800fdb0 <__libc_init_array>:
 800fdb0:	b570      	push	{r4, r5, r6, lr}
 800fdb2:	4d0d      	ldr	r5, [pc, #52]	@ (800fde8 <__libc_init_array+0x38>)
 800fdb4:	4c0d      	ldr	r4, [pc, #52]	@ (800fdec <__libc_init_array+0x3c>)
 800fdb6:	1b64      	subs	r4, r4, r5
 800fdb8:	10a4      	asrs	r4, r4, #2
 800fdba:	2600      	movs	r6, #0
 800fdbc:	42a6      	cmp	r6, r4
 800fdbe:	d109      	bne.n	800fdd4 <__libc_init_array+0x24>
 800fdc0:	4d0b      	ldr	r5, [pc, #44]	@ (800fdf0 <__libc_init_array+0x40>)
 800fdc2:	4c0c      	ldr	r4, [pc, #48]	@ (800fdf4 <__libc_init_array+0x44>)
 800fdc4:	f002 fb82 	bl	80124cc <_init>
 800fdc8:	1b64      	subs	r4, r4, r5
 800fdca:	10a4      	asrs	r4, r4, #2
 800fdcc:	2600      	movs	r6, #0
 800fdce:	42a6      	cmp	r6, r4
 800fdd0:	d105      	bne.n	800fdde <__libc_init_array+0x2e>
 800fdd2:	bd70      	pop	{r4, r5, r6, pc}
 800fdd4:	f855 3b04 	ldr.w	r3, [r5], #4
 800fdd8:	4798      	blx	r3
 800fdda:	3601      	adds	r6, #1
 800fddc:	e7ee      	b.n	800fdbc <__libc_init_array+0xc>
 800fdde:	f855 3b04 	ldr.w	r3, [r5], #4
 800fde2:	4798      	blx	r3
 800fde4:	3601      	adds	r6, #1
 800fde6:	e7f2      	b.n	800fdce <__libc_init_array+0x1e>
 800fde8:	08012af4 	.word	0x08012af4
 800fdec:	08012af4 	.word	0x08012af4
 800fdf0:	08012af4 	.word	0x08012af4
 800fdf4:	08012af8 	.word	0x08012af8

0800fdf8 <__retarget_lock_init_recursive>:
 800fdf8:	4770      	bx	lr

0800fdfa <__retarget_lock_acquire_recursive>:
 800fdfa:	4770      	bx	lr

0800fdfc <__retarget_lock_release_recursive>:
 800fdfc:	4770      	bx	lr

0800fdfe <memcpy>:
 800fdfe:	440a      	add	r2, r1
 800fe00:	4291      	cmp	r1, r2
 800fe02:	f100 33ff 	add.w	r3, r0, #4294967295
 800fe06:	d100      	bne.n	800fe0a <memcpy+0xc>
 800fe08:	4770      	bx	lr
 800fe0a:	b510      	push	{r4, lr}
 800fe0c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fe10:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fe14:	4291      	cmp	r1, r2
 800fe16:	d1f9      	bne.n	800fe0c <memcpy+0xe>
 800fe18:	bd10      	pop	{r4, pc}
 800fe1a:	0000      	movs	r0, r0
 800fe1c:	0000      	movs	r0, r0
	...

0800fe20 <nan>:
 800fe20:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800fe28 <nan+0x8>
 800fe24:	4770      	bx	lr
 800fe26:	bf00      	nop
 800fe28:	00000000 	.word	0x00000000
 800fe2c:	7ff80000 	.word	0x7ff80000

0800fe30 <nanf>:
 800fe30:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800fe38 <nanf+0x8>
 800fe34:	4770      	bx	lr
 800fe36:	bf00      	nop
 800fe38:	7fc00000 	.word	0x7fc00000

0800fe3c <__assert_func>:
 800fe3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fe3e:	4614      	mov	r4, r2
 800fe40:	461a      	mov	r2, r3
 800fe42:	4b09      	ldr	r3, [pc, #36]	@ (800fe68 <__assert_func+0x2c>)
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	4605      	mov	r5, r0
 800fe48:	68d8      	ldr	r0, [r3, #12]
 800fe4a:	b954      	cbnz	r4, 800fe62 <__assert_func+0x26>
 800fe4c:	4b07      	ldr	r3, [pc, #28]	@ (800fe6c <__assert_func+0x30>)
 800fe4e:	461c      	mov	r4, r3
 800fe50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fe54:	9100      	str	r1, [sp, #0]
 800fe56:	462b      	mov	r3, r5
 800fe58:	4905      	ldr	r1, [pc, #20]	@ (800fe70 <__assert_func+0x34>)
 800fe5a:	f002 f8b1 	bl	8011fc0 <fiprintf>
 800fe5e:	f002 f95f 	bl	8012120 <abort>
 800fe62:	4b04      	ldr	r3, [pc, #16]	@ (800fe74 <__assert_func+0x38>)
 800fe64:	e7f4      	b.n	800fe50 <__assert_func+0x14>
 800fe66:	bf00      	nop
 800fe68:	200001a4 	.word	0x200001a4
 800fe6c:	08012895 	.word	0x08012895
 800fe70:	08012867 	.word	0x08012867
 800fe74:	0801285a 	.word	0x0801285a

0800fe78 <quorem>:
 800fe78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe7c:	6903      	ldr	r3, [r0, #16]
 800fe7e:	690c      	ldr	r4, [r1, #16]
 800fe80:	42a3      	cmp	r3, r4
 800fe82:	4607      	mov	r7, r0
 800fe84:	db7e      	blt.n	800ff84 <quorem+0x10c>
 800fe86:	3c01      	subs	r4, #1
 800fe88:	f101 0814 	add.w	r8, r1, #20
 800fe8c:	00a3      	lsls	r3, r4, #2
 800fe8e:	f100 0514 	add.w	r5, r0, #20
 800fe92:	9300      	str	r3, [sp, #0]
 800fe94:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fe98:	9301      	str	r3, [sp, #4]
 800fe9a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fe9e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fea2:	3301      	adds	r3, #1
 800fea4:	429a      	cmp	r2, r3
 800fea6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800feaa:	fbb2 f6f3 	udiv	r6, r2, r3
 800feae:	d32e      	bcc.n	800ff0e <quorem+0x96>
 800feb0:	f04f 0a00 	mov.w	sl, #0
 800feb4:	46c4      	mov	ip, r8
 800feb6:	46ae      	mov	lr, r5
 800feb8:	46d3      	mov	fp, sl
 800feba:	f85c 3b04 	ldr.w	r3, [ip], #4
 800febe:	b298      	uxth	r0, r3
 800fec0:	fb06 a000 	mla	r0, r6, r0, sl
 800fec4:	0c02      	lsrs	r2, r0, #16
 800fec6:	0c1b      	lsrs	r3, r3, #16
 800fec8:	fb06 2303 	mla	r3, r6, r3, r2
 800fecc:	f8de 2000 	ldr.w	r2, [lr]
 800fed0:	b280      	uxth	r0, r0
 800fed2:	b292      	uxth	r2, r2
 800fed4:	1a12      	subs	r2, r2, r0
 800fed6:	445a      	add	r2, fp
 800fed8:	f8de 0000 	ldr.w	r0, [lr]
 800fedc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fee0:	b29b      	uxth	r3, r3
 800fee2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800fee6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800feea:	b292      	uxth	r2, r2
 800feec:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800fef0:	45e1      	cmp	r9, ip
 800fef2:	f84e 2b04 	str.w	r2, [lr], #4
 800fef6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800fefa:	d2de      	bcs.n	800feba <quorem+0x42>
 800fefc:	9b00      	ldr	r3, [sp, #0]
 800fefe:	58eb      	ldr	r3, [r5, r3]
 800ff00:	b92b      	cbnz	r3, 800ff0e <quorem+0x96>
 800ff02:	9b01      	ldr	r3, [sp, #4]
 800ff04:	3b04      	subs	r3, #4
 800ff06:	429d      	cmp	r5, r3
 800ff08:	461a      	mov	r2, r3
 800ff0a:	d32f      	bcc.n	800ff6c <quorem+0xf4>
 800ff0c:	613c      	str	r4, [r7, #16]
 800ff0e:	4638      	mov	r0, r7
 800ff10:	f001 fc58 	bl	80117c4 <__mcmp>
 800ff14:	2800      	cmp	r0, #0
 800ff16:	db25      	blt.n	800ff64 <quorem+0xec>
 800ff18:	4629      	mov	r1, r5
 800ff1a:	2000      	movs	r0, #0
 800ff1c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ff20:	f8d1 c000 	ldr.w	ip, [r1]
 800ff24:	fa1f fe82 	uxth.w	lr, r2
 800ff28:	fa1f f38c 	uxth.w	r3, ip
 800ff2c:	eba3 030e 	sub.w	r3, r3, lr
 800ff30:	4403      	add	r3, r0
 800ff32:	0c12      	lsrs	r2, r2, #16
 800ff34:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ff38:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ff3c:	b29b      	uxth	r3, r3
 800ff3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ff42:	45c1      	cmp	r9, r8
 800ff44:	f841 3b04 	str.w	r3, [r1], #4
 800ff48:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ff4c:	d2e6      	bcs.n	800ff1c <quorem+0xa4>
 800ff4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ff52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ff56:	b922      	cbnz	r2, 800ff62 <quorem+0xea>
 800ff58:	3b04      	subs	r3, #4
 800ff5a:	429d      	cmp	r5, r3
 800ff5c:	461a      	mov	r2, r3
 800ff5e:	d30b      	bcc.n	800ff78 <quorem+0x100>
 800ff60:	613c      	str	r4, [r7, #16]
 800ff62:	3601      	adds	r6, #1
 800ff64:	4630      	mov	r0, r6
 800ff66:	b003      	add	sp, #12
 800ff68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff6c:	6812      	ldr	r2, [r2, #0]
 800ff6e:	3b04      	subs	r3, #4
 800ff70:	2a00      	cmp	r2, #0
 800ff72:	d1cb      	bne.n	800ff0c <quorem+0x94>
 800ff74:	3c01      	subs	r4, #1
 800ff76:	e7c6      	b.n	800ff06 <quorem+0x8e>
 800ff78:	6812      	ldr	r2, [r2, #0]
 800ff7a:	3b04      	subs	r3, #4
 800ff7c:	2a00      	cmp	r2, #0
 800ff7e:	d1ef      	bne.n	800ff60 <quorem+0xe8>
 800ff80:	3c01      	subs	r4, #1
 800ff82:	e7ea      	b.n	800ff5a <quorem+0xe2>
 800ff84:	2000      	movs	r0, #0
 800ff86:	e7ee      	b.n	800ff66 <quorem+0xee>

0800ff88 <_dtoa_r>:
 800ff88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff8c:	69c7      	ldr	r7, [r0, #28]
 800ff8e:	b099      	sub	sp, #100	@ 0x64
 800ff90:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ff94:	ec55 4b10 	vmov	r4, r5, d0
 800ff98:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800ff9a:	9109      	str	r1, [sp, #36]	@ 0x24
 800ff9c:	4683      	mov	fp, r0
 800ff9e:	920e      	str	r2, [sp, #56]	@ 0x38
 800ffa0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ffa2:	b97f      	cbnz	r7, 800ffc4 <_dtoa_r+0x3c>
 800ffa4:	2010      	movs	r0, #16
 800ffa6:	f7fd fe97 	bl	800dcd8 <malloc>
 800ffaa:	4602      	mov	r2, r0
 800ffac:	f8cb 001c 	str.w	r0, [fp, #28]
 800ffb0:	b920      	cbnz	r0, 800ffbc <_dtoa_r+0x34>
 800ffb2:	4ba7      	ldr	r3, [pc, #668]	@ (8010250 <_dtoa_r+0x2c8>)
 800ffb4:	21ef      	movs	r1, #239	@ 0xef
 800ffb6:	48a7      	ldr	r0, [pc, #668]	@ (8010254 <_dtoa_r+0x2cc>)
 800ffb8:	f7ff ff40 	bl	800fe3c <__assert_func>
 800ffbc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ffc0:	6007      	str	r7, [r0, #0]
 800ffc2:	60c7      	str	r7, [r0, #12]
 800ffc4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ffc8:	6819      	ldr	r1, [r3, #0]
 800ffca:	b159      	cbz	r1, 800ffe4 <_dtoa_r+0x5c>
 800ffcc:	685a      	ldr	r2, [r3, #4]
 800ffce:	604a      	str	r2, [r1, #4]
 800ffd0:	2301      	movs	r3, #1
 800ffd2:	4093      	lsls	r3, r2
 800ffd4:	608b      	str	r3, [r1, #8]
 800ffd6:	4658      	mov	r0, fp
 800ffd8:	f001 f970 	bl	80112bc <_Bfree>
 800ffdc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ffe0:	2200      	movs	r2, #0
 800ffe2:	601a      	str	r2, [r3, #0]
 800ffe4:	1e2b      	subs	r3, r5, #0
 800ffe6:	bfb9      	ittee	lt
 800ffe8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ffec:	9303      	strlt	r3, [sp, #12]
 800ffee:	2300      	movge	r3, #0
 800fff0:	6033      	strge	r3, [r6, #0]
 800fff2:	9f03      	ldr	r7, [sp, #12]
 800fff4:	4b98      	ldr	r3, [pc, #608]	@ (8010258 <_dtoa_r+0x2d0>)
 800fff6:	bfbc      	itt	lt
 800fff8:	2201      	movlt	r2, #1
 800fffa:	6032      	strlt	r2, [r6, #0]
 800fffc:	43bb      	bics	r3, r7
 800fffe:	d112      	bne.n	8010026 <_dtoa_r+0x9e>
 8010000:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010002:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010006:	6013      	str	r3, [r2, #0]
 8010008:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801000c:	4323      	orrs	r3, r4
 801000e:	f000 854d 	beq.w	8010aac <_dtoa_r+0xb24>
 8010012:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010014:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801026c <_dtoa_r+0x2e4>
 8010018:	2b00      	cmp	r3, #0
 801001a:	f000 854f 	beq.w	8010abc <_dtoa_r+0xb34>
 801001e:	f10a 0303 	add.w	r3, sl, #3
 8010022:	f000 bd49 	b.w	8010ab8 <_dtoa_r+0xb30>
 8010026:	ed9d 7b02 	vldr	d7, [sp, #8]
 801002a:	2200      	movs	r2, #0
 801002c:	ec51 0b17 	vmov	r0, r1, d7
 8010030:	2300      	movs	r3, #0
 8010032:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8010036:	f7f0 fd6f 	bl	8000b18 <__aeabi_dcmpeq>
 801003a:	4680      	mov	r8, r0
 801003c:	b158      	cbz	r0, 8010056 <_dtoa_r+0xce>
 801003e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010040:	2301      	movs	r3, #1
 8010042:	6013      	str	r3, [r2, #0]
 8010044:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010046:	b113      	cbz	r3, 801004e <_dtoa_r+0xc6>
 8010048:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801004a:	4b84      	ldr	r3, [pc, #528]	@ (801025c <_dtoa_r+0x2d4>)
 801004c:	6013      	str	r3, [r2, #0]
 801004e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8010270 <_dtoa_r+0x2e8>
 8010052:	f000 bd33 	b.w	8010abc <_dtoa_r+0xb34>
 8010056:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801005a:	aa16      	add	r2, sp, #88	@ 0x58
 801005c:	a917      	add	r1, sp, #92	@ 0x5c
 801005e:	4658      	mov	r0, fp
 8010060:	f001 fcd0 	bl	8011a04 <__d2b>
 8010064:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010068:	4681      	mov	r9, r0
 801006a:	2e00      	cmp	r6, #0
 801006c:	d077      	beq.n	801015e <_dtoa_r+0x1d6>
 801006e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010070:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8010074:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010078:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801007c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010080:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010084:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010088:	4619      	mov	r1, r3
 801008a:	2200      	movs	r2, #0
 801008c:	4b74      	ldr	r3, [pc, #464]	@ (8010260 <_dtoa_r+0x2d8>)
 801008e:	f7f0 f923 	bl	80002d8 <__aeabi_dsub>
 8010092:	a369      	add	r3, pc, #420	@ (adr r3, 8010238 <_dtoa_r+0x2b0>)
 8010094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010098:	f7f0 fad6 	bl	8000648 <__aeabi_dmul>
 801009c:	a368      	add	r3, pc, #416	@ (adr r3, 8010240 <_dtoa_r+0x2b8>)
 801009e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100a2:	f7f0 f91b 	bl	80002dc <__adddf3>
 80100a6:	4604      	mov	r4, r0
 80100a8:	4630      	mov	r0, r6
 80100aa:	460d      	mov	r5, r1
 80100ac:	f7f0 fa62 	bl	8000574 <__aeabi_i2d>
 80100b0:	a365      	add	r3, pc, #404	@ (adr r3, 8010248 <_dtoa_r+0x2c0>)
 80100b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100b6:	f7f0 fac7 	bl	8000648 <__aeabi_dmul>
 80100ba:	4602      	mov	r2, r0
 80100bc:	460b      	mov	r3, r1
 80100be:	4620      	mov	r0, r4
 80100c0:	4629      	mov	r1, r5
 80100c2:	f7f0 f90b 	bl	80002dc <__adddf3>
 80100c6:	4604      	mov	r4, r0
 80100c8:	460d      	mov	r5, r1
 80100ca:	f7f0 fd6d 	bl	8000ba8 <__aeabi_d2iz>
 80100ce:	2200      	movs	r2, #0
 80100d0:	4607      	mov	r7, r0
 80100d2:	2300      	movs	r3, #0
 80100d4:	4620      	mov	r0, r4
 80100d6:	4629      	mov	r1, r5
 80100d8:	f7f0 fd28 	bl	8000b2c <__aeabi_dcmplt>
 80100dc:	b140      	cbz	r0, 80100f0 <_dtoa_r+0x168>
 80100de:	4638      	mov	r0, r7
 80100e0:	f7f0 fa48 	bl	8000574 <__aeabi_i2d>
 80100e4:	4622      	mov	r2, r4
 80100e6:	462b      	mov	r3, r5
 80100e8:	f7f0 fd16 	bl	8000b18 <__aeabi_dcmpeq>
 80100ec:	b900      	cbnz	r0, 80100f0 <_dtoa_r+0x168>
 80100ee:	3f01      	subs	r7, #1
 80100f0:	2f16      	cmp	r7, #22
 80100f2:	d851      	bhi.n	8010198 <_dtoa_r+0x210>
 80100f4:	4b5b      	ldr	r3, [pc, #364]	@ (8010264 <_dtoa_r+0x2dc>)
 80100f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80100fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010102:	f7f0 fd13 	bl	8000b2c <__aeabi_dcmplt>
 8010106:	2800      	cmp	r0, #0
 8010108:	d048      	beq.n	801019c <_dtoa_r+0x214>
 801010a:	3f01      	subs	r7, #1
 801010c:	2300      	movs	r3, #0
 801010e:	9312      	str	r3, [sp, #72]	@ 0x48
 8010110:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8010112:	1b9b      	subs	r3, r3, r6
 8010114:	1e5a      	subs	r2, r3, #1
 8010116:	bf44      	itt	mi
 8010118:	f1c3 0801 	rsbmi	r8, r3, #1
 801011c:	2300      	movmi	r3, #0
 801011e:	9208      	str	r2, [sp, #32]
 8010120:	bf54      	ite	pl
 8010122:	f04f 0800 	movpl.w	r8, #0
 8010126:	9308      	strmi	r3, [sp, #32]
 8010128:	2f00      	cmp	r7, #0
 801012a:	db39      	blt.n	80101a0 <_dtoa_r+0x218>
 801012c:	9b08      	ldr	r3, [sp, #32]
 801012e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8010130:	443b      	add	r3, r7
 8010132:	9308      	str	r3, [sp, #32]
 8010134:	2300      	movs	r3, #0
 8010136:	930a      	str	r3, [sp, #40]	@ 0x28
 8010138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801013a:	2b09      	cmp	r3, #9
 801013c:	d864      	bhi.n	8010208 <_dtoa_r+0x280>
 801013e:	2b05      	cmp	r3, #5
 8010140:	bfc4      	itt	gt
 8010142:	3b04      	subgt	r3, #4
 8010144:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8010146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010148:	f1a3 0302 	sub.w	r3, r3, #2
 801014c:	bfcc      	ite	gt
 801014e:	2400      	movgt	r4, #0
 8010150:	2401      	movle	r4, #1
 8010152:	2b03      	cmp	r3, #3
 8010154:	d863      	bhi.n	801021e <_dtoa_r+0x296>
 8010156:	e8df f003 	tbb	[pc, r3]
 801015a:	372a      	.short	0x372a
 801015c:	5535      	.short	0x5535
 801015e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8010162:	441e      	add	r6, r3
 8010164:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010168:	2b20      	cmp	r3, #32
 801016a:	bfc1      	itttt	gt
 801016c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010170:	409f      	lslgt	r7, r3
 8010172:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010176:	fa24 f303 	lsrgt.w	r3, r4, r3
 801017a:	bfd6      	itet	le
 801017c:	f1c3 0320 	rsble	r3, r3, #32
 8010180:	ea47 0003 	orrgt.w	r0, r7, r3
 8010184:	fa04 f003 	lslle.w	r0, r4, r3
 8010188:	f7f0 f9e4 	bl	8000554 <__aeabi_ui2d>
 801018c:	2201      	movs	r2, #1
 801018e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010192:	3e01      	subs	r6, #1
 8010194:	9214      	str	r2, [sp, #80]	@ 0x50
 8010196:	e777      	b.n	8010088 <_dtoa_r+0x100>
 8010198:	2301      	movs	r3, #1
 801019a:	e7b8      	b.n	801010e <_dtoa_r+0x186>
 801019c:	9012      	str	r0, [sp, #72]	@ 0x48
 801019e:	e7b7      	b.n	8010110 <_dtoa_r+0x188>
 80101a0:	427b      	negs	r3, r7
 80101a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80101a4:	2300      	movs	r3, #0
 80101a6:	eba8 0807 	sub.w	r8, r8, r7
 80101aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80101ac:	e7c4      	b.n	8010138 <_dtoa_r+0x1b0>
 80101ae:	2300      	movs	r3, #0
 80101b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80101b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	dc35      	bgt.n	8010224 <_dtoa_r+0x29c>
 80101b8:	2301      	movs	r3, #1
 80101ba:	9300      	str	r3, [sp, #0]
 80101bc:	9307      	str	r3, [sp, #28]
 80101be:	461a      	mov	r2, r3
 80101c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80101c2:	e00b      	b.n	80101dc <_dtoa_r+0x254>
 80101c4:	2301      	movs	r3, #1
 80101c6:	e7f3      	b.n	80101b0 <_dtoa_r+0x228>
 80101c8:	2300      	movs	r3, #0
 80101ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80101cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80101ce:	18fb      	adds	r3, r7, r3
 80101d0:	9300      	str	r3, [sp, #0]
 80101d2:	3301      	adds	r3, #1
 80101d4:	2b01      	cmp	r3, #1
 80101d6:	9307      	str	r3, [sp, #28]
 80101d8:	bfb8      	it	lt
 80101da:	2301      	movlt	r3, #1
 80101dc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80101e0:	2100      	movs	r1, #0
 80101e2:	2204      	movs	r2, #4
 80101e4:	f102 0514 	add.w	r5, r2, #20
 80101e8:	429d      	cmp	r5, r3
 80101ea:	d91f      	bls.n	801022c <_dtoa_r+0x2a4>
 80101ec:	6041      	str	r1, [r0, #4]
 80101ee:	4658      	mov	r0, fp
 80101f0:	f001 f824 	bl	801123c <_Balloc>
 80101f4:	4682      	mov	sl, r0
 80101f6:	2800      	cmp	r0, #0
 80101f8:	d13c      	bne.n	8010274 <_dtoa_r+0x2ec>
 80101fa:	4b1b      	ldr	r3, [pc, #108]	@ (8010268 <_dtoa_r+0x2e0>)
 80101fc:	4602      	mov	r2, r0
 80101fe:	f240 11af 	movw	r1, #431	@ 0x1af
 8010202:	e6d8      	b.n	800ffb6 <_dtoa_r+0x2e>
 8010204:	2301      	movs	r3, #1
 8010206:	e7e0      	b.n	80101ca <_dtoa_r+0x242>
 8010208:	2401      	movs	r4, #1
 801020a:	2300      	movs	r3, #0
 801020c:	9309      	str	r3, [sp, #36]	@ 0x24
 801020e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010210:	f04f 33ff 	mov.w	r3, #4294967295
 8010214:	9300      	str	r3, [sp, #0]
 8010216:	9307      	str	r3, [sp, #28]
 8010218:	2200      	movs	r2, #0
 801021a:	2312      	movs	r3, #18
 801021c:	e7d0      	b.n	80101c0 <_dtoa_r+0x238>
 801021e:	2301      	movs	r3, #1
 8010220:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010222:	e7f5      	b.n	8010210 <_dtoa_r+0x288>
 8010224:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010226:	9300      	str	r3, [sp, #0]
 8010228:	9307      	str	r3, [sp, #28]
 801022a:	e7d7      	b.n	80101dc <_dtoa_r+0x254>
 801022c:	3101      	adds	r1, #1
 801022e:	0052      	lsls	r2, r2, #1
 8010230:	e7d8      	b.n	80101e4 <_dtoa_r+0x25c>
 8010232:	bf00      	nop
 8010234:	f3af 8000 	nop.w
 8010238:	636f4361 	.word	0x636f4361
 801023c:	3fd287a7 	.word	0x3fd287a7
 8010240:	8b60c8b3 	.word	0x8b60c8b3
 8010244:	3fc68a28 	.word	0x3fc68a28
 8010248:	509f79fb 	.word	0x509f79fb
 801024c:	3fd34413 	.word	0x3fd34413
 8010250:	080128a3 	.word	0x080128a3
 8010254:	080128ba 	.word	0x080128ba
 8010258:	7ff00000 	.word	0x7ff00000
 801025c:	0801282a 	.word	0x0801282a
 8010260:	3ff80000 	.word	0x3ff80000
 8010264:	08012a10 	.word	0x08012a10
 8010268:	08012912 	.word	0x08012912
 801026c:	0801289f 	.word	0x0801289f
 8010270:	08012829 	.word	0x08012829
 8010274:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010278:	6018      	str	r0, [r3, #0]
 801027a:	9b07      	ldr	r3, [sp, #28]
 801027c:	2b0e      	cmp	r3, #14
 801027e:	f200 80a4 	bhi.w	80103ca <_dtoa_r+0x442>
 8010282:	2c00      	cmp	r4, #0
 8010284:	f000 80a1 	beq.w	80103ca <_dtoa_r+0x442>
 8010288:	2f00      	cmp	r7, #0
 801028a:	dd33      	ble.n	80102f4 <_dtoa_r+0x36c>
 801028c:	4bad      	ldr	r3, [pc, #692]	@ (8010544 <_dtoa_r+0x5bc>)
 801028e:	f007 020f 	and.w	r2, r7, #15
 8010292:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010296:	ed93 7b00 	vldr	d7, [r3]
 801029a:	05f8      	lsls	r0, r7, #23
 801029c:	ed8d 7b04 	vstr	d7, [sp, #16]
 80102a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80102a4:	d516      	bpl.n	80102d4 <_dtoa_r+0x34c>
 80102a6:	4ba8      	ldr	r3, [pc, #672]	@ (8010548 <_dtoa_r+0x5c0>)
 80102a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80102ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80102b0:	f7f0 faf4 	bl	800089c <__aeabi_ddiv>
 80102b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80102b8:	f004 040f 	and.w	r4, r4, #15
 80102bc:	2603      	movs	r6, #3
 80102be:	4da2      	ldr	r5, [pc, #648]	@ (8010548 <_dtoa_r+0x5c0>)
 80102c0:	b954      	cbnz	r4, 80102d8 <_dtoa_r+0x350>
 80102c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80102c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80102ca:	f7f0 fae7 	bl	800089c <__aeabi_ddiv>
 80102ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80102d2:	e028      	b.n	8010326 <_dtoa_r+0x39e>
 80102d4:	2602      	movs	r6, #2
 80102d6:	e7f2      	b.n	80102be <_dtoa_r+0x336>
 80102d8:	07e1      	lsls	r1, r4, #31
 80102da:	d508      	bpl.n	80102ee <_dtoa_r+0x366>
 80102dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80102e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80102e4:	f7f0 f9b0 	bl	8000648 <__aeabi_dmul>
 80102e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80102ec:	3601      	adds	r6, #1
 80102ee:	1064      	asrs	r4, r4, #1
 80102f0:	3508      	adds	r5, #8
 80102f2:	e7e5      	b.n	80102c0 <_dtoa_r+0x338>
 80102f4:	f000 80d2 	beq.w	801049c <_dtoa_r+0x514>
 80102f8:	427c      	negs	r4, r7
 80102fa:	4b92      	ldr	r3, [pc, #584]	@ (8010544 <_dtoa_r+0x5bc>)
 80102fc:	4d92      	ldr	r5, [pc, #584]	@ (8010548 <_dtoa_r+0x5c0>)
 80102fe:	f004 020f 	and.w	r2, r4, #15
 8010302:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010306:	e9d3 2300 	ldrd	r2, r3, [r3]
 801030a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801030e:	f7f0 f99b 	bl	8000648 <__aeabi_dmul>
 8010312:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010316:	1124      	asrs	r4, r4, #4
 8010318:	2300      	movs	r3, #0
 801031a:	2602      	movs	r6, #2
 801031c:	2c00      	cmp	r4, #0
 801031e:	f040 80b2 	bne.w	8010486 <_dtoa_r+0x4fe>
 8010322:	2b00      	cmp	r3, #0
 8010324:	d1d3      	bne.n	80102ce <_dtoa_r+0x346>
 8010326:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010328:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801032c:	2b00      	cmp	r3, #0
 801032e:	f000 80b7 	beq.w	80104a0 <_dtoa_r+0x518>
 8010332:	4b86      	ldr	r3, [pc, #536]	@ (801054c <_dtoa_r+0x5c4>)
 8010334:	2200      	movs	r2, #0
 8010336:	4620      	mov	r0, r4
 8010338:	4629      	mov	r1, r5
 801033a:	f7f0 fbf7 	bl	8000b2c <__aeabi_dcmplt>
 801033e:	2800      	cmp	r0, #0
 8010340:	f000 80ae 	beq.w	80104a0 <_dtoa_r+0x518>
 8010344:	9b07      	ldr	r3, [sp, #28]
 8010346:	2b00      	cmp	r3, #0
 8010348:	f000 80aa 	beq.w	80104a0 <_dtoa_r+0x518>
 801034c:	9b00      	ldr	r3, [sp, #0]
 801034e:	2b00      	cmp	r3, #0
 8010350:	dd37      	ble.n	80103c2 <_dtoa_r+0x43a>
 8010352:	1e7b      	subs	r3, r7, #1
 8010354:	9304      	str	r3, [sp, #16]
 8010356:	4620      	mov	r0, r4
 8010358:	4b7d      	ldr	r3, [pc, #500]	@ (8010550 <_dtoa_r+0x5c8>)
 801035a:	2200      	movs	r2, #0
 801035c:	4629      	mov	r1, r5
 801035e:	f7f0 f973 	bl	8000648 <__aeabi_dmul>
 8010362:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010366:	9c00      	ldr	r4, [sp, #0]
 8010368:	3601      	adds	r6, #1
 801036a:	4630      	mov	r0, r6
 801036c:	f7f0 f902 	bl	8000574 <__aeabi_i2d>
 8010370:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010374:	f7f0 f968 	bl	8000648 <__aeabi_dmul>
 8010378:	4b76      	ldr	r3, [pc, #472]	@ (8010554 <_dtoa_r+0x5cc>)
 801037a:	2200      	movs	r2, #0
 801037c:	f7ef ffae 	bl	80002dc <__adddf3>
 8010380:	4605      	mov	r5, r0
 8010382:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010386:	2c00      	cmp	r4, #0
 8010388:	f040 808d 	bne.w	80104a6 <_dtoa_r+0x51e>
 801038c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010390:	4b71      	ldr	r3, [pc, #452]	@ (8010558 <_dtoa_r+0x5d0>)
 8010392:	2200      	movs	r2, #0
 8010394:	f7ef ffa0 	bl	80002d8 <__aeabi_dsub>
 8010398:	4602      	mov	r2, r0
 801039a:	460b      	mov	r3, r1
 801039c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80103a0:	462a      	mov	r2, r5
 80103a2:	4633      	mov	r3, r6
 80103a4:	f7f0 fbe0 	bl	8000b68 <__aeabi_dcmpgt>
 80103a8:	2800      	cmp	r0, #0
 80103aa:	f040 828b 	bne.w	80108c4 <_dtoa_r+0x93c>
 80103ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80103b2:	462a      	mov	r2, r5
 80103b4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80103b8:	f7f0 fbb8 	bl	8000b2c <__aeabi_dcmplt>
 80103bc:	2800      	cmp	r0, #0
 80103be:	f040 8128 	bne.w	8010612 <_dtoa_r+0x68a>
 80103c2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80103c6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80103ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	f2c0 815a 	blt.w	8010686 <_dtoa_r+0x6fe>
 80103d2:	2f0e      	cmp	r7, #14
 80103d4:	f300 8157 	bgt.w	8010686 <_dtoa_r+0x6fe>
 80103d8:	4b5a      	ldr	r3, [pc, #360]	@ (8010544 <_dtoa_r+0x5bc>)
 80103da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80103de:	ed93 7b00 	vldr	d7, [r3]
 80103e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	ed8d 7b00 	vstr	d7, [sp]
 80103ea:	da03      	bge.n	80103f4 <_dtoa_r+0x46c>
 80103ec:	9b07      	ldr	r3, [sp, #28]
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	f340 8101 	ble.w	80105f6 <_dtoa_r+0x66e>
 80103f4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80103f8:	4656      	mov	r6, sl
 80103fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80103fe:	4620      	mov	r0, r4
 8010400:	4629      	mov	r1, r5
 8010402:	f7f0 fa4b 	bl	800089c <__aeabi_ddiv>
 8010406:	f7f0 fbcf 	bl	8000ba8 <__aeabi_d2iz>
 801040a:	4680      	mov	r8, r0
 801040c:	f7f0 f8b2 	bl	8000574 <__aeabi_i2d>
 8010410:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010414:	f7f0 f918 	bl	8000648 <__aeabi_dmul>
 8010418:	4602      	mov	r2, r0
 801041a:	460b      	mov	r3, r1
 801041c:	4620      	mov	r0, r4
 801041e:	4629      	mov	r1, r5
 8010420:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010424:	f7ef ff58 	bl	80002d8 <__aeabi_dsub>
 8010428:	f806 4b01 	strb.w	r4, [r6], #1
 801042c:	9d07      	ldr	r5, [sp, #28]
 801042e:	eba6 040a 	sub.w	r4, r6, sl
 8010432:	42a5      	cmp	r5, r4
 8010434:	4602      	mov	r2, r0
 8010436:	460b      	mov	r3, r1
 8010438:	f040 8117 	bne.w	801066a <_dtoa_r+0x6e2>
 801043c:	f7ef ff4e 	bl	80002dc <__adddf3>
 8010440:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010444:	4604      	mov	r4, r0
 8010446:	460d      	mov	r5, r1
 8010448:	f7f0 fb8e 	bl	8000b68 <__aeabi_dcmpgt>
 801044c:	2800      	cmp	r0, #0
 801044e:	f040 80f9 	bne.w	8010644 <_dtoa_r+0x6bc>
 8010452:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010456:	4620      	mov	r0, r4
 8010458:	4629      	mov	r1, r5
 801045a:	f7f0 fb5d 	bl	8000b18 <__aeabi_dcmpeq>
 801045e:	b118      	cbz	r0, 8010468 <_dtoa_r+0x4e0>
 8010460:	f018 0f01 	tst.w	r8, #1
 8010464:	f040 80ee 	bne.w	8010644 <_dtoa_r+0x6bc>
 8010468:	4649      	mov	r1, r9
 801046a:	4658      	mov	r0, fp
 801046c:	f000 ff26 	bl	80112bc <_Bfree>
 8010470:	2300      	movs	r3, #0
 8010472:	7033      	strb	r3, [r6, #0]
 8010474:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010476:	3701      	adds	r7, #1
 8010478:	601f      	str	r7, [r3, #0]
 801047a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801047c:	2b00      	cmp	r3, #0
 801047e:	f000 831d 	beq.w	8010abc <_dtoa_r+0xb34>
 8010482:	601e      	str	r6, [r3, #0]
 8010484:	e31a      	b.n	8010abc <_dtoa_r+0xb34>
 8010486:	07e2      	lsls	r2, r4, #31
 8010488:	d505      	bpl.n	8010496 <_dtoa_r+0x50e>
 801048a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801048e:	f7f0 f8db 	bl	8000648 <__aeabi_dmul>
 8010492:	3601      	adds	r6, #1
 8010494:	2301      	movs	r3, #1
 8010496:	1064      	asrs	r4, r4, #1
 8010498:	3508      	adds	r5, #8
 801049a:	e73f      	b.n	801031c <_dtoa_r+0x394>
 801049c:	2602      	movs	r6, #2
 801049e:	e742      	b.n	8010326 <_dtoa_r+0x39e>
 80104a0:	9c07      	ldr	r4, [sp, #28]
 80104a2:	9704      	str	r7, [sp, #16]
 80104a4:	e761      	b.n	801036a <_dtoa_r+0x3e2>
 80104a6:	4b27      	ldr	r3, [pc, #156]	@ (8010544 <_dtoa_r+0x5bc>)
 80104a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80104aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80104ae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80104b2:	4454      	add	r4, sl
 80104b4:	2900      	cmp	r1, #0
 80104b6:	d053      	beq.n	8010560 <_dtoa_r+0x5d8>
 80104b8:	4928      	ldr	r1, [pc, #160]	@ (801055c <_dtoa_r+0x5d4>)
 80104ba:	2000      	movs	r0, #0
 80104bc:	f7f0 f9ee 	bl	800089c <__aeabi_ddiv>
 80104c0:	4633      	mov	r3, r6
 80104c2:	462a      	mov	r2, r5
 80104c4:	f7ef ff08 	bl	80002d8 <__aeabi_dsub>
 80104c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80104cc:	4656      	mov	r6, sl
 80104ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80104d2:	f7f0 fb69 	bl	8000ba8 <__aeabi_d2iz>
 80104d6:	4605      	mov	r5, r0
 80104d8:	f7f0 f84c 	bl	8000574 <__aeabi_i2d>
 80104dc:	4602      	mov	r2, r0
 80104de:	460b      	mov	r3, r1
 80104e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80104e4:	f7ef fef8 	bl	80002d8 <__aeabi_dsub>
 80104e8:	3530      	adds	r5, #48	@ 0x30
 80104ea:	4602      	mov	r2, r0
 80104ec:	460b      	mov	r3, r1
 80104ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80104f2:	f806 5b01 	strb.w	r5, [r6], #1
 80104f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80104fa:	f7f0 fb17 	bl	8000b2c <__aeabi_dcmplt>
 80104fe:	2800      	cmp	r0, #0
 8010500:	d171      	bne.n	80105e6 <_dtoa_r+0x65e>
 8010502:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010506:	4911      	ldr	r1, [pc, #68]	@ (801054c <_dtoa_r+0x5c4>)
 8010508:	2000      	movs	r0, #0
 801050a:	f7ef fee5 	bl	80002d8 <__aeabi_dsub>
 801050e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010512:	f7f0 fb0b 	bl	8000b2c <__aeabi_dcmplt>
 8010516:	2800      	cmp	r0, #0
 8010518:	f040 8095 	bne.w	8010646 <_dtoa_r+0x6be>
 801051c:	42a6      	cmp	r6, r4
 801051e:	f43f af50 	beq.w	80103c2 <_dtoa_r+0x43a>
 8010522:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010526:	4b0a      	ldr	r3, [pc, #40]	@ (8010550 <_dtoa_r+0x5c8>)
 8010528:	2200      	movs	r2, #0
 801052a:	f7f0 f88d 	bl	8000648 <__aeabi_dmul>
 801052e:	4b08      	ldr	r3, [pc, #32]	@ (8010550 <_dtoa_r+0x5c8>)
 8010530:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010534:	2200      	movs	r2, #0
 8010536:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801053a:	f7f0 f885 	bl	8000648 <__aeabi_dmul>
 801053e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010542:	e7c4      	b.n	80104ce <_dtoa_r+0x546>
 8010544:	08012a10 	.word	0x08012a10
 8010548:	080129e8 	.word	0x080129e8
 801054c:	3ff00000 	.word	0x3ff00000
 8010550:	40240000 	.word	0x40240000
 8010554:	401c0000 	.word	0x401c0000
 8010558:	40140000 	.word	0x40140000
 801055c:	3fe00000 	.word	0x3fe00000
 8010560:	4631      	mov	r1, r6
 8010562:	4628      	mov	r0, r5
 8010564:	f7f0 f870 	bl	8000648 <__aeabi_dmul>
 8010568:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801056c:	9415      	str	r4, [sp, #84]	@ 0x54
 801056e:	4656      	mov	r6, sl
 8010570:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010574:	f7f0 fb18 	bl	8000ba8 <__aeabi_d2iz>
 8010578:	4605      	mov	r5, r0
 801057a:	f7ef fffb 	bl	8000574 <__aeabi_i2d>
 801057e:	4602      	mov	r2, r0
 8010580:	460b      	mov	r3, r1
 8010582:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010586:	f7ef fea7 	bl	80002d8 <__aeabi_dsub>
 801058a:	3530      	adds	r5, #48	@ 0x30
 801058c:	f806 5b01 	strb.w	r5, [r6], #1
 8010590:	4602      	mov	r2, r0
 8010592:	460b      	mov	r3, r1
 8010594:	42a6      	cmp	r6, r4
 8010596:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801059a:	f04f 0200 	mov.w	r2, #0
 801059e:	d124      	bne.n	80105ea <_dtoa_r+0x662>
 80105a0:	4bac      	ldr	r3, [pc, #688]	@ (8010854 <_dtoa_r+0x8cc>)
 80105a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80105a6:	f7ef fe99 	bl	80002dc <__adddf3>
 80105aa:	4602      	mov	r2, r0
 80105ac:	460b      	mov	r3, r1
 80105ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80105b2:	f7f0 fad9 	bl	8000b68 <__aeabi_dcmpgt>
 80105b6:	2800      	cmp	r0, #0
 80105b8:	d145      	bne.n	8010646 <_dtoa_r+0x6be>
 80105ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80105be:	49a5      	ldr	r1, [pc, #660]	@ (8010854 <_dtoa_r+0x8cc>)
 80105c0:	2000      	movs	r0, #0
 80105c2:	f7ef fe89 	bl	80002d8 <__aeabi_dsub>
 80105c6:	4602      	mov	r2, r0
 80105c8:	460b      	mov	r3, r1
 80105ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80105ce:	f7f0 faad 	bl	8000b2c <__aeabi_dcmplt>
 80105d2:	2800      	cmp	r0, #0
 80105d4:	f43f aef5 	beq.w	80103c2 <_dtoa_r+0x43a>
 80105d8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80105da:	1e73      	subs	r3, r6, #1
 80105dc:	9315      	str	r3, [sp, #84]	@ 0x54
 80105de:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80105e2:	2b30      	cmp	r3, #48	@ 0x30
 80105e4:	d0f8      	beq.n	80105d8 <_dtoa_r+0x650>
 80105e6:	9f04      	ldr	r7, [sp, #16]
 80105e8:	e73e      	b.n	8010468 <_dtoa_r+0x4e0>
 80105ea:	4b9b      	ldr	r3, [pc, #620]	@ (8010858 <_dtoa_r+0x8d0>)
 80105ec:	f7f0 f82c 	bl	8000648 <__aeabi_dmul>
 80105f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80105f4:	e7bc      	b.n	8010570 <_dtoa_r+0x5e8>
 80105f6:	d10c      	bne.n	8010612 <_dtoa_r+0x68a>
 80105f8:	4b98      	ldr	r3, [pc, #608]	@ (801085c <_dtoa_r+0x8d4>)
 80105fa:	2200      	movs	r2, #0
 80105fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010600:	f7f0 f822 	bl	8000648 <__aeabi_dmul>
 8010604:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010608:	f7f0 faa4 	bl	8000b54 <__aeabi_dcmpge>
 801060c:	2800      	cmp	r0, #0
 801060e:	f000 8157 	beq.w	80108c0 <_dtoa_r+0x938>
 8010612:	2400      	movs	r4, #0
 8010614:	4625      	mov	r5, r4
 8010616:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010618:	43db      	mvns	r3, r3
 801061a:	9304      	str	r3, [sp, #16]
 801061c:	4656      	mov	r6, sl
 801061e:	2700      	movs	r7, #0
 8010620:	4621      	mov	r1, r4
 8010622:	4658      	mov	r0, fp
 8010624:	f000 fe4a 	bl	80112bc <_Bfree>
 8010628:	2d00      	cmp	r5, #0
 801062a:	d0dc      	beq.n	80105e6 <_dtoa_r+0x65e>
 801062c:	b12f      	cbz	r7, 801063a <_dtoa_r+0x6b2>
 801062e:	42af      	cmp	r7, r5
 8010630:	d003      	beq.n	801063a <_dtoa_r+0x6b2>
 8010632:	4639      	mov	r1, r7
 8010634:	4658      	mov	r0, fp
 8010636:	f000 fe41 	bl	80112bc <_Bfree>
 801063a:	4629      	mov	r1, r5
 801063c:	4658      	mov	r0, fp
 801063e:	f000 fe3d 	bl	80112bc <_Bfree>
 8010642:	e7d0      	b.n	80105e6 <_dtoa_r+0x65e>
 8010644:	9704      	str	r7, [sp, #16]
 8010646:	4633      	mov	r3, r6
 8010648:	461e      	mov	r6, r3
 801064a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801064e:	2a39      	cmp	r2, #57	@ 0x39
 8010650:	d107      	bne.n	8010662 <_dtoa_r+0x6da>
 8010652:	459a      	cmp	sl, r3
 8010654:	d1f8      	bne.n	8010648 <_dtoa_r+0x6c0>
 8010656:	9a04      	ldr	r2, [sp, #16]
 8010658:	3201      	adds	r2, #1
 801065a:	9204      	str	r2, [sp, #16]
 801065c:	2230      	movs	r2, #48	@ 0x30
 801065e:	f88a 2000 	strb.w	r2, [sl]
 8010662:	781a      	ldrb	r2, [r3, #0]
 8010664:	3201      	adds	r2, #1
 8010666:	701a      	strb	r2, [r3, #0]
 8010668:	e7bd      	b.n	80105e6 <_dtoa_r+0x65e>
 801066a:	4b7b      	ldr	r3, [pc, #492]	@ (8010858 <_dtoa_r+0x8d0>)
 801066c:	2200      	movs	r2, #0
 801066e:	f7ef ffeb 	bl	8000648 <__aeabi_dmul>
 8010672:	2200      	movs	r2, #0
 8010674:	2300      	movs	r3, #0
 8010676:	4604      	mov	r4, r0
 8010678:	460d      	mov	r5, r1
 801067a:	f7f0 fa4d 	bl	8000b18 <__aeabi_dcmpeq>
 801067e:	2800      	cmp	r0, #0
 8010680:	f43f aebb 	beq.w	80103fa <_dtoa_r+0x472>
 8010684:	e6f0      	b.n	8010468 <_dtoa_r+0x4e0>
 8010686:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010688:	2a00      	cmp	r2, #0
 801068a:	f000 80db 	beq.w	8010844 <_dtoa_r+0x8bc>
 801068e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010690:	2a01      	cmp	r2, #1
 8010692:	f300 80bf 	bgt.w	8010814 <_dtoa_r+0x88c>
 8010696:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8010698:	2a00      	cmp	r2, #0
 801069a:	f000 80b7 	beq.w	801080c <_dtoa_r+0x884>
 801069e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80106a2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80106a4:	4646      	mov	r6, r8
 80106a6:	9a08      	ldr	r2, [sp, #32]
 80106a8:	2101      	movs	r1, #1
 80106aa:	441a      	add	r2, r3
 80106ac:	4658      	mov	r0, fp
 80106ae:	4498      	add	r8, r3
 80106b0:	9208      	str	r2, [sp, #32]
 80106b2:	f000 ff01 	bl	80114b8 <__i2b>
 80106b6:	4605      	mov	r5, r0
 80106b8:	b15e      	cbz	r6, 80106d2 <_dtoa_r+0x74a>
 80106ba:	9b08      	ldr	r3, [sp, #32]
 80106bc:	2b00      	cmp	r3, #0
 80106be:	dd08      	ble.n	80106d2 <_dtoa_r+0x74a>
 80106c0:	42b3      	cmp	r3, r6
 80106c2:	9a08      	ldr	r2, [sp, #32]
 80106c4:	bfa8      	it	ge
 80106c6:	4633      	movge	r3, r6
 80106c8:	eba8 0803 	sub.w	r8, r8, r3
 80106cc:	1af6      	subs	r6, r6, r3
 80106ce:	1ad3      	subs	r3, r2, r3
 80106d0:	9308      	str	r3, [sp, #32]
 80106d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80106d4:	b1f3      	cbz	r3, 8010714 <_dtoa_r+0x78c>
 80106d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80106d8:	2b00      	cmp	r3, #0
 80106da:	f000 80b7 	beq.w	801084c <_dtoa_r+0x8c4>
 80106de:	b18c      	cbz	r4, 8010704 <_dtoa_r+0x77c>
 80106e0:	4629      	mov	r1, r5
 80106e2:	4622      	mov	r2, r4
 80106e4:	4658      	mov	r0, fp
 80106e6:	f000 ffa7 	bl	8011638 <__pow5mult>
 80106ea:	464a      	mov	r2, r9
 80106ec:	4601      	mov	r1, r0
 80106ee:	4605      	mov	r5, r0
 80106f0:	4658      	mov	r0, fp
 80106f2:	f000 fef7 	bl	80114e4 <__multiply>
 80106f6:	4649      	mov	r1, r9
 80106f8:	9004      	str	r0, [sp, #16]
 80106fa:	4658      	mov	r0, fp
 80106fc:	f000 fdde 	bl	80112bc <_Bfree>
 8010700:	9b04      	ldr	r3, [sp, #16]
 8010702:	4699      	mov	r9, r3
 8010704:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010706:	1b1a      	subs	r2, r3, r4
 8010708:	d004      	beq.n	8010714 <_dtoa_r+0x78c>
 801070a:	4649      	mov	r1, r9
 801070c:	4658      	mov	r0, fp
 801070e:	f000 ff93 	bl	8011638 <__pow5mult>
 8010712:	4681      	mov	r9, r0
 8010714:	2101      	movs	r1, #1
 8010716:	4658      	mov	r0, fp
 8010718:	f000 fece 	bl	80114b8 <__i2b>
 801071c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801071e:	4604      	mov	r4, r0
 8010720:	2b00      	cmp	r3, #0
 8010722:	f000 81cf 	beq.w	8010ac4 <_dtoa_r+0xb3c>
 8010726:	461a      	mov	r2, r3
 8010728:	4601      	mov	r1, r0
 801072a:	4658      	mov	r0, fp
 801072c:	f000 ff84 	bl	8011638 <__pow5mult>
 8010730:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010732:	2b01      	cmp	r3, #1
 8010734:	4604      	mov	r4, r0
 8010736:	f300 8095 	bgt.w	8010864 <_dtoa_r+0x8dc>
 801073a:	9b02      	ldr	r3, [sp, #8]
 801073c:	2b00      	cmp	r3, #0
 801073e:	f040 8087 	bne.w	8010850 <_dtoa_r+0x8c8>
 8010742:	9b03      	ldr	r3, [sp, #12]
 8010744:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010748:	2b00      	cmp	r3, #0
 801074a:	f040 8089 	bne.w	8010860 <_dtoa_r+0x8d8>
 801074e:	9b03      	ldr	r3, [sp, #12]
 8010750:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010754:	0d1b      	lsrs	r3, r3, #20
 8010756:	051b      	lsls	r3, r3, #20
 8010758:	b12b      	cbz	r3, 8010766 <_dtoa_r+0x7de>
 801075a:	9b08      	ldr	r3, [sp, #32]
 801075c:	3301      	adds	r3, #1
 801075e:	9308      	str	r3, [sp, #32]
 8010760:	f108 0801 	add.w	r8, r8, #1
 8010764:	2301      	movs	r3, #1
 8010766:	930a      	str	r3, [sp, #40]	@ 0x28
 8010768:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801076a:	2b00      	cmp	r3, #0
 801076c:	f000 81b0 	beq.w	8010ad0 <_dtoa_r+0xb48>
 8010770:	6923      	ldr	r3, [r4, #16]
 8010772:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010776:	6918      	ldr	r0, [r3, #16]
 8010778:	f000 fe52 	bl	8011420 <__hi0bits>
 801077c:	f1c0 0020 	rsb	r0, r0, #32
 8010780:	9b08      	ldr	r3, [sp, #32]
 8010782:	4418      	add	r0, r3
 8010784:	f010 001f 	ands.w	r0, r0, #31
 8010788:	d077      	beq.n	801087a <_dtoa_r+0x8f2>
 801078a:	f1c0 0320 	rsb	r3, r0, #32
 801078e:	2b04      	cmp	r3, #4
 8010790:	dd6b      	ble.n	801086a <_dtoa_r+0x8e2>
 8010792:	9b08      	ldr	r3, [sp, #32]
 8010794:	f1c0 001c 	rsb	r0, r0, #28
 8010798:	4403      	add	r3, r0
 801079a:	4480      	add	r8, r0
 801079c:	4406      	add	r6, r0
 801079e:	9308      	str	r3, [sp, #32]
 80107a0:	f1b8 0f00 	cmp.w	r8, #0
 80107a4:	dd05      	ble.n	80107b2 <_dtoa_r+0x82a>
 80107a6:	4649      	mov	r1, r9
 80107a8:	4642      	mov	r2, r8
 80107aa:	4658      	mov	r0, fp
 80107ac:	f000 ff9e 	bl	80116ec <__lshift>
 80107b0:	4681      	mov	r9, r0
 80107b2:	9b08      	ldr	r3, [sp, #32]
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	dd05      	ble.n	80107c4 <_dtoa_r+0x83c>
 80107b8:	4621      	mov	r1, r4
 80107ba:	461a      	mov	r2, r3
 80107bc:	4658      	mov	r0, fp
 80107be:	f000 ff95 	bl	80116ec <__lshift>
 80107c2:	4604      	mov	r4, r0
 80107c4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d059      	beq.n	801087e <_dtoa_r+0x8f6>
 80107ca:	4621      	mov	r1, r4
 80107cc:	4648      	mov	r0, r9
 80107ce:	f000 fff9 	bl	80117c4 <__mcmp>
 80107d2:	2800      	cmp	r0, #0
 80107d4:	da53      	bge.n	801087e <_dtoa_r+0x8f6>
 80107d6:	1e7b      	subs	r3, r7, #1
 80107d8:	9304      	str	r3, [sp, #16]
 80107da:	4649      	mov	r1, r9
 80107dc:	2300      	movs	r3, #0
 80107de:	220a      	movs	r2, #10
 80107e0:	4658      	mov	r0, fp
 80107e2:	f000 fd8d 	bl	8011300 <__multadd>
 80107e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80107e8:	4681      	mov	r9, r0
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	f000 8172 	beq.w	8010ad4 <_dtoa_r+0xb4c>
 80107f0:	2300      	movs	r3, #0
 80107f2:	4629      	mov	r1, r5
 80107f4:	220a      	movs	r2, #10
 80107f6:	4658      	mov	r0, fp
 80107f8:	f000 fd82 	bl	8011300 <__multadd>
 80107fc:	9b00      	ldr	r3, [sp, #0]
 80107fe:	2b00      	cmp	r3, #0
 8010800:	4605      	mov	r5, r0
 8010802:	dc67      	bgt.n	80108d4 <_dtoa_r+0x94c>
 8010804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010806:	2b02      	cmp	r3, #2
 8010808:	dc41      	bgt.n	801088e <_dtoa_r+0x906>
 801080a:	e063      	b.n	80108d4 <_dtoa_r+0x94c>
 801080c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801080e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8010812:	e746      	b.n	80106a2 <_dtoa_r+0x71a>
 8010814:	9b07      	ldr	r3, [sp, #28]
 8010816:	1e5c      	subs	r4, r3, #1
 8010818:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801081a:	42a3      	cmp	r3, r4
 801081c:	bfbf      	itttt	lt
 801081e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8010820:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8010822:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8010824:	1ae3      	sublt	r3, r4, r3
 8010826:	bfb4      	ite	lt
 8010828:	18d2      	addlt	r2, r2, r3
 801082a:	1b1c      	subge	r4, r3, r4
 801082c:	9b07      	ldr	r3, [sp, #28]
 801082e:	bfbc      	itt	lt
 8010830:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8010832:	2400      	movlt	r4, #0
 8010834:	2b00      	cmp	r3, #0
 8010836:	bfb5      	itete	lt
 8010838:	eba8 0603 	sublt.w	r6, r8, r3
 801083c:	9b07      	ldrge	r3, [sp, #28]
 801083e:	2300      	movlt	r3, #0
 8010840:	4646      	movge	r6, r8
 8010842:	e730      	b.n	80106a6 <_dtoa_r+0x71e>
 8010844:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010846:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8010848:	4646      	mov	r6, r8
 801084a:	e735      	b.n	80106b8 <_dtoa_r+0x730>
 801084c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801084e:	e75c      	b.n	801070a <_dtoa_r+0x782>
 8010850:	2300      	movs	r3, #0
 8010852:	e788      	b.n	8010766 <_dtoa_r+0x7de>
 8010854:	3fe00000 	.word	0x3fe00000
 8010858:	40240000 	.word	0x40240000
 801085c:	40140000 	.word	0x40140000
 8010860:	9b02      	ldr	r3, [sp, #8]
 8010862:	e780      	b.n	8010766 <_dtoa_r+0x7de>
 8010864:	2300      	movs	r3, #0
 8010866:	930a      	str	r3, [sp, #40]	@ 0x28
 8010868:	e782      	b.n	8010770 <_dtoa_r+0x7e8>
 801086a:	d099      	beq.n	80107a0 <_dtoa_r+0x818>
 801086c:	9a08      	ldr	r2, [sp, #32]
 801086e:	331c      	adds	r3, #28
 8010870:	441a      	add	r2, r3
 8010872:	4498      	add	r8, r3
 8010874:	441e      	add	r6, r3
 8010876:	9208      	str	r2, [sp, #32]
 8010878:	e792      	b.n	80107a0 <_dtoa_r+0x818>
 801087a:	4603      	mov	r3, r0
 801087c:	e7f6      	b.n	801086c <_dtoa_r+0x8e4>
 801087e:	9b07      	ldr	r3, [sp, #28]
 8010880:	9704      	str	r7, [sp, #16]
 8010882:	2b00      	cmp	r3, #0
 8010884:	dc20      	bgt.n	80108c8 <_dtoa_r+0x940>
 8010886:	9300      	str	r3, [sp, #0]
 8010888:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801088a:	2b02      	cmp	r3, #2
 801088c:	dd1e      	ble.n	80108cc <_dtoa_r+0x944>
 801088e:	9b00      	ldr	r3, [sp, #0]
 8010890:	2b00      	cmp	r3, #0
 8010892:	f47f aec0 	bne.w	8010616 <_dtoa_r+0x68e>
 8010896:	4621      	mov	r1, r4
 8010898:	2205      	movs	r2, #5
 801089a:	4658      	mov	r0, fp
 801089c:	f000 fd30 	bl	8011300 <__multadd>
 80108a0:	4601      	mov	r1, r0
 80108a2:	4604      	mov	r4, r0
 80108a4:	4648      	mov	r0, r9
 80108a6:	f000 ff8d 	bl	80117c4 <__mcmp>
 80108aa:	2800      	cmp	r0, #0
 80108ac:	f77f aeb3 	ble.w	8010616 <_dtoa_r+0x68e>
 80108b0:	4656      	mov	r6, sl
 80108b2:	2331      	movs	r3, #49	@ 0x31
 80108b4:	f806 3b01 	strb.w	r3, [r6], #1
 80108b8:	9b04      	ldr	r3, [sp, #16]
 80108ba:	3301      	adds	r3, #1
 80108bc:	9304      	str	r3, [sp, #16]
 80108be:	e6ae      	b.n	801061e <_dtoa_r+0x696>
 80108c0:	9c07      	ldr	r4, [sp, #28]
 80108c2:	9704      	str	r7, [sp, #16]
 80108c4:	4625      	mov	r5, r4
 80108c6:	e7f3      	b.n	80108b0 <_dtoa_r+0x928>
 80108c8:	9b07      	ldr	r3, [sp, #28]
 80108ca:	9300      	str	r3, [sp, #0]
 80108cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	f000 8104 	beq.w	8010adc <_dtoa_r+0xb54>
 80108d4:	2e00      	cmp	r6, #0
 80108d6:	dd05      	ble.n	80108e4 <_dtoa_r+0x95c>
 80108d8:	4629      	mov	r1, r5
 80108da:	4632      	mov	r2, r6
 80108dc:	4658      	mov	r0, fp
 80108de:	f000 ff05 	bl	80116ec <__lshift>
 80108e2:	4605      	mov	r5, r0
 80108e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d05a      	beq.n	80109a0 <_dtoa_r+0xa18>
 80108ea:	6869      	ldr	r1, [r5, #4]
 80108ec:	4658      	mov	r0, fp
 80108ee:	f000 fca5 	bl	801123c <_Balloc>
 80108f2:	4606      	mov	r6, r0
 80108f4:	b928      	cbnz	r0, 8010902 <_dtoa_r+0x97a>
 80108f6:	4b84      	ldr	r3, [pc, #528]	@ (8010b08 <_dtoa_r+0xb80>)
 80108f8:	4602      	mov	r2, r0
 80108fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80108fe:	f7ff bb5a 	b.w	800ffb6 <_dtoa_r+0x2e>
 8010902:	692a      	ldr	r2, [r5, #16]
 8010904:	3202      	adds	r2, #2
 8010906:	0092      	lsls	r2, r2, #2
 8010908:	f105 010c 	add.w	r1, r5, #12
 801090c:	300c      	adds	r0, #12
 801090e:	f7ff fa76 	bl	800fdfe <memcpy>
 8010912:	2201      	movs	r2, #1
 8010914:	4631      	mov	r1, r6
 8010916:	4658      	mov	r0, fp
 8010918:	f000 fee8 	bl	80116ec <__lshift>
 801091c:	f10a 0301 	add.w	r3, sl, #1
 8010920:	9307      	str	r3, [sp, #28]
 8010922:	9b00      	ldr	r3, [sp, #0]
 8010924:	4453      	add	r3, sl
 8010926:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010928:	9b02      	ldr	r3, [sp, #8]
 801092a:	f003 0301 	and.w	r3, r3, #1
 801092e:	462f      	mov	r7, r5
 8010930:	930a      	str	r3, [sp, #40]	@ 0x28
 8010932:	4605      	mov	r5, r0
 8010934:	9b07      	ldr	r3, [sp, #28]
 8010936:	4621      	mov	r1, r4
 8010938:	3b01      	subs	r3, #1
 801093a:	4648      	mov	r0, r9
 801093c:	9300      	str	r3, [sp, #0]
 801093e:	f7ff fa9b 	bl	800fe78 <quorem>
 8010942:	4639      	mov	r1, r7
 8010944:	9002      	str	r0, [sp, #8]
 8010946:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801094a:	4648      	mov	r0, r9
 801094c:	f000 ff3a 	bl	80117c4 <__mcmp>
 8010950:	462a      	mov	r2, r5
 8010952:	9008      	str	r0, [sp, #32]
 8010954:	4621      	mov	r1, r4
 8010956:	4658      	mov	r0, fp
 8010958:	f000 ff50 	bl	80117fc <__mdiff>
 801095c:	68c2      	ldr	r2, [r0, #12]
 801095e:	4606      	mov	r6, r0
 8010960:	bb02      	cbnz	r2, 80109a4 <_dtoa_r+0xa1c>
 8010962:	4601      	mov	r1, r0
 8010964:	4648      	mov	r0, r9
 8010966:	f000 ff2d 	bl	80117c4 <__mcmp>
 801096a:	4602      	mov	r2, r0
 801096c:	4631      	mov	r1, r6
 801096e:	4658      	mov	r0, fp
 8010970:	920e      	str	r2, [sp, #56]	@ 0x38
 8010972:	f000 fca3 	bl	80112bc <_Bfree>
 8010976:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010978:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801097a:	9e07      	ldr	r6, [sp, #28]
 801097c:	ea43 0102 	orr.w	r1, r3, r2
 8010980:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010982:	4319      	orrs	r1, r3
 8010984:	d110      	bne.n	80109a8 <_dtoa_r+0xa20>
 8010986:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801098a:	d029      	beq.n	80109e0 <_dtoa_r+0xa58>
 801098c:	9b08      	ldr	r3, [sp, #32]
 801098e:	2b00      	cmp	r3, #0
 8010990:	dd02      	ble.n	8010998 <_dtoa_r+0xa10>
 8010992:	9b02      	ldr	r3, [sp, #8]
 8010994:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8010998:	9b00      	ldr	r3, [sp, #0]
 801099a:	f883 8000 	strb.w	r8, [r3]
 801099e:	e63f      	b.n	8010620 <_dtoa_r+0x698>
 80109a0:	4628      	mov	r0, r5
 80109a2:	e7bb      	b.n	801091c <_dtoa_r+0x994>
 80109a4:	2201      	movs	r2, #1
 80109a6:	e7e1      	b.n	801096c <_dtoa_r+0x9e4>
 80109a8:	9b08      	ldr	r3, [sp, #32]
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	db04      	blt.n	80109b8 <_dtoa_r+0xa30>
 80109ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80109b0:	430b      	orrs	r3, r1
 80109b2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80109b4:	430b      	orrs	r3, r1
 80109b6:	d120      	bne.n	80109fa <_dtoa_r+0xa72>
 80109b8:	2a00      	cmp	r2, #0
 80109ba:	dded      	ble.n	8010998 <_dtoa_r+0xa10>
 80109bc:	4649      	mov	r1, r9
 80109be:	2201      	movs	r2, #1
 80109c0:	4658      	mov	r0, fp
 80109c2:	f000 fe93 	bl	80116ec <__lshift>
 80109c6:	4621      	mov	r1, r4
 80109c8:	4681      	mov	r9, r0
 80109ca:	f000 fefb 	bl	80117c4 <__mcmp>
 80109ce:	2800      	cmp	r0, #0
 80109d0:	dc03      	bgt.n	80109da <_dtoa_r+0xa52>
 80109d2:	d1e1      	bne.n	8010998 <_dtoa_r+0xa10>
 80109d4:	f018 0f01 	tst.w	r8, #1
 80109d8:	d0de      	beq.n	8010998 <_dtoa_r+0xa10>
 80109da:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80109de:	d1d8      	bne.n	8010992 <_dtoa_r+0xa0a>
 80109e0:	9a00      	ldr	r2, [sp, #0]
 80109e2:	2339      	movs	r3, #57	@ 0x39
 80109e4:	7013      	strb	r3, [r2, #0]
 80109e6:	4633      	mov	r3, r6
 80109e8:	461e      	mov	r6, r3
 80109ea:	3b01      	subs	r3, #1
 80109ec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80109f0:	2a39      	cmp	r2, #57	@ 0x39
 80109f2:	d052      	beq.n	8010a9a <_dtoa_r+0xb12>
 80109f4:	3201      	adds	r2, #1
 80109f6:	701a      	strb	r2, [r3, #0]
 80109f8:	e612      	b.n	8010620 <_dtoa_r+0x698>
 80109fa:	2a00      	cmp	r2, #0
 80109fc:	dd07      	ble.n	8010a0e <_dtoa_r+0xa86>
 80109fe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010a02:	d0ed      	beq.n	80109e0 <_dtoa_r+0xa58>
 8010a04:	9a00      	ldr	r2, [sp, #0]
 8010a06:	f108 0301 	add.w	r3, r8, #1
 8010a0a:	7013      	strb	r3, [r2, #0]
 8010a0c:	e608      	b.n	8010620 <_dtoa_r+0x698>
 8010a0e:	9b07      	ldr	r3, [sp, #28]
 8010a10:	9a07      	ldr	r2, [sp, #28]
 8010a12:	f803 8c01 	strb.w	r8, [r3, #-1]
 8010a16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010a18:	4293      	cmp	r3, r2
 8010a1a:	d028      	beq.n	8010a6e <_dtoa_r+0xae6>
 8010a1c:	4649      	mov	r1, r9
 8010a1e:	2300      	movs	r3, #0
 8010a20:	220a      	movs	r2, #10
 8010a22:	4658      	mov	r0, fp
 8010a24:	f000 fc6c 	bl	8011300 <__multadd>
 8010a28:	42af      	cmp	r7, r5
 8010a2a:	4681      	mov	r9, r0
 8010a2c:	f04f 0300 	mov.w	r3, #0
 8010a30:	f04f 020a 	mov.w	r2, #10
 8010a34:	4639      	mov	r1, r7
 8010a36:	4658      	mov	r0, fp
 8010a38:	d107      	bne.n	8010a4a <_dtoa_r+0xac2>
 8010a3a:	f000 fc61 	bl	8011300 <__multadd>
 8010a3e:	4607      	mov	r7, r0
 8010a40:	4605      	mov	r5, r0
 8010a42:	9b07      	ldr	r3, [sp, #28]
 8010a44:	3301      	adds	r3, #1
 8010a46:	9307      	str	r3, [sp, #28]
 8010a48:	e774      	b.n	8010934 <_dtoa_r+0x9ac>
 8010a4a:	f000 fc59 	bl	8011300 <__multadd>
 8010a4e:	4629      	mov	r1, r5
 8010a50:	4607      	mov	r7, r0
 8010a52:	2300      	movs	r3, #0
 8010a54:	220a      	movs	r2, #10
 8010a56:	4658      	mov	r0, fp
 8010a58:	f000 fc52 	bl	8011300 <__multadd>
 8010a5c:	4605      	mov	r5, r0
 8010a5e:	e7f0      	b.n	8010a42 <_dtoa_r+0xaba>
 8010a60:	9b00      	ldr	r3, [sp, #0]
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	bfcc      	ite	gt
 8010a66:	461e      	movgt	r6, r3
 8010a68:	2601      	movle	r6, #1
 8010a6a:	4456      	add	r6, sl
 8010a6c:	2700      	movs	r7, #0
 8010a6e:	4649      	mov	r1, r9
 8010a70:	2201      	movs	r2, #1
 8010a72:	4658      	mov	r0, fp
 8010a74:	f000 fe3a 	bl	80116ec <__lshift>
 8010a78:	4621      	mov	r1, r4
 8010a7a:	4681      	mov	r9, r0
 8010a7c:	f000 fea2 	bl	80117c4 <__mcmp>
 8010a80:	2800      	cmp	r0, #0
 8010a82:	dcb0      	bgt.n	80109e6 <_dtoa_r+0xa5e>
 8010a84:	d102      	bne.n	8010a8c <_dtoa_r+0xb04>
 8010a86:	f018 0f01 	tst.w	r8, #1
 8010a8a:	d1ac      	bne.n	80109e6 <_dtoa_r+0xa5e>
 8010a8c:	4633      	mov	r3, r6
 8010a8e:	461e      	mov	r6, r3
 8010a90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010a94:	2a30      	cmp	r2, #48	@ 0x30
 8010a96:	d0fa      	beq.n	8010a8e <_dtoa_r+0xb06>
 8010a98:	e5c2      	b.n	8010620 <_dtoa_r+0x698>
 8010a9a:	459a      	cmp	sl, r3
 8010a9c:	d1a4      	bne.n	80109e8 <_dtoa_r+0xa60>
 8010a9e:	9b04      	ldr	r3, [sp, #16]
 8010aa0:	3301      	adds	r3, #1
 8010aa2:	9304      	str	r3, [sp, #16]
 8010aa4:	2331      	movs	r3, #49	@ 0x31
 8010aa6:	f88a 3000 	strb.w	r3, [sl]
 8010aaa:	e5b9      	b.n	8010620 <_dtoa_r+0x698>
 8010aac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010aae:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8010b0c <_dtoa_r+0xb84>
 8010ab2:	b11b      	cbz	r3, 8010abc <_dtoa_r+0xb34>
 8010ab4:	f10a 0308 	add.w	r3, sl, #8
 8010ab8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8010aba:	6013      	str	r3, [r2, #0]
 8010abc:	4650      	mov	r0, sl
 8010abe:	b019      	add	sp, #100	@ 0x64
 8010ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ac4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ac6:	2b01      	cmp	r3, #1
 8010ac8:	f77f ae37 	ble.w	801073a <_dtoa_r+0x7b2>
 8010acc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010ace:	930a      	str	r3, [sp, #40]	@ 0x28
 8010ad0:	2001      	movs	r0, #1
 8010ad2:	e655      	b.n	8010780 <_dtoa_r+0x7f8>
 8010ad4:	9b00      	ldr	r3, [sp, #0]
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	f77f aed6 	ble.w	8010888 <_dtoa_r+0x900>
 8010adc:	4656      	mov	r6, sl
 8010ade:	4621      	mov	r1, r4
 8010ae0:	4648      	mov	r0, r9
 8010ae2:	f7ff f9c9 	bl	800fe78 <quorem>
 8010ae6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8010aea:	f806 8b01 	strb.w	r8, [r6], #1
 8010aee:	9b00      	ldr	r3, [sp, #0]
 8010af0:	eba6 020a 	sub.w	r2, r6, sl
 8010af4:	4293      	cmp	r3, r2
 8010af6:	ddb3      	ble.n	8010a60 <_dtoa_r+0xad8>
 8010af8:	4649      	mov	r1, r9
 8010afa:	2300      	movs	r3, #0
 8010afc:	220a      	movs	r2, #10
 8010afe:	4658      	mov	r0, fp
 8010b00:	f000 fbfe 	bl	8011300 <__multadd>
 8010b04:	4681      	mov	r9, r0
 8010b06:	e7ea      	b.n	8010ade <_dtoa_r+0xb56>
 8010b08:	08012912 	.word	0x08012912
 8010b0c:	08012896 	.word	0x08012896

08010b10 <_free_r>:
 8010b10:	b538      	push	{r3, r4, r5, lr}
 8010b12:	4605      	mov	r5, r0
 8010b14:	2900      	cmp	r1, #0
 8010b16:	d041      	beq.n	8010b9c <_free_r+0x8c>
 8010b18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010b1c:	1f0c      	subs	r4, r1, #4
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	bfb8      	it	lt
 8010b22:	18e4      	addlt	r4, r4, r3
 8010b24:	f7fd f982 	bl	800de2c <__malloc_lock>
 8010b28:	4a1d      	ldr	r2, [pc, #116]	@ (8010ba0 <_free_r+0x90>)
 8010b2a:	6813      	ldr	r3, [r2, #0]
 8010b2c:	b933      	cbnz	r3, 8010b3c <_free_r+0x2c>
 8010b2e:	6063      	str	r3, [r4, #4]
 8010b30:	6014      	str	r4, [r2, #0]
 8010b32:	4628      	mov	r0, r5
 8010b34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b38:	f7fd b97e 	b.w	800de38 <__malloc_unlock>
 8010b3c:	42a3      	cmp	r3, r4
 8010b3e:	d908      	bls.n	8010b52 <_free_r+0x42>
 8010b40:	6820      	ldr	r0, [r4, #0]
 8010b42:	1821      	adds	r1, r4, r0
 8010b44:	428b      	cmp	r3, r1
 8010b46:	bf01      	itttt	eq
 8010b48:	6819      	ldreq	r1, [r3, #0]
 8010b4a:	685b      	ldreq	r3, [r3, #4]
 8010b4c:	1809      	addeq	r1, r1, r0
 8010b4e:	6021      	streq	r1, [r4, #0]
 8010b50:	e7ed      	b.n	8010b2e <_free_r+0x1e>
 8010b52:	461a      	mov	r2, r3
 8010b54:	685b      	ldr	r3, [r3, #4]
 8010b56:	b10b      	cbz	r3, 8010b5c <_free_r+0x4c>
 8010b58:	42a3      	cmp	r3, r4
 8010b5a:	d9fa      	bls.n	8010b52 <_free_r+0x42>
 8010b5c:	6811      	ldr	r1, [r2, #0]
 8010b5e:	1850      	adds	r0, r2, r1
 8010b60:	42a0      	cmp	r0, r4
 8010b62:	d10b      	bne.n	8010b7c <_free_r+0x6c>
 8010b64:	6820      	ldr	r0, [r4, #0]
 8010b66:	4401      	add	r1, r0
 8010b68:	1850      	adds	r0, r2, r1
 8010b6a:	4283      	cmp	r3, r0
 8010b6c:	6011      	str	r1, [r2, #0]
 8010b6e:	d1e0      	bne.n	8010b32 <_free_r+0x22>
 8010b70:	6818      	ldr	r0, [r3, #0]
 8010b72:	685b      	ldr	r3, [r3, #4]
 8010b74:	6053      	str	r3, [r2, #4]
 8010b76:	4408      	add	r0, r1
 8010b78:	6010      	str	r0, [r2, #0]
 8010b7a:	e7da      	b.n	8010b32 <_free_r+0x22>
 8010b7c:	d902      	bls.n	8010b84 <_free_r+0x74>
 8010b7e:	230c      	movs	r3, #12
 8010b80:	602b      	str	r3, [r5, #0]
 8010b82:	e7d6      	b.n	8010b32 <_free_r+0x22>
 8010b84:	6820      	ldr	r0, [r4, #0]
 8010b86:	1821      	adds	r1, r4, r0
 8010b88:	428b      	cmp	r3, r1
 8010b8a:	bf04      	itt	eq
 8010b8c:	6819      	ldreq	r1, [r3, #0]
 8010b8e:	685b      	ldreq	r3, [r3, #4]
 8010b90:	6063      	str	r3, [r4, #4]
 8010b92:	bf04      	itt	eq
 8010b94:	1809      	addeq	r1, r1, r0
 8010b96:	6021      	streq	r1, [r4, #0]
 8010b98:	6054      	str	r4, [r2, #4]
 8010b9a:	e7ca      	b.n	8010b32 <_free_r+0x22>
 8010b9c:	bd38      	pop	{r3, r4, r5, pc}
 8010b9e:	bf00      	nop
 8010ba0:	20001418 	.word	0x20001418

08010ba4 <rshift>:
 8010ba4:	6903      	ldr	r3, [r0, #16]
 8010ba6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010baa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010bae:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010bb2:	f100 0414 	add.w	r4, r0, #20
 8010bb6:	dd45      	ble.n	8010c44 <rshift+0xa0>
 8010bb8:	f011 011f 	ands.w	r1, r1, #31
 8010bbc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010bc0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010bc4:	d10c      	bne.n	8010be0 <rshift+0x3c>
 8010bc6:	f100 0710 	add.w	r7, r0, #16
 8010bca:	4629      	mov	r1, r5
 8010bcc:	42b1      	cmp	r1, r6
 8010bce:	d334      	bcc.n	8010c3a <rshift+0x96>
 8010bd0:	1a9b      	subs	r3, r3, r2
 8010bd2:	009b      	lsls	r3, r3, #2
 8010bd4:	1eea      	subs	r2, r5, #3
 8010bd6:	4296      	cmp	r6, r2
 8010bd8:	bf38      	it	cc
 8010bda:	2300      	movcc	r3, #0
 8010bdc:	4423      	add	r3, r4
 8010bde:	e015      	b.n	8010c0c <rshift+0x68>
 8010be0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010be4:	f1c1 0820 	rsb	r8, r1, #32
 8010be8:	40cf      	lsrs	r7, r1
 8010bea:	f105 0e04 	add.w	lr, r5, #4
 8010bee:	46a1      	mov	r9, r4
 8010bf0:	4576      	cmp	r6, lr
 8010bf2:	46f4      	mov	ip, lr
 8010bf4:	d815      	bhi.n	8010c22 <rshift+0x7e>
 8010bf6:	1a9a      	subs	r2, r3, r2
 8010bf8:	0092      	lsls	r2, r2, #2
 8010bfa:	3a04      	subs	r2, #4
 8010bfc:	3501      	adds	r5, #1
 8010bfe:	42ae      	cmp	r6, r5
 8010c00:	bf38      	it	cc
 8010c02:	2200      	movcc	r2, #0
 8010c04:	18a3      	adds	r3, r4, r2
 8010c06:	50a7      	str	r7, [r4, r2]
 8010c08:	b107      	cbz	r7, 8010c0c <rshift+0x68>
 8010c0a:	3304      	adds	r3, #4
 8010c0c:	1b1a      	subs	r2, r3, r4
 8010c0e:	42a3      	cmp	r3, r4
 8010c10:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010c14:	bf08      	it	eq
 8010c16:	2300      	moveq	r3, #0
 8010c18:	6102      	str	r2, [r0, #16]
 8010c1a:	bf08      	it	eq
 8010c1c:	6143      	streq	r3, [r0, #20]
 8010c1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010c22:	f8dc c000 	ldr.w	ip, [ip]
 8010c26:	fa0c fc08 	lsl.w	ip, ip, r8
 8010c2a:	ea4c 0707 	orr.w	r7, ip, r7
 8010c2e:	f849 7b04 	str.w	r7, [r9], #4
 8010c32:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010c36:	40cf      	lsrs	r7, r1
 8010c38:	e7da      	b.n	8010bf0 <rshift+0x4c>
 8010c3a:	f851 cb04 	ldr.w	ip, [r1], #4
 8010c3e:	f847 cf04 	str.w	ip, [r7, #4]!
 8010c42:	e7c3      	b.n	8010bcc <rshift+0x28>
 8010c44:	4623      	mov	r3, r4
 8010c46:	e7e1      	b.n	8010c0c <rshift+0x68>

08010c48 <__hexdig_fun>:
 8010c48:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010c4c:	2b09      	cmp	r3, #9
 8010c4e:	d802      	bhi.n	8010c56 <__hexdig_fun+0xe>
 8010c50:	3820      	subs	r0, #32
 8010c52:	b2c0      	uxtb	r0, r0
 8010c54:	4770      	bx	lr
 8010c56:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010c5a:	2b05      	cmp	r3, #5
 8010c5c:	d801      	bhi.n	8010c62 <__hexdig_fun+0x1a>
 8010c5e:	3847      	subs	r0, #71	@ 0x47
 8010c60:	e7f7      	b.n	8010c52 <__hexdig_fun+0xa>
 8010c62:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010c66:	2b05      	cmp	r3, #5
 8010c68:	d801      	bhi.n	8010c6e <__hexdig_fun+0x26>
 8010c6a:	3827      	subs	r0, #39	@ 0x27
 8010c6c:	e7f1      	b.n	8010c52 <__hexdig_fun+0xa>
 8010c6e:	2000      	movs	r0, #0
 8010c70:	4770      	bx	lr
	...

08010c74 <__gethex>:
 8010c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c78:	b085      	sub	sp, #20
 8010c7a:	468a      	mov	sl, r1
 8010c7c:	9302      	str	r3, [sp, #8]
 8010c7e:	680b      	ldr	r3, [r1, #0]
 8010c80:	9001      	str	r0, [sp, #4]
 8010c82:	4690      	mov	r8, r2
 8010c84:	1c9c      	adds	r4, r3, #2
 8010c86:	46a1      	mov	r9, r4
 8010c88:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010c8c:	2830      	cmp	r0, #48	@ 0x30
 8010c8e:	d0fa      	beq.n	8010c86 <__gethex+0x12>
 8010c90:	eba9 0303 	sub.w	r3, r9, r3
 8010c94:	f1a3 0b02 	sub.w	fp, r3, #2
 8010c98:	f7ff ffd6 	bl	8010c48 <__hexdig_fun>
 8010c9c:	4605      	mov	r5, r0
 8010c9e:	2800      	cmp	r0, #0
 8010ca0:	d168      	bne.n	8010d74 <__gethex+0x100>
 8010ca2:	49a0      	ldr	r1, [pc, #640]	@ (8010f24 <__gethex+0x2b0>)
 8010ca4:	2201      	movs	r2, #1
 8010ca6:	4648      	mov	r0, r9
 8010ca8:	f7ff f810 	bl	800fccc <strncmp>
 8010cac:	4607      	mov	r7, r0
 8010cae:	2800      	cmp	r0, #0
 8010cb0:	d167      	bne.n	8010d82 <__gethex+0x10e>
 8010cb2:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010cb6:	4626      	mov	r6, r4
 8010cb8:	f7ff ffc6 	bl	8010c48 <__hexdig_fun>
 8010cbc:	2800      	cmp	r0, #0
 8010cbe:	d062      	beq.n	8010d86 <__gethex+0x112>
 8010cc0:	4623      	mov	r3, r4
 8010cc2:	7818      	ldrb	r0, [r3, #0]
 8010cc4:	2830      	cmp	r0, #48	@ 0x30
 8010cc6:	4699      	mov	r9, r3
 8010cc8:	f103 0301 	add.w	r3, r3, #1
 8010ccc:	d0f9      	beq.n	8010cc2 <__gethex+0x4e>
 8010cce:	f7ff ffbb 	bl	8010c48 <__hexdig_fun>
 8010cd2:	fab0 f580 	clz	r5, r0
 8010cd6:	096d      	lsrs	r5, r5, #5
 8010cd8:	f04f 0b01 	mov.w	fp, #1
 8010cdc:	464a      	mov	r2, r9
 8010cde:	4616      	mov	r6, r2
 8010ce0:	3201      	adds	r2, #1
 8010ce2:	7830      	ldrb	r0, [r6, #0]
 8010ce4:	f7ff ffb0 	bl	8010c48 <__hexdig_fun>
 8010ce8:	2800      	cmp	r0, #0
 8010cea:	d1f8      	bne.n	8010cde <__gethex+0x6a>
 8010cec:	498d      	ldr	r1, [pc, #564]	@ (8010f24 <__gethex+0x2b0>)
 8010cee:	2201      	movs	r2, #1
 8010cf0:	4630      	mov	r0, r6
 8010cf2:	f7fe ffeb 	bl	800fccc <strncmp>
 8010cf6:	2800      	cmp	r0, #0
 8010cf8:	d13f      	bne.n	8010d7a <__gethex+0x106>
 8010cfa:	b944      	cbnz	r4, 8010d0e <__gethex+0x9a>
 8010cfc:	1c74      	adds	r4, r6, #1
 8010cfe:	4622      	mov	r2, r4
 8010d00:	4616      	mov	r6, r2
 8010d02:	3201      	adds	r2, #1
 8010d04:	7830      	ldrb	r0, [r6, #0]
 8010d06:	f7ff ff9f 	bl	8010c48 <__hexdig_fun>
 8010d0a:	2800      	cmp	r0, #0
 8010d0c:	d1f8      	bne.n	8010d00 <__gethex+0x8c>
 8010d0e:	1ba4      	subs	r4, r4, r6
 8010d10:	00a7      	lsls	r7, r4, #2
 8010d12:	7833      	ldrb	r3, [r6, #0]
 8010d14:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010d18:	2b50      	cmp	r3, #80	@ 0x50
 8010d1a:	d13e      	bne.n	8010d9a <__gethex+0x126>
 8010d1c:	7873      	ldrb	r3, [r6, #1]
 8010d1e:	2b2b      	cmp	r3, #43	@ 0x2b
 8010d20:	d033      	beq.n	8010d8a <__gethex+0x116>
 8010d22:	2b2d      	cmp	r3, #45	@ 0x2d
 8010d24:	d034      	beq.n	8010d90 <__gethex+0x11c>
 8010d26:	1c71      	adds	r1, r6, #1
 8010d28:	2400      	movs	r4, #0
 8010d2a:	7808      	ldrb	r0, [r1, #0]
 8010d2c:	f7ff ff8c 	bl	8010c48 <__hexdig_fun>
 8010d30:	1e43      	subs	r3, r0, #1
 8010d32:	b2db      	uxtb	r3, r3
 8010d34:	2b18      	cmp	r3, #24
 8010d36:	d830      	bhi.n	8010d9a <__gethex+0x126>
 8010d38:	f1a0 0210 	sub.w	r2, r0, #16
 8010d3c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010d40:	f7ff ff82 	bl	8010c48 <__hexdig_fun>
 8010d44:	f100 3cff 	add.w	ip, r0, #4294967295
 8010d48:	fa5f fc8c 	uxtb.w	ip, ip
 8010d4c:	f1bc 0f18 	cmp.w	ip, #24
 8010d50:	f04f 030a 	mov.w	r3, #10
 8010d54:	d91e      	bls.n	8010d94 <__gethex+0x120>
 8010d56:	b104      	cbz	r4, 8010d5a <__gethex+0xe6>
 8010d58:	4252      	negs	r2, r2
 8010d5a:	4417      	add	r7, r2
 8010d5c:	f8ca 1000 	str.w	r1, [sl]
 8010d60:	b1ed      	cbz	r5, 8010d9e <__gethex+0x12a>
 8010d62:	f1bb 0f00 	cmp.w	fp, #0
 8010d66:	bf0c      	ite	eq
 8010d68:	2506      	moveq	r5, #6
 8010d6a:	2500      	movne	r5, #0
 8010d6c:	4628      	mov	r0, r5
 8010d6e:	b005      	add	sp, #20
 8010d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d74:	2500      	movs	r5, #0
 8010d76:	462c      	mov	r4, r5
 8010d78:	e7b0      	b.n	8010cdc <__gethex+0x68>
 8010d7a:	2c00      	cmp	r4, #0
 8010d7c:	d1c7      	bne.n	8010d0e <__gethex+0x9a>
 8010d7e:	4627      	mov	r7, r4
 8010d80:	e7c7      	b.n	8010d12 <__gethex+0x9e>
 8010d82:	464e      	mov	r6, r9
 8010d84:	462f      	mov	r7, r5
 8010d86:	2501      	movs	r5, #1
 8010d88:	e7c3      	b.n	8010d12 <__gethex+0x9e>
 8010d8a:	2400      	movs	r4, #0
 8010d8c:	1cb1      	adds	r1, r6, #2
 8010d8e:	e7cc      	b.n	8010d2a <__gethex+0xb6>
 8010d90:	2401      	movs	r4, #1
 8010d92:	e7fb      	b.n	8010d8c <__gethex+0x118>
 8010d94:	fb03 0002 	mla	r0, r3, r2, r0
 8010d98:	e7ce      	b.n	8010d38 <__gethex+0xc4>
 8010d9a:	4631      	mov	r1, r6
 8010d9c:	e7de      	b.n	8010d5c <__gethex+0xe8>
 8010d9e:	eba6 0309 	sub.w	r3, r6, r9
 8010da2:	3b01      	subs	r3, #1
 8010da4:	4629      	mov	r1, r5
 8010da6:	2b07      	cmp	r3, #7
 8010da8:	dc0a      	bgt.n	8010dc0 <__gethex+0x14c>
 8010daa:	9801      	ldr	r0, [sp, #4]
 8010dac:	f000 fa46 	bl	801123c <_Balloc>
 8010db0:	4604      	mov	r4, r0
 8010db2:	b940      	cbnz	r0, 8010dc6 <__gethex+0x152>
 8010db4:	4b5c      	ldr	r3, [pc, #368]	@ (8010f28 <__gethex+0x2b4>)
 8010db6:	4602      	mov	r2, r0
 8010db8:	21e4      	movs	r1, #228	@ 0xe4
 8010dba:	485c      	ldr	r0, [pc, #368]	@ (8010f2c <__gethex+0x2b8>)
 8010dbc:	f7ff f83e 	bl	800fe3c <__assert_func>
 8010dc0:	3101      	adds	r1, #1
 8010dc2:	105b      	asrs	r3, r3, #1
 8010dc4:	e7ef      	b.n	8010da6 <__gethex+0x132>
 8010dc6:	f100 0a14 	add.w	sl, r0, #20
 8010dca:	2300      	movs	r3, #0
 8010dcc:	4655      	mov	r5, sl
 8010dce:	469b      	mov	fp, r3
 8010dd0:	45b1      	cmp	r9, r6
 8010dd2:	d337      	bcc.n	8010e44 <__gethex+0x1d0>
 8010dd4:	f845 bb04 	str.w	fp, [r5], #4
 8010dd8:	eba5 050a 	sub.w	r5, r5, sl
 8010ddc:	10ad      	asrs	r5, r5, #2
 8010dde:	6125      	str	r5, [r4, #16]
 8010de0:	4658      	mov	r0, fp
 8010de2:	f000 fb1d 	bl	8011420 <__hi0bits>
 8010de6:	016d      	lsls	r5, r5, #5
 8010de8:	f8d8 6000 	ldr.w	r6, [r8]
 8010dec:	1a2d      	subs	r5, r5, r0
 8010dee:	42b5      	cmp	r5, r6
 8010df0:	dd54      	ble.n	8010e9c <__gethex+0x228>
 8010df2:	1bad      	subs	r5, r5, r6
 8010df4:	4629      	mov	r1, r5
 8010df6:	4620      	mov	r0, r4
 8010df8:	f000 feb1 	bl	8011b5e <__any_on>
 8010dfc:	4681      	mov	r9, r0
 8010dfe:	b178      	cbz	r0, 8010e20 <__gethex+0x1ac>
 8010e00:	1e6b      	subs	r3, r5, #1
 8010e02:	1159      	asrs	r1, r3, #5
 8010e04:	f003 021f 	and.w	r2, r3, #31
 8010e08:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010e0c:	f04f 0901 	mov.w	r9, #1
 8010e10:	fa09 f202 	lsl.w	r2, r9, r2
 8010e14:	420a      	tst	r2, r1
 8010e16:	d003      	beq.n	8010e20 <__gethex+0x1ac>
 8010e18:	454b      	cmp	r3, r9
 8010e1a:	dc36      	bgt.n	8010e8a <__gethex+0x216>
 8010e1c:	f04f 0902 	mov.w	r9, #2
 8010e20:	4629      	mov	r1, r5
 8010e22:	4620      	mov	r0, r4
 8010e24:	f7ff febe 	bl	8010ba4 <rshift>
 8010e28:	442f      	add	r7, r5
 8010e2a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010e2e:	42bb      	cmp	r3, r7
 8010e30:	da42      	bge.n	8010eb8 <__gethex+0x244>
 8010e32:	9801      	ldr	r0, [sp, #4]
 8010e34:	4621      	mov	r1, r4
 8010e36:	f000 fa41 	bl	80112bc <_Bfree>
 8010e3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010e3c:	2300      	movs	r3, #0
 8010e3e:	6013      	str	r3, [r2, #0]
 8010e40:	25a3      	movs	r5, #163	@ 0xa3
 8010e42:	e793      	b.n	8010d6c <__gethex+0xf8>
 8010e44:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010e48:	2a2e      	cmp	r2, #46	@ 0x2e
 8010e4a:	d012      	beq.n	8010e72 <__gethex+0x1fe>
 8010e4c:	2b20      	cmp	r3, #32
 8010e4e:	d104      	bne.n	8010e5a <__gethex+0x1e6>
 8010e50:	f845 bb04 	str.w	fp, [r5], #4
 8010e54:	f04f 0b00 	mov.w	fp, #0
 8010e58:	465b      	mov	r3, fp
 8010e5a:	7830      	ldrb	r0, [r6, #0]
 8010e5c:	9303      	str	r3, [sp, #12]
 8010e5e:	f7ff fef3 	bl	8010c48 <__hexdig_fun>
 8010e62:	9b03      	ldr	r3, [sp, #12]
 8010e64:	f000 000f 	and.w	r0, r0, #15
 8010e68:	4098      	lsls	r0, r3
 8010e6a:	ea4b 0b00 	orr.w	fp, fp, r0
 8010e6e:	3304      	adds	r3, #4
 8010e70:	e7ae      	b.n	8010dd0 <__gethex+0x15c>
 8010e72:	45b1      	cmp	r9, r6
 8010e74:	d8ea      	bhi.n	8010e4c <__gethex+0x1d8>
 8010e76:	492b      	ldr	r1, [pc, #172]	@ (8010f24 <__gethex+0x2b0>)
 8010e78:	9303      	str	r3, [sp, #12]
 8010e7a:	2201      	movs	r2, #1
 8010e7c:	4630      	mov	r0, r6
 8010e7e:	f7fe ff25 	bl	800fccc <strncmp>
 8010e82:	9b03      	ldr	r3, [sp, #12]
 8010e84:	2800      	cmp	r0, #0
 8010e86:	d1e1      	bne.n	8010e4c <__gethex+0x1d8>
 8010e88:	e7a2      	b.n	8010dd0 <__gethex+0x15c>
 8010e8a:	1ea9      	subs	r1, r5, #2
 8010e8c:	4620      	mov	r0, r4
 8010e8e:	f000 fe66 	bl	8011b5e <__any_on>
 8010e92:	2800      	cmp	r0, #0
 8010e94:	d0c2      	beq.n	8010e1c <__gethex+0x1a8>
 8010e96:	f04f 0903 	mov.w	r9, #3
 8010e9a:	e7c1      	b.n	8010e20 <__gethex+0x1ac>
 8010e9c:	da09      	bge.n	8010eb2 <__gethex+0x23e>
 8010e9e:	1b75      	subs	r5, r6, r5
 8010ea0:	4621      	mov	r1, r4
 8010ea2:	9801      	ldr	r0, [sp, #4]
 8010ea4:	462a      	mov	r2, r5
 8010ea6:	f000 fc21 	bl	80116ec <__lshift>
 8010eaa:	1b7f      	subs	r7, r7, r5
 8010eac:	4604      	mov	r4, r0
 8010eae:	f100 0a14 	add.w	sl, r0, #20
 8010eb2:	f04f 0900 	mov.w	r9, #0
 8010eb6:	e7b8      	b.n	8010e2a <__gethex+0x1b6>
 8010eb8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010ebc:	42bd      	cmp	r5, r7
 8010ebe:	dd6f      	ble.n	8010fa0 <__gethex+0x32c>
 8010ec0:	1bed      	subs	r5, r5, r7
 8010ec2:	42ae      	cmp	r6, r5
 8010ec4:	dc34      	bgt.n	8010f30 <__gethex+0x2bc>
 8010ec6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010eca:	2b02      	cmp	r3, #2
 8010ecc:	d022      	beq.n	8010f14 <__gethex+0x2a0>
 8010ece:	2b03      	cmp	r3, #3
 8010ed0:	d024      	beq.n	8010f1c <__gethex+0x2a8>
 8010ed2:	2b01      	cmp	r3, #1
 8010ed4:	d115      	bne.n	8010f02 <__gethex+0x28e>
 8010ed6:	42ae      	cmp	r6, r5
 8010ed8:	d113      	bne.n	8010f02 <__gethex+0x28e>
 8010eda:	2e01      	cmp	r6, #1
 8010edc:	d10b      	bne.n	8010ef6 <__gethex+0x282>
 8010ede:	9a02      	ldr	r2, [sp, #8]
 8010ee0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010ee4:	6013      	str	r3, [r2, #0]
 8010ee6:	2301      	movs	r3, #1
 8010ee8:	6123      	str	r3, [r4, #16]
 8010eea:	f8ca 3000 	str.w	r3, [sl]
 8010eee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010ef0:	2562      	movs	r5, #98	@ 0x62
 8010ef2:	601c      	str	r4, [r3, #0]
 8010ef4:	e73a      	b.n	8010d6c <__gethex+0xf8>
 8010ef6:	1e71      	subs	r1, r6, #1
 8010ef8:	4620      	mov	r0, r4
 8010efa:	f000 fe30 	bl	8011b5e <__any_on>
 8010efe:	2800      	cmp	r0, #0
 8010f00:	d1ed      	bne.n	8010ede <__gethex+0x26a>
 8010f02:	9801      	ldr	r0, [sp, #4]
 8010f04:	4621      	mov	r1, r4
 8010f06:	f000 f9d9 	bl	80112bc <_Bfree>
 8010f0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010f0c:	2300      	movs	r3, #0
 8010f0e:	6013      	str	r3, [r2, #0]
 8010f10:	2550      	movs	r5, #80	@ 0x50
 8010f12:	e72b      	b.n	8010d6c <__gethex+0xf8>
 8010f14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d1f3      	bne.n	8010f02 <__gethex+0x28e>
 8010f1a:	e7e0      	b.n	8010ede <__gethex+0x26a>
 8010f1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	d1dd      	bne.n	8010ede <__gethex+0x26a>
 8010f22:	e7ee      	b.n	8010f02 <__gethex+0x28e>
 8010f24:	080126c0 	.word	0x080126c0
 8010f28:	08012912 	.word	0x08012912
 8010f2c:	08012923 	.word	0x08012923
 8010f30:	1e6f      	subs	r7, r5, #1
 8010f32:	f1b9 0f00 	cmp.w	r9, #0
 8010f36:	d130      	bne.n	8010f9a <__gethex+0x326>
 8010f38:	b127      	cbz	r7, 8010f44 <__gethex+0x2d0>
 8010f3a:	4639      	mov	r1, r7
 8010f3c:	4620      	mov	r0, r4
 8010f3e:	f000 fe0e 	bl	8011b5e <__any_on>
 8010f42:	4681      	mov	r9, r0
 8010f44:	117a      	asrs	r2, r7, #5
 8010f46:	2301      	movs	r3, #1
 8010f48:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010f4c:	f007 071f 	and.w	r7, r7, #31
 8010f50:	40bb      	lsls	r3, r7
 8010f52:	4213      	tst	r3, r2
 8010f54:	4629      	mov	r1, r5
 8010f56:	4620      	mov	r0, r4
 8010f58:	bf18      	it	ne
 8010f5a:	f049 0902 	orrne.w	r9, r9, #2
 8010f5e:	f7ff fe21 	bl	8010ba4 <rshift>
 8010f62:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010f66:	1b76      	subs	r6, r6, r5
 8010f68:	2502      	movs	r5, #2
 8010f6a:	f1b9 0f00 	cmp.w	r9, #0
 8010f6e:	d047      	beq.n	8011000 <__gethex+0x38c>
 8010f70:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010f74:	2b02      	cmp	r3, #2
 8010f76:	d015      	beq.n	8010fa4 <__gethex+0x330>
 8010f78:	2b03      	cmp	r3, #3
 8010f7a:	d017      	beq.n	8010fac <__gethex+0x338>
 8010f7c:	2b01      	cmp	r3, #1
 8010f7e:	d109      	bne.n	8010f94 <__gethex+0x320>
 8010f80:	f019 0f02 	tst.w	r9, #2
 8010f84:	d006      	beq.n	8010f94 <__gethex+0x320>
 8010f86:	f8da 3000 	ldr.w	r3, [sl]
 8010f8a:	ea49 0903 	orr.w	r9, r9, r3
 8010f8e:	f019 0f01 	tst.w	r9, #1
 8010f92:	d10e      	bne.n	8010fb2 <__gethex+0x33e>
 8010f94:	f045 0510 	orr.w	r5, r5, #16
 8010f98:	e032      	b.n	8011000 <__gethex+0x38c>
 8010f9a:	f04f 0901 	mov.w	r9, #1
 8010f9e:	e7d1      	b.n	8010f44 <__gethex+0x2d0>
 8010fa0:	2501      	movs	r5, #1
 8010fa2:	e7e2      	b.n	8010f6a <__gethex+0x2f6>
 8010fa4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010fa6:	f1c3 0301 	rsb	r3, r3, #1
 8010faa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010fac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	d0f0      	beq.n	8010f94 <__gethex+0x320>
 8010fb2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010fb6:	f104 0314 	add.w	r3, r4, #20
 8010fba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010fbe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010fc2:	f04f 0c00 	mov.w	ip, #0
 8010fc6:	4618      	mov	r0, r3
 8010fc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8010fcc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010fd0:	d01b      	beq.n	801100a <__gethex+0x396>
 8010fd2:	3201      	adds	r2, #1
 8010fd4:	6002      	str	r2, [r0, #0]
 8010fd6:	2d02      	cmp	r5, #2
 8010fd8:	f104 0314 	add.w	r3, r4, #20
 8010fdc:	d13c      	bne.n	8011058 <__gethex+0x3e4>
 8010fde:	f8d8 2000 	ldr.w	r2, [r8]
 8010fe2:	3a01      	subs	r2, #1
 8010fe4:	42b2      	cmp	r2, r6
 8010fe6:	d109      	bne.n	8010ffc <__gethex+0x388>
 8010fe8:	1171      	asrs	r1, r6, #5
 8010fea:	2201      	movs	r2, #1
 8010fec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010ff0:	f006 061f 	and.w	r6, r6, #31
 8010ff4:	fa02 f606 	lsl.w	r6, r2, r6
 8010ff8:	421e      	tst	r6, r3
 8010ffa:	d13a      	bne.n	8011072 <__gethex+0x3fe>
 8010ffc:	f045 0520 	orr.w	r5, r5, #32
 8011000:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011002:	601c      	str	r4, [r3, #0]
 8011004:	9b02      	ldr	r3, [sp, #8]
 8011006:	601f      	str	r7, [r3, #0]
 8011008:	e6b0      	b.n	8010d6c <__gethex+0xf8>
 801100a:	4299      	cmp	r1, r3
 801100c:	f843 cc04 	str.w	ip, [r3, #-4]
 8011010:	d8d9      	bhi.n	8010fc6 <__gethex+0x352>
 8011012:	68a3      	ldr	r3, [r4, #8]
 8011014:	459b      	cmp	fp, r3
 8011016:	db17      	blt.n	8011048 <__gethex+0x3d4>
 8011018:	6861      	ldr	r1, [r4, #4]
 801101a:	9801      	ldr	r0, [sp, #4]
 801101c:	3101      	adds	r1, #1
 801101e:	f000 f90d 	bl	801123c <_Balloc>
 8011022:	4681      	mov	r9, r0
 8011024:	b918      	cbnz	r0, 801102e <__gethex+0x3ba>
 8011026:	4b1a      	ldr	r3, [pc, #104]	@ (8011090 <__gethex+0x41c>)
 8011028:	4602      	mov	r2, r0
 801102a:	2184      	movs	r1, #132	@ 0x84
 801102c:	e6c5      	b.n	8010dba <__gethex+0x146>
 801102e:	6922      	ldr	r2, [r4, #16]
 8011030:	3202      	adds	r2, #2
 8011032:	f104 010c 	add.w	r1, r4, #12
 8011036:	0092      	lsls	r2, r2, #2
 8011038:	300c      	adds	r0, #12
 801103a:	f7fe fee0 	bl	800fdfe <memcpy>
 801103e:	4621      	mov	r1, r4
 8011040:	9801      	ldr	r0, [sp, #4]
 8011042:	f000 f93b 	bl	80112bc <_Bfree>
 8011046:	464c      	mov	r4, r9
 8011048:	6923      	ldr	r3, [r4, #16]
 801104a:	1c5a      	adds	r2, r3, #1
 801104c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011050:	6122      	str	r2, [r4, #16]
 8011052:	2201      	movs	r2, #1
 8011054:	615a      	str	r2, [r3, #20]
 8011056:	e7be      	b.n	8010fd6 <__gethex+0x362>
 8011058:	6922      	ldr	r2, [r4, #16]
 801105a:	455a      	cmp	r2, fp
 801105c:	dd0b      	ble.n	8011076 <__gethex+0x402>
 801105e:	2101      	movs	r1, #1
 8011060:	4620      	mov	r0, r4
 8011062:	f7ff fd9f 	bl	8010ba4 <rshift>
 8011066:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801106a:	3701      	adds	r7, #1
 801106c:	42bb      	cmp	r3, r7
 801106e:	f6ff aee0 	blt.w	8010e32 <__gethex+0x1be>
 8011072:	2501      	movs	r5, #1
 8011074:	e7c2      	b.n	8010ffc <__gethex+0x388>
 8011076:	f016 061f 	ands.w	r6, r6, #31
 801107a:	d0fa      	beq.n	8011072 <__gethex+0x3fe>
 801107c:	4453      	add	r3, sl
 801107e:	f1c6 0620 	rsb	r6, r6, #32
 8011082:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011086:	f000 f9cb 	bl	8011420 <__hi0bits>
 801108a:	42b0      	cmp	r0, r6
 801108c:	dbe7      	blt.n	801105e <__gethex+0x3ea>
 801108e:	e7f0      	b.n	8011072 <__gethex+0x3fe>
 8011090:	08012912 	.word	0x08012912

08011094 <L_shift>:
 8011094:	f1c2 0208 	rsb	r2, r2, #8
 8011098:	0092      	lsls	r2, r2, #2
 801109a:	b570      	push	{r4, r5, r6, lr}
 801109c:	f1c2 0620 	rsb	r6, r2, #32
 80110a0:	6843      	ldr	r3, [r0, #4]
 80110a2:	6804      	ldr	r4, [r0, #0]
 80110a4:	fa03 f506 	lsl.w	r5, r3, r6
 80110a8:	432c      	orrs	r4, r5
 80110aa:	40d3      	lsrs	r3, r2
 80110ac:	6004      	str	r4, [r0, #0]
 80110ae:	f840 3f04 	str.w	r3, [r0, #4]!
 80110b2:	4288      	cmp	r0, r1
 80110b4:	d3f4      	bcc.n	80110a0 <L_shift+0xc>
 80110b6:	bd70      	pop	{r4, r5, r6, pc}

080110b8 <__match>:
 80110b8:	b530      	push	{r4, r5, lr}
 80110ba:	6803      	ldr	r3, [r0, #0]
 80110bc:	3301      	adds	r3, #1
 80110be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80110c2:	b914      	cbnz	r4, 80110ca <__match+0x12>
 80110c4:	6003      	str	r3, [r0, #0]
 80110c6:	2001      	movs	r0, #1
 80110c8:	bd30      	pop	{r4, r5, pc}
 80110ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80110ce:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80110d2:	2d19      	cmp	r5, #25
 80110d4:	bf98      	it	ls
 80110d6:	3220      	addls	r2, #32
 80110d8:	42a2      	cmp	r2, r4
 80110da:	d0f0      	beq.n	80110be <__match+0x6>
 80110dc:	2000      	movs	r0, #0
 80110de:	e7f3      	b.n	80110c8 <__match+0x10>

080110e0 <__hexnan>:
 80110e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110e4:	680b      	ldr	r3, [r1, #0]
 80110e6:	6801      	ldr	r1, [r0, #0]
 80110e8:	115e      	asrs	r6, r3, #5
 80110ea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80110ee:	f013 031f 	ands.w	r3, r3, #31
 80110f2:	b087      	sub	sp, #28
 80110f4:	bf18      	it	ne
 80110f6:	3604      	addne	r6, #4
 80110f8:	2500      	movs	r5, #0
 80110fa:	1f37      	subs	r7, r6, #4
 80110fc:	4682      	mov	sl, r0
 80110fe:	4690      	mov	r8, r2
 8011100:	9301      	str	r3, [sp, #4]
 8011102:	f846 5c04 	str.w	r5, [r6, #-4]
 8011106:	46b9      	mov	r9, r7
 8011108:	463c      	mov	r4, r7
 801110a:	9502      	str	r5, [sp, #8]
 801110c:	46ab      	mov	fp, r5
 801110e:	784a      	ldrb	r2, [r1, #1]
 8011110:	1c4b      	adds	r3, r1, #1
 8011112:	9303      	str	r3, [sp, #12]
 8011114:	b342      	cbz	r2, 8011168 <__hexnan+0x88>
 8011116:	4610      	mov	r0, r2
 8011118:	9105      	str	r1, [sp, #20]
 801111a:	9204      	str	r2, [sp, #16]
 801111c:	f7ff fd94 	bl	8010c48 <__hexdig_fun>
 8011120:	2800      	cmp	r0, #0
 8011122:	d151      	bne.n	80111c8 <__hexnan+0xe8>
 8011124:	9a04      	ldr	r2, [sp, #16]
 8011126:	9905      	ldr	r1, [sp, #20]
 8011128:	2a20      	cmp	r2, #32
 801112a:	d818      	bhi.n	801115e <__hexnan+0x7e>
 801112c:	9b02      	ldr	r3, [sp, #8]
 801112e:	459b      	cmp	fp, r3
 8011130:	dd13      	ble.n	801115a <__hexnan+0x7a>
 8011132:	454c      	cmp	r4, r9
 8011134:	d206      	bcs.n	8011144 <__hexnan+0x64>
 8011136:	2d07      	cmp	r5, #7
 8011138:	dc04      	bgt.n	8011144 <__hexnan+0x64>
 801113a:	462a      	mov	r2, r5
 801113c:	4649      	mov	r1, r9
 801113e:	4620      	mov	r0, r4
 8011140:	f7ff ffa8 	bl	8011094 <L_shift>
 8011144:	4544      	cmp	r4, r8
 8011146:	d952      	bls.n	80111ee <__hexnan+0x10e>
 8011148:	2300      	movs	r3, #0
 801114a:	f1a4 0904 	sub.w	r9, r4, #4
 801114e:	f844 3c04 	str.w	r3, [r4, #-4]
 8011152:	f8cd b008 	str.w	fp, [sp, #8]
 8011156:	464c      	mov	r4, r9
 8011158:	461d      	mov	r5, r3
 801115a:	9903      	ldr	r1, [sp, #12]
 801115c:	e7d7      	b.n	801110e <__hexnan+0x2e>
 801115e:	2a29      	cmp	r2, #41	@ 0x29
 8011160:	d157      	bne.n	8011212 <__hexnan+0x132>
 8011162:	3102      	adds	r1, #2
 8011164:	f8ca 1000 	str.w	r1, [sl]
 8011168:	f1bb 0f00 	cmp.w	fp, #0
 801116c:	d051      	beq.n	8011212 <__hexnan+0x132>
 801116e:	454c      	cmp	r4, r9
 8011170:	d206      	bcs.n	8011180 <__hexnan+0xa0>
 8011172:	2d07      	cmp	r5, #7
 8011174:	dc04      	bgt.n	8011180 <__hexnan+0xa0>
 8011176:	462a      	mov	r2, r5
 8011178:	4649      	mov	r1, r9
 801117a:	4620      	mov	r0, r4
 801117c:	f7ff ff8a 	bl	8011094 <L_shift>
 8011180:	4544      	cmp	r4, r8
 8011182:	d936      	bls.n	80111f2 <__hexnan+0x112>
 8011184:	f1a8 0204 	sub.w	r2, r8, #4
 8011188:	4623      	mov	r3, r4
 801118a:	f853 1b04 	ldr.w	r1, [r3], #4
 801118e:	f842 1f04 	str.w	r1, [r2, #4]!
 8011192:	429f      	cmp	r7, r3
 8011194:	d2f9      	bcs.n	801118a <__hexnan+0xaa>
 8011196:	1b3b      	subs	r3, r7, r4
 8011198:	f023 0303 	bic.w	r3, r3, #3
 801119c:	3304      	adds	r3, #4
 801119e:	3401      	adds	r4, #1
 80111a0:	3e03      	subs	r6, #3
 80111a2:	42b4      	cmp	r4, r6
 80111a4:	bf88      	it	hi
 80111a6:	2304      	movhi	r3, #4
 80111a8:	4443      	add	r3, r8
 80111aa:	2200      	movs	r2, #0
 80111ac:	f843 2b04 	str.w	r2, [r3], #4
 80111b0:	429f      	cmp	r7, r3
 80111b2:	d2fb      	bcs.n	80111ac <__hexnan+0xcc>
 80111b4:	683b      	ldr	r3, [r7, #0]
 80111b6:	b91b      	cbnz	r3, 80111c0 <__hexnan+0xe0>
 80111b8:	4547      	cmp	r7, r8
 80111ba:	d128      	bne.n	801120e <__hexnan+0x12e>
 80111bc:	2301      	movs	r3, #1
 80111be:	603b      	str	r3, [r7, #0]
 80111c0:	2005      	movs	r0, #5
 80111c2:	b007      	add	sp, #28
 80111c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111c8:	3501      	adds	r5, #1
 80111ca:	2d08      	cmp	r5, #8
 80111cc:	f10b 0b01 	add.w	fp, fp, #1
 80111d0:	dd06      	ble.n	80111e0 <__hexnan+0x100>
 80111d2:	4544      	cmp	r4, r8
 80111d4:	d9c1      	bls.n	801115a <__hexnan+0x7a>
 80111d6:	2300      	movs	r3, #0
 80111d8:	f844 3c04 	str.w	r3, [r4, #-4]
 80111dc:	2501      	movs	r5, #1
 80111de:	3c04      	subs	r4, #4
 80111e0:	6822      	ldr	r2, [r4, #0]
 80111e2:	f000 000f 	and.w	r0, r0, #15
 80111e6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80111ea:	6020      	str	r0, [r4, #0]
 80111ec:	e7b5      	b.n	801115a <__hexnan+0x7a>
 80111ee:	2508      	movs	r5, #8
 80111f0:	e7b3      	b.n	801115a <__hexnan+0x7a>
 80111f2:	9b01      	ldr	r3, [sp, #4]
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d0dd      	beq.n	80111b4 <__hexnan+0xd4>
 80111f8:	f1c3 0320 	rsb	r3, r3, #32
 80111fc:	f04f 32ff 	mov.w	r2, #4294967295
 8011200:	40da      	lsrs	r2, r3
 8011202:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011206:	4013      	ands	r3, r2
 8011208:	f846 3c04 	str.w	r3, [r6, #-4]
 801120c:	e7d2      	b.n	80111b4 <__hexnan+0xd4>
 801120e:	3f04      	subs	r7, #4
 8011210:	e7d0      	b.n	80111b4 <__hexnan+0xd4>
 8011212:	2004      	movs	r0, #4
 8011214:	e7d5      	b.n	80111c2 <__hexnan+0xe2>

08011216 <__ascii_mbtowc>:
 8011216:	b082      	sub	sp, #8
 8011218:	b901      	cbnz	r1, 801121c <__ascii_mbtowc+0x6>
 801121a:	a901      	add	r1, sp, #4
 801121c:	b142      	cbz	r2, 8011230 <__ascii_mbtowc+0x1a>
 801121e:	b14b      	cbz	r3, 8011234 <__ascii_mbtowc+0x1e>
 8011220:	7813      	ldrb	r3, [r2, #0]
 8011222:	600b      	str	r3, [r1, #0]
 8011224:	7812      	ldrb	r2, [r2, #0]
 8011226:	1e10      	subs	r0, r2, #0
 8011228:	bf18      	it	ne
 801122a:	2001      	movne	r0, #1
 801122c:	b002      	add	sp, #8
 801122e:	4770      	bx	lr
 8011230:	4610      	mov	r0, r2
 8011232:	e7fb      	b.n	801122c <__ascii_mbtowc+0x16>
 8011234:	f06f 0001 	mvn.w	r0, #1
 8011238:	e7f8      	b.n	801122c <__ascii_mbtowc+0x16>
	...

0801123c <_Balloc>:
 801123c:	b570      	push	{r4, r5, r6, lr}
 801123e:	69c6      	ldr	r6, [r0, #28]
 8011240:	4604      	mov	r4, r0
 8011242:	460d      	mov	r5, r1
 8011244:	b976      	cbnz	r6, 8011264 <_Balloc+0x28>
 8011246:	2010      	movs	r0, #16
 8011248:	f7fc fd46 	bl	800dcd8 <malloc>
 801124c:	4602      	mov	r2, r0
 801124e:	61e0      	str	r0, [r4, #28]
 8011250:	b920      	cbnz	r0, 801125c <_Balloc+0x20>
 8011252:	4b18      	ldr	r3, [pc, #96]	@ (80112b4 <_Balloc+0x78>)
 8011254:	4818      	ldr	r0, [pc, #96]	@ (80112b8 <_Balloc+0x7c>)
 8011256:	216b      	movs	r1, #107	@ 0x6b
 8011258:	f7fe fdf0 	bl	800fe3c <__assert_func>
 801125c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011260:	6006      	str	r6, [r0, #0]
 8011262:	60c6      	str	r6, [r0, #12]
 8011264:	69e6      	ldr	r6, [r4, #28]
 8011266:	68f3      	ldr	r3, [r6, #12]
 8011268:	b183      	cbz	r3, 801128c <_Balloc+0x50>
 801126a:	69e3      	ldr	r3, [r4, #28]
 801126c:	68db      	ldr	r3, [r3, #12]
 801126e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011272:	b9b8      	cbnz	r0, 80112a4 <_Balloc+0x68>
 8011274:	2101      	movs	r1, #1
 8011276:	fa01 f605 	lsl.w	r6, r1, r5
 801127a:	1d72      	adds	r2, r6, #5
 801127c:	0092      	lsls	r2, r2, #2
 801127e:	4620      	mov	r0, r4
 8011280:	f000 ff55 	bl	801212e <_calloc_r>
 8011284:	b160      	cbz	r0, 80112a0 <_Balloc+0x64>
 8011286:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801128a:	e00e      	b.n	80112aa <_Balloc+0x6e>
 801128c:	2221      	movs	r2, #33	@ 0x21
 801128e:	2104      	movs	r1, #4
 8011290:	4620      	mov	r0, r4
 8011292:	f000 ff4c 	bl	801212e <_calloc_r>
 8011296:	69e3      	ldr	r3, [r4, #28]
 8011298:	60f0      	str	r0, [r6, #12]
 801129a:	68db      	ldr	r3, [r3, #12]
 801129c:	2b00      	cmp	r3, #0
 801129e:	d1e4      	bne.n	801126a <_Balloc+0x2e>
 80112a0:	2000      	movs	r0, #0
 80112a2:	bd70      	pop	{r4, r5, r6, pc}
 80112a4:	6802      	ldr	r2, [r0, #0]
 80112a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80112aa:	2300      	movs	r3, #0
 80112ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80112b0:	e7f7      	b.n	80112a2 <_Balloc+0x66>
 80112b2:	bf00      	nop
 80112b4:	080128a3 	.word	0x080128a3
 80112b8:	08012983 	.word	0x08012983

080112bc <_Bfree>:
 80112bc:	b570      	push	{r4, r5, r6, lr}
 80112be:	69c6      	ldr	r6, [r0, #28]
 80112c0:	4605      	mov	r5, r0
 80112c2:	460c      	mov	r4, r1
 80112c4:	b976      	cbnz	r6, 80112e4 <_Bfree+0x28>
 80112c6:	2010      	movs	r0, #16
 80112c8:	f7fc fd06 	bl	800dcd8 <malloc>
 80112cc:	4602      	mov	r2, r0
 80112ce:	61e8      	str	r0, [r5, #28]
 80112d0:	b920      	cbnz	r0, 80112dc <_Bfree+0x20>
 80112d2:	4b09      	ldr	r3, [pc, #36]	@ (80112f8 <_Bfree+0x3c>)
 80112d4:	4809      	ldr	r0, [pc, #36]	@ (80112fc <_Bfree+0x40>)
 80112d6:	218f      	movs	r1, #143	@ 0x8f
 80112d8:	f7fe fdb0 	bl	800fe3c <__assert_func>
 80112dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80112e0:	6006      	str	r6, [r0, #0]
 80112e2:	60c6      	str	r6, [r0, #12]
 80112e4:	b13c      	cbz	r4, 80112f6 <_Bfree+0x3a>
 80112e6:	69eb      	ldr	r3, [r5, #28]
 80112e8:	6862      	ldr	r2, [r4, #4]
 80112ea:	68db      	ldr	r3, [r3, #12]
 80112ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80112f0:	6021      	str	r1, [r4, #0]
 80112f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80112f6:	bd70      	pop	{r4, r5, r6, pc}
 80112f8:	080128a3 	.word	0x080128a3
 80112fc:	08012983 	.word	0x08012983

08011300 <__multadd>:
 8011300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011304:	690d      	ldr	r5, [r1, #16]
 8011306:	4607      	mov	r7, r0
 8011308:	460c      	mov	r4, r1
 801130a:	461e      	mov	r6, r3
 801130c:	f101 0c14 	add.w	ip, r1, #20
 8011310:	2000      	movs	r0, #0
 8011312:	f8dc 3000 	ldr.w	r3, [ip]
 8011316:	b299      	uxth	r1, r3
 8011318:	fb02 6101 	mla	r1, r2, r1, r6
 801131c:	0c1e      	lsrs	r6, r3, #16
 801131e:	0c0b      	lsrs	r3, r1, #16
 8011320:	fb02 3306 	mla	r3, r2, r6, r3
 8011324:	b289      	uxth	r1, r1
 8011326:	3001      	adds	r0, #1
 8011328:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801132c:	4285      	cmp	r5, r0
 801132e:	f84c 1b04 	str.w	r1, [ip], #4
 8011332:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011336:	dcec      	bgt.n	8011312 <__multadd+0x12>
 8011338:	b30e      	cbz	r6, 801137e <__multadd+0x7e>
 801133a:	68a3      	ldr	r3, [r4, #8]
 801133c:	42ab      	cmp	r3, r5
 801133e:	dc19      	bgt.n	8011374 <__multadd+0x74>
 8011340:	6861      	ldr	r1, [r4, #4]
 8011342:	4638      	mov	r0, r7
 8011344:	3101      	adds	r1, #1
 8011346:	f7ff ff79 	bl	801123c <_Balloc>
 801134a:	4680      	mov	r8, r0
 801134c:	b928      	cbnz	r0, 801135a <__multadd+0x5a>
 801134e:	4602      	mov	r2, r0
 8011350:	4b0c      	ldr	r3, [pc, #48]	@ (8011384 <__multadd+0x84>)
 8011352:	480d      	ldr	r0, [pc, #52]	@ (8011388 <__multadd+0x88>)
 8011354:	21ba      	movs	r1, #186	@ 0xba
 8011356:	f7fe fd71 	bl	800fe3c <__assert_func>
 801135a:	6922      	ldr	r2, [r4, #16]
 801135c:	3202      	adds	r2, #2
 801135e:	f104 010c 	add.w	r1, r4, #12
 8011362:	0092      	lsls	r2, r2, #2
 8011364:	300c      	adds	r0, #12
 8011366:	f7fe fd4a 	bl	800fdfe <memcpy>
 801136a:	4621      	mov	r1, r4
 801136c:	4638      	mov	r0, r7
 801136e:	f7ff ffa5 	bl	80112bc <_Bfree>
 8011372:	4644      	mov	r4, r8
 8011374:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011378:	3501      	adds	r5, #1
 801137a:	615e      	str	r6, [r3, #20]
 801137c:	6125      	str	r5, [r4, #16]
 801137e:	4620      	mov	r0, r4
 8011380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011384:	08012912 	.word	0x08012912
 8011388:	08012983 	.word	0x08012983

0801138c <__s2b>:
 801138c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011390:	460c      	mov	r4, r1
 8011392:	4615      	mov	r5, r2
 8011394:	461f      	mov	r7, r3
 8011396:	2209      	movs	r2, #9
 8011398:	3308      	adds	r3, #8
 801139a:	4606      	mov	r6, r0
 801139c:	fb93 f3f2 	sdiv	r3, r3, r2
 80113a0:	2100      	movs	r1, #0
 80113a2:	2201      	movs	r2, #1
 80113a4:	429a      	cmp	r2, r3
 80113a6:	db09      	blt.n	80113bc <__s2b+0x30>
 80113a8:	4630      	mov	r0, r6
 80113aa:	f7ff ff47 	bl	801123c <_Balloc>
 80113ae:	b940      	cbnz	r0, 80113c2 <__s2b+0x36>
 80113b0:	4602      	mov	r2, r0
 80113b2:	4b19      	ldr	r3, [pc, #100]	@ (8011418 <__s2b+0x8c>)
 80113b4:	4819      	ldr	r0, [pc, #100]	@ (801141c <__s2b+0x90>)
 80113b6:	21d3      	movs	r1, #211	@ 0xd3
 80113b8:	f7fe fd40 	bl	800fe3c <__assert_func>
 80113bc:	0052      	lsls	r2, r2, #1
 80113be:	3101      	adds	r1, #1
 80113c0:	e7f0      	b.n	80113a4 <__s2b+0x18>
 80113c2:	9b08      	ldr	r3, [sp, #32]
 80113c4:	6143      	str	r3, [r0, #20]
 80113c6:	2d09      	cmp	r5, #9
 80113c8:	f04f 0301 	mov.w	r3, #1
 80113cc:	6103      	str	r3, [r0, #16]
 80113ce:	dd16      	ble.n	80113fe <__s2b+0x72>
 80113d0:	f104 0909 	add.w	r9, r4, #9
 80113d4:	46c8      	mov	r8, r9
 80113d6:	442c      	add	r4, r5
 80113d8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80113dc:	4601      	mov	r1, r0
 80113de:	3b30      	subs	r3, #48	@ 0x30
 80113e0:	220a      	movs	r2, #10
 80113e2:	4630      	mov	r0, r6
 80113e4:	f7ff ff8c 	bl	8011300 <__multadd>
 80113e8:	45a0      	cmp	r8, r4
 80113ea:	d1f5      	bne.n	80113d8 <__s2b+0x4c>
 80113ec:	f1a5 0408 	sub.w	r4, r5, #8
 80113f0:	444c      	add	r4, r9
 80113f2:	1b2d      	subs	r5, r5, r4
 80113f4:	1963      	adds	r3, r4, r5
 80113f6:	42bb      	cmp	r3, r7
 80113f8:	db04      	blt.n	8011404 <__s2b+0x78>
 80113fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80113fe:	340a      	adds	r4, #10
 8011400:	2509      	movs	r5, #9
 8011402:	e7f6      	b.n	80113f2 <__s2b+0x66>
 8011404:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011408:	4601      	mov	r1, r0
 801140a:	3b30      	subs	r3, #48	@ 0x30
 801140c:	220a      	movs	r2, #10
 801140e:	4630      	mov	r0, r6
 8011410:	f7ff ff76 	bl	8011300 <__multadd>
 8011414:	e7ee      	b.n	80113f4 <__s2b+0x68>
 8011416:	bf00      	nop
 8011418:	08012912 	.word	0x08012912
 801141c:	08012983 	.word	0x08012983

08011420 <__hi0bits>:
 8011420:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011424:	4603      	mov	r3, r0
 8011426:	bf36      	itet	cc
 8011428:	0403      	lslcc	r3, r0, #16
 801142a:	2000      	movcs	r0, #0
 801142c:	2010      	movcc	r0, #16
 801142e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011432:	bf3c      	itt	cc
 8011434:	021b      	lslcc	r3, r3, #8
 8011436:	3008      	addcc	r0, #8
 8011438:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801143c:	bf3c      	itt	cc
 801143e:	011b      	lslcc	r3, r3, #4
 8011440:	3004      	addcc	r0, #4
 8011442:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011446:	bf3c      	itt	cc
 8011448:	009b      	lslcc	r3, r3, #2
 801144a:	3002      	addcc	r0, #2
 801144c:	2b00      	cmp	r3, #0
 801144e:	db05      	blt.n	801145c <__hi0bits+0x3c>
 8011450:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011454:	f100 0001 	add.w	r0, r0, #1
 8011458:	bf08      	it	eq
 801145a:	2020      	moveq	r0, #32
 801145c:	4770      	bx	lr

0801145e <__lo0bits>:
 801145e:	6803      	ldr	r3, [r0, #0]
 8011460:	4602      	mov	r2, r0
 8011462:	f013 0007 	ands.w	r0, r3, #7
 8011466:	d00b      	beq.n	8011480 <__lo0bits+0x22>
 8011468:	07d9      	lsls	r1, r3, #31
 801146a:	d421      	bmi.n	80114b0 <__lo0bits+0x52>
 801146c:	0798      	lsls	r0, r3, #30
 801146e:	bf49      	itett	mi
 8011470:	085b      	lsrmi	r3, r3, #1
 8011472:	089b      	lsrpl	r3, r3, #2
 8011474:	2001      	movmi	r0, #1
 8011476:	6013      	strmi	r3, [r2, #0]
 8011478:	bf5c      	itt	pl
 801147a:	6013      	strpl	r3, [r2, #0]
 801147c:	2002      	movpl	r0, #2
 801147e:	4770      	bx	lr
 8011480:	b299      	uxth	r1, r3
 8011482:	b909      	cbnz	r1, 8011488 <__lo0bits+0x2a>
 8011484:	0c1b      	lsrs	r3, r3, #16
 8011486:	2010      	movs	r0, #16
 8011488:	b2d9      	uxtb	r1, r3
 801148a:	b909      	cbnz	r1, 8011490 <__lo0bits+0x32>
 801148c:	3008      	adds	r0, #8
 801148e:	0a1b      	lsrs	r3, r3, #8
 8011490:	0719      	lsls	r1, r3, #28
 8011492:	bf04      	itt	eq
 8011494:	091b      	lsreq	r3, r3, #4
 8011496:	3004      	addeq	r0, #4
 8011498:	0799      	lsls	r1, r3, #30
 801149a:	bf04      	itt	eq
 801149c:	089b      	lsreq	r3, r3, #2
 801149e:	3002      	addeq	r0, #2
 80114a0:	07d9      	lsls	r1, r3, #31
 80114a2:	d403      	bmi.n	80114ac <__lo0bits+0x4e>
 80114a4:	085b      	lsrs	r3, r3, #1
 80114a6:	f100 0001 	add.w	r0, r0, #1
 80114aa:	d003      	beq.n	80114b4 <__lo0bits+0x56>
 80114ac:	6013      	str	r3, [r2, #0]
 80114ae:	4770      	bx	lr
 80114b0:	2000      	movs	r0, #0
 80114b2:	4770      	bx	lr
 80114b4:	2020      	movs	r0, #32
 80114b6:	4770      	bx	lr

080114b8 <__i2b>:
 80114b8:	b510      	push	{r4, lr}
 80114ba:	460c      	mov	r4, r1
 80114bc:	2101      	movs	r1, #1
 80114be:	f7ff febd 	bl	801123c <_Balloc>
 80114c2:	4602      	mov	r2, r0
 80114c4:	b928      	cbnz	r0, 80114d2 <__i2b+0x1a>
 80114c6:	4b05      	ldr	r3, [pc, #20]	@ (80114dc <__i2b+0x24>)
 80114c8:	4805      	ldr	r0, [pc, #20]	@ (80114e0 <__i2b+0x28>)
 80114ca:	f240 1145 	movw	r1, #325	@ 0x145
 80114ce:	f7fe fcb5 	bl	800fe3c <__assert_func>
 80114d2:	2301      	movs	r3, #1
 80114d4:	6144      	str	r4, [r0, #20]
 80114d6:	6103      	str	r3, [r0, #16]
 80114d8:	bd10      	pop	{r4, pc}
 80114da:	bf00      	nop
 80114dc:	08012912 	.word	0x08012912
 80114e0:	08012983 	.word	0x08012983

080114e4 <__multiply>:
 80114e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114e8:	4614      	mov	r4, r2
 80114ea:	690a      	ldr	r2, [r1, #16]
 80114ec:	6923      	ldr	r3, [r4, #16]
 80114ee:	429a      	cmp	r2, r3
 80114f0:	bfa8      	it	ge
 80114f2:	4623      	movge	r3, r4
 80114f4:	460f      	mov	r7, r1
 80114f6:	bfa4      	itt	ge
 80114f8:	460c      	movge	r4, r1
 80114fa:	461f      	movge	r7, r3
 80114fc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8011500:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8011504:	68a3      	ldr	r3, [r4, #8]
 8011506:	6861      	ldr	r1, [r4, #4]
 8011508:	eb0a 0609 	add.w	r6, sl, r9
 801150c:	42b3      	cmp	r3, r6
 801150e:	b085      	sub	sp, #20
 8011510:	bfb8      	it	lt
 8011512:	3101      	addlt	r1, #1
 8011514:	f7ff fe92 	bl	801123c <_Balloc>
 8011518:	b930      	cbnz	r0, 8011528 <__multiply+0x44>
 801151a:	4602      	mov	r2, r0
 801151c:	4b44      	ldr	r3, [pc, #272]	@ (8011630 <__multiply+0x14c>)
 801151e:	4845      	ldr	r0, [pc, #276]	@ (8011634 <__multiply+0x150>)
 8011520:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011524:	f7fe fc8a 	bl	800fe3c <__assert_func>
 8011528:	f100 0514 	add.w	r5, r0, #20
 801152c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011530:	462b      	mov	r3, r5
 8011532:	2200      	movs	r2, #0
 8011534:	4543      	cmp	r3, r8
 8011536:	d321      	bcc.n	801157c <__multiply+0x98>
 8011538:	f107 0114 	add.w	r1, r7, #20
 801153c:	f104 0214 	add.w	r2, r4, #20
 8011540:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011544:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8011548:	9302      	str	r3, [sp, #8]
 801154a:	1b13      	subs	r3, r2, r4
 801154c:	3b15      	subs	r3, #21
 801154e:	f023 0303 	bic.w	r3, r3, #3
 8011552:	3304      	adds	r3, #4
 8011554:	f104 0715 	add.w	r7, r4, #21
 8011558:	42ba      	cmp	r2, r7
 801155a:	bf38      	it	cc
 801155c:	2304      	movcc	r3, #4
 801155e:	9301      	str	r3, [sp, #4]
 8011560:	9b02      	ldr	r3, [sp, #8]
 8011562:	9103      	str	r1, [sp, #12]
 8011564:	428b      	cmp	r3, r1
 8011566:	d80c      	bhi.n	8011582 <__multiply+0x9e>
 8011568:	2e00      	cmp	r6, #0
 801156a:	dd03      	ble.n	8011574 <__multiply+0x90>
 801156c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011570:	2b00      	cmp	r3, #0
 8011572:	d05b      	beq.n	801162c <__multiply+0x148>
 8011574:	6106      	str	r6, [r0, #16]
 8011576:	b005      	add	sp, #20
 8011578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801157c:	f843 2b04 	str.w	r2, [r3], #4
 8011580:	e7d8      	b.n	8011534 <__multiply+0x50>
 8011582:	f8b1 a000 	ldrh.w	sl, [r1]
 8011586:	f1ba 0f00 	cmp.w	sl, #0
 801158a:	d024      	beq.n	80115d6 <__multiply+0xf2>
 801158c:	f104 0e14 	add.w	lr, r4, #20
 8011590:	46a9      	mov	r9, r5
 8011592:	f04f 0c00 	mov.w	ip, #0
 8011596:	f85e 7b04 	ldr.w	r7, [lr], #4
 801159a:	f8d9 3000 	ldr.w	r3, [r9]
 801159e:	fa1f fb87 	uxth.w	fp, r7
 80115a2:	b29b      	uxth	r3, r3
 80115a4:	fb0a 330b 	mla	r3, sl, fp, r3
 80115a8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80115ac:	f8d9 7000 	ldr.w	r7, [r9]
 80115b0:	4463      	add	r3, ip
 80115b2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80115b6:	fb0a c70b 	mla	r7, sl, fp, ip
 80115ba:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80115be:	b29b      	uxth	r3, r3
 80115c0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80115c4:	4572      	cmp	r2, lr
 80115c6:	f849 3b04 	str.w	r3, [r9], #4
 80115ca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80115ce:	d8e2      	bhi.n	8011596 <__multiply+0xb2>
 80115d0:	9b01      	ldr	r3, [sp, #4]
 80115d2:	f845 c003 	str.w	ip, [r5, r3]
 80115d6:	9b03      	ldr	r3, [sp, #12]
 80115d8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80115dc:	3104      	adds	r1, #4
 80115de:	f1b9 0f00 	cmp.w	r9, #0
 80115e2:	d021      	beq.n	8011628 <__multiply+0x144>
 80115e4:	682b      	ldr	r3, [r5, #0]
 80115e6:	f104 0c14 	add.w	ip, r4, #20
 80115ea:	46ae      	mov	lr, r5
 80115ec:	f04f 0a00 	mov.w	sl, #0
 80115f0:	f8bc b000 	ldrh.w	fp, [ip]
 80115f4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80115f8:	fb09 770b 	mla	r7, r9, fp, r7
 80115fc:	4457      	add	r7, sl
 80115fe:	b29b      	uxth	r3, r3
 8011600:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011604:	f84e 3b04 	str.w	r3, [lr], #4
 8011608:	f85c 3b04 	ldr.w	r3, [ip], #4
 801160c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011610:	f8be 3000 	ldrh.w	r3, [lr]
 8011614:	fb09 330a 	mla	r3, r9, sl, r3
 8011618:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801161c:	4562      	cmp	r2, ip
 801161e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011622:	d8e5      	bhi.n	80115f0 <__multiply+0x10c>
 8011624:	9f01      	ldr	r7, [sp, #4]
 8011626:	51eb      	str	r3, [r5, r7]
 8011628:	3504      	adds	r5, #4
 801162a:	e799      	b.n	8011560 <__multiply+0x7c>
 801162c:	3e01      	subs	r6, #1
 801162e:	e79b      	b.n	8011568 <__multiply+0x84>
 8011630:	08012912 	.word	0x08012912
 8011634:	08012983 	.word	0x08012983

08011638 <__pow5mult>:
 8011638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801163c:	4615      	mov	r5, r2
 801163e:	f012 0203 	ands.w	r2, r2, #3
 8011642:	4607      	mov	r7, r0
 8011644:	460e      	mov	r6, r1
 8011646:	d007      	beq.n	8011658 <__pow5mult+0x20>
 8011648:	4c25      	ldr	r4, [pc, #148]	@ (80116e0 <__pow5mult+0xa8>)
 801164a:	3a01      	subs	r2, #1
 801164c:	2300      	movs	r3, #0
 801164e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011652:	f7ff fe55 	bl	8011300 <__multadd>
 8011656:	4606      	mov	r6, r0
 8011658:	10ad      	asrs	r5, r5, #2
 801165a:	d03d      	beq.n	80116d8 <__pow5mult+0xa0>
 801165c:	69fc      	ldr	r4, [r7, #28]
 801165e:	b97c      	cbnz	r4, 8011680 <__pow5mult+0x48>
 8011660:	2010      	movs	r0, #16
 8011662:	f7fc fb39 	bl	800dcd8 <malloc>
 8011666:	4602      	mov	r2, r0
 8011668:	61f8      	str	r0, [r7, #28]
 801166a:	b928      	cbnz	r0, 8011678 <__pow5mult+0x40>
 801166c:	4b1d      	ldr	r3, [pc, #116]	@ (80116e4 <__pow5mult+0xac>)
 801166e:	481e      	ldr	r0, [pc, #120]	@ (80116e8 <__pow5mult+0xb0>)
 8011670:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011674:	f7fe fbe2 	bl	800fe3c <__assert_func>
 8011678:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801167c:	6004      	str	r4, [r0, #0]
 801167e:	60c4      	str	r4, [r0, #12]
 8011680:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011684:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011688:	b94c      	cbnz	r4, 801169e <__pow5mult+0x66>
 801168a:	f240 2171 	movw	r1, #625	@ 0x271
 801168e:	4638      	mov	r0, r7
 8011690:	f7ff ff12 	bl	80114b8 <__i2b>
 8011694:	2300      	movs	r3, #0
 8011696:	f8c8 0008 	str.w	r0, [r8, #8]
 801169a:	4604      	mov	r4, r0
 801169c:	6003      	str	r3, [r0, #0]
 801169e:	f04f 0900 	mov.w	r9, #0
 80116a2:	07eb      	lsls	r3, r5, #31
 80116a4:	d50a      	bpl.n	80116bc <__pow5mult+0x84>
 80116a6:	4631      	mov	r1, r6
 80116a8:	4622      	mov	r2, r4
 80116aa:	4638      	mov	r0, r7
 80116ac:	f7ff ff1a 	bl	80114e4 <__multiply>
 80116b0:	4631      	mov	r1, r6
 80116b2:	4680      	mov	r8, r0
 80116b4:	4638      	mov	r0, r7
 80116b6:	f7ff fe01 	bl	80112bc <_Bfree>
 80116ba:	4646      	mov	r6, r8
 80116bc:	106d      	asrs	r5, r5, #1
 80116be:	d00b      	beq.n	80116d8 <__pow5mult+0xa0>
 80116c0:	6820      	ldr	r0, [r4, #0]
 80116c2:	b938      	cbnz	r0, 80116d4 <__pow5mult+0x9c>
 80116c4:	4622      	mov	r2, r4
 80116c6:	4621      	mov	r1, r4
 80116c8:	4638      	mov	r0, r7
 80116ca:	f7ff ff0b 	bl	80114e4 <__multiply>
 80116ce:	6020      	str	r0, [r4, #0]
 80116d0:	f8c0 9000 	str.w	r9, [r0]
 80116d4:	4604      	mov	r4, r0
 80116d6:	e7e4      	b.n	80116a2 <__pow5mult+0x6a>
 80116d8:	4630      	mov	r0, r6
 80116da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80116de:	bf00      	nop
 80116e0:	080129dc 	.word	0x080129dc
 80116e4:	080128a3 	.word	0x080128a3
 80116e8:	08012983 	.word	0x08012983

080116ec <__lshift>:
 80116ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80116f0:	460c      	mov	r4, r1
 80116f2:	6849      	ldr	r1, [r1, #4]
 80116f4:	6923      	ldr	r3, [r4, #16]
 80116f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80116fa:	68a3      	ldr	r3, [r4, #8]
 80116fc:	4607      	mov	r7, r0
 80116fe:	4691      	mov	r9, r2
 8011700:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011704:	f108 0601 	add.w	r6, r8, #1
 8011708:	42b3      	cmp	r3, r6
 801170a:	db0b      	blt.n	8011724 <__lshift+0x38>
 801170c:	4638      	mov	r0, r7
 801170e:	f7ff fd95 	bl	801123c <_Balloc>
 8011712:	4605      	mov	r5, r0
 8011714:	b948      	cbnz	r0, 801172a <__lshift+0x3e>
 8011716:	4602      	mov	r2, r0
 8011718:	4b28      	ldr	r3, [pc, #160]	@ (80117bc <__lshift+0xd0>)
 801171a:	4829      	ldr	r0, [pc, #164]	@ (80117c0 <__lshift+0xd4>)
 801171c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011720:	f7fe fb8c 	bl	800fe3c <__assert_func>
 8011724:	3101      	adds	r1, #1
 8011726:	005b      	lsls	r3, r3, #1
 8011728:	e7ee      	b.n	8011708 <__lshift+0x1c>
 801172a:	2300      	movs	r3, #0
 801172c:	f100 0114 	add.w	r1, r0, #20
 8011730:	f100 0210 	add.w	r2, r0, #16
 8011734:	4618      	mov	r0, r3
 8011736:	4553      	cmp	r3, sl
 8011738:	db33      	blt.n	80117a2 <__lshift+0xb6>
 801173a:	6920      	ldr	r0, [r4, #16]
 801173c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011740:	f104 0314 	add.w	r3, r4, #20
 8011744:	f019 091f 	ands.w	r9, r9, #31
 8011748:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801174c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011750:	d02b      	beq.n	80117aa <__lshift+0xbe>
 8011752:	f1c9 0e20 	rsb	lr, r9, #32
 8011756:	468a      	mov	sl, r1
 8011758:	2200      	movs	r2, #0
 801175a:	6818      	ldr	r0, [r3, #0]
 801175c:	fa00 f009 	lsl.w	r0, r0, r9
 8011760:	4310      	orrs	r0, r2
 8011762:	f84a 0b04 	str.w	r0, [sl], #4
 8011766:	f853 2b04 	ldr.w	r2, [r3], #4
 801176a:	459c      	cmp	ip, r3
 801176c:	fa22 f20e 	lsr.w	r2, r2, lr
 8011770:	d8f3      	bhi.n	801175a <__lshift+0x6e>
 8011772:	ebac 0304 	sub.w	r3, ip, r4
 8011776:	3b15      	subs	r3, #21
 8011778:	f023 0303 	bic.w	r3, r3, #3
 801177c:	3304      	adds	r3, #4
 801177e:	f104 0015 	add.w	r0, r4, #21
 8011782:	4584      	cmp	ip, r0
 8011784:	bf38      	it	cc
 8011786:	2304      	movcc	r3, #4
 8011788:	50ca      	str	r2, [r1, r3]
 801178a:	b10a      	cbz	r2, 8011790 <__lshift+0xa4>
 801178c:	f108 0602 	add.w	r6, r8, #2
 8011790:	3e01      	subs	r6, #1
 8011792:	4638      	mov	r0, r7
 8011794:	612e      	str	r6, [r5, #16]
 8011796:	4621      	mov	r1, r4
 8011798:	f7ff fd90 	bl	80112bc <_Bfree>
 801179c:	4628      	mov	r0, r5
 801179e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80117a6:	3301      	adds	r3, #1
 80117a8:	e7c5      	b.n	8011736 <__lshift+0x4a>
 80117aa:	3904      	subs	r1, #4
 80117ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80117b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80117b4:	459c      	cmp	ip, r3
 80117b6:	d8f9      	bhi.n	80117ac <__lshift+0xc0>
 80117b8:	e7ea      	b.n	8011790 <__lshift+0xa4>
 80117ba:	bf00      	nop
 80117bc:	08012912 	.word	0x08012912
 80117c0:	08012983 	.word	0x08012983

080117c4 <__mcmp>:
 80117c4:	690a      	ldr	r2, [r1, #16]
 80117c6:	4603      	mov	r3, r0
 80117c8:	6900      	ldr	r0, [r0, #16]
 80117ca:	1a80      	subs	r0, r0, r2
 80117cc:	b530      	push	{r4, r5, lr}
 80117ce:	d10e      	bne.n	80117ee <__mcmp+0x2a>
 80117d0:	3314      	adds	r3, #20
 80117d2:	3114      	adds	r1, #20
 80117d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80117d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80117dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80117e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80117e4:	4295      	cmp	r5, r2
 80117e6:	d003      	beq.n	80117f0 <__mcmp+0x2c>
 80117e8:	d205      	bcs.n	80117f6 <__mcmp+0x32>
 80117ea:	f04f 30ff 	mov.w	r0, #4294967295
 80117ee:	bd30      	pop	{r4, r5, pc}
 80117f0:	42a3      	cmp	r3, r4
 80117f2:	d3f3      	bcc.n	80117dc <__mcmp+0x18>
 80117f4:	e7fb      	b.n	80117ee <__mcmp+0x2a>
 80117f6:	2001      	movs	r0, #1
 80117f8:	e7f9      	b.n	80117ee <__mcmp+0x2a>
	...

080117fc <__mdiff>:
 80117fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011800:	4689      	mov	r9, r1
 8011802:	4606      	mov	r6, r0
 8011804:	4611      	mov	r1, r2
 8011806:	4648      	mov	r0, r9
 8011808:	4614      	mov	r4, r2
 801180a:	f7ff ffdb 	bl	80117c4 <__mcmp>
 801180e:	1e05      	subs	r5, r0, #0
 8011810:	d112      	bne.n	8011838 <__mdiff+0x3c>
 8011812:	4629      	mov	r1, r5
 8011814:	4630      	mov	r0, r6
 8011816:	f7ff fd11 	bl	801123c <_Balloc>
 801181a:	4602      	mov	r2, r0
 801181c:	b928      	cbnz	r0, 801182a <__mdiff+0x2e>
 801181e:	4b3f      	ldr	r3, [pc, #252]	@ (801191c <__mdiff+0x120>)
 8011820:	f240 2137 	movw	r1, #567	@ 0x237
 8011824:	483e      	ldr	r0, [pc, #248]	@ (8011920 <__mdiff+0x124>)
 8011826:	f7fe fb09 	bl	800fe3c <__assert_func>
 801182a:	2301      	movs	r3, #1
 801182c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011830:	4610      	mov	r0, r2
 8011832:	b003      	add	sp, #12
 8011834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011838:	bfbc      	itt	lt
 801183a:	464b      	movlt	r3, r9
 801183c:	46a1      	movlt	r9, r4
 801183e:	4630      	mov	r0, r6
 8011840:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011844:	bfba      	itte	lt
 8011846:	461c      	movlt	r4, r3
 8011848:	2501      	movlt	r5, #1
 801184a:	2500      	movge	r5, #0
 801184c:	f7ff fcf6 	bl	801123c <_Balloc>
 8011850:	4602      	mov	r2, r0
 8011852:	b918      	cbnz	r0, 801185c <__mdiff+0x60>
 8011854:	4b31      	ldr	r3, [pc, #196]	@ (801191c <__mdiff+0x120>)
 8011856:	f240 2145 	movw	r1, #581	@ 0x245
 801185a:	e7e3      	b.n	8011824 <__mdiff+0x28>
 801185c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011860:	6926      	ldr	r6, [r4, #16]
 8011862:	60c5      	str	r5, [r0, #12]
 8011864:	f109 0310 	add.w	r3, r9, #16
 8011868:	f109 0514 	add.w	r5, r9, #20
 801186c:	f104 0e14 	add.w	lr, r4, #20
 8011870:	f100 0b14 	add.w	fp, r0, #20
 8011874:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011878:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801187c:	9301      	str	r3, [sp, #4]
 801187e:	46d9      	mov	r9, fp
 8011880:	f04f 0c00 	mov.w	ip, #0
 8011884:	9b01      	ldr	r3, [sp, #4]
 8011886:	f85e 0b04 	ldr.w	r0, [lr], #4
 801188a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801188e:	9301      	str	r3, [sp, #4]
 8011890:	fa1f f38a 	uxth.w	r3, sl
 8011894:	4619      	mov	r1, r3
 8011896:	b283      	uxth	r3, r0
 8011898:	1acb      	subs	r3, r1, r3
 801189a:	0c00      	lsrs	r0, r0, #16
 801189c:	4463      	add	r3, ip
 801189e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80118a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80118a6:	b29b      	uxth	r3, r3
 80118a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80118ac:	4576      	cmp	r6, lr
 80118ae:	f849 3b04 	str.w	r3, [r9], #4
 80118b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80118b6:	d8e5      	bhi.n	8011884 <__mdiff+0x88>
 80118b8:	1b33      	subs	r3, r6, r4
 80118ba:	3b15      	subs	r3, #21
 80118bc:	f023 0303 	bic.w	r3, r3, #3
 80118c0:	3415      	adds	r4, #21
 80118c2:	3304      	adds	r3, #4
 80118c4:	42a6      	cmp	r6, r4
 80118c6:	bf38      	it	cc
 80118c8:	2304      	movcc	r3, #4
 80118ca:	441d      	add	r5, r3
 80118cc:	445b      	add	r3, fp
 80118ce:	461e      	mov	r6, r3
 80118d0:	462c      	mov	r4, r5
 80118d2:	4544      	cmp	r4, r8
 80118d4:	d30e      	bcc.n	80118f4 <__mdiff+0xf8>
 80118d6:	f108 0103 	add.w	r1, r8, #3
 80118da:	1b49      	subs	r1, r1, r5
 80118dc:	f021 0103 	bic.w	r1, r1, #3
 80118e0:	3d03      	subs	r5, #3
 80118e2:	45a8      	cmp	r8, r5
 80118e4:	bf38      	it	cc
 80118e6:	2100      	movcc	r1, #0
 80118e8:	440b      	add	r3, r1
 80118ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80118ee:	b191      	cbz	r1, 8011916 <__mdiff+0x11a>
 80118f0:	6117      	str	r7, [r2, #16]
 80118f2:	e79d      	b.n	8011830 <__mdiff+0x34>
 80118f4:	f854 1b04 	ldr.w	r1, [r4], #4
 80118f8:	46e6      	mov	lr, ip
 80118fa:	0c08      	lsrs	r0, r1, #16
 80118fc:	fa1c fc81 	uxtah	ip, ip, r1
 8011900:	4471      	add	r1, lr
 8011902:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011906:	b289      	uxth	r1, r1
 8011908:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801190c:	f846 1b04 	str.w	r1, [r6], #4
 8011910:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011914:	e7dd      	b.n	80118d2 <__mdiff+0xd6>
 8011916:	3f01      	subs	r7, #1
 8011918:	e7e7      	b.n	80118ea <__mdiff+0xee>
 801191a:	bf00      	nop
 801191c:	08012912 	.word	0x08012912
 8011920:	08012983 	.word	0x08012983

08011924 <__ulp>:
 8011924:	b082      	sub	sp, #8
 8011926:	ed8d 0b00 	vstr	d0, [sp]
 801192a:	9a01      	ldr	r2, [sp, #4]
 801192c:	4b0f      	ldr	r3, [pc, #60]	@ (801196c <__ulp+0x48>)
 801192e:	4013      	ands	r3, r2
 8011930:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8011934:	2b00      	cmp	r3, #0
 8011936:	dc08      	bgt.n	801194a <__ulp+0x26>
 8011938:	425b      	negs	r3, r3
 801193a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801193e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011942:	da04      	bge.n	801194e <__ulp+0x2a>
 8011944:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011948:	4113      	asrs	r3, r2
 801194a:	2200      	movs	r2, #0
 801194c:	e008      	b.n	8011960 <__ulp+0x3c>
 801194e:	f1a2 0314 	sub.w	r3, r2, #20
 8011952:	2b1e      	cmp	r3, #30
 8011954:	bfda      	itte	le
 8011956:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801195a:	40da      	lsrle	r2, r3
 801195c:	2201      	movgt	r2, #1
 801195e:	2300      	movs	r3, #0
 8011960:	4619      	mov	r1, r3
 8011962:	4610      	mov	r0, r2
 8011964:	ec41 0b10 	vmov	d0, r0, r1
 8011968:	b002      	add	sp, #8
 801196a:	4770      	bx	lr
 801196c:	7ff00000 	.word	0x7ff00000

08011970 <__b2d>:
 8011970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011974:	6906      	ldr	r6, [r0, #16]
 8011976:	f100 0814 	add.w	r8, r0, #20
 801197a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801197e:	1f37      	subs	r7, r6, #4
 8011980:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011984:	4610      	mov	r0, r2
 8011986:	f7ff fd4b 	bl	8011420 <__hi0bits>
 801198a:	f1c0 0320 	rsb	r3, r0, #32
 801198e:	280a      	cmp	r0, #10
 8011990:	600b      	str	r3, [r1, #0]
 8011992:	491b      	ldr	r1, [pc, #108]	@ (8011a00 <__b2d+0x90>)
 8011994:	dc15      	bgt.n	80119c2 <__b2d+0x52>
 8011996:	f1c0 0c0b 	rsb	ip, r0, #11
 801199a:	fa22 f30c 	lsr.w	r3, r2, ip
 801199e:	45b8      	cmp	r8, r7
 80119a0:	ea43 0501 	orr.w	r5, r3, r1
 80119a4:	bf34      	ite	cc
 80119a6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80119aa:	2300      	movcs	r3, #0
 80119ac:	3015      	adds	r0, #21
 80119ae:	fa02 f000 	lsl.w	r0, r2, r0
 80119b2:	fa23 f30c 	lsr.w	r3, r3, ip
 80119b6:	4303      	orrs	r3, r0
 80119b8:	461c      	mov	r4, r3
 80119ba:	ec45 4b10 	vmov	d0, r4, r5
 80119be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119c2:	45b8      	cmp	r8, r7
 80119c4:	bf3a      	itte	cc
 80119c6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80119ca:	f1a6 0708 	subcc.w	r7, r6, #8
 80119ce:	2300      	movcs	r3, #0
 80119d0:	380b      	subs	r0, #11
 80119d2:	d012      	beq.n	80119fa <__b2d+0x8a>
 80119d4:	f1c0 0120 	rsb	r1, r0, #32
 80119d8:	fa23 f401 	lsr.w	r4, r3, r1
 80119dc:	4082      	lsls	r2, r0
 80119de:	4322      	orrs	r2, r4
 80119e0:	4547      	cmp	r7, r8
 80119e2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80119e6:	bf8c      	ite	hi
 80119e8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80119ec:	2200      	movls	r2, #0
 80119ee:	4083      	lsls	r3, r0
 80119f0:	40ca      	lsrs	r2, r1
 80119f2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80119f6:	4313      	orrs	r3, r2
 80119f8:	e7de      	b.n	80119b8 <__b2d+0x48>
 80119fa:	ea42 0501 	orr.w	r5, r2, r1
 80119fe:	e7db      	b.n	80119b8 <__b2d+0x48>
 8011a00:	3ff00000 	.word	0x3ff00000

08011a04 <__d2b>:
 8011a04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011a08:	460f      	mov	r7, r1
 8011a0a:	2101      	movs	r1, #1
 8011a0c:	ec59 8b10 	vmov	r8, r9, d0
 8011a10:	4616      	mov	r6, r2
 8011a12:	f7ff fc13 	bl	801123c <_Balloc>
 8011a16:	4604      	mov	r4, r0
 8011a18:	b930      	cbnz	r0, 8011a28 <__d2b+0x24>
 8011a1a:	4602      	mov	r2, r0
 8011a1c:	4b23      	ldr	r3, [pc, #140]	@ (8011aac <__d2b+0xa8>)
 8011a1e:	4824      	ldr	r0, [pc, #144]	@ (8011ab0 <__d2b+0xac>)
 8011a20:	f240 310f 	movw	r1, #783	@ 0x30f
 8011a24:	f7fe fa0a 	bl	800fe3c <__assert_func>
 8011a28:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011a2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011a30:	b10d      	cbz	r5, 8011a36 <__d2b+0x32>
 8011a32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011a36:	9301      	str	r3, [sp, #4]
 8011a38:	f1b8 0300 	subs.w	r3, r8, #0
 8011a3c:	d023      	beq.n	8011a86 <__d2b+0x82>
 8011a3e:	4668      	mov	r0, sp
 8011a40:	9300      	str	r3, [sp, #0]
 8011a42:	f7ff fd0c 	bl	801145e <__lo0bits>
 8011a46:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011a4a:	b1d0      	cbz	r0, 8011a82 <__d2b+0x7e>
 8011a4c:	f1c0 0320 	rsb	r3, r0, #32
 8011a50:	fa02 f303 	lsl.w	r3, r2, r3
 8011a54:	430b      	orrs	r3, r1
 8011a56:	40c2      	lsrs	r2, r0
 8011a58:	6163      	str	r3, [r4, #20]
 8011a5a:	9201      	str	r2, [sp, #4]
 8011a5c:	9b01      	ldr	r3, [sp, #4]
 8011a5e:	61a3      	str	r3, [r4, #24]
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	bf0c      	ite	eq
 8011a64:	2201      	moveq	r2, #1
 8011a66:	2202      	movne	r2, #2
 8011a68:	6122      	str	r2, [r4, #16]
 8011a6a:	b1a5      	cbz	r5, 8011a96 <__d2b+0x92>
 8011a6c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011a70:	4405      	add	r5, r0
 8011a72:	603d      	str	r5, [r7, #0]
 8011a74:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011a78:	6030      	str	r0, [r6, #0]
 8011a7a:	4620      	mov	r0, r4
 8011a7c:	b003      	add	sp, #12
 8011a7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011a82:	6161      	str	r1, [r4, #20]
 8011a84:	e7ea      	b.n	8011a5c <__d2b+0x58>
 8011a86:	a801      	add	r0, sp, #4
 8011a88:	f7ff fce9 	bl	801145e <__lo0bits>
 8011a8c:	9b01      	ldr	r3, [sp, #4]
 8011a8e:	6163      	str	r3, [r4, #20]
 8011a90:	3020      	adds	r0, #32
 8011a92:	2201      	movs	r2, #1
 8011a94:	e7e8      	b.n	8011a68 <__d2b+0x64>
 8011a96:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011a9a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011a9e:	6038      	str	r0, [r7, #0]
 8011aa0:	6918      	ldr	r0, [r3, #16]
 8011aa2:	f7ff fcbd 	bl	8011420 <__hi0bits>
 8011aa6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011aaa:	e7e5      	b.n	8011a78 <__d2b+0x74>
 8011aac:	08012912 	.word	0x08012912
 8011ab0:	08012983 	.word	0x08012983

08011ab4 <__ratio>:
 8011ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ab8:	b085      	sub	sp, #20
 8011aba:	e9cd 1000 	strd	r1, r0, [sp]
 8011abe:	a902      	add	r1, sp, #8
 8011ac0:	f7ff ff56 	bl	8011970 <__b2d>
 8011ac4:	9800      	ldr	r0, [sp, #0]
 8011ac6:	a903      	add	r1, sp, #12
 8011ac8:	ec55 4b10 	vmov	r4, r5, d0
 8011acc:	f7ff ff50 	bl	8011970 <__b2d>
 8011ad0:	9b01      	ldr	r3, [sp, #4]
 8011ad2:	6919      	ldr	r1, [r3, #16]
 8011ad4:	9b00      	ldr	r3, [sp, #0]
 8011ad6:	691b      	ldr	r3, [r3, #16]
 8011ad8:	1ac9      	subs	r1, r1, r3
 8011ada:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8011ade:	1a9b      	subs	r3, r3, r2
 8011ae0:	ec5b ab10 	vmov	sl, fp, d0
 8011ae4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	bfce      	itee	gt
 8011aec:	462a      	movgt	r2, r5
 8011aee:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011af2:	465a      	movle	r2, fp
 8011af4:	462f      	mov	r7, r5
 8011af6:	46d9      	mov	r9, fp
 8011af8:	bfcc      	ite	gt
 8011afa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8011afe:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8011b02:	464b      	mov	r3, r9
 8011b04:	4652      	mov	r2, sl
 8011b06:	4620      	mov	r0, r4
 8011b08:	4639      	mov	r1, r7
 8011b0a:	f7ee fec7 	bl	800089c <__aeabi_ddiv>
 8011b0e:	ec41 0b10 	vmov	d0, r0, r1
 8011b12:	b005      	add	sp, #20
 8011b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011b18 <__copybits>:
 8011b18:	3901      	subs	r1, #1
 8011b1a:	b570      	push	{r4, r5, r6, lr}
 8011b1c:	1149      	asrs	r1, r1, #5
 8011b1e:	6914      	ldr	r4, [r2, #16]
 8011b20:	3101      	adds	r1, #1
 8011b22:	f102 0314 	add.w	r3, r2, #20
 8011b26:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011b2a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011b2e:	1f05      	subs	r5, r0, #4
 8011b30:	42a3      	cmp	r3, r4
 8011b32:	d30c      	bcc.n	8011b4e <__copybits+0x36>
 8011b34:	1aa3      	subs	r3, r4, r2
 8011b36:	3b11      	subs	r3, #17
 8011b38:	f023 0303 	bic.w	r3, r3, #3
 8011b3c:	3211      	adds	r2, #17
 8011b3e:	42a2      	cmp	r2, r4
 8011b40:	bf88      	it	hi
 8011b42:	2300      	movhi	r3, #0
 8011b44:	4418      	add	r0, r3
 8011b46:	2300      	movs	r3, #0
 8011b48:	4288      	cmp	r0, r1
 8011b4a:	d305      	bcc.n	8011b58 <__copybits+0x40>
 8011b4c:	bd70      	pop	{r4, r5, r6, pc}
 8011b4e:	f853 6b04 	ldr.w	r6, [r3], #4
 8011b52:	f845 6f04 	str.w	r6, [r5, #4]!
 8011b56:	e7eb      	b.n	8011b30 <__copybits+0x18>
 8011b58:	f840 3b04 	str.w	r3, [r0], #4
 8011b5c:	e7f4      	b.n	8011b48 <__copybits+0x30>

08011b5e <__any_on>:
 8011b5e:	f100 0214 	add.w	r2, r0, #20
 8011b62:	6900      	ldr	r0, [r0, #16]
 8011b64:	114b      	asrs	r3, r1, #5
 8011b66:	4298      	cmp	r0, r3
 8011b68:	b510      	push	{r4, lr}
 8011b6a:	db11      	blt.n	8011b90 <__any_on+0x32>
 8011b6c:	dd0a      	ble.n	8011b84 <__any_on+0x26>
 8011b6e:	f011 011f 	ands.w	r1, r1, #31
 8011b72:	d007      	beq.n	8011b84 <__any_on+0x26>
 8011b74:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011b78:	fa24 f001 	lsr.w	r0, r4, r1
 8011b7c:	fa00 f101 	lsl.w	r1, r0, r1
 8011b80:	428c      	cmp	r4, r1
 8011b82:	d10b      	bne.n	8011b9c <__any_on+0x3e>
 8011b84:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011b88:	4293      	cmp	r3, r2
 8011b8a:	d803      	bhi.n	8011b94 <__any_on+0x36>
 8011b8c:	2000      	movs	r0, #0
 8011b8e:	bd10      	pop	{r4, pc}
 8011b90:	4603      	mov	r3, r0
 8011b92:	e7f7      	b.n	8011b84 <__any_on+0x26>
 8011b94:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011b98:	2900      	cmp	r1, #0
 8011b9a:	d0f5      	beq.n	8011b88 <__any_on+0x2a>
 8011b9c:	2001      	movs	r0, #1
 8011b9e:	e7f6      	b.n	8011b8e <__any_on+0x30>

08011ba0 <__ascii_wctomb>:
 8011ba0:	4603      	mov	r3, r0
 8011ba2:	4608      	mov	r0, r1
 8011ba4:	b141      	cbz	r1, 8011bb8 <__ascii_wctomb+0x18>
 8011ba6:	2aff      	cmp	r2, #255	@ 0xff
 8011ba8:	d904      	bls.n	8011bb4 <__ascii_wctomb+0x14>
 8011baa:	228a      	movs	r2, #138	@ 0x8a
 8011bac:	601a      	str	r2, [r3, #0]
 8011bae:	f04f 30ff 	mov.w	r0, #4294967295
 8011bb2:	4770      	bx	lr
 8011bb4:	700a      	strb	r2, [r1, #0]
 8011bb6:	2001      	movs	r0, #1
 8011bb8:	4770      	bx	lr

08011bba <__ssputs_r>:
 8011bba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011bbe:	688e      	ldr	r6, [r1, #8]
 8011bc0:	461f      	mov	r7, r3
 8011bc2:	42be      	cmp	r6, r7
 8011bc4:	680b      	ldr	r3, [r1, #0]
 8011bc6:	4682      	mov	sl, r0
 8011bc8:	460c      	mov	r4, r1
 8011bca:	4690      	mov	r8, r2
 8011bcc:	d82d      	bhi.n	8011c2a <__ssputs_r+0x70>
 8011bce:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011bd2:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011bd6:	d026      	beq.n	8011c26 <__ssputs_r+0x6c>
 8011bd8:	6965      	ldr	r5, [r4, #20]
 8011bda:	6909      	ldr	r1, [r1, #16]
 8011bdc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011be0:	eba3 0901 	sub.w	r9, r3, r1
 8011be4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011be8:	1c7b      	adds	r3, r7, #1
 8011bea:	444b      	add	r3, r9
 8011bec:	106d      	asrs	r5, r5, #1
 8011bee:	429d      	cmp	r5, r3
 8011bf0:	bf38      	it	cc
 8011bf2:	461d      	movcc	r5, r3
 8011bf4:	0553      	lsls	r3, r2, #21
 8011bf6:	d527      	bpl.n	8011c48 <__ssputs_r+0x8e>
 8011bf8:	4629      	mov	r1, r5
 8011bfa:	f7fc f897 	bl	800dd2c <_malloc_r>
 8011bfe:	4606      	mov	r6, r0
 8011c00:	b360      	cbz	r0, 8011c5c <__ssputs_r+0xa2>
 8011c02:	6921      	ldr	r1, [r4, #16]
 8011c04:	464a      	mov	r2, r9
 8011c06:	f7fe f8fa 	bl	800fdfe <memcpy>
 8011c0a:	89a3      	ldrh	r3, [r4, #12]
 8011c0c:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011c10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c14:	81a3      	strh	r3, [r4, #12]
 8011c16:	6126      	str	r6, [r4, #16]
 8011c18:	6165      	str	r5, [r4, #20]
 8011c1a:	444e      	add	r6, r9
 8011c1c:	eba5 0509 	sub.w	r5, r5, r9
 8011c20:	6026      	str	r6, [r4, #0]
 8011c22:	60a5      	str	r5, [r4, #8]
 8011c24:	463e      	mov	r6, r7
 8011c26:	42be      	cmp	r6, r7
 8011c28:	d900      	bls.n	8011c2c <__ssputs_r+0x72>
 8011c2a:	463e      	mov	r6, r7
 8011c2c:	6820      	ldr	r0, [r4, #0]
 8011c2e:	4632      	mov	r2, r6
 8011c30:	4641      	mov	r1, r8
 8011c32:	f000 fa39 	bl	80120a8 <memmove>
 8011c36:	68a3      	ldr	r3, [r4, #8]
 8011c38:	1b9b      	subs	r3, r3, r6
 8011c3a:	60a3      	str	r3, [r4, #8]
 8011c3c:	6823      	ldr	r3, [r4, #0]
 8011c3e:	4433      	add	r3, r6
 8011c40:	6023      	str	r3, [r4, #0]
 8011c42:	2000      	movs	r0, #0
 8011c44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c48:	462a      	mov	r2, r5
 8011c4a:	f000 fa84 	bl	8012156 <_realloc_r>
 8011c4e:	4606      	mov	r6, r0
 8011c50:	2800      	cmp	r0, #0
 8011c52:	d1e0      	bne.n	8011c16 <__ssputs_r+0x5c>
 8011c54:	6921      	ldr	r1, [r4, #16]
 8011c56:	4650      	mov	r0, sl
 8011c58:	f7fe ff5a 	bl	8010b10 <_free_r>
 8011c5c:	230c      	movs	r3, #12
 8011c5e:	f8ca 3000 	str.w	r3, [sl]
 8011c62:	89a3      	ldrh	r3, [r4, #12]
 8011c64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011c68:	81a3      	strh	r3, [r4, #12]
 8011c6a:	f04f 30ff 	mov.w	r0, #4294967295
 8011c6e:	e7e9      	b.n	8011c44 <__ssputs_r+0x8a>

08011c70 <_svfiprintf_r>:
 8011c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c74:	4698      	mov	r8, r3
 8011c76:	898b      	ldrh	r3, [r1, #12]
 8011c78:	061b      	lsls	r3, r3, #24
 8011c7a:	b09d      	sub	sp, #116	@ 0x74
 8011c7c:	4607      	mov	r7, r0
 8011c7e:	460d      	mov	r5, r1
 8011c80:	4614      	mov	r4, r2
 8011c82:	d510      	bpl.n	8011ca6 <_svfiprintf_r+0x36>
 8011c84:	690b      	ldr	r3, [r1, #16]
 8011c86:	b973      	cbnz	r3, 8011ca6 <_svfiprintf_r+0x36>
 8011c88:	2140      	movs	r1, #64	@ 0x40
 8011c8a:	f7fc f84f 	bl	800dd2c <_malloc_r>
 8011c8e:	6028      	str	r0, [r5, #0]
 8011c90:	6128      	str	r0, [r5, #16]
 8011c92:	b930      	cbnz	r0, 8011ca2 <_svfiprintf_r+0x32>
 8011c94:	230c      	movs	r3, #12
 8011c96:	603b      	str	r3, [r7, #0]
 8011c98:	f04f 30ff 	mov.w	r0, #4294967295
 8011c9c:	b01d      	add	sp, #116	@ 0x74
 8011c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ca2:	2340      	movs	r3, #64	@ 0x40
 8011ca4:	616b      	str	r3, [r5, #20]
 8011ca6:	2300      	movs	r3, #0
 8011ca8:	9309      	str	r3, [sp, #36]	@ 0x24
 8011caa:	2320      	movs	r3, #32
 8011cac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011cb0:	f8cd 800c 	str.w	r8, [sp, #12]
 8011cb4:	2330      	movs	r3, #48	@ 0x30
 8011cb6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011e54 <_svfiprintf_r+0x1e4>
 8011cba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011cbe:	f04f 0901 	mov.w	r9, #1
 8011cc2:	4623      	mov	r3, r4
 8011cc4:	469a      	mov	sl, r3
 8011cc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011cca:	b10a      	cbz	r2, 8011cd0 <_svfiprintf_r+0x60>
 8011ccc:	2a25      	cmp	r2, #37	@ 0x25
 8011cce:	d1f9      	bne.n	8011cc4 <_svfiprintf_r+0x54>
 8011cd0:	ebba 0b04 	subs.w	fp, sl, r4
 8011cd4:	d00b      	beq.n	8011cee <_svfiprintf_r+0x7e>
 8011cd6:	465b      	mov	r3, fp
 8011cd8:	4622      	mov	r2, r4
 8011cda:	4629      	mov	r1, r5
 8011cdc:	4638      	mov	r0, r7
 8011cde:	f7ff ff6c 	bl	8011bba <__ssputs_r>
 8011ce2:	3001      	adds	r0, #1
 8011ce4:	f000 80a7 	beq.w	8011e36 <_svfiprintf_r+0x1c6>
 8011ce8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011cea:	445a      	add	r2, fp
 8011cec:	9209      	str	r2, [sp, #36]	@ 0x24
 8011cee:	f89a 3000 	ldrb.w	r3, [sl]
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	f000 809f 	beq.w	8011e36 <_svfiprintf_r+0x1c6>
 8011cf8:	2300      	movs	r3, #0
 8011cfa:	f04f 32ff 	mov.w	r2, #4294967295
 8011cfe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011d02:	f10a 0a01 	add.w	sl, sl, #1
 8011d06:	9304      	str	r3, [sp, #16]
 8011d08:	9307      	str	r3, [sp, #28]
 8011d0a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011d0e:	931a      	str	r3, [sp, #104]	@ 0x68
 8011d10:	4654      	mov	r4, sl
 8011d12:	2205      	movs	r2, #5
 8011d14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011d18:	484e      	ldr	r0, [pc, #312]	@ (8011e54 <_svfiprintf_r+0x1e4>)
 8011d1a:	f7ee fa81 	bl	8000220 <memchr>
 8011d1e:	9a04      	ldr	r2, [sp, #16]
 8011d20:	b9d8      	cbnz	r0, 8011d5a <_svfiprintf_r+0xea>
 8011d22:	06d0      	lsls	r0, r2, #27
 8011d24:	bf44      	itt	mi
 8011d26:	2320      	movmi	r3, #32
 8011d28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011d2c:	0711      	lsls	r1, r2, #28
 8011d2e:	bf44      	itt	mi
 8011d30:	232b      	movmi	r3, #43	@ 0x2b
 8011d32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011d36:	f89a 3000 	ldrb.w	r3, [sl]
 8011d3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8011d3c:	d015      	beq.n	8011d6a <_svfiprintf_r+0xfa>
 8011d3e:	9a07      	ldr	r2, [sp, #28]
 8011d40:	4654      	mov	r4, sl
 8011d42:	2000      	movs	r0, #0
 8011d44:	f04f 0c0a 	mov.w	ip, #10
 8011d48:	4621      	mov	r1, r4
 8011d4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011d4e:	3b30      	subs	r3, #48	@ 0x30
 8011d50:	2b09      	cmp	r3, #9
 8011d52:	d94b      	bls.n	8011dec <_svfiprintf_r+0x17c>
 8011d54:	b1b0      	cbz	r0, 8011d84 <_svfiprintf_r+0x114>
 8011d56:	9207      	str	r2, [sp, #28]
 8011d58:	e014      	b.n	8011d84 <_svfiprintf_r+0x114>
 8011d5a:	eba0 0308 	sub.w	r3, r0, r8
 8011d5e:	fa09 f303 	lsl.w	r3, r9, r3
 8011d62:	4313      	orrs	r3, r2
 8011d64:	9304      	str	r3, [sp, #16]
 8011d66:	46a2      	mov	sl, r4
 8011d68:	e7d2      	b.n	8011d10 <_svfiprintf_r+0xa0>
 8011d6a:	9b03      	ldr	r3, [sp, #12]
 8011d6c:	1d19      	adds	r1, r3, #4
 8011d6e:	681b      	ldr	r3, [r3, #0]
 8011d70:	9103      	str	r1, [sp, #12]
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	bfbb      	ittet	lt
 8011d76:	425b      	neglt	r3, r3
 8011d78:	f042 0202 	orrlt.w	r2, r2, #2
 8011d7c:	9307      	strge	r3, [sp, #28]
 8011d7e:	9307      	strlt	r3, [sp, #28]
 8011d80:	bfb8      	it	lt
 8011d82:	9204      	strlt	r2, [sp, #16]
 8011d84:	7823      	ldrb	r3, [r4, #0]
 8011d86:	2b2e      	cmp	r3, #46	@ 0x2e
 8011d88:	d10a      	bne.n	8011da0 <_svfiprintf_r+0x130>
 8011d8a:	7863      	ldrb	r3, [r4, #1]
 8011d8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8011d8e:	d132      	bne.n	8011df6 <_svfiprintf_r+0x186>
 8011d90:	9b03      	ldr	r3, [sp, #12]
 8011d92:	1d1a      	adds	r2, r3, #4
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	9203      	str	r2, [sp, #12]
 8011d98:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011d9c:	3402      	adds	r4, #2
 8011d9e:	9305      	str	r3, [sp, #20]
 8011da0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011e64 <_svfiprintf_r+0x1f4>
 8011da4:	7821      	ldrb	r1, [r4, #0]
 8011da6:	2203      	movs	r2, #3
 8011da8:	4650      	mov	r0, sl
 8011daa:	f7ee fa39 	bl	8000220 <memchr>
 8011dae:	b138      	cbz	r0, 8011dc0 <_svfiprintf_r+0x150>
 8011db0:	9b04      	ldr	r3, [sp, #16]
 8011db2:	eba0 000a 	sub.w	r0, r0, sl
 8011db6:	2240      	movs	r2, #64	@ 0x40
 8011db8:	4082      	lsls	r2, r0
 8011dba:	4313      	orrs	r3, r2
 8011dbc:	3401      	adds	r4, #1
 8011dbe:	9304      	str	r3, [sp, #16]
 8011dc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011dc4:	4824      	ldr	r0, [pc, #144]	@ (8011e58 <_svfiprintf_r+0x1e8>)
 8011dc6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011dca:	2206      	movs	r2, #6
 8011dcc:	f7ee fa28 	bl	8000220 <memchr>
 8011dd0:	2800      	cmp	r0, #0
 8011dd2:	d036      	beq.n	8011e42 <_svfiprintf_r+0x1d2>
 8011dd4:	4b21      	ldr	r3, [pc, #132]	@ (8011e5c <_svfiprintf_r+0x1ec>)
 8011dd6:	bb1b      	cbnz	r3, 8011e20 <_svfiprintf_r+0x1b0>
 8011dd8:	9b03      	ldr	r3, [sp, #12]
 8011dda:	3307      	adds	r3, #7
 8011ddc:	f023 0307 	bic.w	r3, r3, #7
 8011de0:	3308      	adds	r3, #8
 8011de2:	9303      	str	r3, [sp, #12]
 8011de4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011de6:	4433      	add	r3, r6
 8011de8:	9309      	str	r3, [sp, #36]	@ 0x24
 8011dea:	e76a      	b.n	8011cc2 <_svfiprintf_r+0x52>
 8011dec:	fb0c 3202 	mla	r2, ip, r2, r3
 8011df0:	460c      	mov	r4, r1
 8011df2:	2001      	movs	r0, #1
 8011df4:	e7a8      	b.n	8011d48 <_svfiprintf_r+0xd8>
 8011df6:	2300      	movs	r3, #0
 8011df8:	3401      	adds	r4, #1
 8011dfa:	9305      	str	r3, [sp, #20]
 8011dfc:	4619      	mov	r1, r3
 8011dfe:	f04f 0c0a 	mov.w	ip, #10
 8011e02:	4620      	mov	r0, r4
 8011e04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011e08:	3a30      	subs	r2, #48	@ 0x30
 8011e0a:	2a09      	cmp	r2, #9
 8011e0c:	d903      	bls.n	8011e16 <_svfiprintf_r+0x1a6>
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	d0c6      	beq.n	8011da0 <_svfiprintf_r+0x130>
 8011e12:	9105      	str	r1, [sp, #20]
 8011e14:	e7c4      	b.n	8011da0 <_svfiprintf_r+0x130>
 8011e16:	fb0c 2101 	mla	r1, ip, r1, r2
 8011e1a:	4604      	mov	r4, r0
 8011e1c:	2301      	movs	r3, #1
 8011e1e:	e7f0      	b.n	8011e02 <_svfiprintf_r+0x192>
 8011e20:	ab03      	add	r3, sp, #12
 8011e22:	9300      	str	r3, [sp, #0]
 8011e24:	462a      	mov	r2, r5
 8011e26:	4b0e      	ldr	r3, [pc, #56]	@ (8011e60 <_svfiprintf_r+0x1f0>)
 8011e28:	a904      	add	r1, sp, #16
 8011e2a:	4638      	mov	r0, r7
 8011e2c:	f7fc ff2e 	bl	800ec8c <_printf_float>
 8011e30:	1c42      	adds	r2, r0, #1
 8011e32:	4606      	mov	r6, r0
 8011e34:	d1d6      	bne.n	8011de4 <_svfiprintf_r+0x174>
 8011e36:	89ab      	ldrh	r3, [r5, #12]
 8011e38:	065b      	lsls	r3, r3, #25
 8011e3a:	f53f af2d 	bmi.w	8011c98 <_svfiprintf_r+0x28>
 8011e3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011e40:	e72c      	b.n	8011c9c <_svfiprintf_r+0x2c>
 8011e42:	ab03      	add	r3, sp, #12
 8011e44:	9300      	str	r3, [sp, #0]
 8011e46:	462a      	mov	r2, r5
 8011e48:	4b05      	ldr	r3, [pc, #20]	@ (8011e60 <_svfiprintf_r+0x1f0>)
 8011e4a:	a904      	add	r1, sp, #16
 8011e4c:	4638      	mov	r0, r7
 8011e4e:	f7fd f9b5 	bl	800f1bc <_printf_i>
 8011e52:	e7ed      	b.n	8011e30 <_svfiprintf_r+0x1c0>
 8011e54:	08012ad8 	.word	0x08012ad8
 8011e58:	08012ae2 	.word	0x08012ae2
 8011e5c:	0800ec8d 	.word	0x0800ec8d
 8011e60:	08011bbb 	.word	0x08011bbb
 8011e64:	08012ade 	.word	0x08012ade

08011e68 <__sflush_r>:
 8011e68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011e6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e70:	0716      	lsls	r6, r2, #28
 8011e72:	4605      	mov	r5, r0
 8011e74:	460c      	mov	r4, r1
 8011e76:	d454      	bmi.n	8011f22 <__sflush_r+0xba>
 8011e78:	684b      	ldr	r3, [r1, #4]
 8011e7a:	2b00      	cmp	r3, #0
 8011e7c:	dc02      	bgt.n	8011e84 <__sflush_r+0x1c>
 8011e7e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	dd48      	ble.n	8011f16 <__sflush_r+0xae>
 8011e84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011e86:	2e00      	cmp	r6, #0
 8011e88:	d045      	beq.n	8011f16 <__sflush_r+0xae>
 8011e8a:	2300      	movs	r3, #0
 8011e8c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011e90:	682f      	ldr	r7, [r5, #0]
 8011e92:	6a21      	ldr	r1, [r4, #32]
 8011e94:	602b      	str	r3, [r5, #0]
 8011e96:	d030      	beq.n	8011efa <__sflush_r+0x92>
 8011e98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011e9a:	89a3      	ldrh	r3, [r4, #12]
 8011e9c:	0759      	lsls	r1, r3, #29
 8011e9e:	d505      	bpl.n	8011eac <__sflush_r+0x44>
 8011ea0:	6863      	ldr	r3, [r4, #4]
 8011ea2:	1ad2      	subs	r2, r2, r3
 8011ea4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011ea6:	b10b      	cbz	r3, 8011eac <__sflush_r+0x44>
 8011ea8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011eaa:	1ad2      	subs	r2, r2, r3
 8011eac:	2300      	movs	r3, #0
 8011eae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011eb0:	6a21      	ldr	r1, [r4, #32]
 8011eb2:	4628      	mov	r0, r5
 8011eb4:	47b0      	blx	r6
 8011eb6:	1c43      	adds	r3, r0, #1
 8011eb8:	89a3      	ldrh	r3, [r4, #12]
 8011eba:	d106      	bne.n	8011eca <__sflush_r+0x62>
 8011ebc:	6829      	ldr	r1, [r5, #0]
 8011ebe:	291d      	cmp	r1, #29
 8011ec0:	d82b      	bhi.n	8011f1a <__sflush_r+0xb2>
 8011ec2:	4a2a      	ldr	r2, [pc, #168]	@ (8011f6c <__sflush_r+0x104>)
 8011ec4:	410a      	asrs	r2, r1
 8011ec6:	07d6      	lsls	r6, r2, #31
 8011ec8:	d427      	bmi.n	8011f1a <__sflush_r+0xb2>
 8011eca:	2200      	movs	r2, #0
 8011ecc:	6062      	str	r2, [r4, #4]
 8011ece:	04d9      	lsls	r1, r3, #19
 8011ed0:	6922      	ldr	r2, [r4, #16]
 8011ed2:	6022      	str	r2, [r4, #0]
 8011ed4:	d504      	bpl.n	8011ee0 <__sflush_r+0x78>
 8011ed6:	1c42      	adds	r2, r0, #1
 8011ed8:	d101      	bne.n	8011ede <__sflush_r+0x76>
 8011eda:	682b      	ldr	r3, [r5, #0]
 8011edc:	b903      	cbnz	r3, 8011ee0 <__sflush_r+0x78>
 8011ede:	6560      	str	r0, [r4, #84]	@ 0x54
 8011ee0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011ee2:	602f      	str	r7, [r5, #0]
 8011ee4:	b1b9      	cbz	r1, 8011f16 <__sflush_r+0xae>
 8011ee6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011eea:	4299      	cmp	r1, r3
 8011eec:	d002      	beq.n	8011ef4 <__sflush_r+0x8c>
 8011eee:	4628      	mov	r0, r5
 8011ef0:	f7fe fe0e 	bl	8010b10 <_free_r>
 8011ef4:	2300      	movs	r3, #0
 8011ef6:	6363      	str	r3, [r4, #52]	@ 0x34
 8011ef8:	e00d      	b.n	8011f16 <__sflush_r+0xae>
 8011efa:	2301      	movs	r3, #1
 8011efc:	4628      	mov	r0, r5
 8011efe:	47b0      	blx	r6
 8011f00:	4602      	mov	r2, r0
 8011f02:	1c50      	adds	r0, r2, #1
 8011f04:	d1c9      	bne.n	8011e9a <__sflush_r+0x32>
 8011f06:	682b      	ldr	r3, [r5, #0]
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d0c6      	beq.n	8011e9a <__sflush_r+0x32>
 8011f0c:	2b1d      	cmp	r3, #29
 8011f0e:	d001      	beq.n	8011f14 <__sflush_r+0xac>
 8011f10:	2b16      	cmp	r3, #22
 8011f12:	d11e      	bne.n	8011f52 <__sflush_r+0xea>
 8011f14:	602f      	str	r7, [r5, #0]
 8011f16:	2000      	movs	r0, #0
 8011f18:	e022      	b.n	8011f60 <__sflush_r+0xf8>
 8011f1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011f1e:	b21b      	sxth	r3, r3
 8011f20:	e01b      	b.n	8011f5a <__sflush_r+0xf2>
 8011f22:	690f      	ldr	r7, [r1, #16]
 8011f24:	2f00      	cmp	r7, #0
 8011f26:	d0f6      	beq.n	8011f16 <__sflush_r+0xae>
 8011f28:	0793      	lsls	r3, r2, #30
 8011f2a:	680e      	ldr	r6, [r1, #0]
 8011f2c:	bf08      	it	eq
 8011f2e:	694b      	ldreq	r3, [r1, #20]
 8011f30:	600f      	str	r7, [r1, #0]
 8011f32:	bf18      	it	ne
 8011f34:	2300      	movne	r3, #0
 8011f36:	eba6 0807 	sub.w	r8, r6, r7
 8011f3a:	608b      	str	r3, [r1, #8]
 8011f3c:	f1b8 0f00 	cmp.w	r8, #0
 8011f40:	dde9      	ble.n	8011f16 <__sflush_r+0xae>
 8011f42:	6a21      	ldr	r1, [r4, #32]
 8011f44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011f46:	4643      	mov	r3, r8
 8011f48:	463a      	mov	r2, r7
 8011f4a:	4628      	mov	r0, r5
 8011f4c:	47b0      	blx	r6
 8011f4e:	2800      	cmp	r0, #0
 8011f50:	dc08      	bgt.n	8011f64 <__sflush_r+0xfc>
 8011f52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011f5a:	81a3      	strh	r3, [r4, #12]
 8011f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8011f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f64:	4407      	add	r7, r0
 8011f66:	eba8 0800 	sub.w	r8, r8, r0
 8011f6a:	e7e7      	b.n	8011f3c <__sflush_r+0xd4>
 8011f6c:	dfbffffe 	.word	0xdfbffffe

08011f70 <_fflush_r>:
 8011f70:	b538      	push	{r3, r4, r5, lr}
 8011f72:	690b      	ldr	r3, [r1, #16]
 8011f74:	4605      	mov	r5, r0
 8011f76:	460c      	mov	r4, r1
 8011f78:	b913      	cbnz	r3, 8011f80 <_fflush_r+0x10>
 8011f7a:	2500      	movs	r5, #0
 8011f7c:	4628      	mov	r0, r5
 8011f7e:	bd38      	pop	{r3, r4, r5, pc}
 8011f80:	b118      	cbz	r0, 8011f8a <_fflush_r+0x1a>
 8011f82:	6a03      	ldr	r3, [r0, #32]
 8011f84:	b90b      	cbnz	r3, 8011f8a <_fflush_r+0x1a>
 8011f86:	f7fd fcd9 	bl	800f93c <__sinit>
 8011f8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d0f3      	beq.n	8011f7a <_fflush_r+0xa>
 8011f92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011f94:	07d0      	lsls	r0, r2, #31
 8011f96:	d404      	bmi.n	8011fa2 <_fflush_r+0x32>
 8011f98:	0599      	lsls	r1, r3, #22
 8011f9a:	d402      	bmi.n	8011fa2 <_fflush_r+0x32>
 8011f9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011f9e:	f7fd ff2c 	bl	800fdfa <__retarget_lock_acquire_recursive>
 8011fa2:	4628      	mov	r0, r5
 8011fa4:	4621      	mov	r1, r4
 8011fa6:	f7ff ff5f 	bl	8011e68 <__sflush_r>
 8011faa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011fac:	07da      	lsls	r2, r3, #31
 8011fae:	4605      	mov	r5, r0
 8011fb0:	d4e4      	bmi.n	8011f7c <_fflush_r+0xc>
 8011fb2:	89a3      	ldrh	r3, [r4, #12]
 8011fb4:	059b      	lsls	r3, r3, #22
 8011fb6:	d4e1      	bmi.n	8011f7c <_fflush_r+0xc>
 8011fb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011fba:	f7fd ff1f 	bl	800fdfc <__retarget_lock_release_recursive>
 8011fbe:	e7dd      	b.n	8011f7c <_fflush_r+0xc>

08011fc0 <fiprintf>:
 8011fc0:	b40e      	push	{r1, r2, r3}
 8011fc2:	b503      	push	{r0, r1, lr}
 8011fc4:	4601      	mov	r1, r0
 8011fc6:	ab03      	add	r3, sp, #12
 8011fc8:	4805      	ldr	r0, [pc, #20]	@ (8011fe0 <fiprintf+0x20>)
 8011fca:	f853 2b04 	ldr.w	r2, [r3], #4
 8011fce:	6800      	ldr	r0, [r0, #0]
 8011fd0:	9301      	str	r3, [sp, #4]
 8011fd2:	f000 f917 	bl	8012204 <_vfiprintf_r>
 8011fd6:	b002      	add	sp, #8
 8011fd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8011fdc:	b003      	add	sp, #12
 8011fde:	4770      	bx	lr
 8011fe0:	200001a4 	.word	0x200001a4

08011fe4 <__swhatbuf_r>:
 8011fe4:	b570      	push	{r4, r5, r6, lr}
 8011fe6:	460c      	mov	r4, r1
 8011fe8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011fec:	2900      	cmp	r1, #0
 8011fee:	b096      	sub	sp, #88	@ 0x58
 8011ff0:	4615      	mov	r5, r2
 8011ff2:	461e      	mov	r6, r3
 8011ff4:	da0d      	bge.n	8012012 <__swhatbuf_r+0x2e>
 8011ff6:	89a3      	ldrh	r3, [r4, #12]
 8011ff8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011ffc:	f04f 0100 	mov.w	r1, #0
 8012000:	bf14      	ite	ne
 8012002:	2340      	movne	r3, #64	@ 0x40
 8012004:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012008:	2000      	movs	r0, #0
 801200a:	6031      	str	r1, [r6, #0]
 801200c:	602b      	str	r3, [r5, #0]
 801200e:	b016      	add	sp, #88	@ 0x58
 8012010:	bd70      	pop	{r4, r5, r6, pc}
 8012012:	466a      	mov	r2, sp
 8012014:	f000 f862 	bl	80120dc <_fstat_r>
 8012018:	2800      	cmp	r0, #0
 801201a:	dbec      	blt.n	8011ff6 <__swhatbuf_r+0x12>
 801201c:	9901      	ldr	r1, [sp, #4]
 801201e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012022:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012026:	4259      	negs	r1, r3
 8012028:	4159      	adcs	r1, r3
 801202a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801202e:	e7eb      	b.n	8012008 <__swhatbuf_r+0x24>

08012030 <__smakebuf_r>:
 8012030:	898b      	ldrh	r3, [r1, #12]
 8012032:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012034:	079d      	lsls	r5, r3, #30
 8012036:	4606      	mov	r6, r0
 8012038:	460c      	mov	r4, r1
 801203a:	d507      	bpl.n	801204c <__smakebuf_r+0x1c>
 801203c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012040:	6023      	str	r3, [r4, #0]
 8012042:	6123      	str	r3, [r4, #16]
 8012044:	2301      	movs	r3, #1
 8012046:	6163      	str	r3, [r4, #20]
 8012048:	b003      	add	sp, #12
 801204a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801204c:	ab01      	add	r3, sp, #4
 801204e:	466a      	mov	r2, sp
 8012050:	f7ff ffc8 	bl	8011fe4 <__swhatbuf_r>
 8012054:	9f00      	ldr	r7, [sp, #0]
 8012056:	4605      	mov	r5, r0
 8012058:	4639      	mov	r1, r7
 801205a:	4630      	mov	r0, r6
 801205c:	f7fb fe66 	bl	800dd2c <_malloc_r>
 8012060:	b948      	cbnz	r0, 8012076 <__smakebuf_r+0x46>
 8012062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012066:	059a      	lsls	r2, r3, #22
 8012068:	d4ee      	bmi.n	8012048 <__smakebuf_r+0x18>
 801206a:	f023 0303 	bic.w	r3, r3, #3
 801206e:	f043 0302 	orr.w	r3, r3, #2
 8012072:	81a3      	strh	r3, [r4, #12]
 8012074:	e7e2      	b.n	801203c <__smakebuf_r+0xc>
 8012076:	89a3      	ldrh	r3, [r4, #12]
 8012078:	6020      	str	r0, [r4, #0]
 801207a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801207e:	81a3      	strh	r3, [r4, #12]
 8012080:	9b01      	ldr	r3, [sp, #4]
 8012082:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012086:	b15b      	cbz	r3, 80120a0 <__smakebuf_r+0x70>
 8012088:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801208c:	4630      	mov	r0, r6
 801208e:	f000 f837 	bl	8012100 <_isatty_r>
 8012092:	b128      	cbz	r0, 80120a0 <__smakebuf_r+0x70>
 8012094:	89a3      	ldrh	r3, [r4, #12]
 8012096:	f023 0303 	bic.w	r3, r3, #3
 801209a:	f043 0301 	orr.w	r3, r3, #1
 801209e:	81a3      	strh	r3, [r4, #12]
 80120a0:	89a3      	ldrh	r3, [r4, #12]
 80120a2:	431d      	orrs	r5, r3
 80120a4:	81a5      	strh	r5, [r4, #12]
 80120a6:	e7cf      	b.n	8012048 <__smakebuf_r+0x18>

080120a8 <memmove>:
 80120a8:	4288      	cmp	r0, r1
 80120aa:	b510      	push	{r4, lr}
 80120ac:	eb01 0402 	add.w	r4, r1, r2
 80120b0:	d902      	bls.n	80120b8 <memmove+0x10>
 80120b2:	4284      	cmp	r4, r0
 80120b4:	4623      	mov	r3, r4
 80120b6:	d807      	bhi.n	80120c8 <memmove+0x20>
 80120b8:	1e43      	subs	r3, r0, #1
 80120ba:	42a1      	cmp	r1, r4
 80120bc:	d008      	beq.n	80120d0 <memmove+0x28>
 80120be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80120c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80120c6:	e7f8      	b.n	80120ba <memmove+0x12>
 80120c8:	4402      	add	r2, r0
 80120ca:	4601      	mov	r1, r0
 80120cc:	428a      	cmp	r2, r1
 80120ce:	d100      	bne.n	80120d2 <memmove+0x2a>
 80120d0:	bd10      	pop	{r4, pc}
 80120d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80120d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80120da:	e7f7      	b.n	80120cc <memmove+0x24>

080120dc <_fstat_r>:
 80120dc:	b538      	push	{r3, r4, r5, lr}
 80120de:	4d07      	ldr	r5, [pc, #28]	@ (80120fc <_fstat_r+0x20>)
 80120e0:	2300      	movs	r3, #0
 80120e2:	4604      	mov	r4, r0
 80120e4:	4608      	mov	r0, r1
 80120e6:	4611      	mov	r1, r2
 80120e8:	602b      	str	r3, [r5, #0]
 80120ea:	f7f0 fdbd 	bl	8002c68 <_fstat>
 80120ee:	1c43      	adds	r3, r0, #1
 80120f0:	d102      	bne.n	80120f8 <_fstat_r+0x1c>
 80120f2:	682b      	ldr	r3, [r5, #0]
 80120f4:	b103      	cbz	r3, 80120f8 <_fstat_r+0x1c>
 80120f6:	6023      	str	r3, [r4, #0]
 80120f8:	bd38      	pop	{r3, r4, r5, pc}
 80120fa:	bf00      	nop
 80120fc:	20001558 	.word	0x20001558

08012100 <_isatty_r>:
 8012100:	b538      	push	{r3, r4, r5, lr}
 8012102:	4d06      	ldr	r5, [pc, #24]	@ (801211c <_isatty_r+0x1c>)
 8012104:	2300      	movs	r3, #0
 8012106:	4604      	mov	r4, r0
 8012108:	4608      	mov	r0, r1
 801210a:	602b      	str	r3, [r5, #0]
 801210c:	f7f0 fdbc 	bl	8002c88 <_isatty>
 8012110:	1c43      	adds	r3, r0, #1
 8012112:	d102      	bne.n	801211a <_isatty_r+0x1a>
 8012114:	682b      	ldr	r3, [r5, #0]
 8012116:	b103      	cbz	r3, 801211a <_isatty_r+0x1a>
 8012118:	6023      	str	r3, [r4, #0]
 801211a:	bd38      	pop	{r3, r4, r5, pc}
 801211c:	20001558 	.word	0x20001558

08012120 <abort>:
 8012120:	b508      	push	{r3, lr}
 8012122:	2006      	movs	r0, #6
 8012124:	f000 f9ae 	bl	8012484 <raise>
 8012128:	2001      	movs	r0, #1
 801212a:	f7f0 fd4d 	bl	8002bc8 <_exit>

0801212e <_calloc_r>:
 801212e:	b570      	push	{r4, r5, r6, lr}
 8012130:	fba1 5402 	umull	r5, r4, r1, r2
 8012134:	b93c      	cbnz	r4, 8012146 <_calloc_r+0x18>
 8012136:	4629      	mov	r1, r5
 8012138:	f7fb fdf8 	bl	800dd2c <_malloc_r>
 801213c:	4606      	mov	r6, r0
 801213e:	b928      	cbnz	r0, 801214c <_calloc_r+0x1e>
 8012140:	2600      	movs	r6, #0
 8012142:	4630      	mov	r0, r6
 8012144:	bd70      	pop	{r4, r5, r6, pc}
 8012146:	220c      	movs	r2, #12
 8012148:	6002      	str	r2, [r0, #0]
 801214a:	e7f9      	b.n	8012140 <_calloc_r+0x12>
 801214c:	462a      	mov	r2, r5
 801214e:	4621      	mov	r1, r4
 8012150:	f7fd fdb4 	bl	800fcbc <memset>
 8012154:	e7f5      	b.n	8012142 <_calloc_r+0x14>

08012156 <_realloc_r>:
 8012156:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801215a:	4680      	mov	r8, r0
 801215c:	4615      	mov	r5, r2
 801215e:	460c      	mov	r4, r1
 8012160:	b921      	cbnz	r1, 801216c <_realloc_r+0x16>
 8012162:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012166:	4611      	mov	r1, r2
 8012168:	f7fb bde0 	b.w	800dd2c <_malloc_r>
 801216c:	b92a      	cbnz	r2, 801217a <_realloc_r+0x24>
 801216e:	f7fe fccf 	bl	8010b10 <_free_r>
 8012172:	2400      	movs	r4, #0
 8012174:	4620      	mov	r0, r4
 8012176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801217a:	f000 f99f 	bl	80124bc <_malloc_usable_size_r>
 801217e:	4285      	cmp	r5, r0
 8012180:	4606      	mov	r6, r0
 8012182:	d802      	bhi.n	801218a <_realloc_r+0x34>
 8012184:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8012188:	d8f4      	bhi.n	8012174 <_realloc_r+0x1e>
 801218a:	4629      	mov	r1, r5
 801218c:	4640      	mov	r0, r8
 801218e:	f7fb fdcd 	bl	800dd2c <_malloc_r>
 8012192:	4607      	mov	r7, r0
 8012194:	2800      	cmp	r0, #0
 8012196:	d0ec      	beq.n	8012172 <_realloc_r+0x1c>
 8012198:	42b5      	cmp	r5, r6
 801219a:	462a      	mov	r2, r5
 801219c:	4621      	mov	r1, r4
 801219e:	bf28      	it	cs
 80121a0:	4632      	movcs	r2, r6
 80121a2:	f7fd fe2c 	bl	800fdfe <memcpy>
 80121a6:	4621      	mov	r1, r4
 80121a8:	4640      	mov	r0, r8
 80121aa:	f7fe fcb1 	bl	8010b10 <_free_r>
 80121ae:	463c      	mov	r4, r7
 80121b0:	e7e0      	b.n	8012174 <_realloc_r+0x1e>

080121b2 <__sfputc_r>:
 80121b2:	6893      	ldr	r3, [r2, #8]
 80121b4:	3b01      	subs	r3, #1
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	b410      	push	{r4}
 80121ba:	6093      	str	r3, [r2, #8]
 80121bc:	da08      	bge.n	80121d0 <__sfputc_r+0x1e>
 80121be:	6994      	ldr	r4, [r2, #24]
 80121c0:	42a3      	cmp	r3, r4
 80121c2:	db01      	blt.n	80121c8 <__sfputc_r+0x16>
 80121c4:	290a      	cmp	r1, #10
 80121c6:	d103      	bne.n	80121d0 <__sfputc_r+0x1e>
 80121c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80121cc:	f7fd bce1 	b.w	800fb92 <__swbuf_r>
 80121d0:	6813      	ldr	r3, [r2, #0]
 80121d2:	1c58      	adds	r0, r3, #1
 80121d4:	6010      	str	r0, [r2, #0]
 80121d6:	7019      	strb	r1, [r3, #0]
 80121d8:	4608      	mov	r0, r1
 80121da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80121de:	4770      	bx	lr

080121e0 <__sfputs_r>:
 80121e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80121e2:	4606      	mov	r6, r0
 80121e4:	460f      	mov	r7, r1
 80121e6:	4614      	mov	r4, r2
 80121e8:	18d5      	adds	r5, r2, r3
 80121ea:	42ac      	cmp	r4, r5
 80121ec:	d101      	bne.n	80121f2 <__sfputs_r+0x12>
 80121ee:	2000      	movs	r0, #0
 80121f0:	e007      	b.n	8012202 <__sfputs_r+0x22>
 80121f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80121f6:	463a      	mov	r2, r7
 80121f8:	4630      	mov	r0, r6
 80121fa:	f7ff ffda 	bl	80121b2 <__sfputc_r>
 80121fe:	1c43      	adds	r3, r0, #1
 8012200:	d1f3      	bne.n	80121ea <__sfputs_r+0xa>
 8012202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012204 <_vfiprintf_r>:
 8012204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012208:	460d      	mov	r5, r1
 801220a:	b09d      	sub	sp, #116	@ 0x74
 801220c:	4614      	mov	r4, r2
 801220e:	4698      	mov	r8, r3
 8012210:	4606      	mov	r6, r0
 8012212:	b118      	cbz	r0, 801221c <_vfiprintf_r+0x18>
 8012214:	6a03      	ldr	r3, [r0, #32]
 8012216:	b90b      	cbnz	r3, 801221c <_vfiprintf_r+0x18>
 8012218:	f7fd fb90 	bl	800f93c <__sinit>
 801221c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801221e:	07d9      	lsls	r1, r3, #31
 8012220:	d405      	bmi.n	801222e <_vfiprintf_r+0x2a>
 8012222:	89ab      	ldrh	r3, [r5, #12]
 8012224:	059a      	lsls	r2, r3, #22
 8012226:	d402      	bmi.n	801222e <_vfiprintf_r+0x2a>
 8012228:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801222a:	f7fd fde6 	bl	800fdfa <__retarget_lock_acquire_recursive>
 801222e:	89ab      	ldrh	r3, [r5, #12]
 8012230:	071b      	lsls	r3, r3, #28
 8012232:	d501      	bpl.n	8012238 <_vfiprintf_r+0x34>
 8012234:	692b      	ldr	r3, [r5, #16]
 8012236:	b99b      	cbnz	r3, 8012260 <_vfiprintf_r+0x5c>
 8012238:	4629      	mov	r1, r5
 801223a:	4630      	mov	r0, r6
 801223c:	f7fd fce8 	bl	800fc10 <__swsetup_r>
 8012240:	b170      	cbz	r0, 8012260 <_vfiprintf_r+0x5c>
 8012242:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012244:	07dc      	lsls	r4, r3, #31
 8012246:	d504      	bpl.n	8012252 <_vfiprintf_r+0x4e>
 8012248:	f04f 30ff 	mov.w	r0, #4294967295
 801224c:	b01d      	add	sp, #116	@ 0x74
 801224e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012252:	89ab      	ldrh	r3, [r5, #12]
 8012254:	0598      	lsls	r0, r3, #22
 8012256:	d4f7      	bmi.n	8012248 <_vfiprintf_r+0x44>
 8012258:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801225a:	f7fd fdcf 	bl	800fdfc <__retarget_lock_release_recursive>
 801225e:	e7f3      	b.n	8012248 <_vfiprintf_r+0x44>
 8012260:	2300      	movs	r3, #0
 8012262:	9309      	str	r3, [sp, #36]	@ 0x24
 8012264:	2320      	movs	r3, #32
 8012266:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801226a:	f8cd 800c 	str.w	r8, [sp, #12]
 801226e:	2330      	movs	r3, #48	@ 0x30
 8012270:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012420 <_vfiprintf_r+0x21c>
 8012274:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012278:	f04f 0901 	mov.w	r9, #1
 801227c:	4623      	mov	r3, r4
 801227e:	469a      	mov	sl, r3
 8012280:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012284:	b10a      	cbz	r2, 801228a <_vfiprintf_r+0x86>
 8012286:	2a25      	cmp	r2, #37	@ 0x25
 8012288:	d1f9      	bne.n	801227e <_vfiprintf_r+0x7a>
 801228a:	ebba 0b04 	subs.w	fp, sl, r4
 801228e:	d00b      	beq.n	80122a8 <_vfiprintf_r+0xa4>
 8012290:	465b      	mov	r3, fp
 8012292:	4622      	mov	r2, r4
 8012294:	4629      	mov	r1, r5
 8012296:	4630      	mov	r0, r6
 8012298:	f7ff ffa2 	bl	80121e0 <__sfputs_r>
 801229c:	3001      	adds	r0, #1
 801229e:	f000 80a7 	beq.w	80123f0 <_vfiprintf_r+0x1ec>
 80122a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80122a4:	445a      	add	r2, fp
 80122a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80122a8:	f89a 3000 	ldrb.w	r3, [sl]
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	f000 809f 	beq.w	80123f0 <_vfiprintf_r+0x1ec>
 80122b2:	2300      	movs	r3, #0
 80122b4:	f04f 32ff 	mov.w	r2, #4294967295
 80122b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80122bc:	f10a 0a01 	add.w	sl, sl, #1
 80122c0:	9304      	str	r3, [sp, #16]
 80122c2:	9307      	str	r3, [sp, #28]
 80122c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80122c8:	931a      	str	r3, [sp, #104]	@ 0x68
 80122ca:	4654      	mov	r4, sl
 80122cc:	2205      	movs	r2, #5
 80122ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80122d2:	4853      	ldr	r0, [pc, #332]	@ (8012420 <_vfiprintf_r+0x21c>)
 80122d4:	f7ed ffa4 	bl	8000220 <memchr>
 80122d8:	9a04      	ldr	r2, [sp, #16]
 80122da:	b9d8      	cbnz	r0, 8012314 <_vfiprintf_r+0x110>
 80122dc:	06d1      	lsls	r1, r2, #27
 80122de:	bf44      	itt	mi
 80122e0:	2320      	movmi	r3, #32
 80122e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80122e6:	0713      	lsls	r3, r2, #28
 80122e8:	bf44      	itt	mi
 80122ea:	232b      	movmi	r3, #43	@ 0x2b
 80122ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80122f0:	f89a 3000 	ldrb.w	r3, [sl]
 80122f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80122f6:	d015      	beq.n	8012324 <_vfiprintf_r+0x120>
 80122f8:	9a07      	ldr	r2, [sp, #28]
 80122fa:	4654      	mov	r4, sl
 80122fc:	2000      	movs	r0, #0
 80122fe:	f04f 0c0a 	mov.w	ip, #10
 8012302:	4621      	mov	r1, r4
 8012304:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012308:	3b30      	subs	r3, #48	@ 0x30
 801230a:	2b09      	cmp	r3, #9
 801230c:	d94b      	bls.n	80123a6 <_vfiprintf_r+0x1a2>
 801230e:	b1b0      	cbz	r0, 801233e <_vfiprintf_r+0x13a>
 8012310:	9207      	str	r2, [sp, #28]
 8012312:	e014      	b.n	801233e <_vfiprintf_r+0x13a>
 8012314:	eba0 0308 	sub.w	r3, r0, r8
 8012318:	fa09 f303 	lsl.w	r3, r9, r3
 801231c:	4313      	orrs	r3, r2
 801231e:	9304      	str	r3, [sp, #16]
 8012320:	46a2      	mov	sl, r4
 8012322:	e7d2      	b.n	80122ca <_vfiprintf_r+0xc6>
 8012324:	9b03      	ldr	r3, [sp, #12]
 8012326:	1d19      	adds	r1, r3, #4
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	9103      	str	r1, [sp, #12]
 801232c:	2b00      	cmp	r3, #0
 801232e:	bfbb      	ittet	lt
 8012330:	425b      	neglt	r3, r3
 8012332:	f042 0202 	orrlt.w	r2, r2, #2
 8012336:	9307      	strge	r3, [sp, #28]
 8012338:	9307      	strlt	r3, [sp, #28]
 801233a:	bfb8      	it	lt
 801233c:	9204      	strlt	r2, [sp, #16]
 801233e:	7823      	ldrb	r3, [r4, #0]
 8012340:	2b2e      	cmp	r3, #46	@ 0x2e
 8012342:	d10a      	bne.n	801235a <_vfiprintf_r+0x156>
 8012344:	7863      	ldrb	r3, [r4, #1]
 8012346:	2b2a      	cmp	r3, #42	@ 0x2a
 8012348:	d132      	bne.n	80123b0 <_vfiprintf_r+0x1ac>
 801234a:	9b03      	ldr	r3, [sp, #12]
 801234c:	1d1a      	adds	r2, r3, #4
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	9203      	str	r2, [sp, #12]
 8012352:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012356:	3402      	adds	r4, #2
 8012358:	9305      	str	r3, [sp, #20]
 801235a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012430 <_vfiprintf_r+0x22c>
 801235e:	7821      	ldrb	r1, [r4, #0]
 8012360:	2203      	movs	r2, #3
 8012362:	4650      	mov	r0, sl
 8012364:	f7ed ff5c 	bl	8000220 <memchr>
 8012368:	b138      	cbz	r0, 801237a <_vfiprintf_r+0x176>
 801236a:	9b04      	ldr	r3, [sp, #16]
 801236c:	eba0 000a 	sub.w	r0, r0, sl
 8012370:	2240      	movs	r2, #64	@ 0x40
 8012372:	4082      	lsls	r2, r0
 8012374:	4313      	orrs	r3, r2
 8012376:	3401      	adds	r4, #1
 8012378:	9304      	str	r3, [sp, #16]
 801237a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801237e:	4829      	ldr	r0, [pc, #164]	@ (8012424 <_vfiprintf_r+0x220>)
 8012380:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012384:	2206      	movs	r2, #6
 8012386:	f7ed ff4b 	bl	8000220 <memchr>
 801238a:	2800      	cmp	r0, #0
 801238c:	d03f      	beq.n	801240e <_vfiprintf_r+0x20a>
 801238e:	4b26      	ldr	r3, [pc, #152]	@ (8012428 <_vfiprintf_r+0x224>)
 8012390:	bb1b      	cbnz	r3, 80123da <_vfiprintf_r+0x1d6>
 8012392:	9b03      	ldr	r3, [sp, #12]
 8012394:	3307      	adds	r3, #7
 8012396:	f023 0307 	bic.w	r3, r3, #7
 801239a:	3308      	adds	r3, #8
 801239c:	9303      	str	r3, [sp, #12]
 801239e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123a0:	443b      	add	r3, r7
 80123a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80123a4:	e76a      	b.n	801227c <_vfiprintf_r+0x78>
 80123a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80123aa:	460c      	mov	r4, r1
 80123ac:	2001      	movs	r0, #1
 80123ae:	e7a8      	b.n	8012302 <_vfiprintf_r+0xfe>
 80123b0:	2300      	movs	r3, #0
 80123b2:	3401      	adds	r4, #1
 80123b4:	9305      	str	r3, [sp, #20]
 80123b6:	4619      	mov	r1, r3
 80123b8:	f04f 0c0a 	mov.w	ip, #10
 80123bc:	4620      	mov	r0, r4
 80123be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80123c2:	3a30      	subs	r2, #48	@ 0x30
 80123c4:	2a09      	cmp	r2, #9
 80123c6:	d903      	bls.n	80123d0 <_vfiprintf_r+0x1cc>
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d0c6      	beq.n	801235a <_vfiprintf_r+0x156>
 80123cc:	9105      	str	r1, [sp, #20]
 80123ce:	e7c4      	b.n	801235a <_vfiprintf_r+0x156>
 80123d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80123d4:	4604      	mov	r4, r0
 80123d6:	2301      	movs	r3, #1
 80123d8:	e7f0      	b.n	80123bc <_vfiprintf_r+0x1b8>
 80123da:	ab03      	add	r3, sp, #12
 80123dc:	9300      	str	r3, [sp, #0]
 80123de:	462a      	mov	r2, r5
 80123e0:	4b12      	ldr	r3, [pc, #72]	@ (801242c <_vfiprintf_r+0x228>)
 80123e2:	a904      	add	r1, sp, #16
 80123e4:	4630      	mov	r0, r6
 80123e6:	f7fc fc51 	bl	800ec8c <_printf_float>
 80123ea:	4607      	mov	r7, r0
 80123ec:	1c78      	adds	r0, r7, #1
 80123ee:	d1d6      	bne.n	801239e <_vfiprintf_r+0x19a>
 80123f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80123f2:	07d9      	lsls	r1, r3, #31
 80123f4:	d405      	bmi.n	8012402 <_vfiprintf_r+0x1fe>
 80123f6:	89ab      	ldrh	r3, [r5, #12]
 80123f8:	059a      	lsls	r2, r3, #22
 80123fa:	d402      	bmi.n	8012402 <_vfiprintf_r+0x1fe>
 80123fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80123fe:	f7fd fcfd 	bl	800fdfc <__retarget_lock_release_recursive>
 8012402:	89ab      	ldrh	r3, [r5, #12]
 8012404:	065b      	lsls	r3, r3, #25
 8012406:	f53f af1f 	bmi.w	8012248 <_vfiprintf_r+0x44>
 801240a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801240c:	e71e      	b.n	801224c <_vfiprintf_r+0x48>
 801240e:	ab03      	add	r3, sp, #12
 8012410:	9300      	str	r3, [sp, #0]
 8012412:	462a      	mov	r2, r5
 8012414:	4b05      	ldr	r3, [pc, #20]	@ (801242c <_vfiprintf_r+0x228>)
 8012416:	a904      	add	r1, sp, #16
 8012418:	4630      	mov	r0, r6
 801241a:	f7fc fecf 	bl	800f1bc <_printf_i>
 801241e:	e7e4      	b.n	80123ea <_vfiprintf_r+0x1e6>
 8012420:	08012ad8 	.word	0x08012ad8
 8012424:	08012ae2 	.word	0x08012ae2
 8012428:	0800ec8d 	.word	0x0800ec8d
 801242c:	080121e1 	.word	0x080121e1
 8012430:	08012ade 	.word	0x08012ade

08012434 <_raise_r>:
 8012434:	291f      	cmp	r1, #31
 8012436:	b538      	push	{r3, r4, r5, lr}
 8012438:	4605      	mov	r5, r0
 801243a:	460c      	mov	r4, r1
 801243c:	d904      	bls.n	8012448 <_raise_r+0x14>
 801243e:	2316      	movs	r3, #22
 8012440:	6003      	str	r3, [r0, #0]
 8012442:	f04f 30ff 	mov.w	r0, #4294967295
 8012446:	bd38      	pop	{r3, r4, r5, pc}
 8012448:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801244a:	b112      	cbz	r2, 8012452 <_raise_r+0x1e>
 801244c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012450:	b94b      	cbnz	r3, 8012466 <_raise_r+0x32>
 8012452:	4628      	mov	r0, r5
 8012454:	f000 f830 	bl	80124b8 <_getpid_r>
 8012458:	4622      	mov	r2, r4
 801245a:	4601      	mov	r1, r0
 801245c:	4628      	mov	r0, r5
 801245e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012462:	f000 b817 	b.w	8012494 <_kill_r>
 8012466:	2b01      	cmp	r3, #1
 8012468:	d00a      	beq.n	8012480 <_raise_r+0x4c>
 801246a:	1c59      	adds	r1, r3, #1
 801246c:	d103      	bne.n	8012476 <_raise_r+0x42>
 801246e:	2316      	movs	r3, #22
 8012470:	6003      	str	r3, [r0, #0]
 8012472:	2001      	movs	r0, #1
 8012474:	e7e7      	b.n	8012446 <_raise_r+0x12>
 8012476:	2100      	movs	r1, #0
 8012478:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801247c:	4620      	mov	r0, r4
 801247e:	4798      	blx	r3
 8012480:	2000      	movs	r0, #0
 8012482:	e7e0      	b.n	8012446 <_raise_r+0x12>

08012484 <raise>:
 8012484:	4b02      	ldr	r3, [pc, #8]	@ (8012490 <raise+0xc>)
 8012486:	4601      	mov	r1, r0
 8012488:	6818      	ldr	r0, [r3, #0]
 801248a:	f7ff bfd3 	b.w	8012434 <_raise_r>
 801248e:	bf00      	nop
 8012490:	200001a4 	.word	0x200001a4

08012494 <_kill_r>:
 8012494:	b538      	push	{r3, r4, r5, lr}
 8012496:	4d07      	ldr	r5, [pc, #28]	@ (80124b4 <_kill_r+0x20>)
 8012498:	2300      	movs	r3, #0
 801249a:	4604      	mov	r4, r0
 801249c:	4608      	mov	r0, r1
 801249e:	4611      	mov	r1, r2
 80124a0:	602b      	str	r3, [r5, #0]
 80124a2:	f7f0 fb81 	bl	8002ba8 <_kill>
 80124a6:	1c43      	adds	r3, r0, #1
 80124a8:	d102      	bne.n	80124b0 <_kill_r+0x1c>
 80124aa:	682b      	ldr	r3, [r5, #0]
 80124ac:	b103      	cbz	r3, 80124b0 <_kill_r+0x1c>
 80124ae:	6023      	str	r3, [r4, #0]
 80124b0:	bd38      	pop	{r3, r4, r5, pc}
 80124b2:	bf00      	nop
 80124b4:	20001558 	.word	0x20001558

080124b8 <_getpid_r>:
 80124b8:	f7f0 bb6e 	b.w	8002b98 <_getpid>

080124bc <_malloc_usable_size_r>:
 80124bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80124c0:	1f18      	subs	r0, r3, #4
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	bfbc      	itt	lt
 80124c6:	580b      	ldrlt	r3, [r1, r0]
 80124c8:	18c0      	addlt	r0, r0, r3
 80124ca:	4770      	bx	lr

080124cc <_init>:
 80124cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124ce:	bf00      	nop
 80124d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80124d2:	bc08      	pop	{r3}
 80124d4:	469e      	mov	lr, r3
 80124d6:	4770      	bx	lr

080124d8 <_fini>:
 80124d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124da:	bf00      	nop
 80124dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80124de:	bc08      	pop	{r3}
 80124e0:	469e      	mov	lr, r3
 80124e2:	4770      	bx	lr
