$date
	Sat Oct 22 21:58:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#137244
b10 !
1"
#137246
b10 &
b10 %
1$
#137247
0"
#137250
b1 &
b1 %
1#
#137254
b0 &
0#
b0 %
0$
#1117083
b10001 !
1"
#1117086
b10001 &
b10001 %
1$
#1117087
0"
#1117090
b110100 &
b110100 %
#1117094
b11010 &
b11010 %
#1117098
b1101 &
b1101 %
#1117102
b101000 &
b101000 %
#1117106
b10100 &
b10100 %
#1117110
b1010 &
b1010 %
#1117114
b101 &
b101 %
#1117118
b10000 &
b10000 %
#1117122
b1000 &
b1000 %
#1117126
b100 &
b100 %
#1117130
b10 &
b10 %
#1117134
b1 &
1#
b1 %
#1117138
b0 &
b0 %
0#
0$
#2097612
b11110 !
1"
#2097614
b11110 &
b11110 %
1$
#2097615
0"
#2097618
b1111 &
b1111 %
#2097622
b101110 &
b101110 %
#2097626
b10111 &
b10111 %
#2097630
b1000110 &
b1000110 %
#2097634
b100011 &
b100011 %
#2097638
b1101010 &
b1101010 %
#2097642
b110101 &
b110101 %
#2097646
b10100000 &
b10100000 %
#2097650
b1010000 &
b1010000 %
#2097654
b101000 &
b101000 %
#2097658
b10100 &
b10100 %
#2097662
b1010 &
b1010 %
#2097666
b101 &
b101 %
#2097670
b10000 &
b10000 %
#2097674
b1000 &
b1000 %
#2097678
b100 &
b100 %
#2097682
b10 &
b10 %
#2097686
b1 &
1#
b1 %
#2097690
b0 &
b0 %
0#
0$
#4500012
