
jsk_foc_f7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007438  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000358  08007638  08007638  00017638  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007990  08007990  00017990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007998  08007998  00017998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800799c  0800799c  0001799c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000028  20000000  080079a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004490  20000028  080079c8  00020028  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200044b8  080079c8  000244b8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 10 .debug_line   000114a3  00000000  00000000  00020056  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0003ec6b  00000000  00000000  000314f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00006b6e  00000000  00000000  00070164  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000015f0  00000000  00000000  00076cd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00004e18  00000000  00000000  000782c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0001c99a  00000000  00000000  0007d0e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00008c8b  00000000  00000000  00099a7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000a2705  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004dd8  00000000  00000000  000a2784  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000028 	.word	0x20000028
 800021c:	00000000 	.word	0x00000000
 8000220:	08007620 	.word	0x08007620

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000002c 	.word	0x2000002c
 800023c:	08007620 	.word	0x08007620

08000240 <__aeabi_uldivmod>:
 8000240:	b953      	cbnz	r3, 8000258 <__aeabi_uldivmod+0x18>
 8000242:	b94a      	cbnz	r2, 8000258 <__aeabi_uldivmod+0x18>
 8000244:	2900      	cmp	r1, #0
 8000246:	bf08      	it	eq
 8000248:	2800      	cmpeq	r0, #0
 800024a:	bf1c      	itt	ne
 800024c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000250:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000254:	f000 b97a 	b.w	800054c <__aeabi_idiv0>
 8000258:	f1ad 0c08 	sub.w	ip, sp, #8
 800025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800026c:	b004      	add	sp, #16
 800026e:	4770      	bx	lr

08000270 <__udivmoddi4>:
 8000270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000274:	468c      	mov	ip, r1
 8000276:	460d      	mov	r5, r1
 8000278:	4604      	mov	r4, r0
 800027a:	9e08      	ldr	r6, [sp, #32]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d151      	bne.n	8000324 <__udivmoddi4+0xb4>
 8000280:	428a      	cmp	r2, r1
 8000282:	4617      	mov	r7, r2
 8000284:	d96d      	bls.n	8000362 <__udivmoddi4+0xf2>
 8000286:	fab2 fe82 	clz	lr, r2
 800028a:	f1be 0f00 	cmp.w	lr, #0
 800028e:	d00b      	beq.n	80002a8 <__udivmoddi4+0x38>
 8000290:	f1ce 0c20 	rsb	ip, lr, #32
 8000294:	fa01 f50e 	lsl.w	r5, r1, lr
 8000298:	fa20 fc0c 	lsr.w	ip, r0, ip
 800029c:	fa02 f70e 	lsl.w	r7, r2, lr
 80002a0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002a4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002a8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ac:	0c25      	lsrs	r5, r4, #16
 80002ae:	fbbc f8fa 	udiv	r8, ip, sl
 80002b2:	fa1f f987 	uxth.w	r9, r7
 80002b6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002be:	fb08 f309 	mul.w	r3, r8, r9
 80002c2:	42ab      	cmp	r3, r5
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x6c>
 80002c6:	19ed      	adds	r5, r5, r7
 80002c8:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 80002cc:	f080 8123 	bcs.w	8000516 <__udivmoddi4+0x2a6>
 80002d0:	42ab      	cmp	r3, r5
 80002d2:	f240 8120 	bls.w	8000516 <__udivmoddi4+0x2a6>
 80002d6:	f1a8 0802 	sub.w	r8, r8, #2
 80002da:	443d      	add	r5, r7
 80002dc:	1aed      	subs	r5, r5, r3
 80002de:	b2a4      	uxth	r4, r4
 80002e0:	fbb5 f0fa 	udiv	r0, r5, sl
 80002e4:	fb0a 5510 	mls	r5, sl, r0, r5
 80002e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002ec:	fb00 f909 	mul.w	r9, r0, r9
 80002f0:	45a1      	cmp	r9, r4
 80002f2:	d909      	bls.n	8000308 <__udivmoddi4+0x98>
 80002f4:	19e4      	adds	r4, r4, r7
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002fa:	f080 810a 	bcs.w	8000512 <__udivmoddi4+0x2a2>
 80002fe:	45a1      	cmp	r9, r4
 8000300:	f240 8107 	bls.w	8000512 <__udivmoddi4+0x2a2>
 8000304:	3802      	subs	r0, #2
 8000306:	443c      	add	r4, r7
 8000308:	eba4 0409 	sub.w	r4, r4, r9
 800030c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000310:	2100      	movs	r1, #0
 8000312:	2e00      	cmp	r6, #0
 8000314:	d061      	beq.n	80003da <__udivmoddi4+0x16a>
 8000316:	fa24 f40e 	lsr.w	r4, r4, lr
 800031a:	2300      	movs	r3, #0
 800031c:	6034      	str	r4, [r6, #0]
 800031e:	6073      	str	r3, [r6, #4]
 8000320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000324:	428b      	cmp	r3, r1
 8000326:	d907      	bls.n	8000338 <__udivmoddi4+0xc8>
 8000328:	2e00      	cmp	r6, #0
 800032a:	d054      	beq.n	80003d6 <__udivmoddi4+0x166>
 800032c:	2100      	movs	r1, #0
 800032e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000332:	4608      	mov	r0, r1
 8000334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000338:	fab3 f183 	clz	r1, r3
 800033c:	2900      	cmp	r1, #0
 800033e:	f040 808e 	bne.w	800045e <__udivmoddi4+0x1ee>
 8000342:	42ab      	cmp	r3, r5
 8000344:	d302      	bcc.n	800034c <__udivmoddi4+0xdc>
 8000346:	4282      	cmp	r2, r0
 8000348:	f200 80fa 	bhi.w	8000540 <__udivmoddi4+0x2d0>
 800034c:	1a84      	subs	r4, r0, r2
 800034e:	eb65 0503 	sbc.w	r5, r5, r3
 8000352:	2001      	movs	r0, #1
 8000354:	46ac      	mov	ip, r5
 8000356:	2e00      	cmp	r6, #0
 8000358:	d03f      	beq.n	80003da <__udivmoddi4+0x16a>
 800035a:	e886 1010 	stmia.w	r6, {r4, ip}
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	b912      	cbnz	r2, 800036a <__udivmoddi4+0xfa>
 8000364:	2701      	movs	r7, #1
 8000366:	fbb7 f7f2 	udiv	r7, r7, r2
 800036a:	fab7 fe87 	clz	lr, r7
 800036e:	f1be 0f00 	cmp.w	lr, #0
 8000372:	d134      	bne.n	80003de <__udivmoddi4+0x16e>
 8000374:	1beb      	subs	r3, r5, r7
 8000376:	0c3a      	lsrs	r2, r7, #16
 8000378:	fa1f fc87 	uxth.w	ip, r7
 800037c:	2101      	movs	r1, #1
 800037e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000382:	0c25      	lsrs	r5, r4, #16
 8000384:	fb02 3318 	mls	r3, r2, r8, r3
 8000388:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800038c:	fb0c f308 	mul.w	r3, ip, r8
 8000390:	42ab      	cmp	r3, r5
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0x134>
 8000394:	19ed      	adds	r5, r5, r7
 8000396:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0x132>
 800039c:	42ab      	cmp	r3, r5
 800039e:	f200 80d1 	bhi.w	8000544 <__udivmoddi4+0x2d4>
 80003a2:	4680      	mov	r8, r0
 80003a4:	1aed      	subs	r5, r5, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ac:	fb02 5510 	mls	r5, r2, r0, r5
 80003b0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003b4:	fb0c fc00 	mul.w	ip, ip, r0
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x15c>
 80003bc:	19e4      	adds	r4, r4, r7
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x15a>
 80003c4:	45a4      	cmp	ip, r4
 80003c6:	f200 80b8 	bhi.w	800053a <__udivmoddi4+0x2ca>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 040c 	sub.w	r4, r4, ip
 80003d0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003d4:	e79d      	b.n	8000312 <__udivmoddi4+0xa2>
 80003d6:	4631      	mov	r1, r6
 80003d8:	4630      	mov	r0, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	f1ce 0420 	rsb	r4, lr, #32
 80003e2:	fa05 f30e 	lsl.w	r3, r5, lr
 80003e6:	fa07 f70e 	lsl.w	r7, r7, lr
 80003ea:	fa20 f804 	lsr.w	r8, r0, r4
 80003ee:	0c3a      	lsrs	r2, r7, #16
 80003f0:	fa25 f404 	lsr.w	r4, r5, r4
 80003f4:	ea48 0803 	orr.w	r8, r8, r3
 80003f8:	fbb4 f1f2 	udiv	r1, r4, r2
 80003fc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000400:	fb02 4411 	mls	r4, r2, r1, r4
 8000404:	fa1f fc87 	uxth.w	ip, r7
 8000408:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800040c:	fb01 f30c 	mul.w	r3, r1, ip
 8000410:	42ab      	cmp	r3, r5
 8000412:	fa00 f40e 	lsl.w	r4, r0, lr
 8000416:	d909      	bls.n	800042c <__udivmoddi4+0x1bc>
 8000418:	19ed      	adds	r5, r5, r7
 800041a:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 800041e:	f080 808a 	bcs.w	8000536 <__udivmoddi4+0x2c6>
 8000422:	42ab      	cmp	r3, r5
 8000424:	f240 8087 	bls.w	8000536 <__udivmoddi4+0x2c6>
 8000428:	3902      	subs	r1, #2
 800042a:	443d      	add	r5, r7
 800042c:	1aeb      	subs	r3, r5, r3
 800042e:	fa1f f588 	uxth.w	r5, r8
 8000432:	fbb3 f0f2 	udiv	r0, r3, r2
 8000436:	fb02 3310 	mls	r3, r2, r0, r3
 800043a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800043e:	fb00 f30c 	mul.w	r3, r0, ip
 8000442:	42ab      	cmp	r3, r5
 8000444:	d907      	bls.n	8000456 <__udivmoddi4+0x1e6>
 8000446:	19ed      	adds	r5, r5, r7
 8000448:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800044c:	d26f      	bcs.n	800052e <__udivmoddi4+0x2be>
 800044e:	42ab      	cmp	r3, r5
 8000450:	d96d      	bls.n	800052e <__udivmoddi4+0x2be>
 8000452:	3802      	subs	r0, #2
 8000454:	443d      	add	r5, r7
 8000456:	1aeb      	subs	r3, r5, r3
 8000458:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800045c:	e78f      	b.n	800037e <__udivmoddi4+0x10e>
 800045e:	f1c1 0720 	rsb	r7, r1, #32
 8000462:	fa22 f807 	lsr.w	r8, r2, r7
 8000466:	408b      	lsls	r3, r1
 8000468:	fa05 f401 	lsl.w	r4, r5, r1
 800046c:	ea48 0303 	orr.w	r3, r8, r3
 8000470:	fa20 fe07 	lsr.w	lr, r0, r7
 8000474:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000478:	40fd      	lsrs	r5, r7
 800047a:	ea4e 0e04 	orr.w	lr, lr, r4
 800047e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000482:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000486:	fb0c 5519 	mls	r5, ip, r9, r5
 800048a:	fa1f f883 	uxth.w	r8, r3
 800048e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000492:	fb09 f408 	mul.w	r4, r9, r8
 8000496:	42ac      	cmp	r4, r5
 8000498:	fa02 f201 	lsl.w	r2, r2, r1
 800049c:	fa00 fa01 	lsl.w	sl, r0, r1
 80004a0:	d908      	bls.n	80004b4 <__udivmoddi4+0x244>
 80004a2:	18ed      	adds	r5, r5, r3
 80004a4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004a8:	d243      	bcs.n	8000532 <__udivmoddi4+0x2c2>
 80004aa:	42ac      	cmp	r4, r5
 80004ac:	d941      	bls.n	8000532 <__udivmoddi4+0x2c2>
 80004ae:	f1a9 0902 	sub.w	r9, r9, #2
 80004b2:	441d      	add	r5, r3
 80004b4:	1b2d      	subs	r5, r5, r4
 80004b6:	fa1f fe8e 	uxth.w	lr, lr
 80004ba:	fbb5 f0fc 	udiv	r0, r5, ip
 80004be:	fb0c 5510 	mls	r5, ip, r0, r5
 80004c2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004c6:	fb00 f808 	mul.w	r8, r0, r8
 80004ca:	45a0      	cmp	r8, r4
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x26e>
 80004ce:	18e4      	adds	r4, r4, r3
 80004d0:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 80004d4:	d229      	bcs.n	800052a <__udivmoddi4+0x2ba>
 80004d6:	45a0      	cmp	r8, r4
 80004d8:	d927      	bls.n	800052a <__udivmoddi4+0x2ba>
 80004da:	3802      	subs	r0, #2
 80004dc:	441c      	add	r4, r3
 80004de:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004e2:	eba4 0408 	sub.w	r4, r4, r8
 80004e6:	fba0 8902 	umull	r8, r9, r0, r2
 80004ea:	454c      	cmp	r4, r9
 80004ec:	46c6      	mov	lr, r8
 80004ee:	464d      	mov	r5, r9
 80004f0:	d315      	bcc.n	800051e <__udivmoddi4+0x2ae>
 80004f2:	d012      	beq.n	800051a <__udivmoddi4+0x2aa>
 80004f4:	b156      	cbz	r6, 800050c <__udivmoddi4+0x29c>
 80004f6:	ebba 030e 	subs.w	r3, sl, lr
 80004fa:	eb64 0405 	sbc.w	r4, r4, r5
 80004fe:	fa04 f707 	lsl.w	r7, r4, r7
 8000502:	40cb      	lsrs	r3, r1
 8000504:	431f      	orrs	r7, r3
 8000506:	40cc      	lsrs	r4, r1
 8000508:	6037      	str	r7, [r6, #0]
 800050a:	6074      	str	r4, [r6, #4]
 800050c:	2100      	movs	r1, #0
 800050e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000512:	4618      	mov	r0, r3
 8000514:	e6f8      	b.n	8000308 <__udivmoddi4+0x98>
 8000516:	4690      	mov	r8, r2
 8000518:	e6e0      	b.n	80002dc <__udivmoddi4+0x6c>
 800051a:	45c2      	cmp	sl, r8
 800051c:	d2ea      	bcs.n	80004f4 <__udivmoddi4+0x284>
 800051e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000522:	eb69 0503 	sbc.w	r5, r9, r3
 8000526:	3801      	subs	r0, #1
 8000528:	e7e4      	b.n	80004f4 <__udivmoddi4+0x284>
 800052a:	4628      	mov	r0, r5
 800052c:	e7d7      	b.n	80004de <__udivmoddi4+0x26e>
 800052e:	4640      	mov	r0, r8
 8000530:	e791      	b.n	8000456 <__udivmoddi4+0x1e6>
 8000532:	4681      	mov	r9, r0
 8000534:	e7be      	b.n	80004b4 <__udivmoddi4+0x244>
 8000536:	4601      	mov	r1, r0
 8000538:	e778      	b.n	800042c <__udivmoddi4+0x1bc>
 800053a:	3802      	subs	r0, #2
 800053c:	443c      	add	r4, r7
 800053e:	e745      	b.n	80003cc <__udivmoddi4+0x15c>
 8000540:	4608      	mov	r0, r1
 8000542:	e708      	b.n	8000356 <__udivmoddi4+0xe6>
 8000544:	f1a8 0802 	sub.w	r8, r8, #2
 8000548:	443d      	add	r5, r7
 800054a:	e72b      	b.n	80003a4 <__udivmoddi4+0x134>

0800054c <__aeabi_idiv0>:
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop

08000550 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000550:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000588 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000554:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000556:	e003      	b.n	8000560 <LoopCopyDataInit>

08000558 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000558:	4b0c      	ldr	r3, [pc, #48]	; (800058c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800055a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800055c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800055e:	3104      	adds	r1, #4

08000560 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000560:	480b      	ldr	r0, [pc, #44]	; (8000590 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000562:	4b0c      	ldr	r3, [pc, #48]	; (8000594 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000564:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000566:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000568:	d3f6      	bcc.n	8000558 <CopyDataInit>
  ldr  r2, =_sbss
 800056a:	4a0b      	ldr	r2, [pc, #44]	; (8000598 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800056c:	e002      	b.n	8000574 <LoopFillZerobss>

0800056e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800056e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000570:	f842 3b04 	str.w	r3, [r2], #4

08000574 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000574:	4b09      	ldr	r3, [pc, #36]	; (800059c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000576:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000578:	d3f9      	bcc.n	800056e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800057a:	f002 f81f 	bl	80025bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800057e:	f006 fa19 	bl	80069b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000582:	f001 fb31 	bl	8001be8 <main>
  bx  lr    
 8000586:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000588:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 800058c:	080079a0 	.word	0x080079a0
  ldr  r0, =_sdata
 8000590:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000594:	20000028 	.word	0x20000028
  ldr  r2, =_sbss
 8000598:	20000028 	.word	0x20000028
  ldr  r3, = _ebss
 800059c:	200044b8 	.word	0x200044b8

080005a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80005a0:	e7fe      	b.n	80005a0 <ADC_IRQHandler>
 80005a2:	0000      	movs	r0, r0
 80005a4:	0000      	movs	r0, r0
	...

080005a8 <StartcontrolTask>:
 * Start FOC control task...
 * clark -> park -> control -> rev park -> rev clark -> PWM
 *
 */
void StartcontrolTask(void const * argument)
{
 80005a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005aa:	ed2d 8b10 	vpush	{d8-d15}
	float integra_Cd = 0;
	float integra_Cq = 0;
	float lastq = 0, lastd = 0;  //incremental control
	float vd_st = 0, vq_st = 0;
 80005ae:	eddf aad8 	vldr	s21, [pc, #864]	; 8000910 <StartcontrolTask+0x368>
{
 80005b2:	b093      	sub	sp, #76	; 0x4c
 80005b4:	4cd7      	ldr	r4, [pc, #860]	; (8000914 <StartcontrolTask+0x36c>)
	float vd_st = 0, vq_st = 0;
 80005b6:	eeb0 aa6a 	vmov.f32	s20, s21
 80005ba:	4dd7      	ldr	r5, [pc, #860]	; (8000918 <StartcontrolTask+0x370>)
	float lastq = 0, lastd = 0;  //incremental control
 80005bc:	eeb0 ba6a 	vmov.f32	s22, s21
 80005c0:	eef0 ba6a 	vmov.f32	s23, s21
				float eer_d = er_d - lastd;
				float eer_q = er_q - lastq;
				lastd = er_d; lastq = er_q;
				//get the control voltage

				float v_d = shuntdata.Kp * eer_d + shuntdata.Ki * er_d * 1e-1;
 80005c4:	ed9f 9bc4 	vldr	d9, [pc, #784]	; 80008d8 <StartcontrolTask+0x330>
			//reverse clarke
			float v_a,v_b,v_c;
			RevClarkeTrans(&v_a,&v_b,&v_c,v_apha,v_beta);

			//mapping the v_a v_b v_c to the real voltage and to the max duty of 2160
			v_a *= 1e-3;  //because of 1 is 1 mv
 80005c8:	ed9f 8bc5 	vldr	d8, [pc, #788]	; 80008e0 <StartcontrolTask+0x338>
		if(xQueueReceive(shuntQueueHandle,&shuntdata,2)==pdPASS)
 80005cc:	2300      	movs	r3, #0
 80005ce:	2202      	movs	r2, #2
 80005d0:	a907      	add	r1, sp, #28
 80005d2:	6820      	ldr	r0, [r4, #0]
 80005d4:	f005 fb0e 	bl	8005bf4 <xQueueGenericReceive>
 80005d8:	2801      	cmp	r0, #1
 80005da:	f040 8171 	bne.w	80008c0 <StartcontrolTask+0x318>
			float c_a = ((float)shuntdata.cur_a)/1000;
 80005de:	eddd 7a07 	vldr	s15, [sp, #28]
			if(xQueuePeek(enchallQueueHandle,&encdata,0)!=pdPASS)
 80005e2:	4603      	mov	r3, r0
			float c_b = ((float)shuntdata.cur_b)/1000;
 80005e4:	ed9d 7a08 	vldr	s14, [sp, #32]
			if(xQueuePeek(enchallQueueHandle,&encdata,0)!=pdPASS)
 80005e8:	2200      	movs	r2, #0
			float c_a = ((float)shuntdata.cur_a)/1000;
 80005ea:	eeb8 fae7 	vcvt.f32.s32	s30, s15
 80005ee:	eddf 7acb 	vldr	s15, [pc, #812]	; 800091c <StartcontrolTask+0x374>
			float c_b = ((float)shuntdata.cur_b)/1000;
 80005f2:	eef8 fac7 	vcvt.f32.s32	s31, s14
			if(xQueuePeek(enchallQueueHandle,&encdata,0)!=pdPASS)
 80005f6:	a90c      	add	r1, sp, #48	; 0x30
 80005f8:	6828      	ldr	r0, [r5, #0]
			float c_a = ((float)shuntdata.cur_a)/1000;
 80005fa:	ee2f fa27 	vmul.f32	s30, s30, s15
			float c_b = ((float)shuntdata.cur_b)/1000;
 80005fe:	ee6f faa7 	vmul.f32	s31, s31, s15
			if(xQueuePeek(enchallQueueHandle,&encdata,0)!=pdPASS)
 8000602:	f005 faf7 	bl	8005bf4 <xQueueGenericReceive>
 8000606:	2801      	cmp	r0, #1
 8000608:	f040 8161 	bne.w	80008ce <StartcontrolTask+0x326>
			float theta = 4 * PI * (encdata.recon_counter - CENTERCOUNT
 800060c:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
	*apha = 1.5 * a;
 8000610:	eeb7 4a08 	vmov.f32	s8, #120	; 0x3fc00000  1.5
					+ shuntdata.centeroffset) / MAXCOUNT;
 8000614:	f99d 202c 	ldrsb.w	r2, [sp, #44]	; 0x2c
			float theta = 4 * PI * (encdata.recon_counter - CENTERCOUNT
 8000618:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
	*apha = 1.5 * a;
 800061c:	ee2f da04 	vmul.f32	s26, s30, s8
					+ shuntdata.centeroffset) / MAXCOUNT;
 8000620:	4413      	add	r3, r2
 8000622:	ee06 3a10 	vmov	s12, r3
 8000626:	ed9f 7bb0 	vldr	d7, [pc, #704]	; 80008e8 <StartcontrolTask+0x340>
 800062a:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800062e:	ee26 6b07 	vmul.f64	d6, d6, d7
			float theta = 4 * PI * (encdata.recon_counter - CENTERCOUNT
 8000632:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
	*i_d = apha*cos(theta) + beta*sin(theta);
 8000636:	eeb7 eac6 	vcvt.f64.f32	d14, s12
 800063a:	eeb0 0b4e 	vmov.f64	d0, d14
 800063e:	f006 f9f3 	bl	8006a28 <cos>
	*beta = sq3 * b + (sq3 * a)/2;
 8000642:	eeb7 7acf 	vcvt.f64.f32	d7, s30
 8000646:	eeb7 5aef 	vcvt.f64.f32	d5, s31
	*i_d = apha*cos(theta) + beta*sin(theta);
 800064a:	eeb0 cb40 	vmov.f64	d12, d0
 800064e:	eeb0 0b4e 	vmov.f64	d0, d14
	*beta = sq3 * b + (sq3 * a)/2;
 8000652:	ed9f 6ba7 	vldr	d6, [pc, #668]	; 80008f0 <StartcontrolTask+0x348>
 8000656:	ee27 fb06 	vmul.f64	d15, d7, d6
 800065a:	ed9f 7ba7 	vldr	d7, [pc, #668]	; 80008f8 <StartcontrolTask+0x350>
 800065e:	eea5 fb07 	vfma.f64	d15, d5, d7
	*i_d = apha*cos(theta) + beta*sin(theta);
 8000662:	f006 fa1d 	bl	8006aa0 <sin>
			if(abs(encdata.w)>encdata.MAX_W*62.8)
 8000666:	f89d 3046 	ldrb.w	r3, [sp, #70]	; 0x46
			float er_q = shuntdata.target_cur - c_q;
 800066a:	f9bd 202a 	ldrsh.w	r2, [sp, #42]	; 0x2a
			if(abs(encdata.w)>encdata.MAX_W*62.8)
 800066e:	ee05 3a10 	vmov	s10, r3
 8000672:	f9bd 3044 	ldrsh.w	r3, [sp, #68]	; 0x44
	*i_d = apha*cos(theta) + beta*sin(theta);
 8000676:	eeb7 3acd 	vcvt.f64.f32	d3, s26
	*i_q = -apha*sin(theta) + beta*cos(theta);
 800067a:	eeb1 4a4d 	vneg.f32	s8, s26
			if(abs(encdata.w)>encdata.MAX_W*62.8)
 800067e:	2b00      	cmp	r3, #0
 8000680:	eeb8 5bc5 	vcvt.f64.s32	d5, s10
 8000684:	bfb8      	it	lt
 8000686:	425b      	neglt	r3, r3
	*i_q = -apha*sin(theta) + beta*cos(theta);
 8000688:	eeb7 4ac4 	vcvt.f64.f32	d4, s8
	*beta = sq3 * b + (sq3 * a)/2;
 800068c:	eeb7 fbcf 	vcvt.f32.f64	s30, d15
	*i_d = apha*cos(theta) + beta*sin(theta);
 8000690:	eeb7 facf 	vcvt.f64.f32	d15, s30
 8000694:	ee2f 6b00 	vmul.f64	d6, d15, d0
	*i_q = -apha*sin(theta) + beta*cos(theta);
 8000698:	ee2c 7b0f 	vmul.f64	d7, d12, d15
	*i_d = apha*cos(theta) + beta*sin(theta);
 800069c:	eea3 6b0c 	vfma.f64	d6, d3, d12
	*i_q = -apha*sin(theta) + beta*cos(theta);
 80006a0:	eea0 7b04 	vfma.f64	d7, d0, d4
			if(abs(encdata.w)>encdata.MAX_W*62.8)
 80006a4:	ed9f 3b96 	vldr	d3, [pc, #600]	; 8000900 <StartcontrolTask+0x358>
	*i_d = apha*cos(theta) + beta*sin(theta);
 80006a8:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
			if(abs(encdata.w)>encdata.MAX_W*62.8)
 80006ac:	ee06 3a90 	vmov	s13, r3
 80006b0:	ee25 5b03 	vmul.f64	d5, d5, d3
 80006b4:	eeb8 4be6 	vcvt.f64.s32	d4, s13
			float er_d = T_ID - c_d;
 80006b8:	eeb1 3a46 	vneg.f32	s6, s12
	*i_q = -apha*sin(theta) + beta*cos(theta);
 80006bc:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if(abs(encdata.w)>encdata.MAX_W*62.8)
 80006c0:	eeb4 4bc5 	vcmpe.f64	d4, d5
 80006c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006c8:	f300 80fe 	bgt.w	80008c8 <StartcontrolTask+0x320>
			float er_q = shuntdata.target_cur - c_q;
 80006cc:	ee07 2a90 	vmov	s15, r2
 80006d0:	eef8 3ae7 	vcvt.f32.s32	s7, s15
 80006d4:	ee73 3ac7 	vsub.f32	s7, s7, s14
			conres.feedback_cq = ((int16_t)c_q + conres.feedback_cq)/2;
 80006d8:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80006dc:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
				float eer_d = er_d - lastd;
 80006e0:	ee33 7a4b 	vsub.f32	s14, s6, s22
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 80006e4:	f9bd 1012 	ldrsh.w	r1, [sp, #18]
				if((vd_st + v_d) <MAXVqd && (vd_st +v_d)>-MAXVqd &&
 80006e8:	eddf 4a8d 	vldr	s9, [pc, #564]	; 8000920 <StartcontrolTask+0x378>
			conres.feedback_cq = ((int16_t)c_q + conres.feedback_cq)/2;
 80006ec:	ee17 2a90 	vmov	r2, s15
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 80006f0:	eefd 7ac6 	vcvt.s32.f32	s15, s12
			conres.feedback_cq = ((int16_t)c_q + conres.feedback_cq)/2;
 80006f4:	fa03 f282 	sxtah	r2, r3, r2
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 80006f8:	ee17 3a90 	vmov	r3, s15
			conres.feedback_cq = ((int16_t)c_q + conres.feedback_cq)/2;
 80006fc:	2a00      	cmp	r2, #0
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 80006fe:	fa01 f383 	sxtah	r3, r1, r3
			conres.feedback_cq = ((int16_t)c_q + conres.feedback_cq)/2;
 8000702:	bfb8      	it	lt
 8000704:	3201      	addlt	r2, #1
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 8000706:	2b00      	cmp	r3, #0
			conres.feedback_cq = ((int16_t)c_q + conres.feedback_cq)/2;
 8000708:	ea4f 0262 	mov.w	r2, r2, asr #1
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 800070c:	bfb8      	it	lt
 800070e:	3301      	addlt	r3, #1
			conres.feedback_cq = ((int16_t)c_q + conres.feedback_cq)/2;
 8000710:	f8ad 2010 	strh.w	r2, [sp, #16]
				float v_d = shuntdata.Kp * eer_d + shuntdata.Ki * er_d * 1e-1;
 8000714:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 8000718:	105b      	asrs	r3, r3, #1
				float v_d = shuntdata.Kp * eer_d + shuntdata.Ki * er_d * 1e-1;
 800071a:	ee06 2a90 	vmov	s13, r2
 800071e:	f89d 2029 	ldrb.w	r2, [sp, #41]	; 0x29
			conres.feedback_cd = ((int16_t)c_d + conres.feedback_cd)/2;
 8000722:	f8ad 3012 	strh.w	r3, [sp, #18]
				float v_d = shuntdata.Kp * eer_d + shuntdata.Ki * er_d * 1e-1;
 8000726:	ee06 2a10 	vmov	s12, r2
 800072a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800072e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8000732:	ee27 7a26 	vmul.f32	s14, s14, s13
 8000736:	ee23 5a06 	vmul.f32	s10, s6, s12
 800073a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800073e:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8000742:	eea5 7b09 	vfma.f64	d7, d5, d9
 8000746:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
				if((vd_st + v_d) <MAXVqd && (vd_st +v_d)>-MAXVqd &&
 800074a:	ee37 7a0a 	vadd.f32	s14, s14, s20
 800074e:	eeb4 7a64 	vcmp.f32	s14, s9
 8000752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000756:	dd24      	ble.n	80007a2 <StartcontrolTask+0x1fa>
 8000758:	eddf 7a72 	vldr	s15, [pc, #456]	; 8000924 <StartcontrolTask+0x37c>
 800075c:	eeb4 7a67 	vcmp.f32	s14, s15
 8000760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000764:	d51d      	bpl.n	80007a2 <StartcontrolTask+0x1fa>
				float eer_q = er_q - lastq;
 8000766:	ee33 5aeb 	vsub.f32	s10, s7, s23
				float v_q = shuntdata.Kp * eer_q + shuntdata.Ki * er_q * 1e-1;
 800076a:	ee23 6a86 	vmul.f32	s12, s7, s12
 800076e:	ee25 5a26 	vmul.f32	s10, s10, s13
 8000772:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 8000776:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 800077a:	eea6 5b09 	vfma.f64	d5, d6, d9
 800077e:	eeb7 5bc5 	vcvt.f32.f64	s10, d5
						(vq_st + v_q)<MAXVqd && (vq_st + v_q)>-MAXVqd)
 8000782:	ee35 5a2a 	vadd.f32	s10, s10, s21
 8000786:	eeb4 5a64 	vcmp.f32	s10, s9
 800078a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800078e:	dd08      	ble.n	80007a2 <StartcontrolTask+0x1fa>
 8000790:	eeb4 5a67 	vcmp.f32	s10, s15
 8000794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000798:	d503      	bpl.n	80007a2 <StartcontrolTask+0x1fa>
					vq_st += v_q;
 800079a:	eef0 aa45 	vmov.f32	s21, s10
					vd_st += v_d;  //equals to Kp..
 800079e:	eeb0 aa47 	vmov.f32	s20, s14
	*apha = v_d*cos(theta) - v_q*sin(theta);
 80007a2:	eeb7 5aea 	vcvt.f64.f32	d5, s21
	*vb = -apha/3 + beta/sq3;
 80007a6:	ed9f 7a60 	vldr	s14, [pc, #384]	; 8000928 <StartcontrolTask+0x380>
	*apha = v_d*cos(theta) - v_q*sin(theta);
 80007aa:	eeb7 4aca 	vcvt.f64.f32	d4, s20
	*va = 2*apha/3;
 80007ae:	eddf 7a5f 	vldr	s15, [pc, #380]	; 800092c <StartcontrolTask+0x384>
	if(v_small<-MAXDUTY) // <-2159..
 80007b2:	eddf 1a5f 	vldr	s3, [pc, #380]	; 8000930 <StartcontrolTask+0x388>
	*apha = v_d*cos(theta) - v_q*sin(theta);
 80007b6:	ee25 6b40 	vnmul.f64	d6, d5, d0
	*beta = v_d*sin(theta) + v_q*cos(theta);
 80007ba:	ee2c 5b05 	vmul.f64	d5, d12, d5
	*apha = v_d*cos(theta) - v_q*sin(theta);
 80007be:	eeac 6b04 	vfma.f64	d6, d12, d4
	*beta = v_d*sin(theta) + v_q*cos(theta);
 80007c2:	eea0 5b04 	vfma.f64	d5, d0, d4
	*vb = -apha/3 + beta/sq3;
 80007c6:	ed9f 4b50 	vldr	d4, [pc, #320]	; 8000908 <StartcontrolTask+0x360>
	*apha = v_d*cos(theta) - v_q*sin(theta);
 80007ca:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
	*vb = -apha/3 + beta/sq3;
 80007ce:	ee26 7a47 	vnmul.f32	s14, s12, s14
	*beta = v_d*sin(theta) + v_q*cos(theta);
 80007d2:	eeb7 5bc5 	vcvt.f32.f64	s10, d5
	*va = 2*apha/3;
 80007d6:	ee26 6a27 	vmul.f32	s12, s12, s15
	*vb = -apha/3 + beta/sq3;
 80007da:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80007de:	eeb7 2ac5 	vcvt.f64.f32	d2, s10
			v_a *= 1e-3;  //because of 1 is 1 mv
 80007e2:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	*vb = -apha/3 + beta/sq3;
 80007e6:	eeb0 5b47 	vmov.f64	d5, d7
	*vc = -apha/3 - beta/sq3;
 80007ea:	eea2 7b44 	vfms.f64	d7, d2, d4
	*vb = -apha/3 + beta/sq3;
 80007ee:	eea2 5b04 	vfma.f64	d5, d2, d4
			v_a *= 1e-3;  //because of 1 is 1 mv
 80007f2:	ee26 6b08 	vmul.f64	d6, d6, d8
	*vc = -apha/3 - beta/sq3;
 80007f6:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	*vb = -apha/3 + beta/sq3;
 80007fa:	eeb7 5bc5 	vcvt.f32.f64	s10, d5
			v_b *= 1e-3;
			v_c *= 1e-3;
 80007fe:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
			v_a *= 1e-3;  //because of 1 is 1 mv
 8000802:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
			v_b *= 1e-3;
 8000806:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
			v_c *= 1e-3;
 800080a:	ee27 7b08 	vmul.f64	d7, d7, d8
			v_b *= 1e-3;
 800080e:	ee25 5b08 	vmul.f64	d5, d5, d8
			v_c *= 1e-3;
 8000812:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			v_b *= 1e-3;
 8000816:	eeb7 5bc5 	vcvt.f32.f64	s10, d5
	v_big = v_big>*v_c?v_big:*v_c;
 800081a:	fec5 7a07 	vmaxnm.f32	s15, s10, s14
 800081e:	fec7 7a86 	vmaxnm.f32	s15, s15, s12
	*v_c -= v_big;
 8000822:	ee37 7a67 	vsub.f32	s14, s14, s15
	*v_a -= v_big;
 8000826:	ee36 6a67 	vsub.f32	s12, s12, s15
	*v_b -= v_big;
 800082a:	ee35 5a67 	vsub.f32	s10, s10, s15
	v_small = *v_a<*v_b?*v_a:*v_b;
 800082e:	fec6 7a45 	vminnm.f32	s15, s12, s10
	v_small = v_small<*v_c?v_small:*v_c;
 8000832:	fec7 7a67 	vminnm.f32	s15, s14, s15
	if(v_small<-MAXDUTY) // <-2159..
 8000836:	eef4 7ae1 	vcmpe.f32	s15, s3
 800083a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800083e:	d507      	bpl.n	8000850 <StartcontrolTask+0x2a8>
		*v_a *= -(MAXDUTY)/v_small;
 8000840:	eec1 6aa7 	vdiv.f32	s13, s3, s15
 8000844:	ee26 6a26 	vmul.f32	s12, s12, s13
		*v_b *= -(MAXDUTY)/v_small;
 8000848:	ee25 5a26 	vmul.f32	s10, s10, s13
		*v_c *= -(MAXDUTY)/v_small;  //then the data is proportional under maxduty
 800084c:	ee27 7a26 	vmul.f32	s14, s14, s13

			//find the bigest one.. sent the duty to 0;
			SVMDuty(&v_a,&v_b,&v_c);
			uint16_t cont_a = (uint16_t)(-v_a);
 8000850:	eeb1 6a46 	vneg.f32	s12, s12


			/******
			 * control the motor
			 */
			setMotorDuty(cont_a, cont_b, cont_c);
 8000854:	4a37      	ldr	r2, [pc, #220]	; (8000934 <StartcontrolTask+0x38c>)
			uint16_t cont_b = (uint16_t)(-v_b);
 8000856:	eeb1 5a45 	vneg.f32	s10, s10



			//for debug view..
			conres.duty_a = cont_a;conres.duty_b = cont_b;conres.duty_c = cont_c;
			xQueueOverwrite(conresQueueHandle,&conres);
 800085a:	4b37      	ldr	r3, [pc, #220]	; (8000938 <StartcontrolTask+0x390>)
			uint16_t cont_c = (uint16_t)(-v_c);
 800085c:	eeb1 7a47 	vneg.f32	s14, s14
			setMotorDuty(cont_a, cont_b, cont_c);
 8000860:	f8d2 c000 	ldr.w	ip, [r2]
			uint16_t cont_a = (uint16_t)(-v_a);
 8000864:	eefc 7ac6 	vcvt.u32.f32	s15, s12
			xQueueOverwrite(conresQueueHandle,&conres);
 8000868:	a904      	add	r1, sp, #16
 800086a:	6818      	ldr	r0, [r3, #0]
 800086c:	2200      	movs	r2, #0
 800086e:	2302      	movs	r3, #2
				lastd = er_d; lastq = er_q;
 8000870:	eeb0 ba43 	vmov.f32	s22, s6
			uint16_t cont_a = (uint16_t)(-v_a);
 8000874:	edcd 7a01 	vstr	s15, [sp, #4]
			uint16_t cont_b = (uint16_t)(-v_b);
 8000878:	eefc 7ac5 	vcvt.u32.f32	s15, s10
			uint16_t cont_a = (uint16_t)(-v_a);
 800087c:	f8bd e004 	ldrh.w	lr, [sp, #4]
				lastd = er_d; lastq = er_q;
 8000880:	eef0 ba63 	vmov.f32	s23, s7
			uint16_t cont_b = (uint16_t)(-v_b);
 8000884:	edcd 7a02 	vstr	s15, [sp, #8]
			uint16_t cont_c = (uint16_t)(-v_c);
 8000888:	eefc 7ac7 	vcvt.u32.f32	s15, s14
			uint16_t cont_b = (uint16_t)(-v_b);
 800088c:	f8bd 7008 	ldrh.w	r7, [sp, #8]
			setMotorDuty(cont_a, cont_b, cont_c);
 8000890:	f8cc e034 	str.w	lr, [ip, #52]	; 0x34
			uint16_t cont_c = (uint16_t)(-v_c);
 8000894:	edcd 7a03 	vstr	s15, [sp, #12]
 8000898:	f8bd 600c 	ldrh.w	r6, [sp, #12]
			setMotorDuty(cont_a, cont_b, cont_c);
 800089c:	f8cc 7038 	str.w	r7, [ip, #56]	; 0x38
 80008a0:	f8cc 603c 	str.w	r6, [ip, #60]	; 0x3c
			conres.duty_a = cont_a;conres.duty_b = cont_b;conres.duty_c = cont_c;
 80008a4:	f8ad e014 	strh.w	lr, [sp, #20]
 80008a8:	f8ad 7016 	strh.w	r7, [sp, #22]
 80008ac:	f8ad 6018 	strh.w	r6, [sp, #24]
			xQueueOverwrite(conresQueueHandle,&conres);
 80008b0:	f004 ff96 	bl	80057e0 <xQueueGenericSend>
			//to test the control frequency
			HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_12);
 80008b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008b8:	4820      	ldr	r0, [pc, #128]	; (800093c <StartcontrolTask+0x394>)
 80008ba:	f002 fbf1 	bl	80030a0 <HAL_GPIO_TogglePin>
 80008be:	e685      	b.n	80005cc <StartcontrolTask+0x24>
//				shuntdata.cur_a -= 8600;
//				shuntdata.cur_b -= 18400;
//				shuntdata.cur_c = -shuntdata.cur_a - shuntdata.cur_b;
//				volatile float cc = ((float)shuntdata.cur_a)/100;
//			}
			osDelay(1);
 80008c0:	2001      	movs	r0, #1
 80008c2:	f004 fbd1 	bl	8005068 <osDelay>
	{
 80008c6:	e681      	b.n	80005cc <StartcontrolTask+0x24>
				er_q = 0 - c_q;
 80008c8:	eef1 3a47 	vneg.f32	s7, s14
 80008cc:	e704      	b.n	80006d8 <StartcontrolTask+0x130>
		}
  }
}
 80008ce:	b013      	add	sp, #76	; 0x4c
 80008d0:	ecbd 8b10 	vpop	{d8-d15}
 80008d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008d6:	bf00      	nop
 80008d8:	9999999a 	.word	0x9999999a
 80008dc:	3fb99999 	.word	0x3fb99999
 80008e0:	d2f1a9fc 	.word	0xd2f1a9fc
 80008e4:	3f50624d 	.word	0x3f50624d
 80008e8:	a83a464d 	.word	0xa83a464d
 80008ec:	3f79bc69 	.word	0x3f79bc69
 80008f0:	1c0010c7 	.word	0x1c0010c7
 80008f4:	3febb67b 	.word	0x3febb67b
 80008f8:	1c0010c7 	.word	0x1c0010c7
 80008fc:	3ffbb67b 	.word	0x3ffbb67b
 8000900:	66666666 	.word	0x66666666
 8000904:	404f6666 	.word	0x404f6666
 8000908:	23205b49 	.word	0x23205b49
 800090c:	3fe279a7 	.word	0x3fe279a7
 8000910:	00000000 	.word	0x00000000
 8000914:	20004078 	.word	0x20004078
 8000918:	20004068 	.word	0x20004068
 800091c:	3a83126f 	.word	0x3a83126f
 8000920:	c9f42400 	.word	0xc9f42400
 8000924:	49f42400 	.word	0x49f42400
 8000928:	3eaaaaab 	.word	0x3eaaaaab
 800092c:	3f2aaaab 	.word	0x3f2aaaab
 8000930:	c5070000 	.word	0xc5070000
 8000934:	200041b4 	.word	0x200041b4
 8000938:	20004050 	.word	0x20004050
 800093c:	40020800 	.word	0x40020800

08000940 <HAL_UART_ErrorCallback>:
 * UART4 error handler
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
	//error...
	Error_Handler();
 8000940:	f001 b9bc 	b.w	8001cbc <Error_Handler>
 8000944:	0000      	movs	r0, r0
	...

08000948 <HAL_UART_RxHalfCpltCallback>:
	 * if some other task B that has higher priority than A are being woken by the passing queue or semaphore,
	 * the xHigherPriorityTaskWoken will be set to pdTrue and we can directly perform a context switch and thus
	 * leaves the ISR and go to task B, if not so, we need to go back to task A and wait for a tick to switch to B.
	 */

	if(huart->Instance==huart4.Instance) //not necessary to check..
 8000948:	4ab9      	ldr	r2, [pc, #740]	; (8000c30 <HAL_UART_RxHalfCpltCallback+0x2e8>)
 800094a:	6803      	ldr	r3, [r0, #0]
 800094c:	6812      	ldr	r2, [r2, #0]
 800094e:	4293      	cmp	r3, r2
{
 8000950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000954:	ed2d 8b04 	vpush	{d8-d9}
 8000958:	b085      	sub	sp, #20
	if(huart->Instance==huart4.Instance) //not necessary to check..
 800095a:	f000 808a 	beq.w	8000a72 <HAL_UART_RxHalfCpltCallback+0x12a>
			//call a context switch if needed..
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
	}

	//USART 1 DMA interrupt
	else if(huart->Instance==huart1.Instance)
 800095e:	4ab5      	ldr	r2, [pc, #724]	; (8000c34 <HAL_UART_RxHalfCpltCallback+0x2ec>)
 8000960:	6812      	ldr	r2, [r2, #0]
 8000962:	4293      	cmp	r3, r2
 8000964:	d004      	beq.n	8000970 <HAL_UART_RxHalfCpltCallback+0x28>
		}
		//continue DMA
		HAL_UART_DMAResume(&huart1);
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
	}
}
 8000966:	b005      	add	sp, #20
 8000968:	ecbd 8b04 	vpop	{d8-d9}
 800096c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000970:	2501      	movs	r5, #1
 8000972:	2400      	movs	r4, #0
 8000974:	4eb0      	ldr	r6, [pc, #704]	; (8000c38 <HAL_UART_RxHalfCpltCallback+0x2f0>)
				xQueueSendFromISR(shuntQueueHandle,&motorcurrent,&xHigherPriorityTaskWoken);
 8000976:	f8df 92ec 	ldr.w	r9, [pc, #748]	; 8000c64 <HAL_UART_RxHalfCpltCallback+0x31c>
 800097a:	4fb0      	ldr	r7, [pc, #704]	; (8000c3c <HAL_UART_RxHalfCpltCallback+0x2f4>)
 800097c:	f8df 82e0 	ldr.w	r8, [pc, #736]	; 8000c60 <HAL_UART_RxHalfCpltCallback+0x318>
 8000980:	e006      	b.n	8000990 <HAL_UART_RxHalfCpltCallback+0x48>
			if(order_buff[i] == TXHEADER || order_buff[i] == TXHEADER +1)
 8000982:	5d33      	ldrb	r3, [r6, r4]
 8000984:	2bf9      	cmp	r3, #249	; 0xf9
 8000986:	d006      	beq.n	8000996 <HAL_UART_RxHalfCpltCallback+0x4e>
		for(int i=0; i<UART1BYTE; i++)
 8000988:	3401      	adds	r4, #1
 800098a:	3501      	adds	r5, #1
 800098c:	2c07      	cmp	r4, #7
 800098e:	d01f      	beq.n	80009d0 <HAL_UART_RxHalfCpltCallback+0x88>
			if(order_buff[i] == TXHEADER || order_buff[i] == TXHEADER +1)
 8000990:	5d33      	ldrb	r3, [r6, r4]
 8000992:	2bf8      	cmp	r3, #248	; 0xf8
 8000994:	d1f5      	bne.n	8000982 <HAL_UART_RxHalfCpltCallback+0x3a>
				uint8_t s = i==UART1BYTE-1?0:i+1; //second byte  1xxx|xxxx
 8000996:	2c06      	cmp	r4, #6
 8000998:	f000 82c9 	beq.w	8000f2e <HAL_UART_RxHalfCpltCallback+0x5e6>
				uint8_t t = s==UART1BYTE-1?0:s+1; //third byte   011x|xxxx
 800099c:	2d06      	cmp	r5, #6
				uint8_t s = i==UART1BYTE-1?0:i+1; //second byte  1xxx|xxxx
 800099e:	b2eb      	uxtb	r3, r5
				uint8_t t = s==UART1BYTE-1?0:s+1; //third byte   011x|xxxx
 80009a0:	d02a      	beq.n	80009f8 <HAL_UART_RxHalfCpltCallback+0xb0>
				if(order_buff[s]&0x80&&order_buff[t]&0x60)
 80009a2:	5cf1      	ldrb	r1, [r6, r3]
				uint8_t t = s==UART1BYTE-1?0:s+1; //third byte   011x|xxxx
 80009a4:	1c5a      	adds	r2, r3, #1
				if(order_buff[s]&0x80&&order_buff[t]&0x60)
 80009a6:	0609      	lsls	r1, r1, #24
				uint8_t t = s==UART1BYTE-1?0:s+1; //third byte   011x|xxxx
 80009a8:	b2d2      	uxtb	r2, r2
				if(order_buff[s]&0x80&&order_buff[t]&0x60)
 80009aa:	d42a      	bmi.n	8000a02 <HAL_UART_RxHalfCpltCallback+0xba>
				xQueueSendFromISR(shuntQueueHandle,&motorcurrent,&xHigherPriorityTaskWoken);
 80009ac:	2300      	movs	r3, #0
 80009ae:	463a      	mov	r2, r7
 80009b0:	4641      	mov	r1, r8
 80009b2:	f8d9 0000 	ldr.w	r0, [r9]
 80009b6:	f005 f8ad 	bl	8005b14 <xQueueGenericSendFromISR>
				xQueueOverwriteFromISR(enchallQueueHandle,&enchall, &xHigherPriorityTaskWoken);
 80009ba:	49a1      	ldr	r1, [pc, #644]	; (8000c40 <HAL_UART_RxHalfCpltCallback+0x2f8>)
		for(int i=0; i<UART1BYTE; i++)
 80009bc:	3401      	adds	r4, #1
				xQueueOverwriteFromISR(enchallQueueHandle,&enchall, &xHigherPriorityTaskWoken);
 80009be:	2302      	movs	r3, #2
 80009c0:	6808      	ldr	r0, [r1, #0]
 80009c2:	463a      	mov	r2, r7
 80009c4:	499f      	ldr	r1, [pc, #636]	; (8000c44 <HAL_UART_RxHalfCpltCallback+0x2fc>)
 80009c6:	3501      	adds	r5, #1
 80009c8:	f005 f8a4 	bl	8005b14 <xQueueGenericSendFromISR>
		for(int i=0; i<UART1BYTE; i++)
 80009cc:	2c07      	cmp	r4, #7
 80009ce:	d1df      	bne.n	8000990 <HAL_UART_RxHalfCpltCallback+0x48>
		HAL_UART_DMAResume(&huart1);
 80009d0:	4898      	ldr	r0, [pc, #608]	; (8000c34 <HAL_UART_RxHalfCpltCallback+0x2ec>)
 80009d2:	f004 f87d 	bl	8004ad0 <HAL_UART_DMAResume>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80009d6:	4b99      	ldr	r3, [pc, #612]	; (8000c3c <HAL_UART_RxHalfCpltCallback+0x2f4>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d0c3      	beq.n	8000966 <HAL_UART_RxHalfCpltCallback+0x1e>
 80009de:	4b9a      	ldr	r3, [pc, #616]	; (8000c48 <HAL_UART_RxHalfCpltCallback+0x300>)
 80009e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	f3bf 8f4f 	dsb	sy
 80009ea:	f3bf 8f6f 	isb	sy
}
 80009ee:	b005      	add	sp, #20
 80009f0:	ecbd 8b04 	vpop	{d8-d9}
 80009f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80009f8:	462b      	mov	r3, r5
				uint8_t t = s==UART1BYTE-1?0:s+1; //third byte   011x|xxxx
 80009fa:	2200      	movs	r2, #0
				if(order_buff[s]&0x80&&order_buff[t]&0x60)
 80009fc:	5cf1      	ldrb	r1, [r6, r3]
 80009fe:	0609      	lsls	r1, r1, #24
 8000a00:	d5d4      	bpl.n	80009ac <HAL_UART_RxHalfCpltCallback+0x64>
 8000a02:	5cb1      	ldrb	r1, [r6, r2]
 8000a04:	f011 0f60 	tst.w	r1, #96	; 0x60
 8000a08:	d0d0      	beq.n	80009ac <HAL_UART_RxHalfCpltCallback+0x64>
					motorcurrent.Kp = order_buff[s] & 0x7f;
 8000a0a:	5cf1      	ldrb	r1, [r6, r3]
					uint8_t b1 = t==UART1BYTE-1?0:t+1;
 8000a0c:	2a06      	cmp	r2, #6
					motorcurrent.Ki = order_buff[t] & 0x1f;
 8000a0e:	5cb0      	ldrb	r0, [r6, r2]
					motorcurrent.Kp = order_buff[s] & 0x7f;
 8000a10:	f001 017f 	and.w	r1, r1, #127	; 0x7f
					motorcurrent.Ki = order_buff[t] & 0x1f;
 8000a14:	f000 001f 	and.w	r0, r0, #31
					motorcurrent.Kp = order_buff[s] & 0x7f;
 8000a18:	f888 100c 	strb.w	r1, [r8, #12]
					motorcurrent.Ki = order_buff[t] & 0x1f;
 8000a1c:	f888 000d 	strb.w	r0, [r8, #13]
					uint8_t b1 = t==UART1BYTE-1?0:t+1;
 8000a20:	f000 80ca 	beq.w	8000bb8 <HAL_UART_RxHalfCpltCallback+0x270>
 8000a24:	1c53      	adds	r3, r2, #1
 8000a26:	b2db      	uxtb	r3, r3
					uint8_t b2 = b1==UART1BYTE-1?0:b1+1;
 8000a28:	2b06      	cmp	r3, #6
 8000a2a:	f000 80b3 	beq.w	8000b94 <HAL_UART_RxHalfCpltCallback+0x24c>
					if(order_buff[i] == TXHEADER)
 8000a2e:	f816 e004 	ldrb.w	lr, [r6, r4]
 8000a32:	3202      	adds	r2, #2
 8000a34:	469c      	mov	ip, r3
 8000a36:	f1be 0ff8 	cmp.w	lr, #248	; 0xf8
 8000a3a:	b2d2      	uxtb	r2, r2
 8000a3c:	f000 80c8 	beq.w	8000bd0 <HAL_UART_RxHalfCpltCallback+0x288>
						motorcurrent.target_cur =  *(int16_t *)(&order_buff[b1]);
 8000a40:	f936 e003 	ldrsh.w	lr, [r6, r3]
						b3 = b2==UART1BYTE-1?0:b2+1;
 8000a44:	2a06      	cmp	r2, #6
						motorcurrent.target_cur =  *(int16_t *)(&order_buff[b1]);
 8000a46:	f8a8 e00e 	strh.w	lr, [r8, #14]
						b3 = b2==UART1BYTE-1?0:b2+1;
 8000a4a:	f000 80b0 	beq.w	8000bae <HAL_UART_RxHalfCpltCallback+0x266>
 8000a4e:	3201      	adds	r2, #1
 8000a50:	b2d2      	uxtb	r2, r2
						motorcurrent.centeroffset = *(int8_t*)&order_buff[b3];
 8000a52:	5cb3      	ldrb	r3, [r6, r2]
 8000a54:	f888 3010 	strb.w	r3, [r8, #16]
					uint8_t b4 = b3==UART1BYTE-1?0:b3+1;
 8000a58:	2a06      	cmp	r2, #6
 8000a5a:	f000 80de 	beq.w	8000c1a <HAL_UART_RxHalfCpltCallback+0x2d2>
 8000a5e:	3201      	adds	r2, #1
 8000a60:	b2d2      	uxtb	r2, r2
					enchall.MAX_W = order_buff[b4];
 8000a62:	4b78      	ldr	r3, [pc, #480]	; (8000c44 <HAL_UART_RxHalfCpltCallback+0x2fc>)
 8000a64:	5cb2      	ldrb	r2, [r6, r2]
					enchall.Kp = motorcurrent.Kp;
 8000a66:	7299      	strb	r1, [r3, #10]
					enchall.MAX_W = order_buff[b4];
 8000a68:	759a      	strb	r2, [r3, #22]
					enchall.Ki = motorcurrent.Ki;
 8000a6a:	72d8      	strb	r0, [r3, #11]
					enchall.target_cur = motorcurrent.target_cur;
 8000a6c:	f8a3 e00c 	strh.w	lr, [r3, #12]
 8000a70:	e79c      	b.n	80009ac <HAL_UART_RxHalfCpltCallback+0x64>
							v_buff[v_index][2] = 1e+6 * (int32_t)ct/cnt_e;
 8000a72:	ed9f 9b6b 	vldr	d9, [pc, #428]	; 8000c20 <HAL_UART_RxHalfCpltCallback+0x2d8>
							enchall.w = (int16_t)(PI*v_all/100);
 8000a76:	ed9f 8b6c 	vldr	d8, [pc, #432]	; 8000c28 <HAL_UART_RxHalfCpltCallback+0x2e0>
 8000a7a:	2501      	movs	r5, #1
 8000a7c:	2400      	movs	r4, #0
 8000a7e:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 8000c68 <HAL_UART_RxHalfCpltCallback+0x320>
					enchall.mseq_out = (enchall_buff[s]&0x40)>>6; //0100|0000
 8000a82:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 8000c44 <HAL_UART_RxHalfCpltCallback+0x2fc>
			if(enchall_buff[i] == TXHEADER)
 8000a86:	f818 3004 	ldrb.w	r3, [r8, r4]
 8000a8a:	2bf8      	cmp	r3, #248	; 0xf8
 8000a8c:	d00c      	beq.n	8000aa8 <HAL_UART_RxHalfCpltCallback+0x160>
		for(int i=0; i<UART4BYTE; i++)
 8000a8e:	3401      	adds	r4, #1
 8000a90:	3501      	adds	r5, #1
 8000a92:	2c05      	cmp	r4, #5
 8000a94:	d1f7      	bne.n	8000a86 <HAL_UART_RxHalfCpltCallback+0x13e>
		HAL_UART_DMAResume(&huart4);
 8000a96:	4866      	ldr	r0, [pc, #408]	; (8000c30 <HAL_UART_RxHalfCpltCallback+0x2e8>)
 8000a98:	f004 f81a 	bl	8004ad0 <HAL_UART_DMAResume>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a9c:	4b6b      	ldr	r3, [pc, #428]	; (8000c4c <HAL_UART_RxHalfCpltCallback+0x304>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	f43f af60 	beq.w	8000966 <HAL_UART_RxHalfCpltCallback+0x1e>
 8000aa6:	e79a      	b.n	80009de <HAL_UART_RxHalfCpltCallback+0x96>
				uint8_t s = i==UART4BYTE-1?0:i+1; //second byte  1xxx|xxxx
 8000aa8:	2c04      	cmp	r4, #4
 8000aaa:	f000 8242 	beq.w	8000f32 <HAL_UART_RxHalfCpltCallback+0x5ea>
				uint8_t t = s==UART4BYTE-1?0:s+1; //third byte   011x|xxxx
 8000aae:	2d04      	cmp	r5, #4
				uint8_t s = i==UART4BYTE-1?0:i+1; //second byte  1xxx|xxxx
 8000ab0:	b2eb      	uxtb	r3, r5
				uint8_t t = s==UART4BYTE-1?0:s+1; //third byte   011x|xxxx
 8000ab2:	d06c      	beq.n	8000b8e <HAL_UART_RxHalfCpltCallback+0x246>
 8000ab4:	1c5a      	adds	r2, r3, #1
 8000ab6:	b2d2      	uxtb	r2, r2
				if(enchall_buff[s]&0x80&&enchall_buff[t]&0x60)
 8000ab8:	f818 1003 	ldrb.w	r1, [r8, r3]
 8000abc:	0608      	lsls	r0, r1, #24
 8000abe:	d5e6      	bpl.n	8000a8e <HAL_UART_RxHalfCpltCallback+0x146>
 8000ac0:	f818 1002 	ldrb.w	r1, [r8, r2]
 8000ac4:	f011 0f60 	tst.w	r1, #96	; 0x60
 8000ac8:	d0e1      	beq.n	8000a8e <HAL_UART_RxHalfCpltCallback+0x146>
					enchall.mseq_out = (enchall_buff[s]&0x40)>>6; //0100|0000
 8000aca:	f818 7003 	ldrb.w	r7, [r8, r3]
					uint8_t b1 = t==UART4BYTE-1?0:t+1;
 8000ace:	2a04      	cmp	r2, #4
					enchall.auxbit_in = (enchall_buff[s]&0x20)>>5; //0010|0000
 8000ad0:	f818 6003 	ldrb.w	r6, [r8, r3]
					enchall.hole_in = (enchall_buff[s]&0x1c)>>2; //0001|1100
 8000ad4:	f818 1003 	ldrb.w	r1, [r8, r3]
					enchall.mseq_out = (enchall_buff[s]&0x40)>>6; //0100|0000
 8000ad8:	f3c7 1780 	ubfx	r7, r7, #6, #1
					enchall.calc_tag = enchall_buff[s]&0x03; // 0000|0011
 8000adc:	f818 0003 	ldrb.w	r0, [r8, r3]
					enchall.auxbit_in = (enchall_buff[s]&0x20)>>5; //0010|0000
 8000ae0:	f3c6 1640 	ubfx	r6, r6, #5, #1
					enchall.hole_in = (enchall_buff[s]&0x1c)>>2; //0001|1100
 8000ae4:	f3c1 0382 	ubfx	r3, r1, #2, #3
					enchall.enc_counter = enchall_buff[t]&0x1f; // 0001|1111
 8000ae8:	f818 1002 	ldrb.w	r1, [r8, r2]
					enchall.calc_tag = enchall_buff[s]&0x03; // 0000|0011
 8000aec:	f000 0003 	and.w	r0, r0, #3
					enchall.mseq_out = (enchall_buff[s]&0x40)>>6; //0100|0000
 8000af0:	f889 7000 	strb.w	r7, [r9]
					enchall.enc_counter = enchall_buff[t]&0x1f; // 0001|1111
 8000af4:	f001 011f 	and.w	r1, r1, #31
					enchall.auxbit_in = (enchall_buff[s]&0x20)>>5; //0010|0000
 8000af8:	f889 6001 	strb.w	r6, [r9, #1]
					enchall.hole_in = (enchall_buff[s]&0x1c)>>2; //0001|1100
 8000afc:	f889 3002 	strb.w	r3, [r9, #2]
					enchall.calc_tag = enchall_buff[s]&0x03; // 0000|0011
 8000b00:	f889 0003 	strb.w	r0, [r9, #3]
					enchall.enc_counter = enchall_buff[t]&0x1f; // 0001|1111
 8000b04:	f889 1004 	strb.w	r1, [r9, #4]
					uint8_t b1 = t==UART4BYTE-1?0:t+1;
 8000b08:	f000 80e5 	beq.w	8000cd6 <HAL_UART_RxHalfCpltCallback+0x38e>
 8000b0c:	1c56      	adds	r6, r2, #1
 8000b0e:	b2f6      	uxtb	r6, r6
					uint8_t b2 = b1==UART4BYTE-1?0:b1+1;
 8000b10:	2e04      	cmp	r6, #4
 8000b12:	f000 81e5 	beq.w	8000ee0 <HAL_UART_RxHalfCpltCallback+0x598>
 8000b16:	1c93      	adds	r3, r2, #2
 8000b18:	b2db      	uxtb	r3, r3
					enchall.enc_high = enchall_buff[b1]&0xff;
 8000b1a:	f818 2006 	ldrb.w	r2, [r8, r6]
					if(enchall.calc_tag == 2) //all 0
 8000b1e:	2802      	cmp	r0, #2
					enchall.enc_low = enchall_buff[b2]&0xff;
 8000b20:	f818 3003 	ldrb.w	r3, [r8, r3]
					enchall.enc_high = enchall_buff[b1]&0xff;
 8000b24:	f889 2005 	strb.w	r2, [r9, #5]
					enchall.enc_low = enchall_buff[b2]&0xff;
 8000b28:	f889 3006 	strb.w	r3, [r9, #6]
					if(enchall.calc_tag == 2) //all 0
 8000b2c:	f000 80c6 	beq.w	8000cbc <HAL_UART_RxHalfCpltCallback+0x374>
					else if(enchall.calc_tag == 3) //all 1    except the last 5 bits... other bits are 1
 8000b30:	2803      	cmp	r0, #3
 8000b32:	f000 81c8 	beq.w	8000ec6 <HAL_UART_RxHalfCpltCallback+0x57e>
						if(enchall.enc_counter-last5bitsdata>16) //overflowed..
 8000b36:	4846      	ldr	r0, [pc, #280]	; (8000c50 <HAL_UART_RxHalfCpltCallback+0x308>)
						flag = 0;
 8000b38:	2600      	movs	r6, #0
 8000b3a:	4a46      	ldr	r2, [pc, #280]	; (8000c54 <HAL_UART_RxHalfCpltCallback+0x30c>)
						if(enchall.enc_counter-last5bitsdata>16) //overflowed..
 8000b3c:	8803      	ldrh	r3, [r0, #0]
						flag = 0;
 8000b3e:	7016      	strb	r6, [r2, #0]
						if(enchall.enc_counter-last5bitsdata>16) //overflowed..
 8000b40:	b29b      	uxth	r3, r3
 8000b42:	1acb      	subs	r3, r1, r3
 8000b44:	2b10      	cmp	r3, #16
 8000b46:	f340 8192 	ble.w	8000e6e <HAL_UART_RxHalfCpltCallback+0x526>
							enchall.recon_counter = (enchall.recon_counter - 32)&0xFFE0|enchall.enc_counter;
 8000b4a:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 8000b4e:	b28e      	uxth	r6, r1
 8000b50:	3b20      	subs	r3, #32
 8000b52:	f023 031f 	bic.w	r3, r3, #31
 8000b56:	430b      	orrs	r3, r1
 8000b58:	b29b      	uxth	r3, r3
 8000b5a:	f8a9 3008 	strh.w	r3, [r9, #8]
					if(fivetimecount--<=0&&cnt==lasttick)
 8000b5e:	4a3e      	ldr	r2, [pc, #248]	; (8000c58 <HAL_UART_RxHalfCpltCallback+0x310>)
					last5bitsdata = enchall.enc_counter;
 8000b60:	8006      	strh	r6, [r0, #0]
					if(fivetimecount--<=0&&cnt==lasttick)
 8000b62:	7811      	ldrb	r1, [r2, #0]
 8000b64:	b249      	sxtb	r1, r1
 8000b66:	1e48      	subs	r0, r1, #1
 8000b68:	2900      	cmp	r1, #0
 8000b6a:	b240      	sxtb	r0, r0
 8000b6c:	7010      	strb	r0, [r2, #0]
 8000b6e:	f340 80b5 	ble.w	8000cdc <HAL_UART_RxHalfCpltCallback+0x394>
					if(HAL_DFSDM_FilterPollForRegConversion(&hdfsdm1_filter0,0) == HAL_OK &&
 8000b72:	2100      	movs	r1, #0
 8000b74:	4839      	ldr	r0, [pc, #228]	; (8000c5c <HAL_UART_RxHalfCpltCallback+0x314>)
 8000b76:	f001 ff79 	bl	8002a6c <HAL_DFSDM_FilterPollForRegConversion>
 8000b7a:	2800      	cmp	r0, #0
 8000b7c:	d076      	beq.n	8000c6c <HAL_UART_RxHalfCpltCallback+0x324>
					xQueueOverwriteFromISR(enchallQueueHandle,&enchall, &xHigherPriorityTaskWoken);
 8000b7e:	4830      	ldr	r0, [pc, #192]	; (8000c40 <HAL_UART_RxHalfCpltCallback+0x2f8>)
 8000b80:	2302      	movs	r3, #2
 8000b82:	4a32      	ldr	r2, [pc, #200]	; (8000c4c <HAL_UART_RxHalfCpltCallback+0x304>)
 8000b84:	4649      	mov	r1, r9
 8000b86:	6800      	ldr	r0, [r0, #0]
 8000b88:	f004 ffc4 	bl	8005b14 <xQueueGenericSendFromISR>
 8000b8c:	e77f      	b.n	8000a8e <HAL_UART_RxHalfCpltCallback+0x146>
 8000b8e:	462b      	mov	r3, r5
				uint8_t t = s==UART4BYTE-1?0:s+1; //third byte   011x|xxxx
 8000b90:	2200      	movs	r2, #0
 8000b92:	e791      	b.n	8000ab8 <HAL_UART_RxHalfCpltCallback+0x170>
					if(order_buff[i] == TXHEADER)
 8000b94:	5d32      	ldrb	r2, [r6, r4]
 8000b96:	2af8      	cmp	r2, #248	; 0xf8
 8000b98:	f000 8179 	beq.w	8000e8e <HAL_UART_RxHalfCpltCallback+0x546>
						motorcurrent.target_cur =  *(int16_t *)(&order_buff[b1]);
 8000b9c:	f9b6 e006 	ldrsh.w	lr, [r6, #6]
						motorcurrent.centeroffset = *(int8_t*)&order_buff[b3];
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	7873      	ldrb	r3, [r6, #1]
						motorcurrent.target_cur =  *(int16_t *)(&order_buff[b1]);
 8000ba4:	f8a8 e00e 	strh.w	lr, [r8, #14]
						motorcurrent.centeroffset = *(int8_t*)&order_buff[b3];
 8000ba8:	f888 3010 	strb.w	r3, [r8, #16]
 8000bac:	e757      	b.n	8000a5e <HAL_UART_RxHalfCpltCallback+0x116>
 8000bae:	7833      	ldrb	r3, [r6, #0]
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	f888 3010 	strb.w	r3, [r8, #16]
 8000bb6:	e754      	b.n	8000a62 <HAL_UART_RxHalfCpltCallback+0x11a>
					if(order_buff[i] == TXHEADER)
 8000bb8:	5d33      	ldrb	r3, [r6, r4]
 8000bba:	2bf8      	cmp	r3, #248	; 0xf8
 8000bbc:	d005      	beq.n	8000bca <HAL_UART_RxHalfCpltCallback+0x282>
						motorcurrent.target_cur =  *(int16_t *)(&order_buff[b1]);
 8000bbe:	f9b6 e000 	ldrsh.w	lr, [r6]
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	f8a8 e00e 	strh.w	lr, [r8, #14]
 8000bc8:	e741      	b.n	8000a4e <HAL_UART_RxHalfCpltCallback+0x106>
					if(order_buff[i] == TXHEADER)
 8000bca:	f04f 0c00 	mov.w	ip, #0
 8000bce:	2201      	movs	r2, #1
 8000bd0:	4696      	mov	lr, r2
						motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 8000bd2:	f816 300e 	ldrb.w	r3, [r6, lr]
 8000bd6:	f816 c00c 	ldrb.w	ip, [r6, ip]
 8000bda:	021b      	lsls	r3, r3, #8
						if(order_buff[b2]&0x80) //minus
 8000bdc:	f816 e00e 	ldrb.w	lr, [r6, lr]
						motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 8000be0:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
						if(order_buff[b2]&0x80) //minus
 8000be4:	f01e 0f80 	tst.w	lr, #128	; 0x80
						motorcurrent.target_cur =  (((int16_t)order_buff[b2]&0x7f) << 8) | order_buff[b1];
 8000be8:	ea43 030c 	orr.w	r3, r3, ip
 8000bec:	f8a8 300e 	strh.w	r3, [r8, #14]
						if(order_buff[b2]&0x80) //minus
 8000bf0:	f040 8165 	bne.w	8000ebe <HAL_UART_RxHalfCpltCallback+0x576>
						b3 = b2==UART1BYTE-1?0:b2+1;
 8000bf4:	2a06      	cmp	r2, #6
 8000bf6:	f000 814f 	beq.w	8000e98 <HAL_UART_RxHalfCpltCallback+0x550>
 8000bfa:	3201      	adds	r2, #1
 8000bfc:	b2d2      	uxtb	r2, r2
						motorcurrent.centeroffset = order_buff[b3]&0x7f;
 8000bfe:	5cb3      	ldrb	r3, [r6, r2]
						if(order_buff[b3]&0x80) //minus
 8000c00:	f816 e002 	ldrb.w	lr, [r6, r2]
						motorcurrent.centeroffset = order_buff[b3]&0x7f;
 8000c04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
						if(order_buff[b3]&0x80) //minus
 8000c08:	f01e 0f80 	tst.w	lr, #128	; 0x80
						motorcurrent.centeroffset = order_buff[b3]&0x7f;
 8000c0c:	f888 3010 	strb.w	r3, [r8, #16]
						if(order_buff[b3]&0x80) //minus
 8000c10:	f040 8168 	bne.w	8000ee4 <HAL_UART_RxHalfCpltCallback+0x59c>
 8000c14:	f9b8 e00e 	ldrsh.w	lr, [r8, #14]
 8000c18:	e71e      	b.n	8000a58 <HAL_UART_RxHalfCpltCallback+0x110>
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	e721      	b.n	8000a62 <HAL_UART_RxHalfCpltCallback+0x11a>
 8000c1e:	bf00      	nop
 8000c20:	00000000 	.word	0x00000000
 8000c24:	412e8480 	.word	0x412e8480
 8000c28:	09246bf0 	.word	0x09246bf0
 8000c2c:	3fa015c2 	.word	0x3fa015c2
 8000c30:	20004444 	.word	0x20004444
 8000c34:	20004364 	.word	0x20004364
 8000c38:	20003e70 	.word	0x20003e70
 8000c3c:	200000ec 	.word	0x200000ec
 8000c40:	20004068 	.word	0x20004068
 8000c44:	20000000 	.word	0x20000000
 8000c48:	e000ed04 	.word	0xe000ed04
 8000c4c:	200000e8 	.word	0x200000e8
 8000c50:	2000004e 	.word	0x2000004e
 8000c54:	2000004c 	.word	0x2000004c
 8000c58:	20000018 	.word	0x20000018
 8000c5c:	20003e78 	.word	0x20003e78
 8000c60:	20000058 	.word	0x20000058
 8000c64:	20004078 	.word	0x20004078
 8000c68:	20003e68 	.word	0x20003e68
							HAL_DFSDM_FilterPollForRegConversion(&hdfsdm1_filter1,0) == HAL_OK)
 8000c6c:	4601      	mov	r1, r0
 8000c6e:	48b2      	ldr	r0, [pc, #712]	; (8000f38 <HAL_UART_RxHalfCpltCallback+0x5f0>)
 8000c70:	f001 fefc 	bl	8002a6c <HAL_DFSDM_FilterPollForRegConversion>
					if(HAL_DFSDM_FilterPollForRegConversion(&hdfsdm1_filter0,0) == HAL_OK &&
 8000c74:	4606      	mov	r6, r0
 8000c76:	2800      	cmp	r0, #0
 8000c78:	d181      	bne.n	8000b7e <HAL_UART_RxHalfCpltCallback+0x236>
						motorcurrent.cur_b = HAL_DFSDM_FilterGetRegularValue(&hdfsdm1_filter0,(uint32_t *)&hdfsdm1_channel0);
 8000c7a:	4fb0      	ldr	r7, [pc, #704]	; (8000f3c <HAL_UART_RxHalfCpltCallback+0x5f4>)
 8000c7c:	49b0      	ldr	r1, [pc, #704]	; (8000f40 <HAL_UART_RxHalfCpltCallback+0x5f8>)
 8000c7e:	48b1      	ldr	r0, [pc, #708]	; (8000f44 <HAL_UART_RxHalfCpltCallback+0x5fc>)
 8000c80:	f001 feea 	bl	8002a58 <HAL_DFSDM_FilterGetRegularValue>
						motorcurrent.cur_a = HAL_DFSDM_FilterGetRegularValue(&hdfsdm1_filter1,(uint32_t *)&hdfsdm1_channel3);
 8000c84:	49b0      	ldr	r1, [pc, #704]	; (8000f48 <HAL_UART_RxHalfCpltCallback+0x600>)
						motorcurrent.cur_b = HAL_DFSDM_FilterGetRegularValue(&hdfsdm1_filter0,(uint32_t *)&hdfsdm1_channel0);
 8000c86:	6078      	str	r0, [r7, #4]
						motorcurrent.cur_a = HAL_DFSDM_FilterGetRegularValue(&hdfsdm1_filter1,(uint32_t *)&hdfsdm1_channel3);
 8000c88:	48ab      	ldr	r0, [pc, #684]	; (8000f38 <HAL_UART_RxHalfCpltCallback+0x5f0>)
 8000c8a:	f001 fee5 	bl	8002a58 <HAL_DFSDM_FilterGetRegularValue>
						motorcurrent.cur_b -= 18400;
 8000c8e:	6879      	ldr	r1, [r7, #4]
						motorcurrent.cur_c = - motorcurrent.cur_a - motorcurrent.cur_b;
 8000c90:	f242 1298 	movw	r2, #8600	; 0x2198
						motorcurrent.cur_b -= 18400;
 8000c94:	f8df e2dc 	ldr.w	lr, [pc, #732]	; 8000f74 <HAL_UART_RxHalfCpltCallback+0x62c>
						xQueueSendFromISR(shuntQueueHandle,&motorcurrent,&xHigherPriorityTaskWoken);
 8000c98:	4633      	mov	r3, r6
						motorcurrent.cur_a -= 8600;
 8000c9a:	4eac      	ldr	r6, [pc, #688]	; (8000f4c <HAL_UART_RxHalfCpltCallback+0x604>)
						motorcurrent.cur_b -= 18400;
 8000c9c:	448e      	add	lr, r1
						motorcurrent.cur_c = - motorcurrent.cur_a - motorcurrent.cur_b;
 8000c9e:	1a12      	subs	r2, r2, r0
						xQueueSendFromISR(shuntQueueHandle,&motorcurrent,&xHigherPriorityTaskWoken);
 8000ca0:	49ab      	ldr	r1, [pc, #684]	; (8000f50 <HAL_UART_RxHalfCpltCallback+0x608>)
						motorcurrent.cur_a -= 8600;
 8000ca2:	4406      	add	r6, r0
						motorcurrent.cur_c = - motorcurrent.cur_a - motorcurrent.cur_b;
 8000ca4:	eba2 020e 	sub.w	r2, r2, lr
						motorcurrent.cur_b -= 18400;
 8000ca8:	f8c7 e004 	str.w	lr, [r7, #4]
						xQueueSendFromISR(shuntQueueHandle,&motorcurrent,&xHigherPriorityTaskWoken);
 8000cac:	6808      	ldr	r0, [r1, #0]
 8000cae:	4639      	mov	r1, r7
						motorcurrent.cur_c = - motorcurrent.cur_a - motorcurrent.cur_b;
 8000cb0:	60ba      	str	r2, [r7, #8]
						xQueueSendFromISR(shuntQueueHandle,&motorcurrent,&xHigherPriorityTaskWoken);
 8000cb2:	4aa8      	ldr	r2, [pc, #672]	; (8000f54 <HAL_UART_RxHalfCpltCallback+0x60c>)
						motorcurrent.cur_a -= 8600;
 8000cb4:	603e      	str	r6, [r7, #0]
						xQueueSendFromISR(shuntQueueHandle,&motorcurrent,&xHigherPriorityTaskWoken);
 8000cb6:	f004 ff2d 	bl	8005b14 <xQueueGenericSendFromISR>
 8000cba:	e760      	b.n	8000b7e <HAL_UART_RxHalfCpltCallback+0x236>
						if(flag==2)
 8000cbc:	4aa6      	ldr	r2, [pc, #664]	; (8000f58 <HAL_UART_RxHalfCpltCallback+0x610>)
						enchall.recon_counter = enchall.enc_counter;  //only 5bit has number, other bits are 0
 8000cbe:	b28e      	uxth	r6, r1
						if(flag==2)
 8000cc0:	7813      	ldrb	r3, [r2, #0]
						enchall.recon_counter = enchall.enc_counter;  //only 5bit has number, other bits are 0
 8000cc2:	f8a9 6008 	strh.w	r6, [r9, #8]
						if(flag==2)
 8000cc6:	2b02      	cmp	r3, #2
 8000cc8:	f000 8112 	beq.w	8000ef0 <HAL_UART_RxHalfCpltCallback+0x5a8>
						flag = 1;
 8000ccc:	2101      	movs	r1, #1
 8000cce:	4633      	mov	r3, r6
 8000cd0:	48a2      	ldr	r0, [pc, #648]	; (8000f5c <HAL_UART_RxHalfCpltCallback+0x614>)
 8000cd2:	7011      	strb	r1, [r2, #0]
 8000cd4:	e743      	b.n	8000b5e <HAL_UART_RxHalfCpltCallback+0x216>
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	2600      	movs	r6, #0
 8000cda:	e71e      	b.n	8000b1a <HAL_UART_RxHalfCpltCallback+0x1d2>
					if(fivetimecount--<=0&&cnt==lasttick)
 8000cdc:	49a0      	ldr	r1, [pc, #640]	; (8000f60 <HAL_UART_RxHalfCpltCallback+0x618>)
 8000cde:	48a1      	ldr	r0, [pc, #644]	; (8000f64 <HAL_UART_RxHalfCpltCallback+0x61c>)
 8000ce0:	680f      	ldr	r7, [r1, #0]
 8000ce2:	6800      	ldr	r0, [r0, #0]
 8000ce4:	4287      	cmp	r7, r0
 8000ce6:	f47f af44 	bne.w	8000b72 <HAL_UART_RxHalfCpltCallback+0x22a>
						cnt = (int32_t)htim3.Instance->CNT;
 8000cea:	489f      	ldr	r0, [pc, #636]	; (8000f68 <HAL_UART_RxHalfCpltCallback+0x620>)
						cnt_e = cnt-lasttick;
 8000cec:	4e9d      	ldr	r6, [pc, #628]	; (8000f64 <HAL_UART_RxHalfCpltCallback+0x61c>)
						cnt = (int32_t)htim3.Instance->CNT;
 8000cee:	6800      	ldr	r0, [r0, #0]
						cnt_e = cnt-lasttick;
 8000cf0:	f8df e284 	ldr.w	lr, [pc, #644]	; 8000f78 <HAL_UART_RxHalfCpltCallback+0x630>
						cnt = (int32_t)htim3.Instance->CNT;
 8000cf4:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000cf6:	6008      	str	r0, [r1, #0]
						cnt_e = cnt-lasttick;
 8000cf8:	6808      	ldr	r0, [r1, #0]
 8000cfa:	6837      	ldr	r7, [r6, #0]
 8000cfc:	1bc0      	subs	r0, r0, r7
 8000cfe:	f8ce 0000 	str.w	r0, [lr]
						cnt_e = cnt_e<0?cnt_e+50000:cnt_e;
 8000d02:	f8de 0000 	ldr.w	r0, [lr]
 8000d06:	2800      	cmp	r0, #0
 8000d08:	f2c0 8101 	blt.w	8000f0e <HAL_UART_RxHalfCpltCallback+0x5c6>
 8000d0c:	f8de 0000 	ldr.w	r0, [lr]
 8000d10:	f8ce 0000 	str.w	r0, [lr]
						if(cnt_e>390&&cnt_e<400)
 8000d14:	f8de 0000 	ldr.w	r0, [lr]
 8000d18:	f5b0 7fc3 	cmp.w	r0, #390	; 0x186
 8000d1c:	f340 80f4 	ble.w	8000f08 <HAL_UART_RxHalfCpltCallback+0x5c0>
 8000d20:	f8de 0000 	ldr.w	r0, [lr]
							volatile int16_t ct = enchall.recon_counter - last_recon;
 8000d24:	f8df c254 	ldr.w	ip, [pc, #596]	; 8000f7c <HAL_UART_RxHalfCpltCallback+0x634>
						if(cnt_e>390&&cnt_e<400)
 8000d28:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
 8000d2c:	f280 8092 	bge.w	8000e54 <HAL_UART_RxHalfCpltCallback+0x50c>
							volatile int16_t ct = enchall.recon_counter - last_recon;
 8000d30:	f8bc 0000 	ldrh.w	r0, [ip]
 8000d34:	1a18      	subs	r0, r3, r0
 8000d36:	b200      	sxth	r0, r0
 8000d38:	f8ad 000a 	strh.w	r0, [sp, #10]
							ct = ct>1000?enchall.recon_counter-last_recon-2000:ct;
 8000d3c:	f8bd 000a 	ldrh.w	r0, [sp, #10]
 8000d40:	b200      	sxth	r0, r0
 8000d42:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000d46:	f340 80ee 	ble.w	8000f26 <HAL_UART_RxHalfCpltCallback+0x5de>
 8000d4a:	f8bc 0000 	ldrh.w	r0, [ip]
 8000d4e:	f5c0 4078 	rsb	r0, r0, #63488	; 0xf800
 8000d52:	3030      	adds	r0, #48	; 0x30
 8000d54:	4418      	add	r0, r3
 8000d56:	b200      	sxth	r0, r0
 8000d58:	f8ad 000a 	strh.w	r0, [sp, #10]
							ct = ct<-1000?enchall.recon_counter-last_recon+2000:ct;
 8000d5c:	f8bd 000a 	ldrh.w	r0, [sp, #10]
 8000d60:	b200      	sxth	r0, r0
 8000d62:	f510 7f7a 	cmn.w	r0, #1000	; 0x3e8
 8000d66:	f280 80da 	bge.w	8000f1e <HAL_UART_RxHalfCpltCallback+0x5d6>
 8000d6a:	f8bc 0000 	ldrh.w	r0, [ip]
 8000d6e:	f5c0 60fa 	rsb	r0, r0, #2000	; 0x7d0
 8000d72:	4418      	add	r0, r3
 8000d74:	b200      	sxth	r0, r0
 8000d76:	f8ad 000a 	strh.w	r0, [sp, #10]
							v_buff[v_index][0] = ct;v_buff[v_index][1] = cnt_e;
 8000d7a:	270c      	movs	r7, #12
 8000d7c:	f8bd b00a 	ldrh.w	fp, [sp, #10]
 8000d80:	f8de 0000 	ldr.w	r0, [lr]
 8000d84:	4e79      	ldr	r6, [pc, #484]	; (8000f6c <HAL_UART_RxHalfCpltCallback+0x624>)
 8000d86:	fa0f fb8b 	sxth.w	fp, fp
 8000d8a:	9001      	str	r0, [sp, #4]
							v_buff[v_index][2] = 1e+6 * (int32_t)ct/cnt_e;
 8000d8c:	f8bd 000a 	ldrh.w	r0, [sp, #10]
 8000d90:	ed9e 5a00 	vldr	s10, [lr]
 8000d94:	fa0f fa80 	sxth.w	sl, r0
							v_buff[v_index][0] = ct;v_buff[v_index][1] = cnt_e;
 8000d98:	4875      	ldr	r0, [pc, #468]	; (8000f70 <HAL_UART_RxHalfCpltCallback+0x628>)
							v_buff[v_index][2] = 1e+6 * (int32_t)ct/cnt_e;
 8000d9a:	eeb8 5bc5 	vcvt.f64.s32	d5, s10
 8000d9e:	ee07 aa10 	vmov	s14, sl
							v_buff[v_index][0] = ct;v_buff[v_index][1] = cnt_e;
 8000da2:	f896 a000 	ldrb.w	sl, [r6]
							volatile int32_t v_all = 0;
 8000da6:	2600      	movs	r6, #0
							v_buff[v_index][2] = 1e+6 * (int32_t)ct/cnt_e;
 8000da8:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
							v_buff[v_index][0] = ct;v_buff[v_index][1] = cnt_e;
 8000dac:	fb07 f70a 	mul.w	r7, r7, sl
							volatile int32_t v_all = 0;
 8000db0:	9603      	str	r6, [sp, #12]
							v_index = v_index+1>=MAX_V_FRAME?0:v_index+1;
 8000db2:	f1ba 0f08 	cmp.w	sl, #8
							v_buff[v_index][0] = ct;v_buff[v_index][1] = cnt_e;
 8000db6:	f840 b007 	str.w	fp, [r0, r7]
 8000dba:	4407      	add	r7, r0
							v_buff[v_index][2] = 1e+6 * (int32_t)ct/cnt_e;
 8000dbc:	ee27 7b09 	vmul.f64	d7, d7, d9
							v_buff[v_index][0] = ct;v_buff[v_index][1] = cnt_e;
 8000dc0:	9e01      	ldr	r6, [sp, #4]
								v_all += v_buff[i][2];
 8000dc2:	f8dd b00c 	ldr.w	fp, [sp, #12]
							v_buff[v_index][0] = ct;v_buff[v_index][1] = cnt_e;
 8000dc6:	607e      	str	r6, [r7, #4]
							v_buff[v_index][2] = 1e+6 * (int32_t)ct/cnt_e;
 8000dc8:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000dcc:	eebd 6bc6 	vcvt.s32.f64	s12, d6
 8000dd0:	ed87 6a02 	vstr	s12, [r7, #8]
								v_all += v_buff[i][2];
 8000dd4:	6887      	ldr	r7, [r0, #8]
 8000dd6:	6946      	ldr	r6, [r0, #20]
 8000dd8:	445f      	add	r7, fp
 8000dda:	9703      	str	r7, [sp, #12]
 8000ddc:	9f03      	ldr	r7, [sp, #12]
 8000dde:	4437      	add	r7, r6
 8000de0:	6a06      	ldr	r6, [r0, #32]
 8000de2:	9703      	str	r7, [sp, #12]
 8000de4:	9f03      	ldr	r7, [sp, #12]
 8000de6:	4437      	add	r7, r6
 8000de8:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
 8000dea:	9703      	str	r7, [sp, #12]
 8000dec:	9f03      	ldr	r7, [sp, #12]
 8000dee:	4437      	add	r7, r6
 8000df0:	6b86      	ldr	r6, [r0, #56]	; 0x38
 8000df2:	9703      	str	r7, [sp, #12]
 8000df4:	9f03      	ldr	r7, [sp, #12]
 8000df6:	4437      	add	r7, r6
 8000df8:	6c46      	ldr	r6, [r0, #68]	; 0x44
 8000dfa:	9703      	str	r7, [sp, #12]
 8000dfc:	9f03      	ldr	r7, [sp, #12]
 8000dfe:	4437      	add	r7, r6
 8000e00:	6d06      	ldr	r6, [r0, #80]	; 0x50
 8000e02:	9703      	str	r7, [sp, #12]
 8000e04:	9f03      	ldr	r7, [sp, #12]
 8000e06:	4437      	add	r7, r6
 8000e08:	9703      	str	r7, [sp, #12]
 8000e0a:	9f03      	ldr	r7, [sp, #12]
 8000e0c:	6dc6      	ldr	r6, [r0, #92]	; 0x5c
 8000e0e:	f8d0 b068 	ldr.w	fp, [r0, #104]	; 0x68
 8000e12:	4437      	add	r7, r6
 8000e14:	6f40      	ldr	r0, [r0, #116]	; 0x74
							v_all /= MAX_V_FRAME;
 8000e16:	f04f 060a 	mov.w	r6, #10
								v_all += v_buff[i][2];
 8000e1a:	9703      	str	r7, [sp, #12]
 8000e1c:	9f03      	ldr	r7, [sp, #12]
 8000e1e:	445f      	add	r7, fp
 8000e20:	9703      	str	r7, [sp, #12]
 8000e22:	9f03      	ldr	r7, [sp, #12]
 8000e24:	4438      	add	r0, r7
 8000e26:	9003      	str	r0, [sp, #12]
							v_all /= MAX_V_FRAME;
 8000e28:	9803      	ldr	r0, [sp, #12]
 8000e2a:	fb90 f0f6 	sdiv	r0, r0, r6
 8000e2e:	9003      	str	r0, [sp, #12]
							enchall.w = (int16_t)(PI*v_all/100);
 8000e30:	ed9d 7a03 	vldr	s14, [sp, #12]
 8000e34:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8000e38:	ee27 7b08 	vmul.f64	d7, d7, d8
 8000e3c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000e40:	ee17 0a90 	vmov	r0, s15
 8000e44:	f8a9 0014 	strh.w	r0, [r9, #20]
							v_index = v_index+1>=MAX_V_FRAME?0:v_index+1;
 8000e48:	dc67      	bgt.n	8000f1a <HAL_UART_RxHalfCpltCallback+0x5d2>
 8000e4a:	f10a 0001 	add.w	r0, sl, #1
 8000e4e:	b2c0      	uxtb	r0, r0
 8000e50:	4e46      	ldr	r6, [pc, #280]	; (8000f6c <HAL_UART_RxHalfCpltCallback+0x624>)
 8000e52:	7030      	strb	r0, [r6, #0]
						lasttick = cnt;
 8000e54:	6808      	ldr	r0, [r1, #0]
						last_recon = enchall.recon_counter;
 8000e56:	b21b      	sxth	r3, r3
						lasttick = cnt;
 8000e58:	4e42      	ldr	r6, [pc, #264]	; (8000f64 <HAL_UART_RxHalfCpltCallback+0x61c>)
						fivetimecount = 51;
 8000e5a:	2133      	movs	r1, #51	; 0x33
						lasttick = cnt;
 8000e5c:	6030      	str	r0, [r6, #0]
						last_recon = enchall.recon_counter;
 8000e5e:	f8ac 3000 	strh.w	r3, [ip]
						enchall.timetick = cnt_e;
 8000e62:	f8de 3000 	ldr.w	r3, [lr]
						fivetimecount = 51;
 8000e66:	7011      	strb	r1, [r2, #0]
						enchall.timetick = cnt_e;
 8000e68:	f8c9 3010 	str.w	r3, [r9, #16]
 8000e6c:	e681      	b.n	8000b72 <HAL_UART_RxHalfCpltCallback+0x22a>
						else if(enchall.enc_counter-last5bitsdata<-16)
 8000e6e:	8803      	ldrh	r3, [r0, #0]
 8000e70:	b28e      	uxth	r6, r1
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	1acb      	subs	r3, r1, r3
 8000e76:	3310      	adds	r3, #16
							enchall.recon_counter = (enchall.recon_counter + 32)&0xFFE0|enchall.enc_counter;
 8000e78:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 8000e7c:	bfb8      	it	lt
 8000e7e:	3320      	addlt	r3, #32
							enchall.recon_counter = enchall.recon_counter&0xFFE0|enchall.enc_counter;
 8000e80:	f023 031f 	bic.w	r3, r3, #31
 8000e84:	430b      	orrs	r3, r1
 8000e86:	b29b      	uxth	r3, r3
 8000e88:	f8a9 3008 	strh.w	r3, [r9, #8]
 8000e8c:	e667      	b.n	8000b5e <HAL_UART_RxHalfCpltCallback+0x216>
					if(order_buff[i] == TXHEADER)
 8000e8e:	f04f 0e00 	mov.w	lr, #0
 8000e92:	469c      	mov	ip, r3
					uint8_t b2 = b1==UART1BYTE-1?0:b1+1;
 8000e94:	4672      	mov	r2, lr
 8000e96:	e69c      	b.n	8000bd2 <HAL_UART_RxHalfCpltCallback+0x28a>
						motorcurrent.centeroffset = order_buff[b3]&0x7f;
 8000e98:	7833      	ldrb	r3, [r6, #0]
						if(order_buff[b3]&0x80) //minus
 8000e9a:	7832      	ldrb	r2, [r6, #0]
						motorcurrent.centeroffset = order_buff[b3]&0x7f;
 8000e9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
						if(order_buff[b3]&0x80) //minus
 8000ea0:	0612      	lsls	r2, r2, #24
						motorcurrent.centeroffset = order_buff[b3]&0x7f;
 8000ea2:	f888 3010 	strb.w	r3, [r8, #16]
						if(order_buff[b3]&0x80) //minus
 8000ea6:	d403      	bmi.n	8000eb0 <HAL_UART_RxHalfCpltCallback+0x568>
 8000ea8:	f9b8 e00e 	ldrsh.w	lr, [r8, #14]
 8000eac:	2201      	movs	r2, #1
 8000eae:	e5d8      	b.n	8000a62 <HAL_UART_RxHalfCpltCallback+0x11a>
							motorcurrent.centeroffset = -motorcurrent.centeroffset;
 8000eb0:	425b      	negs	r3, r3
 8000eb2:	f9b8 e00e 	ldrsh.w	lr, [r8, #14]
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	f888 3010 	strb.w	r3, [r8, #16]
 8000ebc:	e5d1      	b.n	8000a62 <HAL_UART_RxHalfCpltCallback+0x11a>
							motorcurrent.target_cur = -motorcurrent.target_cur;
 8000ebe:	425b      	negs	r3, r3
 8000ec0:	f8a8 300e 	strh.w	r3, [r8, #14]
 8000ec4:	e696      	b.n	8000bf4 <HAL_UART_RxHalfCpltCallback+0x2ac>
						if(flag==1)
 8000ec6:	4a24      	ldr	r2, [pc, #144]	; (8000f58 <HAL_UART_RxHalfCpltCallback+0x610>)
						enchall.recon_counter = ALLONECOUNT + enchall.enc_counter;
 8000ec8:	b28e      	uxth	r6, r1
						if(flag==1)
 8000eca:	7811      	ldrb	r1, [r2, #0]
						enchall.recon_counter = ALLONECOUNT + enchall.enc_counter;
 8000ecc:	f506 63f8 	add.w	r3, r6, #1984	; 0x7c0
						if(flag==1)
 8000ed0:	2901      	cmp	r1, #1
						enchall.recon_counter = ALLONECOUNT + enchall.enc_counter;
 8000ed2:	f8a9 3008 	strh.w	r3, [r9, #8]
						if(flag==1)
 8000ed6:	d011      	beq.n	8000efc <HAL_UART_RxHalfCpltCallback+0x5b4>
						flag = 2;
 8000ed8:	2102      	movs	r1, #2
 8000eda:	4820      	ldr	r0, [pc, #128]	; (8000f5c <HAL_UART_RxHalfCpltCallback+0x614>)
 8000edc:	7011      	strb	r1, [r2, #0]
 8000ede:	e63e      	b.n	8000b5e <HAL_UART_RxHalfCpltCallback+0x216>
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	e61a      	b.n	8000b1a <HAL_UART_RxHalfCpltCallback+0x1d2>
							motorcurrent.centeroffset = -motorcurrent.centeroffset;
 8000ee4:	425b      	negs	r3, r3
 8000ee6:	f9b8 e00e 	ldrsh.w	lr, [r8, #14]
 8000eea:	f888 3010 	strb.w	r3, [r8, #16]
 8000eee:	e5b3      	b.n	8000a58 <HAL_UART_RxHalfCpltCallback+0x110>
							enchall.z_count++;
 8000ef0:	f8b9 300e 	ldrh.w	r3, [r9, #14]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	f8a9 300e 	strh.w	r3, [r9, #14]
 8000efa:	e6e7      	b.n	8000ccc <HAL_UART_RxHalfCpltCallback+0x384>
							enchall.z_count--;
 8000efc:	f8b9 100e 	ldrh.w	r1, [r9, #14]
 8000f00:	3901      	subs	r1, #1
 8000f02:	f8a9 100e 	strh.w	r1, [r9, #14]
 8000f06:	e7e7      	b.n	8000ed8 <HAL_UART_RxHalfCpltCallback+0x590>
 8000f08:	f8df c070 	ldr.w	ip, [pc, #112]	; 8000f7c <HAL_UART_RxHalfCpltCallback+0x634>
 8000f0c:	e7a2      	b.n	8000e54 <HAL_UART_RxHalfCpltCallback+0x50c>
						cnt_e = cnt_e<0?cnt_e+50000:cnt_e;
 8000f0e:	f8de 7000 	ldr.w	r7, [lr]
 8000f12:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000f16:	4438      	add	r0, r7
 8000f18:	e6fa      	b.n	8000d10 <HAL_UART_RxHalfCpltCallback+0x3c8>
							v_index = v_index+1>=MAX_V_FRAME?0:v_index+1;
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	e798      	b.n	8000e50 <HAL_UART_RxHalfCpltCallback+0x508>
							ct = ct<-1000?enchall.recon_counter-last_recon+2000:ct;
 8000f1e:	f8bd 000a 	ldrh.w	r0, [sp, #10]
 8000f22:	b200      	sxth	r0, r0
 8000f24:	e727      	b.n	8000d76 <HAL_UART_RxHalfCpltCallback+0x42e>
							ct = ct>1000?enchall.recon_counter-last_recon-2000:ct;
 8000f26:	f8bd 000a 	ldrh.w	r0, [sp, #10]
 8000f2a:	b200      	sxth	r0, r0
 8000f2c:	e714      	b.n	8000d58 <HAL_UART_RxHalfCpltCallback+0x410>
				uint8_t s = i==UART1BYTE-1?0:i+1; //second byte  1xxx|xxxx
 8000f2e:	2300      	movs	r3, #0
 8000f30:	e537      	b.n	80009a2 <HAL_UART_RxHalfCpltCallback+0x5a>
				uint8_t s = i==UART4BYTE-1?0:i+1; //second byte  1xxx|xxxx
 8000f32:	2300      	movs	r3, #0
 8000f34:	e5be      	b.n	8000ab4 <HAL_UART_RxHalfCpltCallback+0x16c>
 8000f36:	bf00      	nop
 8000f38:	20003fc4 	.word	0x20003fc4
 8000f3c:	20000058 	.word	0x20000058
 8000f40:	20004018 	.word	0x20004018
 8000f44:	20003e78 	.word	0x20003e78
 8000f48:	20003ecc 	.word	0x20003ecc
 8000f4c:	ffffde68 	.word	0xffffde68
 8000f50:	20004078 	.word	0x20004078
 8000f54:	200000e8 	.word	0x200000e8
 8000f58:	2000004c 	.word	0x2000004c
 8000f5c:	2000004e 	.word	0x2000004e
 8000f60:	20000044 	.word	0x20000044
 8000f64:	20000054 	.word	0x20000054
 8000f68:	20004174 	.word	0x20004174
 8000f6c:	200000e4 	.word	0x200000e4
 8000f70:	2000006c 	.word	0x2000006c
 8000f74:	ffffb820 	.word	0xffffb820
 8000f78:	20000048 	.word	0x20000048
 8000f7c:	20000050 	.word	0x20000050

08000f80 <StartledblueTask>:
/* StartledblueTask function */
void StartledblueTask(void const * argument)
{
	for(;;)
	{
		HAL_GPIO_TogglePin(LEDBLUE_GPIO_Port,LEDBLUE_Pin);
 8000f80:	4c05      	ldr	r4, [pc, #20]	; (8000f98 <StartledblueTask+0x18>)
{
 8000f82:	b508      	push	{r3, lr}
		HAL_GPIO_TogglePin(LEDBLUE_GPIO_Port,LEDBLUE_Pin);
 8000f84:	4620      	mov	r0, r4
 8000f86:	2104      	movs	r1, #4
 8000f88:	f002 f88a 	bl	80030a0 <HAL_GPIO_TogglePin>
		osDelay(500);
 8000f8c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f90:	f004 f86a 	bl	8005068 <osDelay>
 8000f94:	e7f6      	b.n	8000f84 <StartledblueTask+0x4>
 8000f96:	bf00      	nop
 8000f98:	40021000 	.word	0x40021000

08000f9c <StartledgreenTask>:
/* StartledgreenTask function */
void StartledgreenTask(void const * argument)
{
	for(;;)
	{
		HAL_GPIO_TogglePin(LEDGREEN_GPIO_Port,LEDGREEN_Pin);
 8000f9c:	4c05      	ldr	r4, [pc, #20]	; (8000fb4 <StartledgreenTask+0x18>)
{
 8000f9e:	b508      	push	{r3, lr}
		HAL_GPIO_TogglePin(LEDGREEN_GPIO_Port,LEDGREEN_Pin);
 8000fa0:	4620      	mov	r0, r4
 8000fa2:	2108      	movs	r1, #8
 8000fa4:	f002 f87c 	bl	80030a0 <HAL_GPIO_TogglePin>
		osDelay(1000);
 8000fa8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fac:	f004 f85c 	bl	8005068 <osDelay>
 8000fb0:	e7f6      	b.n	8000fa0 <StartledgreenTask+0x4>
 8000fb2:	bf00      	nop
 8000fb4:	40021000 	.word	0x40021000

08000fb8 <StartiwdgTask>:
	}
}

/* StartiwdgTask function */
void StartiwdgTask(void const * argument)
{
 8000fb8:	b508      	push	{r3, lr}
	for(;;)
	{
		//feed the watchdog every 100 msec
//		HAL_IWDG_Refresh(&hiwdg);
		osDelay(50);
 8000fba:	2032      	movs	r0, #50	; 0x32
 8000fbc:	f004 f854 	bl	8005068 <osDelay>
 8000fc0:	e7fb      	b.n	8000fba <StartiwdgTask+0x2>
 8000fc2:	bf00      	nop

08000fc4 <StartbuzzerrythmTask>:
	}
}
void StartbuzzerrythmTask(void const * argument)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b0b4      	sub	sp, #208	; 0xd0
#define SONGNUM 2
#define SONGLENGTH 50
	uint16_t rythm[SONGNUM][SONGLENGTH]={{1013, 2013, 2015, 8000, 1015, 2015, 4000,
 8000fc8:	22c8      	movs	r2, #200	; 0xc8
 8000fca:	2100      	movs	r1, #0
 8000fcc:	f240 37f5 	movw	r7, #1013	; 0x3f5
 8000fd0:	a802      	add	r0, sp, #8
 8000fd2:	f240 36f7 	movw	r6, #1015	; 0x3f7
 8000fd6:	f005 fd1c 	bl	8006a12 <memset>
 8000fda:	f240 71dd 	movw	r1, #2013	; 0x7dd
 8000fde:	f240 72df 	movw	r2, #2015	; 0x7df
 8000fe2:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8000fe6:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8000fea:	f240 7edc 	movw	lr, #2012	; 0x7dc
 8000fee:	f8ad 7008 	strh.w	r7, [sp, #8]
 8000ff2:	f240 38f3 	movw	r8, #1011	; 0x3f3
 8000ff6:	f8ad 7016 	strh.w	r7, [sp, #22]
 8000ffa:	f240 7cdb 	movw	ip, #2011	; 0x7db
 8000ffe:	f8ad 7036 	strh.w	r7, [sp, #54]	; 0x36
 8001002:	f44f 777d 	mov.w	r7, #1012	; 0x3f4
 8001006:	f8ad 100a 	strh.w	r1, [sp, #10]
 800100a:	f8ad 1018 	strh.w	r1, [sp, #24]
 800100e:	f8ad 1028 	strh.w	r1, [sp, #40]	; 0x28
 8001012:	f8ad 1030 	strh.w	r1, [sp, #48]	; 0x30
 8001016:	f8ad 1038 	strh.w	r1, [sp, #56]	; 0x38
 800101a:	f240 71e5 	movw	r1, #2021	; 0x7e5
 800101e:	f8ad 200c 	strh.w	r2, [sp, #12]
 8001022:	f8ad 2012 	strh.w	r2, [sp, #18]
 8001026:	f8ad 202e 	strh.w	r2, [sp, #46]	; 0x2e
 800102a:	f8ad 203a 	strh.w	r2, [sp, #58]	; 0x3a
 800102e:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 8001032:	f240 32fd 	movw	r2, #1021	; 0x3fd
 8001036:	f8ad 6010 	strh.w	r6, [sp, #16]
 800103a:	f8ad 602c 	strh.w	r6, [sp, #44]	; 0x2c
 800103e:	f8ad 603e 	strh.w	r6, [sp, #62]	; 0x3e
 8001042:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8001046:	f8ad 0014 	strh.w	r0, [sp, #20]
 800104a:	f8ad 0022 	strh.w	r0, [sp, #34]	; 0x22
 800104e:	f8ad 0042 	strh.w	r0, [sp, #66]	; 0x42
 8001052:	f240 70e6 	movw	r0, #2022	; 0x7e6
 8001056:	f8ad 300e 	strh.w	r3, [sp, #14]
 800105a:	f8ad 301c 	strh.w	r3, [sp, #28]
 800105e:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 8001062:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
 8001066:	f8ad e01a 	strh.w	lr, [sp, #26]
 800106a:	f8ad e026 	strh.w	lr, [sp, #38]	; 0x26
 800106e:	f240 3eff 	movw	lr, #1023	; 0x3ff
 8001072:	f8ad 7024 	strh.w	r7, [sp, #36]	; 0x24
 8001076:	f8ad 7032 	strh.w	r7, [sp, #50]	; 0x32
 800107a:	f240 77e7 	movw	r7, #2023	; 0x7e7
 800107e:	f8ad 6034 	strh.w	r6, [sp, #52]	; 0x34
 8001082:	f44f 66fa 	mov.w	r6, #2000	; 0x7d0
 8001086:	f8ad 2044 	strh.w	r2, [sp, #68]	; 0x44
 800108a:	f8ad 1046 	strh.w	r1, [sp, #70]	; 0x46
 800108e:	f8ad 801e 	strh.w	r8, [sp, #30]
 8001092:	f8ad c020 	strh.w	ip, [sp, #32]
 8001096:	f8ad 0048 	strh.w	r0, [sp, #72]	; 0x48
 800109a:	f8ad 304a 	strh.w	r3, [sp, #74]	; 0x4a
 800109e:	f240 33fe 	movw	r3, #1022	; 0x3fe
 80010a2:	f8ad 0054 	strh.w	r0, [sp, #84]	; 0x54
 80010a6:	f44f 707e 	mov.w	r0, #1016	; 0x3f8
 80010aa:	f8ad 1056 	strh.w	r1, [sp, #86]	; 0x56
 80010ae:	f44f 617b 	mov.w	r1, #4016	; 0xfb0
 80010b2:	f8ad 205e 	strh.w	r2, [sp, #94]	; 0x5e
 80010b6:	f8ad 2060 	strh.w	r2, [sp, #96]	; 0x60
			1013, 2013, 2012, 8000, 1011, 2011, 4000, 1012, 2012, 2013, 8000, 1015, 2015, 2013, 1012, 1000,
			1013, 2013, 2015, 8000, 1015, 2015, 4000,
			1021, 2021, 2022, 8000, 1023, 2023, 2000,
			1022, 2022, 2021, 1022, 1016, 4016, 1021, 1021, 0},
			{}};
	volatile uint16_t i = 0;
 80010ba:	2200      	movs	r2, #0
 80010bc:	4c1f      	ldr	r4, [pc, #124]	; (800113c <StartbuzzerrythmTask+0x178>)
 80010be:	4d20      	ldr	r5, [pc, #128]	; (8001140 <StartbuzzerrythmTask+0x17c>)
	uint16_t rythm[SONGNUM][SONGLENGTH]={{1013, 2013, 2015, 8000, 1015, 2015, 4000,
 80010c0:	f8ad e04c 	strh.w	lr, [sp, #76]	; 0x4c
 80010c4:	f8ad 704e 	strh.w	r7, [sp, #78]	; 0x4e
 80010c8:	f8ad 6050 	strh.w	r6, [sp, #80]	; 0x50
 80010cc:	f8ad 3052 	strh.w	r3, [sp, #82]	; 0x52
 80010d0:	f8ad 3058 	strh.w	r3, [sp, #88]	; 0x58
 80010d4:	f8ad 005a 	strh.w	r0, [sp, #90]	; 0x5a
 80010d8:	f8ad 105c 	strh.w	r1, [sp, #92]	; 0x5c
	volatile uint16_t i = 0;
 80010dc:	f8ad 2006 	strh.w	r2, [sp, #6]
 80010e0:	e002      	b.n	80010e8 <StartbuzzerrythmTask+0x124>
			{
				i=i==SONGLENGTH-1?0:i+1;
			}
			xSemaphoreGive(buzzerMutexHandle);
		}
		osDelay(10);
 80010e2:	200a      	movs	r0, #10
 80010e4:	f003 ffc0 	bl	8005068 <osDelay>
		if(xSemaphoreTake(buzzerMutexHandle,0)==pdPASS)
 80010e8:	2300      	movs	r3, #0
 80010ea:	6820      	ldr	r0, [r4, #0]
 80010ec:	461a      	mov	r2, r3
 80010ee:	4619      	mov	r1, r3
 80010f0:	f004 fd80 	bl	8005bf4 <xQueueGenericReceive>
 80010f4:	2801      	cmp	r0, #1
 80010f6:	d1f4      	bne.n	80010e2 <StartbuzzerrythmTask+0x11e>
			if(xQueueSend(buzzerQueueHandle,&rythm[0][i],0)==pdPASS)
 80010f8:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 80010fc:	2300      	movs	r3, #0
 80010fe:	ae02      	add	r6, sp, #8
 8001100:	6828      	ldr	r0, [r5, #0]
 8001102:	b289      	uxth	r1, r1
 8001104:	461a      	mov	r2, r3
 8001106:	eb06 0141 	add.w	r1, r6, r1, lsl #1
 800110a:	f004 fb69 	bl	80057e0 <xQueueGenericSend>
 800110e:	2801      	cmp	r0, #1
 8001110:	d006      	beq.n	8001120 <StartbuzzerrythmTask+0x15c>
			xSemaphoreGive(buzzerMutexHandle);
 8001112:	2300      	movs	r3, #0
 8001114:	6820      	ldr	r0, [r4, #0]
 8001116:	461a      	mov	r2, r3
 8001118:	4619      	mov	r1, r3
 800111a:	f004 fb61 	bl	80057e0 <xQueueGenericSend>
 800111e:	e7e0      	b.n	80010e2 <StartbuzzerrythmTask+0x11e>
				i=i==SONGLENGTH-1?0:i+1;
 8001120:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001124:	b29b      	uxth	r3, r3
 8001126:	2b31      	cmp	r3, #49	; 0x31
 8001128:	d006      	beq.n	8001138 <StartbuzzerrythmTask+0x174>
 800112a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800112e:	3301      	adds	r3, #1
 8001130:	b29b      	uxth	r3, r3
 8001132:	f8ad 3006 	strh.w	r3, [sp, #6]
 8001136:	e7ec      	b.n	8001112 <StartbuzzerrythmTask+0x14e>
 8001138:	2300      	movs	r3, #0
 800113a:	e7fa      	b.n	8001132 <StartbuzzerrythmTask+0x16e>
 800113c:	20004064 	.word	0x20004064
 8001140:	20004058 	.word	0x20004058
 8001144:	00000000 	.word	0x00000000

08001148 <StartbuzzertoneTask>:
	}
}

void StartbuzzertoneTask(void const * argument)
{
 8001148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint16_t tonedata;
#define timebase 1000  //60 per min
	const float tonetable_white[7] = {261.63, 293.66, 329.63, 349.23,
 800114c:	4d5c      	ldr	r5, [pc, #368]	; (80012c0 <StartbuzzertoneTask+0x178>)
			392, 440, 493.88};
	const float tonetable_black[5] = {277.18, 311.13, 369.99,
			415.30/4, 466.16/4};
	volatile float tonefreq = 0, time = 0;;
 800114e:	f04f 0a00 	mov.w	sl, #0
 8001152:	4c5c      	ldr	r4, [pc, #368]	; (80012c4 <StartbuzzertoneTask+0x17c>)
			//if all is 0 then no sound...
			//like 512 should be black[5-1] = 466.16/4   la+
			//013 should be white[3-1] = 329.63/4    mi
			//023 should be 2 * white[3-1] = 329.63/2
			xSemaphoreTake(buzzerMutexHandle,1);// take the mutex
			time = tonedata/1000;
 8001154:	4f5c      	ldr	r7, [pc, #368]	; (80012c8 <StartbuzzertoneTask+0x180>)
			black = (tonedata%1000)/100;
 8001156:	f8df 8180 	ldr.w	r8, [pc, #384]	; 80012d8 <StartbuzzertoneTask+0x190>
			num = (tonedata%100)/10;
 800115a:	f8df 9180 	ldr.w	r9, [pc, #384]	; 80012dc <StartbuzzertoneTask+0x194>
{
 800115e:	ed2d 8b04 	vpush	{d8-d9}
 8001162:	b090      	sub	sp, #64	; 0x40
			{
				htim2.Instance->CCR1=htim2.Instance->CCR1 = 0;
				tonefreq = 0;
			}
			if(time!=0)
				osDelay(500/time); //time is used to shorter the sound..
 8001164:	ed9f 9a59 	vldr	s18, [pc, #356]	; 80012cc <StartbuzzertoneTask+0x184>
	const float tonetable_white[7] = {261.63, 293.66, 329.63, 349.23,
 8001168:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800116a:	ae09      	add	r6, sp, #36	; 0x24
	const float tonetable_black[5] = {277.18, 311.13, 369.99,
 800116c:	f10d 0e10 	add.w	lr, sp, #16
	volatile float tonefreq = 0, time = 0;;
 8001170:	f8cd a008 	str.w	sl, [sp, #8]
 8001174:	f8cd a00c 	str.w	sl, [sp, #12]
	const float tonetable_white[7] = {261.63, 293.66, 329.63, 349.23,
 8001178:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800117a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
	const float tonetable_black[5] = {277.18, 311.13, 369.99,
 800117e:	350c      	adds	r5, #12
	const float tonetable_white[7] = {261.63, 293.66, 329.63, 349.23,
 8001180:	e886 0007 	stmia.w	r6, {r0, r1, r2}
	const float tonetable_black[5] = {277.18, 311.13, 369.99,
 8001184:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001186:	f8d5 c000 	ldr.w	ip, [r5]
 800118a:	4e51      	ldr	r6, [pc, #324]	; (80012d0 <StartbuzzertoneTask+0x188>)
 800118c:	4d51      	ldr	r5, [pc, #324]	; (80012d4 <StartbuzzertoneTask+0x18c>)
 800118e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
				SetbuzzerFreq(tonefreq);
 8001192:	ed9f 8b49 	vldr	d8, [pc, #292]	; 80012b8 <StartbuzzertoneTask+0x170>
	const float tonetable_black[5] = {277.18, 311.13, 369.99,
 8001196:	f8ce c000 	str.w	ip, [lr]
 800119a:	e003      	b.n	80011a4 <StartbuzzertoneTask+0x5c>
			xSemaphoreGive(buzzerMutexHandle);
		}
		else
		{
			htim2.Instance->CCR1=htim2.Instance->CCR1 = 0;
 800119c:	682b      	ldr	r3, [r5, #0]
 800119e:	2200      	movs	r2, #0
 80011a0:	635a      	str	r2, [r3, #52]	; 0x34
 80011a2:	635a      	str	r2, [r3, #52]	; 0x34
		if(xQueueReceive(buzzerQueueHandle,&tonedata,10)==pdPASS)
 80011a4:	2300      	movs	r3, #0
 80011a6:	220a      	movs	r2, #10
 80011a8:	f10d 0106 	add.w	r1, sp, #6
 80011ac:	6820      	ldr	r0, [r4, #0]
 80011ae:	f004 fd21 	bl	8005bf4 <xQueueGenericReceive>
 80011b2:	2801      	cmp	r0, #1
 80011b4:	d1f2      	bne.n	800119c <StartbuzzertoneTask+0x54>
			xSemaphoreTake(buzzerMutexHandle,1);// take the mutex
 80011b6:	2300      	movs	r3, #0
 80011b8:	4602      	mov	r2, r0
 80011ba:	6830      	ldr	r0, [r6, #0]
 80011bc:	4619      	mov	r1, r3
 80011be:	f004 fd19 	bl	8005bf4 <xQueueGenericReceive>
			time = tonedata/1000;
 80011c2:	f8bd 1006 	ldrh.w	r1, [sp, #6]
			black = (tonedata%1000)/100;
 80011c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
			time = tonedata/1000;
 80011ca:	fba7 0301 	umull	r0, r3, r7, r1
 80011ce:	099b      	lsrs	r3, r3, #6
 80011d0:	ee07 3a90 	vmov	s15, r3
			black = (tonedata%1000)/100;
 80011d4:	fb02 1213 	mls	r2, r2, r3, r1
			time = tonedata/1000;
 80011d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			black = (tonedata%1000)/100;
 80011dc:	b292      	uxth	r2, r2
			time = tonedata/1000;
 80011de:	edcd 7a03 	vstr	s15, [sp, #12]
			if((tonedata%1000) != 0)
 80011e2:	b3c2      	cbz	r2, 8001256 <StartbuzzertoneTask+0x10e>
			num = (tonedata%100)/10;
 80011e4:	fba8 0301 	umull	r0, r3, r8, r1
 80011e8:	2064      	movs	r0, #100	; 0x64
			black = (tonedata%1000)/100;
 80011ea:	fba8 e202 	umull	lr, r2, r8, r2
			num = (tonedata%100)/10;
 80011ee:	095b      	lsrs	r3, r3, #5
				if(black)
 80011f0:	0952      	lsrs	r2, r2, #5
			num = (tonedata%100)/10;
 80011f2:	fb00 1313 	mls	r3, r0, r3, r1
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	fba9 0303 	umull	r0, r3, r9, r3
 80011fc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
				if(black)
 8001200:	d040      	beq.n	8001284 <StartbuzzertoneTask+0x13c>
					tonefreq = tonetable_black[black-1] * num *2 ;
 8001202:	ee07 3a90 	vmov	s15, r3
 8001206:	ab10      	add	r3, sp, #64	; 0x40
 8001208:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800120c:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8001210:	ed12 7a0d 	vldr	s14, [r2, #-52]	; 0xffffffcc
 8001214:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001218:	ee67 7a87 	vmul.f32	s15, s15, s14
 800121c:	edcd 7a02 	vstr	s15, [sp, #8]
				SetbuzzerFreq(tonefreq);
 8001220:	ed9d 6a02 	vldr	s12, [sp, #8]
 8001224:	2200      	movs	r2, #0
 8001226:	682b      	ldr	r3, [r5, #0]
 8001228:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 800122c:	ee88 7b06 	vdiv.f64	d7, d8, d6
 8001230:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 8001234:	ed83 7a0b 	vstr	s14, [r3, #44]	; 0x2c
 8001238:	635a      	str	r2, [r3, #52]	; 0x34
			if(time!=0)
 800123a:	eddd 7a03 	vldr	s15, [sp, #12]
 800123e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001246:	d112      	bne.n	800126e <StartbuzzertoneTask+0x126>
			xSemaphoreGive(buzzerMutexHandle);
 8001248:	2300      	movs	r3, #0
 800124a:	6830      	ldr	r0, [r6, #0]
 800124c:	461a      	mov	r2, r3
 800124e:	4619      	mov	r1, r3
 8001250:	f004 fac6 	bl	80057e0 <xQueueGenericSend>
 8001254:	e7a6      	b.n	80011a4 <StartbuzzertoneTask+0x5c>
				htim2.Instance->CCR1=htim2.Instance->CCR1 = 0;
 8001256:	682b      	ldr	r3, [r5, #0]
 8001258:	635a      	str	r2, [r3, #52]	; 0x34
 800125a:	635a      	str	r2, [r3, #52]	; 0x34
				tonefreq = 0;
 800125c:	f8cd a008 	str.w	sl, [sp, #8]
			if(time!=0)
 8001260:	eddd 7a03 	vldr	s15, [sp, #12]
 8001264:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800126c:	d0ec      	beq.n	8001248 <StartbuzzertoneTask+0x100>
				osDelay(500/time); //time is used to shorter the sound..
 800126e:	ed9d 7a03 	vldr	s14, [sp, #12]
 8001272:	eec9 7a07 	vdiv.f32	s15, s18, s14
 8001276:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800127a:	ee17 0a90 	vmov	r0, s15
 800127e:	f003 fef3 	bl	8005068 <osDelay>
 8001282:	e7e1      	b.n	8001248 <StartbuzzertoneTask+0x100>
			white  = tonedata%10;
 8001284:	fba9 0201 	umull	r0, r2, r9, r1
					tonefreq = tonetable_white[white-1] * num *2;
 8001288:	ee07 3a90 	vmov	s15, r3
			white  = tonedata%10;
 800128c:	08d3      	lsrs	r3, r2, #3
					tonefreq = tonetable_white[white-1] * num *2;
 800128e:	aa10      	add	r2, sp, #64	; 0x40
 8001290:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			white  = tonedata%10;
 8001294:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001298:	eba1 0343 	sub.w	r3, r1, r3, lsl #1
					tonefreq = tonetable_white[white-1] * num *2;
 800129c:	b29b      	uxth	r3, r3
 800129e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80012a2:	ed13 7a08 	vldr	s14, [r3, #-32]	; 0xffffffe0
 80012a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012aa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012ae:	edcd 7a02 	vstr	s15, [sp, #8]
 80012b2:	e7b5      	b.n	8001220 <StartbuzzertoneTask+0xd8>
 80012b4:	f3af 8000 	nop.w
 80012b8:	00000000 	.word	0x00000000
 80012bc:	412e8480 	.word	0x412e8480
 80012c0:	08007638 	.word	0x08007638
 80012c4:	20004058 	.word	0x20004058
 80012c8:	10624dd3 	.word	0x10624dd3
 80012cc:	43fa0000 	.word	0x43fa0000
 80012d0:	20004064 	.word	0x20004064
 80012d4:	200041f4 	.word	0x200041f4
 80012d8:	51eb851f 	.word	0x51eb851f
 80012dc:	cccccccd 	.word	0xcccccccd

080012e0 <SystemInitialization>:
extern void UART4_DMA2_Cplt_Callback(DMA_HandleTypeDef *_hdma);
//int32_t cur_u;
//int32_t cur_v;

void SystemInitialization(void)
{
 80012e0:	b510      	push	{r4, lr}
	/*
	 * start tim2 for BUZZER
	 */
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 80012e2:	2100      	movs	r1, #0
	 * thus if we consider the driver delay and blabla...
	 * we choose the dead time to be 300ns~...
	 * lookinto the tim.c file the dead time is calculated by
	 * 1/216mhz * DeadTime,  thus we choose DeadTime to be 66~
	 */
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 80012e4:	4c18      	ldr	r4, [pc, #96]	; (8001348 <SystemInitialization+0x68>)
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 80012e6:	4819      	ldr	r0, [pc, #100]	; (800134c <SystemInitialization+0x6c>)
 80012e8:	f002 ff44 	bl	8004174 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start(&htim3);
 80012ec:	4818      	ldr	r0, [pc, #96]	; (8001350 <SystemInitialization+0x70>)
 80012ee:	f002 fe7d 	bl	8003fec <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 80012f2:	4620      	mov	r0, r4
 80012f4:	2100      	movs	r1, #0
 80012f6:	f002 ff3d 	bl	8004174 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_1);
 80012fa:	4620      	mov	r0, r4
 80012fc:	2100      	movs	r1, #0
 80012fe:	f003 f9ab 	bl	8004658 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8001302:	4620      	mov	r0, r4
 8001304:	2104      	movs	r1, #4
 8001306:	f002 ff35 	bl	8004174 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
 800130a:	4620      	mov	r0, r4
 800130c:	2104      	movs	r1, #4
 800130e:	f003 f9a3 	bl	8004658 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
 8001312:	4620      	mov	r0, r4
 8001314:	2108      	movs	r1, #8
 8001316:	f002 ff2d 	bl	8004174 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_3);
 800131a:	4620      	mov	r0, r4
 800131c:	2108      	movs	r1, #8
 800131e:	f003 f99b 	bl	8004658 <HAL_TIMEx_PWMN_Start>

	/*
	 * register the call back of uart4 transmit..
	 */

	HAL_UART_Receive_DMA(&huart4,enchall_buff,5);
 8001322:	2205      	movs	r2, #5
 8001324:	490b      	ldr	r1, [pc, #44]	; (8001354 <SystemInitialization+0x74>)
 8001326:	480c      	ldr	r0, [pc, #48]	; (8001358 <SystemInitialization+0x78>)
 8001328:	f003 fb8a 	bl	8004a40 <HAL_UART_Receive_DMA>
	HAL_UART_Receive_DMA(&huart1,order_buff,7);
 800132c:	2207      	movs	r2, #7
 800132e:	490b      	ldr	r1, [pc, #44]	; (800135c <SystemInitialization+0x7c>)
 8001330:	480b      	ldr	r0, [pc, #44]	; (8001360 <SystemInitialization+0x80>)
 8001332:	f003 fb85 	bl	8004a40 <HAL_UART_Receive_DMA>
//HAL_DMA_RegisterCallback(&hdma_uart4_rx,HAL_DMA_XFER_CPLT_CB_ID,UART4_DMA2_Cplt_Callback);
	/*
	 * DFSDM initial
	 */
	//polling mode
	HAL_DFSDM_FilterRegularStart(&hdfsdm1_filter0);
 8001336:	480b      	ldr	r0, [pc, #44]	; (8001364 <SystemInitialization+0x84>)
 8001338:	f001 fb54 	bl	80029e4 <HAL_DFSDM_FilterRegularStart>
	HAL_DFSDM_FilterRegularStart(&hdfsdm1_filter1);
 800133c:	480a      	ldr	r0, [pc, #40]	; (8001368 <SystemInitialization+0x88>)
}
 800133e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_DFSDM_FilterRegularStart(&hdfsdm1_filter1);
 8001342:	f001 bb4f 	b.w	80029e4 <HAL_DFSDM_FilterRegularStart>
 8001346:	bf00      	nop
 8001348:	200041b4 	.word	0x200041b4
 800134c:	200041f4 	.word	0x200041f4
 8001350:	20004174 	.word	0x20004174
 8001354:	20003e68 	.word	0x20003e68
 8001358:	20004444 	.word	0x20004444
 800135c:	20003e70 	.word	0x20003e70
 8001360:	20004364 	.word	0x20004364
 8001364:	20003e78 	.word	0x20003e78
 8001368:	20003fc4 	.word	0x20003fc4

0800136c <StartenchallTask>:
// debug view for visualization
//#define DVIEW


void StartenchallTask(void const * argument)
{
 800136c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001370:	4c30      	ldr	r4, [pc, #192]	; (8001434 <StartenchallTask+0xc8>)
 8001372:	b09f      	sub	sp, #124	; 0x7c
 8001374:	4d30      	ldr	r5, [pc, #192]	; (8001438 <StartenchallTask+0xcc>)
		  datatosend[++i] = '\r';datatosend[++i] = '\n';


#endif
		  __HAL_UNLOCK(&huart1);
		  HAL_UART_Transmit(&huart1,datatosend,i,5);
 8001376:	4627      	mov	r7, r4
 8001378:	4e30      	ldr	r6, [pc, #192]	; (800143c <StartenchallTask+0xd0>)
 800137a:	e024      	b.n	80013c6 <StartenchallTask+0x5a>
		  datatosend[i] = Tail;
 800137c:	f10d 0e78 	add.w	lr, sp, #120	; 0x78
 8001380:	f04f 084e 	mov.w	r8, #78	; 0x4e
		  datatosend[++i] = '\r';datatosend[++i] = '\n';
 8001384:	f04f 090a 	mov.w	r9, #10
		  datatosend[i] = Tail;
 8001388:	4473      	add	r3, lr
		  datatosend[++i] = '\r';datatosend[++i] = '\n';
 800138a:	4470      	add	r0, lr
 800138c:	448e      	add	lr, r1
 800138e:	210d      	movs	r1, #13
		  datatosend[i] = Tail;
 8001390:	f803 8c50 	strb.w	r8, [r3, #-80]
		  __HAL_UNLOCK(&huart1);
 8001394:	f04f 0800 	mov.w	r8, #0
		  datatosend[2] = i;
 8001398:	f88d c02a 	strb.w	ip, [sp, #42]	; 0x2a
		  HAL_UART_Transmit(&huart1,datatosend,i,5);
 800139c:	2305      	movs	r3, #5
		  datatosend[++i] = '\r';datatosend[++i] = '\n';
 800139e:	f800 1c50 	strb.w	r1, [r0, #-80]
		  HAL_UART_Transmit(&huart1,datatosend,i,5);
 80013a2:	a90a      	add	r1, sp, #40	; 0x28
 80013a4:	4638      	mov	r0, r7
		  datatosend[++i] = '\r';datatosend[++i] = '\n';
 80013a6:	f80e 9c50 	strb.w	r9, [lr, #-80]
		  __HAL_UNLOCK(&huart1);
 80013aa:	f884 8068 	strb.w	r8, [r4, #104]	; 0x68
		  HAL_UART_Transmit(&huart1,datatosend,i,5);
 80013ae:	f003 fac7 	bl	8004940 <HAL_UART_Transmit>
		  __HAL_LOCK(&huart1);
 80013b2:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
 80013b6:	2201      	movs	r2, #1
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d038      	beq.n	800142e <StartenchallTask+0xc2>
 80013bc:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
	  }
	  //every 100mini
#ifdef DVIEW
	  osDelay(100);
#else
	  osDelay(5);
 80013c0:	2005      	movs	r0, #5
 80013c2:	f003 fe51 	bl	8005068 <osDelay>
	  if(xQueuePeek(enchallQueueHandle,&encdata,0)==pdPASS)
 80013c6:	2301      	movs	r3, #1
 80013c8:	2200      	movs	r2, #0
 80013ca:	a904      	add	r1, sp, #16
 80013cc:	6828      	ldr	r0, [r5, #0]
 80013ce:	f004 fc11 	bl	8005bf4 <xQueueGenericReceive>
 80013d2:	2801      	cmp	r0, #1
		  datatosend[i] = Header1; datatosend[++i] = Header2; i+=2;
 80013d4:	f04f 0c54 	mov.w	ip, #84	; 0x54
 80013d8:	f04f 0e45 	mov.w	lr, #69	; 0x45
		  if(xQueuePeek(conresQueueHandle,&conresdata,0)==pdPASS)
 80013dc:	4603      	mov	r3, r0
 80013de:	a901      	add	r1, sp, #4
 80013e0:	f04f 0200 	mov.w	r2, #0
	  if(xQueuePeek(enchallQueueHandle,&encdata,0)==pdPASS)
 80013e4:	d1ec      	bne.n	80013c0 <StartenchallTask+0x54>
		  memcpy(&datatosend[i],&encdata.z_count,sizeof(encdata.z_count));   //int16
 80013e6:	f8bd 001e 	ldrh.w	r0, [sp, #30]
		  datatosend[i] = Header1; datatosend[++i] = Header2; i+=2;
 80013ea:	f88d c028 	strb.w	ip, [sp, #40]	; 0x28
 80013ee:	f88d e029 	strb.w	lr, [sp, #41]	; 0x29
		  memcpy(&datatosend[i],&encdata.recon_counter,sizeof(encdata.recon_counter)); //uint16
 80013f2:	f8bd c018 	ldrh.w	ip, [sp, #24]
		  memcpy(&datatosend[i],&encdata.w,sizeof(encdata.w));                 //int16
 80013f6:	f8bd e024 	ldrh.w	lr, [sp, #36]	; 0x24
		  memcpy(&datatosend[i],&encdata.z_count,sizeof(encdata.z_count));   //int16
 80013fa:	f8ad 002b 	strh.w	r0, [sp, #43]	; 0x2b
		  if(xQueuePeek(conresQueueHandle,&conresdata,0)==pdPASS)
 80013fe:	6830      	ldr	r0, [r6, #0]
		  memcpy(&datatosend[i],&encdata.recon_counter,sizeof(encdata.recon_counter)); //uint16
 8001400:	f8ad c02d 	strh.w	ip, [sp, #45]	; 0x2d
		  memcpy(&datatosend[i],&encdata.w,sizeof(encdata.w));                 //int16
 8001404:	f8ad e02f 	strh.w	lr, [sp, #47]	; 0x2f
		  if(xQueuePeek(conresQueueHandle,&conresdata,0)==pdPASS)
 8001408:	f004 fbf4 	bl	8005bf4 <xQueueGenericReceive>
 800140c:	220b      	movs	r2, #11
 800140e:	2309      	movs	r3, #9
 8001410:	2801      	cmp	r0, #1
 8001412:	f04f 000a 	mov.w	r0, #10
 8001416:	4611      	mov	r1, r2
		  i += sizeof(encdata.w);
 8001418:	469c      	mov	ip, r3
		  if(xQueuePeek(conresQueueHandle,&conresdata,0)==pdPASS)
 800141a:	d1af      	bne.n	800137c <StartenchallTask+0x10>
			  memcpy(&datatosend[i],&conresdata.feedback_cq,sizeof(conresdata.feedback_cq)); //int16
 800141c:	9901      	ldr	r1, [sp, #4]
 800141e:	220f      	movs	r2, #15
 8001420:	230d      	movs	r3, #13
 8001422:	200e      	movs	r0, #14
 8001424:	f8cd 1031 	str.w	r1, [sp, #49]	; 0x31
 8001428:	4611      	mov	r1, r2
			  i += sizeof(conresdata.feedback_cd);
 800142a:	469c      	mov	ip, r3
 800142c:	e7a6      	b.n	800137c <StartenchallTask+0x10>
#endif

  }
}
 800142e:	b01f      	add	sp, #124	; 0x7c
 8001430:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001434:	20004364 	.word	0x20004364
 8001438:	20004068 	.word	0x20004068
 800143c:	20004050 	.word	0x20004050

08001440 <MX_DFSDM1_Init>:

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{

  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8001440:	4b30      	ldr	r3, [pc, #192]	; (8001504 <MX_DFSDM1_Init+0xc4>)
 8001442:	4a31      	ldr	r2, [pc, #196]	; (8001508 <MX_DFSDM1_Init+0xc8>)
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 256;
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 2;
  HAL_DFSDM_FilterInit(&hdfsdm1_filter0);
 8001444:	4618      	mov	r0, r3
{
 8001446:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 800144a:	2400      	movs	r4, #0
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 800144c:	2501      	movs	r5, #1
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 2;
 800144e:	2602      	movs	r6, #2
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8001450:	f04f 48c0 	mov.w	r8, #1610612736	; 0x60000000
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 256;
 8001454:	f44f 7780 	mov.w	r7, #256	; 0x100
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8001458:	721d      	strb	r5, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 800145a:	725d      	strb	r5, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 800145c:	f8c3 801c 	str.w	r8, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 256;
 8001460:	621f      	str	r7, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 2;
 8001462:	625e      	str	r6, [r3, #36]	; 0x24
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8001464:	e883 0014 	stmia.w	r3, {r2, r4}
  HAL_DFSDM_FilterInit(&hdfsdm1_filter0);
 8001468:	f001 fa1c 	bl	80028a4 <HAL_DFSDM_FilterInit>
  hdfsdm1_filter1.Instance = DFSDM1_Filter1;
 800146c:	4b27      	ldr	r3, [pc, #156]	; (800150c <MX_DFSDM1_Init+0xcc>)
 800146e:	4a28      	ldr	r2, [pc, #160]	; (8001510 <MX_DFSDM1_Init+0xd0>)
  hdfsdm1_filter1.Init.RegularParam.FastMode = ENABLE;
  hdfsdm1_filter1.Init.RegularParam.DmaMode = ENABLE;
  hdfsdm1_filter1.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
  hdfsdm1_filter1.Init.FilterParam.Oversampling = 256;
  hdfsdm1_filter1.Init.FilterParam.IntOversampling = 2;
  HAL_DFSDM_FilterInit(&hdfsdm1_filter1);
 8001470:	4618      	mov	r0, r3
  hdfsdm1_filter1.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8001472:	f8c3 801c 	str.w	r8, [r3, #28]
  hdfsdm1_filter1.Instance = DFSDM1_Filter1;
 8001476:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter1.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8001478:	605c      	str	r4, [r3, #4]
  hdfsdm1_filter1.Init.RegularParam.FastMode = ENABLE;
 800147a:	721d      	strb	r5, [r3, #8]
  hdfsdm1_filter1.Init.RegularParam.DmaMode = ENABLE;
 800147c:	725d      	strb	r5, [r3, #9]
  hdfsdm1_filter1.Init.FilterParam.Oversampling = 256;
 800147e:	621f      	str	r7, [r3, #32]
  hdfsdm1_filter1.Init.FilterParam.IntOversampling = 2;
 8001480:	625e      	str	r6, [r3, #36]	; 0x24
  HAL_DFSDM_FilterInit(&hdfsdm1_filter1);
 8001482:	f001 fa0f 	bl	80028a4 <HAL_DFSDM_FilterInit>
  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 8001486:	4b23      	ldr	r3, [pc, #140]	; (8001514 <MX_DFSDM1_Init+0xd4>)
  hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
  hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
  hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
  hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
  hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
  hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_SINC3_ORDER;
 8001488:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 800148c:	4922      	ldr	r1, [pc, #136]	; (8001518 <MX_DFSDM1_Init+0xd8>)
  hdfsdm1_channel0.Init.Awd.Oversampling = 1;
  hdfsdm1_channel0.Init.Offset = 0;
  hdfsdm1_channel0.Init.RightBitShift = 0x00;
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK)
 800148e:	4618      	mov	r0, r3
  hdfsdm1_channel0.Init.OutputClock.Divider = 2;
 8001490:	60de      	str	r6, [r3, #12]
  hdfsdm1_channel0.Init.OutputClock.Activation = DISABLE;
 8001492:	711c      	strb	r4, [r3, #4]
  hdfsdm1_channel0.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8001494:	609c      	str	r4, [r3, #8]
  hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001496:	611c      	str	r4, [r3, #16]
  hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8001498:	615c      	str	r4, [r3, #20]
  hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 800149a:	619c      	str	r4, [r3, #24]
  hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800149c:	61dc      	str	r4, [r3, #28]
  hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 800149e:	621c      	str	r4, [r3, #32]
  hdfsdm1_channel0.Init.Awd.Oversampling = 1;
 80014a0:	629d      	str	r5, [r3, #40]	; 0x28
  hdfsdm1_channel0.Init.Offset = 0;
 80014a2:	62dc      	str	r4, [r3, #44]	; 0x2c
  hdfsdm1_channel0.Init.RightBitShift = 0x00;
 80014a4:	631c      	str	r4, [r3, #48]	; 0x30
  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 80014a6:	6019      	str	r1, [r3, #0]
  hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_SINC3_ORDER;
 80014a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK)
 80014aa:	f001 f931 	bl	8002710 <HAL_DFSDM_ChannelInit>
 80014ae:	bb28      	cbnz	r0, 80014fc <MX_DFSDM1_Init+0xbc>
  {
    Error_Handler();
  }
  hdfsdm1_channel3.Instance = DFSDM1_Channel3;
 80014b0:	4b1a      	ldr	r3, [pc, #104]	; (800151c <MX_DFSDM1_Init+0xdc>)
  hdfsdm1_channel3.Init.OutputClock.Activation = DISABLE;
 80014b2:	2200      	movs	r2, #0
  hdfsdm1_channel3.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
  hdfsdm1_channel3.Init.OutputClock.Divider = 2;
 80014b4:	2502      	movs	r5, #2
  hdfsdm1_channel3.Instance = DFSDM1_Channel3;
 80014b6:	4e1a      	ldr	r6, [pc, #104]	; (8001520 <MX_DFSDM1_Init+0xe0>)
  hdfsdm1_channel3.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
  hdfsdm1_channel3.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
  hdfsdm1_channel3.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
  hdfsdm1_channel3.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
  hdfsdm1_channel3.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
  hdfsdm1_channel3.Init.Awd.FilterOrder = DFSDM_CHANNEL_SINC3_ORDER;
 80014b8:	f44f 0440 	mov.w	r4, #12582912	; 0xc00000
  hdfsdm1_channel3.Init.Awd.Oversampling = 1;
 80014bc:	2101      	movs	r1, #1
  hdfsdm1_channel3.Init.Offset = 0;
  hdfsdm1_channel3.Init.RightBitShift = 0x00;
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel3) != HAL_OK)
 80014be:	4618      	mov	r0, r3
  hdfsdm1_channel3.Instance = DFSDM1_Channel3;
 80014c0:	601e      	str	r6, [r3, #0]
  hdfsdm1_channel3.Init.OutputClock.Divider = 2;
 80014c2:	60dd      	str	r5, [r3, #12]
  hdfsdm1_channel3.Init.Awd.FilterOrder = DFSDM_CHANNEL_SINC3_ORDER;
 80014c4:	625c      	str	r4, [r3, #36]	; 0x24
  hdfsdm1_channel3.Init.Awd.Oversampling = 1;
 80014c6:	6299      	str	r1, [r3, #40]	; 0x28
  hdfsdm1_channel3.Init.OutputClock.Activation = DISABLE;
 80014c8:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel3.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80014ca:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel3.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80014cc:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel3.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80014ce:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel3.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80014d0:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel3.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80014d2:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel3.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 80014d4:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel3.Init.Offset = 0;
 80014d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel3.Init.RightBitShift = 0x00;
 80014d8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel3) != HAL_OK)
 80014da:	f001 f919 	bl	8002710 <HAL_DFSDM_ChannelInit>
 80014de:	b108      	cbz	r0, 80014e4 <MX_DFSDM1_Init+0xa4>
  {
    Error_Handler();
 80014e0:	f000 fbec 	bl	8001cbc <Error_Handler>
  }
  HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_0, DFSDM_CONTINUOUS_CONV_ON);
 80014e4:	2201      	movs	r2, #1
 80014e6:	4807      	ldr	r0, [pc, #28]	; (8001504 <MX_DFSDM1_Init+0xc4>)
 80014e8:	4611      	mov	r1, r2
 80014ea:	f001 fa51 	bl	8002990 <HAL_DFSDM_FilterConfigRegChannel>
  HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter1, DFSDM_CHANNEL_3, DFSDM_CONTINUOUS_CONV_ON);
 80014ee:	2201      	movs	r2, #1
 80014f0:	490c      	ldr	r1, [pc, #48]	; (8001524 <MX_DFSDM1_Init+0xe4>)
 80014f2:	4806      	ldr	r0, [pc, #24]	; (800150c <MX_DFSDM1_Init+0xcc>)

}
 80014f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter1, DFSDM_CHANNEL_3, DFSDM_CONTINUOUS_CONV_ON);
 80014f8:	f001 ba4a 	b.w	8002990 <HAL_DFSDM_FilterConfigRegChannel>
    Error_Handler();
 80014fc:	f000 fbde 	bl	8001cbc <Error_Handler>
 8001500:	e7d6      	b.n	80014b0 <MX_DFSDM1_Init+0x70>
 8001502:	bf00      	nop
 8001504:	20003e78 	.word	0x20003e78
 8001508:	40017500 	.word	0x40017500
 800150c:	20003fc4 	.word	0x20003fc4
 8001510:	40017580 	.word	0x40017580
 8001514:	20004018 	.word	0x20004018
 8001518:	40017400 	.word	0x40017400
 800151c:	20003ecc 	.word	0x20003ecc
 8001520:	40017460 	.word	0x40017460
 8001524:	00030008 	.word	0x00030008

08001528 <HAL_DFSDM_FilterMspInit>:
static uint32_t HAL_RCC_DFSDM1_CLK_ENABLED=0;

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* dfsdm_filterHandle)
{
 8001528:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(DFSDM1_Init == 0)
 800152a:	4c50      	ldr	r4, [pc, #320]	; (800166c <HAL_DFSDM_FilterMspInit+0x144>)
{
 800152c:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152e:	2300      	movs	r3, #0
{
 8001530:	4605      	mov	r5, r0
  if(DFSDM1_Init == 0)
 8001532:	6822      	ldr	r2, [r4, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001534:	9304      	str	r3, [sp, #16]
 8001536:	9303      	str	r3, [sp, #12]
 8001538:	9305      	str	r3, [sp, #20]
 800153a:	9306      	str	r3, [sp, #24]
 800153c:	9307      	str	r3, [sp, #28]
  if(DFSDM1_Init == 0)
 800153e:	2a00      	cmp	r2, #0
 8001540:	d131      	bne.n	80015a6 <HAL_DFSDM_FilterMspInit+0x7e>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001542:	4a4b      	ldr	r2, [pc, #300]	; (8001670 <HAL_DFSDM_FilterMspInit+0x148>)
 8001544:	6813      	ldr	r3, [r2, #0]
 8001546:	3301      	adds	r3, #1
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001548:	2b01      	cmp	r3, #1
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800154a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 800154c:	d034      	beq.n	80015b8 <HAL_DFSDM_FilterMspInit+0x90>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
    }
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800154e:	4b49      	ldr	r3, [pc, #292]	; (8001674 <HAL_DFSDM_FilterMspInit+0x14c>)
    PE4     ------> DFSDM1_DATIN3
    PE5     ------> DFSDM1_CKIN3
    PD3     ------> DFSDM1_DATIN0
    PD4     ------> DFSDM1_CKIN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001550:	2030      	movs	r0, #48	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001552:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_DFSDM1;
 8001554:	270a      	movs	r7, #10
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001556:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001558:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800155a:	f042 0210 	orr.w	r2, r2, #16
 800155e:	631a      	str	r2, [r3, #48]	; 0x30
 8001560:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001562:	f002 0210 	and.w	r2, r2, #16
 8001566:	9201      	str	r2, [sp, #4]
 8001568:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800156a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800156c:	f042 0208 	orr.w	r2, r2, #8
 8001570:	631a      	str	r2, [r3, #48]	; 0x30
 8001572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001574:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001576:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800157a:	483f      	ldr	r0, [pc, #252]	; (8001678 <HAL_DFSDM_FilterMspInit+0x150>)
    GPIO_InitStruct.Alternate = GPIO_AF10_DFSDM1;
 800157c:	9707      	str	r7, [sp, #28]

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800157e:	2718      	movs	r7, #24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001580:	9302      	str	r3, [sp, #8]
 8001582:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001584:	9604      	str	r6, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001586:	f001 fc5d 	bl	8002e44 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800158c:	2206      	movs	r2, #6
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800158e:	a903      	add	r1, sp, #12
 8001590:	483a      	ldr	r0, [pc, #232]	; (800167c <HAL_DFSDM_FilterMspInit+0x154>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001594:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001596:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001598:	9703      	str	r7, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800159a:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800159c:	f001 fc52 	bl	8002e44 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80015a0:	6823      	ldr	r3, [r4, #0]
 80015a2:	3301      	adds	r3, #1
 80015a4:	6023      	str	r3, [r4, #0]
  }
  
    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(dfsdm_filterHandle->Instance == DFSDM1_Filter0){
 80015a6:	682b      	ldr	r3, [r5, #0]
 80015a8:	4a35      	ldr	r2, [pc, #212]	; (8001680 <HAL_DFSDM_FilterMspInit+0x158>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d033      	beq.n	8001616 <HAL_DFSDM_FilterMspInit+0xee>
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt0);
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt0);
  }

    /* DFSDM1_FLT1 Init */
  if(dfsdm_filterHandle->Instance == DFSDM1_Filter1){
 80015ae:	4a35      	ldr	r2, [pc, #212]	; (8001684 <HAL_DFSDM_FilterMspInit+0x15c>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d00c      	beq.n	80015ce <HAL_DFSDM_FilterMspInit+0xa6>
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt1);
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt1);
  }

}
 80015b4:	b009      	add	sp, #36	; 0x24
 80015b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80015b8:	4b2e      	ldr	r3, [pc, #184]	; (8001674 <HAL_DFSDM_FilterMspInit+0x14c>)
 80015ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80015bc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80015c0:	645a      	str	r2, [r3, #68]	; 0x44
 80015c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80015c8:	9300      	str	r3, [sp, #0]
 80015ca:	9b00      	ldr	r3, [sp, #0]
 80015cc:	e7bf      	b.n	800154e <HAL_DFSDM_FilterMspInit+0x26>
    hdma_dfsdm1_flt1.Instance = DMA2_Stream1;
 80015ce:	f502 426e 	add.w	r2, r2, #60928	; 0xee00
 80015d2:	4c2d      	ldr	r4, [pc, #180]	; (8001688 <HAL_DFSDM_FilterMspInit+0x160>)
    hdma_dfsdm1_flt1.Init.Channel = DMA_CHANNEL_8;
 80015d4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    hdma_dfsdm1_flt1.Init.MemInc = DMA_MINC_ENABLE;
 80015d8:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_dfsdm1_flt1.Instance = DMA2_Stream1;
 80015dc:	32a8      	adds	r2, #168	; 0xa8
    hdma_dfsdm1_flt1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015de:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    hdma_dfsdm1_flt1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015e2:	f44f 4680 	mov.w	r6, #16384	; 0x4000
    hdma_dfsdm1_flt1.Init.Mode = DMA_CIRCULAR;
 80015e6:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_dfsdm1_flt1.Instance = DMA2_Stream1;
 80015ea:	6022      	str	r2, [r4, #0]
    hdma_dfsdm1_flt1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80015ec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    hdma_dfsdm1_flt1.Init.Channel = DMA_CHANNEL_8;
 80015f0:	6063      	str	r3, [r4, #4]
    hdma_dfsdm1_flt1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015f2:	2300      	movs	r3, #0
    hdma_dfsdm1_flt1.Init.MemInc = DMA_MINC_ENABLE;
 80015f4:	6120      	str	r0, [r4, #16]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt1) != HAL_OK)
 80015f6:	4620      	mov	r0, r4
    hdma_dfsdm1_flt1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015f8:	6167      	str	r7, [r4, #20]
    hdma_dfsdm1_flt1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015fa:	61a6      	str	r6, [r4, #24]
    hdma_dfsdm1_flt1.Init.Mode = DMA_CIRCULAR;
 80015fc:	61e1      	str	r1, [r4, #28]
    hdma_dfsdm1_flt1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80015fe:	6222      	str	r2, [r4, #32]
    hdma_dfsdm1_flt1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001600:	60a3      	str	r3, [r4, #8]
    hdma_dfsdm1_flt1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001602:	60e3      	str	r3, [r4, #12]
    hdma_dfsdm1_flt1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001604:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dfsdm1_flt1) != HAL_OK)
 8001606:	f001 fa6b 	bl	8002ae0 <HAL_DMA_Init>
 800160a:	bb58      	cbnz	r0, 8001664 <HAL_DFSDM_FilterMspInit+0x13c>
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt1);
 800160c:	62ec      	str	r4, [r5, #44]	; 0x2c
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt1);
 800160e:	62ac      	str	r4, [r5, #40]	; 0x28
 8001610:	63a5      	str	r5, [r4, #56]	; 0x38
}
 8001612:	b009      	add	sp, #36	; 0x24
 8001614:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma_dfsdm1_flt0.Instance = DMA2_Stream0;
 8001616:	f502 426f 	add.w	r2, r2, #61184	; 0xef00
 800161a:	4c1c      	ldr	r4, [pc, #112]	; (800168c <HAL_DFSDM_FilterMspInit+0x164>)
    hdma_dfsdm1_flt0.Init.Channel = DMA_CHANNEL_8;
 800161c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8001620:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_dfsdm1_flt0.Instance = DMA2_Stream0;
 8001624:	3210      	adds	r2, #16
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001626:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800162a:	f44f 4680 	mov.w	r6, #16384	; 0x4000
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 800162e:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_dfsdm1_flt0.Instance = DMA2_Stream0;
 8001632:	6022      	str	r2, [r4, #0]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001634:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    hdma_dfsdm1_flt0.Init.Channel = DMA_CHANNEL_8;
 8001638:	6063      	str	r3, [r4, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800163a:	2300      	movs	r3, #0
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 800163c:	6120      	str	r0, [r4, #16]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 800163e:	4620      	mov	r0, r4
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001640:	6167      	str	r7, [r4, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001642:	61a6      	str	r6, [r4, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8001644:	61e1      	str	r1, [r4, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001646:	6222      	str	r2, [r4, #32]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001648:	60a3      	str	r3, [r4, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 800164a:	60e3      	str	r3, [r4, #12]
    hdma_dfsdm1_flt0.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800164c:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 800164e:	f001 fa47 	bl	8002ae0 <HAL_DMA_Init>
 8001652:	b920      	cbnz	r0, 800165e <HAL_DFSDM_FilterMspInit+0x136>
 8001654:	682b      	ldr	r3, [r5, #0]
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt0);
 8001656:	62ec      	str	r4, [r5, #44]	; 0x2c
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt0);
 8001658:	62ac      	str	r4, [r5, #40]	; 0x28
 800165a:	63a5      	str	r5, [r4, #56]	; 0x38
 800165c:	e7a7      	b.n	80015ae <HAL_DFSDM_FilterMspInit+0x86>
      Error_Handler();
 800165e:	f000 fb2d 	bl	8001cbc <Error_Handler>
 8001662:	e7f7      	b.n	8001654 <HAL_DFSDM_FilterMspInit+0x12c>
      Error_Handler();
 8001664:	f000 fb2a 	bl	8001cbc <Error_Handler>
 8001668:	e7d0      	b.n	800160c <HAL_DFSDM_FilterMspInit+0xe4>
 800166a:	bf00      	nop
 800166c:	200000f0 	.word	0x200000f0
 8001670:	200000f4 	.word	0x200000f4
 8001674:	40023800 	.word	0x40023800
 8001678:	40021000 	.word	0x40021000
 800167c:	40020c00 	.word	0x40020c00
 8001680:	40017500 	.word	0x40017500
 8001684:	40017580 	.word	0x40017580
 8001688:	20003f04 	.word	0x20003f04
 800168c:	20003f64 	.word	0x20003f64

08001690 <HAL_DFSDM_ChannelMspInit>:

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8001690:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(DFSDM1_Init == 0)
 8001692:	4c25      	ldr	r4, [pc, #148]	; (8001728 <HAL_DFSDM_ChannelMspInit+0x98>)
{
 8001694:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001696:	2300      	movs	r3, #0
  if(DFSDM1_Init == 0)
 8001698:	6822      	ldr	r2, [r4, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169a:	9304      	str	r3, [sp, #16]
 800169c:	9303      	str	r3, [sp, #12]
 800169e:	9305      	str	r3, [sp, #20]
 80016a0:	9306      	str	r3, [sp, #24]
 80016a2:	9307      	str	r3, [sp, #28]
  if(DFSDM1_Init == 0)
 80016a4:	2a00      	cmp	r2, #0
 80016a6:	d131      	bne.n	800170c <HAL_DFSDM_ChannelMspInit+0x7c>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80016a8:	4a20      	ldr	r2, [pc, #128]	; (800172c <HAL_DFSDM_ChannelMspInit+0x9c>)
 80016aa:	6813      	ldr	r3, [r2, #0]
 80016ac:	3301      	adds	r3, #1
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80016ae:	2b01      	cmp	r3, #1
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80016b0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80016b2:	d02d      	beq.n	8001710 <HAL_DFSDM_ChannelMspInit+0x80>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
    }
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016b4:	4b1e      	ldr	r3, [pc, #120]	; (8001730 <HAL_DFSDM_ChannelMspInit+0xa0>)
    PE5     ------> DFSDM1_CKIN3
    PD3     ------> DFSDM1_DATIN0
    PD4     ------> DFSDM1_CKIN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b6:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_DFSDM1;
 80016b8:	260a      	movs	r6, #10
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80016ba:	2730      	movs	r7, #48	; 0x30
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016be:	a903      	add	r1, sp, #12
 80016c0:	481c      	ldr	r0, [pc, #112]	; (8001734 <HAL_DFSDM_ChannelMspInit+0xa4>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016c2:	f042 0210 	orr.w	r2, r2, #16
 80016c6:	631a      	str	r2, [r3, #48]	; 0x30
 80016c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016ca:	f002 0210 	and.w	r2, r2, #16
 80016ce:	9201      	str	r2, [sp, #4]
 80016d0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016d4:	f042 0208 	orr.w	r2, r2, #8
 80016d8:	631a      	str	r2, [r3, #48]	; 0x30
 80016da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_DFSDM1;
 80016dc:	9607      	str	r6, [sp, #28]

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80016de:	2618      	movs	r6, #24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016e0:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80016e4:	9703      	str	r7, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e6:	9504      	str	r5, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016e8:	9302      	str	r3, [sp, #8]
 80016ea:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016ec:	f001 fbaa 	bl	8002e44 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80016f2:	2206      	movs	r2, #6
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016f4:	a903      	add	r1, sp, #12
 80016f6:	4810      	ldr	r0, [pc, #64]	; (8001738 <HAL_DFSDM_ChannelMspInit+0xa8>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fa:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fc:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80016fe:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001700:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001702:	f001 fb9f 	bl	8002e44 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001706:	6823      	ldr	r3, [r4, #0]
 8001708:	3301      	adds	r3, #1
 800170a:	6023      	str	r3, [r4, #0]
  }
}
 800170c:	b009      	add	sp, #36	; 0x24
 800170e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001710:	4b07      	ldr	r3, [pc, #28]	; (8001730 <HAL_DFSDM_ChannelMspInit+0xa0>)
 8001712:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001714:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001718:	645a      	str	r2, [r3, #68]	; 0x44
 800171a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800171c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001720:	9300      	str	r3, [sp, #0]
 8001722:	9b00      	ldr	r3, [sp, #0]
 8001724:	e7c6      	b.n	80016b4 <HAL_DFSDM_ChannelMspInit+0x24>
 8001726:	bf00      	nop
 8001728:	200000f0 	.word	0x200000f0
 800172c:	200000f4 	.word	0x200000f4
 8001730:	40023800 	.word	0x40023800
 8001734:	40021000 	.word	0x40021000
 8001738:	40020c00 	.word	0x40020c00

0800173c <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800173c:	4b1b      	ldr	r3, [pc, #108]	; (80017ac <MX_DMA_Init+0x70>)
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800173e:	2200      	movs	r2, #0
 8001740:	2105      	movs	r1, #5
 8001742:	200d      	movs	r0, #13
{
 8001744:	b510      	push	{r4, lr}
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001746:	6b1c      	ldr	r4, [r3, #48]	; 0x30
{
 8001748:	b082      	sub	sp, #8
  __HAL_RCC_DMA2_CLK_ENABLE();
 800174a:	f444 0480 	orr.w	r4, r4, #4194304	; 0x400000
 800174e:	631c      	str	r4, [r3, #48]	; 0x30
 8001750:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8001752:	f404 0480 	and.w	r4, r4, #4194304	; 0x400000
 8001756:	9400      	str	r4, [sp, #0]
 8001758:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800175a:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 800175c:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
 8001760:	631c      	str	r4, [r3, #48]	; 0x30
 8001762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001764:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001768:	9301      	str	r3, [sp, #4]
 800176a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800176c:	f000 ff8a 	bl	8002684 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001770:	200d      	movs	r0, #13
 8001772:	f000 ffc1 	bl	80026f8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 6, 0);
 8001776:	2200      	movs	r2, #0
 8001778:	2106      	movs	r1, #6
 800177a:	2038      	movs	r0, #56	; 0x38
 800177c:	f000 ff82 	bl	8002684 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001780:	2038      	movs	r0, #56	; 0x38
 8001782:	f000 ffb9 	bl	80026f8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 6, 0);
 8001786:	2200      	movs	r2, #0
 8001788:	2106      	movs	r1, #6
 800178a:	2039      	movs	r0, #57	; 0x39
 800178c:	f000 ff7a 	bl	8002684 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001790:	2039      	movs	r0, #57	; 0x39
 8001792:	f000 ffb1 	bl	80026f8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001796:	2200      	movs	r2, #0
 8001798:	2105      	movs	r1, #5
 800179a:	203a      	movs	r0, #58	; 0x3a
 800179c:	f000 ff72 	bl	8002684 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80017a0:	203a      	movs	r0, #58	; 0x3a
 80017a2:	f000 ffa9 	bl	80026f8 <HAL_NVIC_EnableIRQ>

}
 80017a6:	b002      	add	sp, #8
 80017a8:	bd10      	pop	{r4, pc}
 80017aa:	bf00      	nop
 80017ac:	40023800 	.word	0x40023800

080017b0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80017b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017b2:	b0af      	sub	sp, #188	; 0xbc
       
  /* USER CODE END Init */

  /* Create the mutex(es) */
  /* definition and creation of buzzerMutex */
  osMutexDef(buzzerMutex);
 80017b4:	2500      	movs	r5, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the thread(s) */
  /* definition and creation of enchallTask */
  osThreadDef(enchallTask, StartenchallTask, osPriorityNormal, 0, 128);
 80017b6:	4c52      	ldr	r4, [pc, #328]	; (8001900 <MX_FREERTOS_Init+0x150>)
  osMutexDef(buzzerMutex);
 80017b8:	a82e      	add	r0, sp, #184	; 0xb8
  osThreadDef(enchallTask, StartenchallTask, osPriorityNormal, 0, 128);
 80017ba:	ae0b      	add	r6, sp, #44	; 0x2c
 80017bc:	4627      	mov	r7, r4
  osMutexDef(buzzerMutex);
 80017be:	f840 5db8 	str.w	r5, [r0, #-184]!
  buzzerMutexHandle = osMutexCreate(osMutex(buzzerMutex));
 80017c2:	f003 fc59 	bl	8005078 <osMutexCreate>
 80017c6:	4b4f      	ldr	r3, [pc, #316]	; (8001904 <MX_FREERTOS_Init+0x154>)
 80017c8:	6018      	str	r0, [r3, #0]
  osThreadDef(enchallTask, StartenchallTask, osPriorityNormal, 0, 128);
 80017ca:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80017cc:	683f      	ldr	r7, [r7, #0]
 80017ce:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  enchallTaskHandle = osThreadCreate(osThread(enchallTask), NULL);
 80017d0:	4629      	mov	r1, r5
 80017d2:	a80b      	add	r0, sp, #44	; 0x2c
  osThreadDef(enchallTask, StartenchallTask, osPriorityNormal, 0, 128);
 80017d4:	6037      	str	r7, [r6, #0]
  enchallTaskHandle = osThreadCreate(osThread(enchallTask), NULL);
 80017d6:	f003 fc2f 	bl	8005038 <osThreadCreate>

  /* definition and creation of controlTask */
  osThreadDef(controlTask, StartcontrolTask, osPriorityAboveNormal, 0, 128);
 80017da:	f104 0714 	add.w	r7, r4, #20
  enchallTaskHandle = osThreadCreate(osThread(enchallTask), NULL);
 80017de:	4b4a      	ldr	r3, [pc, #296]	; (8001908 <MX_FREERTOS_Init+0x158>)
  osThreadDef(controlTask, StartcontrolTask, osPriorityAboveNormal, 0, 128);
 80017e0:	ae10      	add	r6, sp, #64	; 0x40
  enchallTaskHandle = osThreadCreate(osThread(enchallTask), NULL);
 80017e2:	6018      	str	r0, [r3, #0]
  osThreadDef(controlTask, StartcontrolTask, osPriorityAboveNormal, 0, 128);
 80017e4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80017e6:	683f      	ldr	r7, [r7, #0]
 80017e8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  controlTaskHandle = osThreadCreate(osThread(controlTask), NULL);
 80017ea:	4629      	mov	r1, r5
 80017ec:	a810      	add	r0, sp, #64	; 0x40
  osThreadDef(controlTask, StartcontrolTask, osPriorityAboveNormal, 0, 128);
 80017ee:	6037      	str	r7, [r6, #0]
  controlTaskHandle = osThreadCreate(osThread(controlTask), NULL);
 80017f0:	f003 fc22 	bl	8005038 <osThreadCreate>

  /* definition and creation of ledblueTask */
  osThreadDef(ledblueTask, StartledblueTask, osPriorityIdle, 0, 128);
 80017f4:	f104 0728 	add.w	r7, r4, #40	; 0x28
  controlTaskHandle = osThreadCreate(osThread(controlTask), NULL);
 80017f8:	4b44      	ldr	r3, [pc, #272]	; (800190c <MX_FREERTOS_Init+0x15c>)
  osThreadDef(ledblueTask, StartledblueTask, osPriorityIdle, 0, 128);
 80017fa:	ae15      	add	r6, sp, #84	; 0x54
  controlTaskHandle = osThreadCreate(osThread(controlTask), NULL);
 80017fc:	6018      	str	r0, [r3, #0]
  osThreadDef(ledblueTask, StartledblueTask, osPriorityIdle, 0, 128);
 80017fe:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8001800:	683f      	ldr	r7, [r7, #0]
 8001802:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  ledblueTaskHandle = osThreadCreate(osThread(ledblueTask), NULL);
 8001804:	4629      	mov	r1, r5
 8001806:	a815      	add	r0, sp, #84	; 0x54
  osThreadDef(ledblueTask, StartledblueTask, osPriorityIdle, 0, 128);
 8001808:	6037      	str	r7, [r6, #0]
  ledblueTaskHandle = osThreadCreate(osThread(ledblueTask), NULL);
 800180a:	f003 fc15 	bl	8005038 <osThreadCreate>

  /* definition and creation of ledgreenTask */
  osThreadDef(ledgreenTask, StartledgreenTask, osPriorityIdle, 0, 128);
 800180e:	f104 073c 	add.w	r7, r4, #60	; 0x3c
  ledblueTaskHandle = osThreadCreate(osThread(ledblueTask), NULL);
 8001812:	4b3f      	ldr	r3, [pc, #252]	; (8001910 <MX_FREERTOS_Init+0x160>)
  osThreadDef(ledgreenTask, StartledgreenTask, osPriorityIdle, 0, 128);
 8001814:	ae1a      	add	r6, sp, #104	; 0x68
  ledblueTaskHandle = osThreadCreate(osThread(ledblueTask), NULL);
 8001816:	6018      	str	r0, [r3, #0]
  osThreadDef(ledgreenTask, StartledgreenTask, osPriorityIdle, 0, 128);
 8001818:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800181a:	683f      	ldr	r7, [r7, #0]
 800181c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  ledgreenTaskHandle = osThreadCreate(osThread(ledgreenTask), NULL);
 800181e:	4629      	mov	r1, r5
 8001820:	a81a      	add	r0, sp, #104	; 0x68
  osThreadDef(ledgreenTask, StartledgreenTask, osPriorityIdle, 0, 128);
 8001822:	6037      	str	r7, [r6, #0]
  ledgreenTaskHandle = osThreadCreate(osThread(ledgreenTask), NULL);
 8001824:	f003 fc08 	bl	8005038 <osThreadCreate>

  /* definition and creation of iwdgTask */
  osThreadDef(iwdgTask, StartiwdgTask, osPriorityIdle, 0, 128);
 8001828:	f104 0750 	add.w	r7, r4, #80	; 0x50
  ledgreenTaskHandle = osThreadCreate(osThread(ledgreenTask), NULL);
 800182c:	4b39      	ldr	r3, [pc, #228]	; (8001914 <MX_FREERTOS_Init+0x164>)
  osThreadDef(iwdgTask, StartiwdgTask, osPriorityIdle, 0, 128);
 800182e:	ae1f      	add	r6, sp, #124	; 0x7c
  ledgreenTaskHandle = osThreadCreate(osThread(ledgreenTask), NULL);
 8001830:	6018      	str	r0, [r3, #0]
  osThreadDef(iwdgTask, StartiwdgTask, osPriorityIdle, 0, 128);
 8001832:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8001834:	683f      	ldr	r7, [r7, #0]
 8001836:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  iwdgTaskHandle = osThreadCreate(osThread(iwdgTask), NULL);
 8001838:	4629      	mov	r1, r5
 800183a:	a81f      	add	r0, sp, #124	; 0x7c
  osThreadDef(iwdgTask, StartiwdgTask, osPriorityIdle, 0, 128);
 800183c:	6037      	str	r7, [r6, #0]
  iwdgTaskHandle = osThreadCreate(osThread(iwdgTask), NULL);
 800183e:	f003 fbfb 	bl	8005038 <osThreadCreate>

  /* definition and creation of buzzertoneTask */
  osThreadDef(buzzertoneTask, StartbuzzertoneTask, osPriorityIdle, 0, 128);
 8001842:	f104 0764 	add.w	r7, r4, #100	; 0x64
  iwdgTaskHandle = osThreadCreate(osThread(iwdgTask), NULL);
 8001846:	4b34      	ldr	r3, [pc, #208]	; (8001918 <MX_FREERTOS_Init+0x168>)
  osThreadDef(buzzertoneTask, StartbuzzertoneTask, osPriorityIdle, 0, 128);
 8001848:	ae24      	add	r6, sp, #144	; 0x90
  iwdgTaskHandle = osThreadCreate(osThread(iwdgTask), NULL);
 800184a:	6018      	str	r0, [r3, #0]
  osThreadDef(buzzertoneTask, StartbuzzertoneTask, osPriorityIdle, 0, 128);
 800184c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800184e:	683f      	ldr	r7, [r7, #0]
 8001850:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  buzzertoneTaskHandle = osThreadCreate(osThread(buzzertoneTask), NULL);
 8001852:	4629      	mov	r1, r5
 8001854:	a824      	add	r0, sp, #144	; 0x90
  osThreadDef(buzzertoneTask, StartbuzzertoneTask, osPriorityIdle, 0, 128);
 8001856:	6037      	str	r7, [r6, #0]
  buzzertoneTaskHandle = osThreadCreate(osThread(buzzertoneTask), NULL);
 8001858:	f003 fbee 	bl	8005038 <osThreadCreate>

  /* definition and creation of buzzerrythmTask */
  osThreadDef(buzzerrythmTask, StartbuzzerrythmTask, osPriorityIdle, 0, 128);
 800185c:	f104 0778 	add.w	r7, r4, #120	; 0x78
  buzzertoneTaskHandle = osThreadCreate(osThread(buzzertoneTask), NULL);
 8001860:	4b2e      	ldr	r3, [pc, #184]	; (800191c <MX_FREERTOS_Init+0x16c>)
  osThreadDef(buzzerrythmTask, StartbuzzerrythmTask, osPriorityIdle, 0, 128);
 8001862:	ae29      	add	r6, sp, #164	; 0xa4
  buzzertoneTaskHandle = osThreadCreate(osThread(buzzertoneTask), NULL);
 8001864:	6018      	str	r0, [r3, #0]
  osThreadDef(buzzerrythmTask, StartbuzzerrythmTask, osPriorityIdle, 0, 128);
 8001866:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8001868:	683f      	ldr	r7, [r7, #0]
 800186a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  buzzerrythmTaskHandle = osThreadCreate(osThread(buzzerrythmTask), NULL);
 800186c:	4629      	mov	r1, r5
 800186e:	a829      	add	r0, sp, #164	; 0xa4
  osThreadDef(buzzerrythmTask, StartbuzzerrythmTask, osPriorityIdle, 0, 128);
 8001870:	6037      	str	r7, [r6, #0]
  buzzerrythmTaskHandle = osThreadCreate(osThread(buzzerrythmTask), NULL);
 8001872:	f003 fbe1 	bl	8005038 <osThreadCreate>
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the queue(s) */
  /* definition and creation of buzzerQueue */
  osMessageQDef(buzzerQueue, 1, uint16_t);
 8001876:	f104 028c 	add.w	r2, r4, #140	; 0x8c
  buzzerrythmTaskHandle = osThreadCreate(osThread(buzzerrythmTask), NULL);
 800187a:	4929      	ldr	r1, [pc, #164]	; (8001920 <MX_FREERTOS_Init+0x170>)
  osMessageQDef(buzzerQueue, 1, uint16_t);
 800187c:	ab01      	add	r3, sp, #4
  buzzerrythmTaskHandle = osThreadCreate(osThread(buzzerrythmTask), NULL);
 800187e:	6008      	str	r0, [r1, #0]
  osMessageQDef(buzzerQueue, 1, uint16_t);
 8001880:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001884:	e883 0003 	stmia.w	r3, {r0, r1}
  buzzerQueueHandle = osMessageCreate(osMessageQ(buzzerQueue), NULL);
 8001888:	4629      	mov	r1, r5
 800188a:	4618      	mov	r0, r3
 800188c:	f003 fbf8 	bl	8005080 <osMessageCreate>

  /* definition and creation of rythmQueue */
  osMessageQDef(rythmQueue, 32, uint16_t);
 8001890:	f104 0294 	add.w	r2, r4, #148	; 0x94
  buzzerQueueHandle = osMessageCreate(osMessageQ(buzzerQueue), NULL);
 8001894:	4923      	ldr	r1, [pc, #140]	; (8001924 <MX_FREERTOS_Init+0x174>)
  osMessageQDef(rythmQueue, 32, uint16_t);
 8001896:	ab03      	add	r3, sp, #12
  buzzerQueueHandle = osMessageCreate(osMessageQ(buzzerQueue), NULL);
 8001898:	6008      	str	r0, [r1, #0]
  osMessageQDef(rythmQueue, 32, uint16_t);
 800189a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800189e:	e883 0003 	stmia.w	r3, {r0, r1}
  rythmQueueHandle = osMessageCreate(osMessageQ(rythmQueue), NULL);
 80018a2:	4629      	mov	r1, r5
 80018a4:	4618      	mov	r0, r3
 80018a6:	f003 fbeb 	bl	8005080 <osMessageCreate>

  /* definition and creation of enchallQueue */
  osMessageQDef(enchallQueue, 1, ENCHD);
 80018aa:	f104 029c 	add.w	r2, r4, #156	; 0x9c
  rythmQueueHandle = osMessageCreate(osMessageQ(rythmQueue), NULL);
 80018ae:	491e      	ldr	r1, [pc, #120]	; (8001928 <MX_FREERTOS_Init+0x178>)
  osMessageQDef(enchallQueue, 1, ENCHD);
 80018b0:	ab05      	add	r3, sp, #20
  rythmQueueHandle = osMessageCreate(osMessageQ(rythmQueue), NULL);
 80018b2:	6008      	str	r0, [r1, #0]
  osMessageQDef(enchallQueue, 1, ENCHD);
 80018b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018b8:	e883 0003 	stmia.w	r3, {r0, r1}
  enchallQueueHandle = osMessageCreate(osMessageQ(enchallQueue), NULL);
 80018bc:	4629      	mov	r1, r5
 80018be:	4618      	mov	r0, r3
 80018c0:	f003 fbde 	bl	8005080 <osMessageCreate>

  /* definition and creation of shuntQueue */
  osMessageQDef(shuntQueue, 1, CURDATA);
 80018c4:	f104 02a4 	add.w	r2, r4, #164	; 0xa4
  enchallQueueHandle = osMessageCreate(osMessageQ(enchallQueue), NULL);
 80018c8:	4918      	ldr	r1, [pc, #96]	; (800192c <MX_FREERTOS_Init+0x17c>)
  osMessageQDef(shuntQueue, 1, CURDATA);
 80018ca:	ab07      	add	r3, sp, #28
  shuntQueueHandle = osMessageCreate(osMessageQ(shuntQueue), NULL);

  /* definition and creation of conresQueue */
  osMessageQDef(conresQueue, 1, CONRES);
 80018cc:	34ac      	adds	r4, #172	; 0xac
  enchallQueueHandle = osMessageCreate(osMessageQ(enchallQueue), NULL);
 80018ce:	6008      	str	r0, [r1, #0]
  osMessageQDef(shuntQueue, 1, CURDATA);
 80018d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018d4:	e883 0003 	stmia.w	r3, {r0, r1}
  shuntQueueHandle = osMessageCreate(osMessageQ(shuntQueue), NULL);
 80018d8:	4629      	mov	r1, r5
 80018da:	4618      	mov	r0, r3
 80018dc:	f003 fbd0 	bl	8005080 <osMessageCreate>
 80018e0:	4a13      	ldr	r2, [pc, #76]	; (8001930 <MX_FREERTOS_Init+0x180>)
  osMessageQDef(conresQueue, 1, CONRES);
 80018e2:	ab09      	add	r3, sp, #36	; 0x24
  shuntQueueHandle = osMessageCreate(osMessageQ(shuntQueue), NULL);
 80018e4:	6010      	str	r0, [r2, #0]
  osMessageQDef(conresQueue, 1, CONRES);
 80018e6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80018ea:	e883 0003 	stmia.w	r3, {r0, r1}
  conresQueueHandle = osMessageCreate(osMessageQ(conresQueue), NULL);
 80018ee:	4629      	mov	r1, r5
 80018f0:	4618      	mov	r0, r3
 80018f2:	f003 fbc5 	bl	8005080 <osMessageCreate>
 80018f6:	4b0f      	ldr	r3, [pc, #60]	; (8001934 <MX_FREERTOS_Init+0x184>)
 80018f8:	6018      	str	r0, [r3, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */

  /* USER CODE END RTOS_QUEUES */
}
 80018fa:	b02f      	add	sp, #188	; 0xbc
 80018fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018fe:	bf00      	nop
 8001900:	08007668 	.word	0x08007668
 8001904:	20004064 	.word	0x20004064
 8001908:	20004060 	.word	0x20004060
 800190c:	2000406c 	.word	0x2000406c
 8001910:	20004074 	.word	0x20004074
 8001914:	20004070 	.word	0x20004070
 8001918:	2000407c 	.word	0x2000407c
 800191c:	20004054 	.word	0x20004054
 8001920:	20004080 	.word	0x20004080
 8001924:	20004058 	.word	0x20004058
 8001928:	2000405c 	.word	0x2000405c
 800192c:	20004068 	.word	0x20004068
 8001930:	20004078 	.word	0x20004078
 8001934:	20004050 	.word	0x20004050

08001938 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800193c:	4b3d      	ldr	r3, [pc, #244]	; (8001a34 <MX_GPIO_Init+0xfc>)
{
 800193e:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001940:	2400      	movs	r4, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);

  /*Configure GPIO pin : PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001942:	2501      	movs	r5, #1
  HAL_GPIO_WritePin(GPIOE, LEDBLUE_Pin|LEDGREEN_Pin, GPIO_PIN_RESET);
 8001944:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 8001a40 <MX_GPIO_Init+0x108>
 8001948:	210c      	movs	r1, #12
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_WritePin(GPIOE, LEDBLUE_Pin|LEDGREEN_Pin, GPIO_PIN_RESET);
 800194c:	4622      	mov	r2, r4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194e:	9407      	str	r4, [sp, #28]
 8001950:	9409      	str	r4, [sp, #36]	; 0x24
 8001952:	940a      	str	r4, [sp, #40]	; 0x28
 8001954:	940b      	str	r4, [sp, #44]	; 0x2c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001956:	6b18      	ldr	r0, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001958:	4e37      	ldr	r6, [pc, #220]	; (8001a38 <MX_GPIO_Init+0x100>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800195a:	f040 0010 	orr.w	r0, r0, #16
 800195e:	6318      	str	r0, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOE, LEDBLUE_Pin|LEDGREEN_Pin, GPIO_PIN_RESET);
 8001960:	4640      	mov	r0, r8
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001962:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8001964:	f007 0710 	and.w	r7, r7, #16
 8001968:	9701      	str	r7, [sp, #4]
 800196a:	9f01      	ldr	r7, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800196c:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 800196e:	f047 0780 	orr.w	r7, r7, #128	; 0x80
 8001972:	631f      	str	r7, [r3, #48]	; 0x30
 8001974:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8001976:	f007 0780 	and.w	r7, r7, #128	; 0x80
 800197a:	9702      	str	r7, [sp, #8]
 800197c:	9f02      	ldr	r7, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800197e:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8001980:	f047 0704 	orr.w	r7, r7, #4
 8001984:	631f      	str	r7, [r3, #48]	; 0x30
 8001986:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8001988:	f007 0704 	and.w	r7, r7, #4
 800198c:	9703      	str	r7, [sp, #12]
 800198e:	9f03      	ldr	r7, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001990:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8001992:	432f      	orrs	r7, r5
 8001994:	631f      	str	r7, [r3, #48]	; 0x30
 8001996:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8001998:	402f      	ands	r7, r5
 800199a:	9704      	str	r7, [sp, #16]
 800199c:	9f04      	ldr	r7, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800199e:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 80019a0:	f047 0702 	orr.w	r7, r7, #2
 80019a4:	631f      	str	r7, [r3, #48]	; 0x30
 80019a6:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 80019a8:	f007 0702 	and.w	r7, r7, #2
 80019ac:	9705      	str	r7, [sp, #20]
 80019ae:	9f05      	ldr	r7, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019b0:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 80019b2:	f047 0708 	orr.w	r7, r7, #8
 80019b6:	631f      	str	r7, [r3, #48]	; 0x30
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(IMUCS_GPIO_Port, IMUCS_Pin, GPIO_PIN_RESET);
 80019ba:	4f20      	ldr	r7, [pc, #128]	; (8001a3c <MX_GPIO_Init+0x104>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019bc:	f003 0308 	and.w	r3, r3, #8
 80019c0:	9306      	str	r3, [sp, #24]
 80019c2:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOE, LEDBLUE_Pin|LEDGREEN_Pin, GPIO_PIN_RESET);
 80019c4:	f001 fb68 	bl	8003098 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80019c8:	4622      	mov	r2, r4
 80019ca:	4630      	mov	r0, r6
 80019cc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80019d0:	f001 fb62 	bl	8003098 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IMUCS_GPIO_Port, IMUCS_Pin, GPIO_PIN_RESET);
 80019d4:	4622      	mov	r2, r4
 80019d6:	4638      	mov	r0, r7
 80019d8:	2140      	movs	r1, #64	; 0x40
 80019da:	f001 fb5d 	bl	8003098 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LEDBLUE_Pin|LEDGREEN_Pin;
 80019de:	220c      	movs	r2, #12
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80019e0:	2311      	movs	r3, #17
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019e2:	4640      	mov	r0, r8
 80019e4:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = LEDBLUE_Pin|LEDGREEN_Pin;
 80019e6:	9207      	str	r2, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80019e8:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ea:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ec:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019ee:	f001 fa29 	bl	8002e44 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80019f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019f6:	a907      	add	r1, sp, #28
 80019f8:	4630      	mov	r0, r6
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80019fc:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fe:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a00:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a02:	f001 fa1f 	bl	8002e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001a06:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a0a:	2302      	movs	r3, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a0c:	4630      	mov	r0, r6
 8001a0e:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001a10:	9207      	str	r2, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a12:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a14:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a16:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a18:	f001 fa14 	bl	8002e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IMUCS_Pin;
 8001a1c:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
  HAL_GPIO_Init(IMUCS_GPIO_Port, &GPIO_InitStruct);
 8001a1e:	a907      	add	r1, sp, #28
 8001a20:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a22:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a24:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001a26:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = IMUCS_Pin;
 8001a28:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(IMUCS_GPIO_Port, &GPIO_InitStruct);
 8001a2a:	f001 fa0b 	bl	8002e44 <HAL_GPIO_Init>

}
 8001a2e:	b00c      	add	sp, #48	; 0x30
 8001a30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a34:	40023800 	.word	0x40023800
 8001a38:	40020800 	.word	0x40020800
 8001a3c:	40020400 	.word	0x40020400
 8001a40:	40021000 	.word	0x40021000

08001a44 <MX_I2C4_Init>:

I2C_HandleTypeDef hi2c4;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8001a44:	b538      	push	{r3, r4, r5, lr}

  hi2c4.Instance = I2C4;
 8001a46:	4b13      	ldr	r3, [pc, #76]	; (8001a94 <MX_I2C4_Init+0x50>)
  hi2c4.Init.Timing = 0x20404768;
  hi2c4.Init.OwnAddress1 = 0;
 8001a48:	2200      	movs	r2, #0
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a4a:	2101      	movs	r1, #1
  hi2c4.Instance = I2C4;
 8001a4c:	4d12      	ldr	r5, [pc, #72]	; (8001a98 <MX_I2C4_Init+0x54>)
  hi2c4.Init.Timing = 0x20404768;
 8001a4e:	4c13      	ldr	r4, [pc, #76]	; (8001a9c <MX_I2C4_Init+0x58>)
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c4.Init.OwnAddress2 = 0;
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001a50:	4618      	mov	r0, r3
  hi2c4.Instance = I2C4;
 8001a52:	601d      	str	r5, [r3, #0]
  hi2c4.Init.Timing = 0x20404768;
 8001a54:	605c      	str	r4, [r3, #4]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a56:	60d9      	str	r1, [r3, #12]
  hi2c4.Init.OwnAddress1 = 0;
 8001a58:	609a      	str	r2, [r3, #8]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a5a:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001a5c:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a5e:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a60:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a62:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001a64:	f001 fb20 	bl	80030a8 <HAL_I2C_Init>
 8001a68:	b988      	cbnz	r0, 8001a8e <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
  }
  /**Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	4809      	ldr	r0, [pc, #36]	; (8001a94 <MX_I2C4_Init+0x50>)
 8001a6e:	f001 fb71 	bl	8003154 <HAL_I2CEx_ConfigAnalogFilter>
 8001a72:	b948      	cbnz	r0, 8001a88 <MX_I2C4_Init+0x44>
  {
    Error_Handler();
  }
  /**Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001a74:	2100      	movs	r1, #0
 8001a76:	4807      	ldr	r0, [pc, #28]	; (8001a94 <MX_I2C4_Init+0x50>)
 8001a78:	f001 fb94 	bl	80031a4 <HAL_I2CEx_ConfigDigitalFilter>
 8001a7c:	b900      	cbnz	r0, 8001a80 <MX_I2C4_Init+0x3c>
 8001a7e:	bd38      	pop	{r3, r4, r5, pc}
  {
    Error_Handler();
  }

}
 8001a80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8001a84:	f000 b91a 	b.w	8001cbc <Error_Handler>
    Error_Handler();
 8001a88:	f000 f918 	bl	8001cbc <Error_Handler>
 8001a8c:	e7f2      	b.n	8001a74 <MX_I2C4_Init+0x30>
    Error_Handler();
 8001a8e:	f000 f915 	bl	8001cbc <Error_Handler>
 8001a92:	e7ea      	b.n	8001a6a <MX_I2C4_Init+0x26>
 8001a94:	20004084 	.word	0x20004084
 8001a98:	40006000 	.word	0x40006000
 8001a9c:	20404768 	.word	0x20404768

08001aa0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(i2cHandle->Instance==I2C4)
 8001aa0:	6801      	ldr	r1, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa2:	2300      	movs	r3, #0
  if(i2cHandle->Instance==I2C4)
 8001aa4:	4a18      	ldr	r2, [pc, #96]	; (8001b08 <HAL_I2C_MspInit+0x68>)
{
 8001aa6:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(i2cHandle->Instance==I2C4)
 8001aa8:	4291      	cmp	r1, r2
{
 8001aaa:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aac:	9304      	str	r3, [sp, #16]
 8001aae:	9303      	str	r3, [sp, #12]
 8001ab0:	9305      	str	r3, [sp, #20]
 8001ab2:	9306      	str	r3, [sp, #24]
 8001ab4:	9307      	str	r3, [sp, #28]
  if(i2cHandle->Instance==I2C4)
 8001ab6:	d001      	beq.n	8001abc <HAL_I2C_MspInit+0x1c>
    __HAL_RCC_I2C4_CLK_ENABLE();
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8001ab8:	b009      	add	sp, #36	; 0x24
 8001aba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001abc:	4c13      	ldr	r4, [pc, #76]	; (8001b0c <HAL_I2C_MspInit+0x6c>)
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001abe:	f44f 5e40 	mov.w	lr, #12288	; 0x3000
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001ac2:	2204      	movs	r2, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ac4:	2712      	movs	r7, #18
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ac6:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ac8:	2601      	movs	r6, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aca:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001acc:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ace:	f043 0308 	orr.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ad2:	480f      	ldr	r0, [pc, #60]	; (8001b10 <HAL_I2C_MspInit+0x70>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ad4:	6323      	str	r3, [r4, #48]	; 0x30
 8001ad6:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001ad8:	f8cd e00c 	str.w	lr, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001adc:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ae0:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ae2:	9605      	str	r6, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ae4:	9301      	str	r3, [sp, #4]
 8001ae6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae8:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001aea:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001aec:	f001 f9aa 	bl	8002e44 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001af0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001af2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001af6:	6423      	str	r3, [r4, #64]	; 0x40
 8001af8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001afa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001afe:	9302      	str	r3, [sp, #8]
 8001b00:	9b02      	ldr	r3, [sp, #8]
}
 8001b02:	b009      	add	sp, #36	; 0x24
 8001b04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40006000 	.word	0x40006000
 8001b0c:	40023800 	.word	0x40023800
 8001b10:	40020c00 	.word	0x40020c00

08001b14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b16:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b18:	2234      	movs	r2, #52	; 0x34
 8001b1a:	2100      	movs	r1, #0
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b1c:	2402      	movs	r4, #2
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b1e:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b20:	2501      	movs	r5, #1
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b22:	f004 ff76 	bl	8006a12 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b26:	2300      	movs	r3, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b28:	2290      	movs	r2, #144	; 0x90
 8001b2a:	a814      	add	r0, sp, #80	; 0x50
 8001b2c:	4619      	mov	r1, r3
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b2e:	9302      	str	r3, [sp, #8]
 8001b30:	9303      	str	r3, [sp, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b32:	f44f 3680 	mov.w	r6, #65536	; 0x10000
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b36:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b38:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b3c:	9305      	str	r3, [sp, #20]
 8001b3e:	9306      	str	r3, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b40:	f004 ff67 	bl	8006a12 <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b44:	4a25      	ldr	r2, [pc, #148]	; (8001bdc <SystemClock_Config+0xc8>)
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 216;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b46:	a807      	add	r0, sp, #28
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b48:	4b25      	ldr	r3, [pc, #148]	; (8001be0 <SystemClock_Config+0xcc>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b4a:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001b4c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001b50:	6411      	str	r1, [r2, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001b52:	21d8      	movs	r1, #216	; 0xd8
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b54:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001b56:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8001b5a:	9200      	str	r2, [sp, #0]
 8001b5c:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001b64:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b66:	2204      	movs	r2, #4
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b68:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b6a:	9507      	str	r5, [sp, #28]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b6c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b70:	9608      	str	r6, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b72:	940d      	str	r4, [sp, #52]	; 0x34
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b74:	9301      	str	r3, [sp, #4]
 8001b76:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b78:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b7a:	970e      	str	r7, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b7c:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b7e:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001b80:	9110      	str	r1, [sp, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b82:	f001 fb73 	bl	800326c <HAL_RCC_OscConfig>
 8001b86:	b100      	cbz	r0, 8001b8a <SystemClock_Config+0x76>
 8001b88:	e7fe      	b.n	8001b88 <SystemClock_Config+0x74>
  {
    Error_Handler();
  }
  /**Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001b8a:	f001 fb33 	bl	80031f4 <HAL_PWREx_EnableOverDrive>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	b100      	cbz	r0, 8001b94 <SystemClock_Config+0x80>
 8001b92:	e7fe      	b.n	8001b92 <SystemClock_Config+0x7e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b94:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b98:	270f      	movs	r7, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b9a:	f44f 56a0 	mov.w	r6, #5120	; 0x1400

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001b9e:	a802      	add	r0, sp, #8
 8001ba0:	2107      	movs	r1, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ba2:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ba4:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ba6:	9702      	str	r7, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ba8:	9605      	str	r6, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001baa:	9206      	str	r2, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001bac:	f001 fd36 	bl	800361c <HAL_RCC_ClockConfig>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	b100      	cbz	r0, 8001bb6 <SystemClock_Config+0xa2>
 8001bb4:	e7fe      	b.n	8001bb4 <SystemClock_Config+0xa0>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1|RCC_PERIPHCLK_USART1
 8001bb6:	4e0b      	ldr	r6, [pc, #44]	; (8001be4 <SystemClock_Config+0xd0>)
                              |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_UART4
                              |RCC_PERIPHCLK_UART8|RCC_PERIPHCLK_I2C4;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 8001bb8:	2410      	movs	r4, #16
  PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_SYSCLK;
 8001bba:	2140      	movs	r1, #64	; 0x40
  PeriphClkInitStruct.Uart8ClockSelection = RCC_UART8CLKSOURCE_SYSCLK;
 8001bbc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
  PeriphClkInitStruct.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bc0:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 8001bc2:	9525      	str	r5, [sp, #148]	; 0x94
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001bc4:	9330      	str	r3, [sp, #192]	; 0xc0
  PeriphClkInitStruct.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001bc6:	9336      	str	r3, [sp, #216]	; 0xd8
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1|RCC_PERIPHCLK_USART1
 8001bc8:	9614      	str	r6, [sp, #80]	; 0x50
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 8001bca:	9427      	str	r4, [sp, #156]	; 0x9c
  PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_SYSCLK;
 8001bcc:	9128      	str	r1, [sp, #160]	; 0xa0
  PeriphClkInitStruct.Uart8ClockSelection = RCC_UART8CLKSOURCE_SYSCLK;
 8001bce:	922c      	str	r2, [sp, #176]	; 0xb0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bd0:	f001 fe64 	bl	800389c <HAL_RCCEx_PeriphCLKConfig>
 8001bd4:	b100      	cbz	r0, 8001bd8 <SystemClock_Config+0xc4>
 8001bd6:	e7fe      	b.n	8001bd6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
  }
}
 8001bd8:	b039      	add	sp, #228	; 0xe4
 8001bda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40007000 	.word	0x40007000
 8001be4:	08022340 	.word	0x08022340

08001be8 <main>:
{
 8001be8:	b580      	push	{r7, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001bea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001bee:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001bf2:	482c      	ldr	r0, [pc, #176]	; (8001ca4 <main+0xbc>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001bfa:	6943      	ldr	r3, [r0, #20]
 8001bfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c00:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001c02:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001c06:	f3bf 8f6f 	isb	sy
  #if (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
 8001c0a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001c0e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001c12:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8001c16:	f643 7ee0 	movw	lr, #16352	; 0x3fe0
 8001c1a:	f3c3 06c9 	ubfx	r6, r3, #3, #10

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001c1e:	f3c3 334e 	ubfx	r3, r3, #13, #15
 8001c22:	07b7      	lsls	r7, r6, #30
 8001c24:	015d      	lsls	r5, r3, #5
 8001c26:	ea05 040e 	and.w	r4, r5, lr
 8001c2a:	4639      	mov	r1, r7
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001c2c:	4632      	mov	r2, r6
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001c2e:	ea44 0301 	orr.w	r3, r4, r1
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways--);
 8001c32:	3a01      	subs	r2, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001c34:	f101 4140 	add.w	r1, r1, #3221225472	; 0xc0000000
 8001c38:	f8c0 3260 	str.w	r3, [r0, #608]	; 0x260
      } while (ways--);
 8001c3c:	1c53      	adds	r3, r2, #1
 8001c3e:	d1f6      	bne.n	8001c2e <main+0x46>
 8001c40:	3d20      	subs	r5, #32
    } while(sets--);
 8001c42:	f115 0f20 	cmn.w	r5, #32
 8001c46:	d1ee      	bne.n	8001c26 <main+0x3e>
 8001c48:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001c4c:	6943      	ldr	r3, [r0, #20]
 8001c4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c52:	6143      	str	r3, [r0, #20]
 8001c54:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001c58:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8001c5c:	f000 fcd6 	bl	800260c <HAL_Init>
  SystemClock_Config();
 8001c60:	f7ff ff58 	bl	8001b14 <SystemClock_Config>
  MX_GPIO_Init();
 8001c64:	f7ff fe68 	bl	8001938 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c68:	f7ff fd68 	bl	800173c <MX_DMA_Init>
  MX_DFSDM1_Init();
 8001c6c:	f7ff fbe8 	bl	8001440 <MX_DFSDM1_Init>
  MX_I2C4_Init();
 8001c70:	f7ff fee8 	bl	8001a44 <MX_I2C4_Init>
  MX_SPI1_Init();
 8001c74:	f000 f824 	bl	8001cc0 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001c78:	f000 fa8a 	bl	8002190 <MX_TIM1_Init>
  MX_UART4_Init();
 8001c7c:	f000 fb20 	bl	80022c0 <MX_UART4_Init>
  MX_UART8_Init();
 8001c80:	f000 fb48 	bl	8002314 <MX_UART8_Init>
  MX_USART1_UART_Init();
 8001c84:	f000 fb68 	bl	8002358 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001c88:	f000 fb88 	bl	800239c <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001c8c:	f000 f910 	bl	8001eb0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001c90:	f000 f9b6 	bl	8002000 <MX_TIM3_Init>
  SystemInitialization();
 8001c94:	f7ff fb24 	bl	80012e0 <SystemInitialization>
  MX_FREERTOS_Init();
 8001c98:	f7ff fd8a 	bl	80017b0 <MX_FREERTOS_Init>
  osKernelStart();
 8001c9c:	f003 f9c6 	bl	800502c <osKernelStart>
 8001ca0:	e7fe      	b.n	8001ca0 <main+0xb8>
 8001ca2:	bf00      	nop
 8001ca4:	e000ed00 	.word	0xe000ed00

08001ca8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001ca8:	6802      	ldr	r2, [r0, #0]
 8001caa:	4b03      	ldr	r3, [pc, #12]	; (8001cb8 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d000      	beq.n	8001cb2 <HAL_TIM_PeriodElapsedCallback+0xa>
 8001cb0:	4770      	bx	lr
    HAL_IncTick();
 8001cb2:	f000 bcc1 	b.w	8002638 <HAL_IncTick>
 8001cb6:	bf00      	nop
 8001cb8:	40000800 	.word	0x40000800

08001cbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cbc:	e7fe      	b.n	8001cbc <Error_Handler>
 8001cbe:	bf00      	nop

08001cc0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  hspi1.Instance = SPI1;
 8001cc2:	4a11      	ldr	r2, [pc, #68]	; (8001d08 <MX_SPI1_Init+0x48>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001cc4:	f44f 7082 	mov.w	r0, #260	; 0x104
  hspi1.Instance = SPI1;
 8001cc8:	4b10      	ldr	r3, [pc, #64]	; (8001d0c <MX_SPI1_Init+0x4c>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cca:	f44f 67e0 	mov.w	r7, #1792	; 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001cce:	f44f 7600 	mov.w	r6, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001cd2:	2530      	movs	r5, #48	; 0x30
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 8001cd4:	2407      	movs	r4, #7
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001cd6:	2108      	movs	r1, #8
  hspi1.Instance = SPI1;
 8001cd8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001cda:	2200      	movs	r2, #0
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001cdc:	6058      	str	r0, [r3, #4]
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001cde:	4618      	mov	r0, r3
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ce0:	60df      	str	r7, [r3, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ce2:	619e      	str	r6, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001ce4:	61dd      	str	r5, [r3, #28]
  hspi1.Init.CRCPolynomial = 7;
 8001ce6:	62dc      	str	r4, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ce8:	6359      	str	r1, [r3, #52]	; 0x34
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001cea:	609a      	str	r2, [r3, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cee:	615a      	str	r2, [r3, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cf0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cf2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cf4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001cf6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001cf8:	f002 f870 	bl	8003ddc <HAL_SPI_Init>
 8001cfc:	b900      	cbnz	r0, 8001d00 <MX_SPI1_Init+0x40>
 8001cfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  {
    Error_Handler();
  }

}
 8001d00:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    Error_Handler();
 8001d04:	f7ff bfda 	b.w	8001cbc <Error_Handler>
 8001d08:	40013000 	.word	0x40013000
 8001d0c:	200040d0 	.word	0x200040d0

08001d10 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 8001d10:	6802      	ldr	r2, [r0, #0]
 8001d12:	4b20      	ldr	r3, [pc, #128]	; (8001d94 <HAL_SPI_MspInit+0x84>)
{
 8001d14:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(spiHandle->Instance==SPI1)
 8001d16:	429a      	cmp	r2, r3
{
 8001d18:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1a:	f04f 0400 	mov.w	r4, #0
 8001d1e:	9404      	str	r4, [sp, #16]
 8001d20:	9403      	str	r4, [sp, #12]
 8001d22:	9405      	str	r4, [sp, #20]
 8001d24:	9406      	str	r4, [sp, #24]
 8001d26:	9407      	str	r4, [sp, #28]
  if(spiHandle->Instance==SPI1)
 8001d28:	d001      	beq.n	8001d2e <HAL_SPI_MspInit+0x1e>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001d2a:	b009      	add	sp, #36	; 0x24
 8001d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d2e:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d32:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d34:	2080      	movs	r0, #128	; 0x80
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d36:	2603      	movs	r6, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d3a:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d3c:	a903      	add	r1, sp, #12
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d3e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001d42:	645a      	str	r2, [r3, #68]	; 0x44
 8001d44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d46:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001d4a:	9200      	str	r2, [sp, #0]
 8001d4c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d50:	f042 0208 	orr.w	r2, r2, #8
 8001d54:	631a      	str	r2, [r3, #48]	; 0x30
 8001d56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d58:	f002 0208 	and.w	r2, r2, #8
 8001d5c:	9201      	str	r2, [sp, #4]
 8001d5e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d62:	433a      	orrs	r2, r7
 8001d64:	631a      	str	r2, [r3, #48]	; 0x30
 8001d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d68:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d6a:	403b      	ands	r3, r7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d6c:	480a      	ldr	r0, [pc, #40]	; (8001d98 <HAL_SPI_MspInit+0x88>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6e:	9704      	str	r7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d70:	9302      	str	r3, [sp, #8]
 8001d72:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d74:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d76:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d78:	f001 f864 	bl	8002e44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001d7c:	2318      	movs	r3, #24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d7e:	a903      	add	r1, sp, #12
 8001d80:	4806      	ldr	r0, [pc, #24]	; (8001d9c <HAL_SPI_MspInit+0x8c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d82:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d84:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d86:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d88:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001d8a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d8c:	f001 f85a 	bl	8002e44 <HAL_GPIO_Init>
}
 8001d90:	b009      	add	sp, #36	; 0x24
 8001d92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d94:	40013000 	.word	0x40013000
 8001d98:	40020c00 	.word	0x40020c00
 8001d9c:	40020400 	.word	0x40020400

08001da0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001da0:	4b0e      	ldr	r3, [pc, #56]	; (8001ddc <HAL_MspInit+0x3c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001da2:	2200      	movs	r2, #0
 8001da4:	210f      	movs	r1, #15
 8001da6:	f06f 0001 	mvn.w	r0, #1
{
 8001daa:	b510      	push	{r4, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dac:	6c1c      	ldr	r4, [r3, #64]	; 0x40
{
 8001dae:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8001db0:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 8001db4:	641c      	str	r4, [r3, #64]	; 0x40
 8001db6:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8001db8:	f004 5480 	and.w	r4, r4, #268435456	; 0x10000000
 8001dbc:	9400      	str	r4, [sp, #0]
 8001dbe:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dc0:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 8001dc2:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8001dc6:	645c      	str	r4, [r3, #68]	; 0x44
 8001dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dce:	9301      	str	r3, [sp, #4]
 8001dd0:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001dd2:	f000 fc57 	bl	8002684 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dd6:	b002      	add	sp, #8
 8001dd8:	bd10      	pop	{r4, pc}
 8001dda:	bf00      	nop
 8001ddc:	40023800 	.word	0x40023800

08001de0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de0:	b570      	push	{r4, r5, r6, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 8001de2:	4601      	mov	r1, r0
{
 8001de4:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 8001de6:	2200      	movs	r2, #0
 8001de8:	201e      	movs	r0, #30
 8001dea:	f000 fc4b 	bl	8002684 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn); 
 8001dee:	201e      	movs	r0, #30
 8001df0:	f000 fc82 	bl	80026f8 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001df4:	4b15      	ldr	r3, [pc, #84]	; (8001e4c <HAL_InitTick+0x6c>)
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001df6:	a901      	add	r1, sp, #4
 8001df8:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001dfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  
  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
   
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001dfc:	4e14      	ldr	r6, [pc, #80]	; (8001e50 <HAL_InitTick+0x70>)
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001dfe:	f042 0204 	orr.w	r2, r2, #4
  
  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001e02:	4c14      	ldr	r4, [pc, #80]	; (8001e54 <HAL_InitTick+0x74>)
 8001e04:	4d14      	ldr	r5, [pc, #80]	; (8001e58 <HAL_InitTick+0x78>)
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001e06:	641a      	str	r2, [r3, #64]	; 0x40
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	f003 0304 	and.w	r3, r3, #4
 8001e0e:	9302      	str	r3, [sp, #8]
 8001e10:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e12:	f001 fd21 	bl	8003858 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001e16:	f001 fcff 	bl	8003818 <HAL_RCC_GetPCLK1Freq>
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
  htim4.Init.Prescaler = uwPrescalerValue;
  htim4.Init.ClockDivision = 0;
 8001e1a:	2200      	movs	r2, #0
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001e1c:	0043      	lsls	r3, r0, #1
  htim4.Init.Period = (1000000 / 1000) - 1;
 8001e1e:	f240 31e7 	movw	r1, #999	; 0x3e7
  htim4.Instance = TIM4;
 8001e22:	6025      	str	r5, [r4, #0]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001e24:	fba6 0303 	umull	r0, r3, r6, r3
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001e28:	4620      	mov	r0, r4
  htim4.Init.Period = (1000000 / 1000) - 1;
 8001e2a:	60e1      	str	r1, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001e2c:	0c9b      	lsrs	r3, r3, #18
  htim4.Init.ClockDivision = 0;
 8001e2e:	6122      	str	r2, [r4, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e30:	60a2      	str	r2, [r4, #8]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001e32:	3b01      	subs	r3, #1
  htim4.Init.Prescaler = uwPrescalerValue;
 8001e34:	6063      	str	r3, [r4, #4]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001e36:	f002 f833 	bl	8003ea0 <HAL_TIM_Base_Init>
 8001e3a:	b110      	cbz	r0, 8001e42 <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001e3c:	2001      	movs	r0, #1
}
 8001e3e:	b008      	add	sp, #32
 8001e40:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_TIM_Base_Start_IT(&htim4);
 8001e42:	4620      	mov	r0, r4
 8001e44:	f002 f8e2 	bl	800400c <HAL_TIM_Base_Start_IT>
}
 8001e48:	b008      	add	sp, #32
 8001e4a:	bd70      	pop	{r4, r5, r6, pc}
 8001e4c:	40023800 	.word	0x40023800
 8001e50:	431bde83 	.word	0x431bde83
 8001e54:	20004134 	.word	0x20004134
 8001e58:	40000800 	.word	0x40000800

08001e5c <NMI_Handler>:
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop

08001e60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e60:	e7fe      	b.n	8001e60 <HardFault_Handler>
 8001e62:	bf00      	nop

08001e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e64:	e7fe      	b.n	8001e64 <MemManage_Handler>
 8001e66:	bf00      	nop

08001e68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e68:	e7fe      	b.n	8001e68 <BusFault_Handler>
 8001e6a:	bf00      	nop

08001e6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e6c:	e7fe      	b.n	8001e6c <UsageFault_Handler>
 8001e6e:	bf00      	nop

08001e70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop

08001e74 <DMA1_Stream2_IRQHandler>:
void DMA1_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
   HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001e74:	4801      	ldr	r0, [pc, #4]	; (8001e7c <DMA1_Stream2_IRQHandler+0x8>)
 8001e76:	f000 bf15 	b.w	8002ca4 <HAL_DMA_IRQHandler>
 8001e7a:	bf00      	nop
 8001e7c:	20004234 	.word	0x20004234

08001e80 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001e80:	4801      	ldr	r0, [pc, #4]	; (8001e88 <TIM4_IRQHandler+0x8>)
 8001e82:	f002 ba6b 	b.w	800435c <HAL_TIM_IRQHandler>
 8001e86:	bf00      	nop
 8001e88:	20004134 	.word	0x20004134

08001e8c <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8001e8c:	4801      	ldr	r0, [pc, #4]	; (8001e94 <DMA2_Stream0_IRQHandler+0x8>)
 8001e8e:	f000 bf09 	b.w	8002ca4 <HAL_DMA_IRQHandler>
 8001e92:	bf00      	nop
 8001e94:	20003f64 	.word	0x20003f64

08001e98 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt1);
 8001e98:	4801      	ldr	r0, [pc, #4]	; (8001ea0 <DMA2_Stream1_IRQHandler+0x8>)
 8001e9a:	f000 bf03 	b.w	8002ca4 <HAL_DMA_IRQHandler>
 8001e9e:	bf00      	nop
 8001ea0:	20003f04 	.word	0x20003f04

08001ea4 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001ea4:	4801      	ldr	r0, [pc, #4]	; (8001eac <DMA2_Stream2_IRQHandler+0x8>)
 8001ea6:	f000 befd 	b.w	8002ca4 <HAL_DMA_IRQHandler>
 8001eaa:	bf00      	nop
 8001eac:	20004304 	.word	0x20004304

08001eb0 <MX_TIM2_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  TIM_MasterConfigTypeDef sMasterConfig = {0};
  TIM_OC_InitTypeDef sConfigOC = {0};

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 107;
 8001eb2:	206b      	movs	r0, #107	; 0x6b
  htim2.Instance = TIM2;
 8001eb4:	4c4d      	ldr	r4, [pc, #308]	; (8001fec <MX_TIM2_Init+0x13c>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eb6:	2300      	movs	r3, #0
{
 8001eb8:	b097      	sub	sp, #92	; 0x5c
  htim2.Instance = TIM2;
 8001eba:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 50000;
 8001ebe:	f24c 3150 	movw	r1, #50000	; 0xc350
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ec2:	2280      	movs	r2, #128	; 0x80
  htim2.Init.Prescaler = 107;
 8001ec4:	6060      	str	r0, [r4, #4]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ec6:	4620      	mov	r0, r4
  htim2.Instance = TIM2;
 8001ec8:	6025      	str	r5, [r4, #0]
  htim2.Init.Period = 50000;
 8001eca:	60e1      	str	r1, [r4, #12]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ecc:	61a2      	str	r2, [r4, #24]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ece:	60a3      	str	r3, [r4, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ed0:	9306      	str	r3, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ed2:	9303      	str	r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ed4:	930f      	str	r3, [sp, #60]	; 0x3c
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ed6:	6123      	str	r3, [r4, #16]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ed8:	9307      	str	r3, [sp, #28]
 8001eda:	9308      	str	r3, [sp, #32]
 8001edc:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ede:	9304      	str	r3, [sp, #16]
 8001ee0:	9305      	str	r3, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ee2:	9310      	str	r3, [sp, #64]	; 0x40
 8001ee4:	9311      	str	r3, [sp, #68]	; 0x44
 8001ee6:	9312      	str	r3, [sp, #72]	; 0x48
 8001ee8:	9313      	str	r3, [sp, #76]	; 0x4c
 8001eea:	9314      	str	r3, [sp, #80]	; 0x50
 8001eec:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001eee:	f001 ffd7 	bl	8003ea0 <HAL_TIM_Base_Init>
 8001ef2:	2800      	cmp	r0, #0
 8001ef4:	d13a      	bne.n	8001f6c <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ef6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001efa:	a906      	add	r1, sp, #24
 8001efc:	483b      	ldr	r0, [pc, #236]	; (8001fec <MX_TIM2_Init+0x13c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001efe:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f00:	f002 f95c 	bl	80041bc <HAL_TIM_ConfigClockSource>
 8001f04:	2800      	cmp	r0, #0
 8001f06:	d12e      	bne.n	8001f66 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f08:	4838      	ldr	r0, [pc, #224]	; (8001fec <MX_TIM2_Init+0x13c>)
 8001f0a:	f002 f88d 	bl	8004028 <HAL_TIM_PWM_Init>
 8001f0e:	bb38      	cbnz	r0, 8001f60 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f10:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f12:	a903      	add	r1, sp, #12
 8001f14:	4835      	ldr	r0, [pc, #212]	; (8001fec <MX_TIM2_Init+0x13c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f16:	9303      	str	r3, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f18:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f1a:	f002 fbb5 	bl	8004688 <HAL_TIMEx_MasterConfigSynchronization>
 8001f1e:	b9e0      	cbnz	r0, 8001f5a <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 0;
 8001f20:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f22:	2560      	movs	r5, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f24:	a90f      	add	r1, sp, #60	; 0x3c
 8001f26:	4831      	ldr	r0, [pc, #196]	; (8001fec <MX_TIM2_Init+0x13c>)
 8001f28:	461a      	mov	r2, r3
  sConfigOC.Pulse = 0;
 8001f2a:	9310      	str	r3, [sp, #64]	; 0x40
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f2c:	9311      	str	r3, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f2e:	9313      	str	r3, [sp, #76]	; 0x4c
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f30:	950f      	str	r5, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f32:	f002 fc27 	bl	8004784 <HAL_TIM_PWM_ConfigChannel>
 8001f36:	b108      	cbz	r0, 8001f3c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001f38:	f7ff fec0 	bl	8001cbc <Error_Handler>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 8001f3c:	6823      	ldr	r3, [r4, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3e:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 8001f40:	4a2b      	ldr	r2, [pc, #172]	; (8001ff0 <MX_TIM2_Init+0x140>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f42:	940b      	str	r4, [sp, #44]	; 0x2c
  if(timHandle->Instance==TIM1)
 8001f44:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f46:	940a      	str	r4, [sp, #40]	; 0x28
 8001f48:	940c      	str	r4, [sp, #48]	; 0x30
 8001f4a:	940d      	str	r4, [sp, #52]	; 0x34
 8001f4c:	940e      	str	r4, [sp, #56]	; 0x38
  if(timHandle->Instance==TIM1)
 8001f4e:	d026      	beq.n	8001f9e <MX_TIM2_Init+0xee>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM2)
 8001f50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f54:	d00d      	beq.n	8001f72 <MX_TIM2_Init+0xc2>
}
 8001f56:	b017      	add	sp, #92	; 0x5c
 8001f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Error_Handler();
 8001f5a:	f7ff feaf 	bl	8001cbc <Error_Handler>
 8001f5e:	e7df      	b.n	8001f20 <MX_TIM2_Init+0x70>
    Error_Handler();
 8001f60:	f7ff feac 	bl	8001cbc <Error_Handler>
 8001f64:	e7d4      	b.n	8001f10 <MX_TIM2_Init+0x60>
    Error_Handler();
 8001f66:	f7ff fea9 	bl	8001cbc <Error_Handler>
 8001f6a:	e7cd      	b.n	8001f08 <MX_TIM2_Init+0x58>
    Error_Handler();
 8001f6c:	f7ff fea6 	bl	8001cbc <Error_Handler>
 8001f70:	e7c1      	b.n	8001ef6 <MX_TIM2_Init+0x46>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f72:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001f76:	2401      	movs	r4, #1
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001f78:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f7c:	2502      	movs	r5, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f80:	a90a      	add	r1, sp, #40	; 0x28
 8001f82:	481c      	ldr	r0, [pc, #112]	; (8001ff4 <MX_TIM2_Init+0x144>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f84:	4322      	orrs	r2, r4
 8001f86:	631a      	str	r2, [r3, #48]	; 0x30
 8001f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001f8a:	960a      	str	r6, [sp, #40]	; 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f8c:	4023      	ands	r3, r4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8e:	950b      	str	r5, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001f90:	940d      	str	r4, [sp, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f92:	9302      	str	r3, [sp, #8]
 8001f94:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f96:	940e      	str	r4, [sp, #56]	; 0x38
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f98:	f000 ff54 	bl	8002e44 <HAL_GPIO_Init>
}
 8001f9c:	e7db      	b.n	8001f56 <MX_TIM2_Init+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f9e:	4b16      	ldr	r3, [pc, #88]	; (8001ff8 <MX_TIM2_Init+0x148>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001fa0:	2501      	movs	r5, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa2:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001fa4:	2780      	movs	r7, #128	; 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa8:	a90a      	add	r1, sp, #40	; 0x28
 8001faa:	4812      	ldr	r0, [pc, #72]	; (8001ff4 <MX_TIM2_Init+0x144>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fac:	432a      	orrs	r2, r5
 8001fae:	631a      	str	r2, [r3, #48]	; 0x30
 8001fb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fb2:	402a      	ands	r2, r5
 8001fb4:	9200      	str	r2, [sp, #0]
 8001fb6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fba:	f042 0210 	orr.w	r2, r2, #16
 8001fbe:	631a      	str	r2, [r3, #48]	; 0x30
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001fc2:	970a      	str	r7, [sp, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fc4:	f003 0310 	and.w	r3, r3, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc8:	960b      	str	r6, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001fca:	950e      	str	r5, [sp, #56]	; 0x38
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fcc:	9301      	str	r3, [sp, #4]
 8001fce:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd0:	f000 ff38 	bl	8002e44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
 8001fd4:	f44f 5378 	mov.w	r3, #15872	; 0x3e00
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fd8:	a90a      	add	r1, sp, #40	; 0x28
 8001fda:	4808      	ldr	r0, [pc, #32]	; (8001ffc <MX_TIM2_Init+0x14c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fdc:	960b      	str	r6, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001fde:	950e      	str	r5, [sp, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe0:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe2:	940d      	str	r4, [sp, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
 8001fe4:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fe6:	f000 ff2d 	bl	8002e44 <HAL_GPIO_Init>
 8001fea:	e7b4      	b.n	8001f56 <MX_TIM2_Init+0xa6>
 8001fec:	200041f4 	.word	0x200041f4
 8001ff0:	40010000 	.word	0x40010000
 8001ff4:	40020000 	.word	0x40020000
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	40021000 	.word	0x40021000

08002000 <MX_TIM3_Init>:
  htim3.Instance = TIM3;
 8002000:	4a19      	ldr	r2, [pc, #100]	; (8002068 <MX_TIM3_Init+0x68>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002002:	2300      	movs	r3, #0
  htim3.Init.Period = 50000;
 8002004:	f24c 3150 	movw	r1, #50000	; 0xc350
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002008:	4610      	mov	r0, r2
{
 800200a:	b530      	push	{r4, r5, lr}
  htim3.Init.Prescaler = 107;
 800200c:	246b      	movs	r4, #107	; 0x6b
{
 800200e:	b089      	sub	sp, #36	; 0x24
  htim3.Instance = TIM3;
 8002010:	4d16      	ldr	r5, [pc, #88]	; (800206c <MX_TIM3_Init+0x6c>)
  htim3.Init.Prescaler = 107;
 8002012:	6054      	str	r4, [r2, #4]
  htim3.Instance = TIM3;
 8002014:	6015      	str	r5, [r2, #0]
  htim3.Init.Period = 50000;
 8002016:	60d1      	str	r1, [r2, #12]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002018:	6093      	str	r3, [r2, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800201a:	9304      	str	r3, [sp, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800201c:	9301      	str	r3, [sp, #4]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800201e:	6113      	str	r3, [r2, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002020:	6193      	str	r3, [r2, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002022:	9305      	str	r3, [sp, #20]
 8002024:	9306      	str	r3, [sp, #24]
 8002026:	9307      	str	r3, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002028:	9302      	str	r3, [sp, #8]
 800202a:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800202c:	f001 ff38 	bl	8003ea0 <HAL_TIM_Base_Init>
 8002030:	b9b0      	cbnz	r0, 8002060 <MX_TIM3_Init+0x60>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002032:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002036:	a904      	add	r1, sp, #16
 8002038:	480b      	ldr	r0, [pc, #44]	; (8002068 <MX_TIM3_Init+0x68>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800203a:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800203c:	f002 f8be 	bl	80041bc <HAL_TIM_ConfigClockSource>
 8002040:	b958      	cbnz	r0, 800205a <MX_TIM3_Init+0x5a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002042:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002044:	a901      	add	r1, sp, #4
 8002046:	4808      	ldr	r0, [pc, #32]	; (8002068 <MX_TIM3_Init+0x68>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002048:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800204a:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800204c:	f002 fb1c 	bl	8004688 <HAL_TIMEx_MasterConfigSynchronization>
 8002050:	b108      	cbz	r0, 8002056 <MX_TIM3_Init+0x56>
    Error_Handler();
 8002052:	f7ff fe33 	bl	8001cbc <Error_Handler>
}
 8002056:	b009      	add	sp, #36	; 0x24
 8002058:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 800205a:	f7ff fe2f 	bl	8001cbc <Error_Handler>
 800205e:	e7f0      	b.n	8002042 <MX_TIM3_Init+0x42>
    Error_Handler();
 8002060:	f7ff fe2c 	bl	8001cbc <Error_Handler>
 8002064:	e7e5      	b.n	8002032 <MX_TIM3_Init+0x32>
 8002066:	bf00      	nop
 8002068:	20004174 	.word	0x20004174
 800206c:	40000400 	.word	0x40000400

08002070 <HAL_TIM_Base_MspInit>:
  if(tim_baseHandle->Instance==TIM1)
 8002070:	6803      	ldr	r3, [r0, #0]
{
 8002072:	b084      	sub	sp, #16
  if(tim_baseHandle->Instance==TIM1)
 8002074:	4a17      	ldr	r2, [pc, #92]	; (80020d4 <HAL_TIM_Base_MspInit+0x64>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d013      	beq.n	80020a2 <HAL_TIM_Base_MspInit+0x32>
  else if(tim_baseHandle->Instance==TIM2)
 800207a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800207e:	d01c      	beq.n	80020ba <HAL_TIM_Base_MspInit+0x4a>
  else if(tim_baseHandle->Instance==TIM3)
 8002080:	4a15      	ldr	r2, [pc, #84]	; (80020d8 <HAL_TIM_Base_MspInit+0x68>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d001      	beq.n	800208a <HAL_TIM_Base_MspInit+0x1a>
}
 8002086:	b004      	add	sp, #16
 8002088:	4770      	bx	lr
    __HAL_RCC_TIM3_CLK_ENABLE();
 800208a:	4b14      	ldr	r3, [pc, #80]	; (80020dc <HAL_TIM_Base_MspInit+0x6c>)
 800208c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800208e:	f042 0202 	orr.w	r2, r2, #2
 8002092:	641a      	str	r2, [r3, #64]	; 0x40
 8002094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	9303      	str	r3, [sp, #12]
 800209c:	9b03      	ldr	r3, [sp, #12]
}
 800209e:	b004      	add	sp, #16
 80020a0:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020a2:	4b0e      	ldr	r3, [pc, #56]	; (80020dc <HAL_TIM_Base_MspInit+0x6c>)
 80020a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80020a6:	f042 0201 	orr.w	r2, r2, #1
 80020aa:	645a      	str	r2, [r3, #68]	; 0x44
 80020ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	9301      	str	r3, [sp, #4]
 80020b4:	9b01      	ldr	r3, [sp, #4]
}
 80020b6:	b004      	add	sp, #16
 80020b8:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020ba:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 80020be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020c0:	f042 0201 	orr.w	r2, r2, #1
 80020c4:	641a      	str	r2, [r3, #64]	; 0x40
 80020c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c8:	f003 0301 	and.w	r3, r3, #1
 80020cc:	9302      	str	r3, [sp, #8]
 80020ce:	9b02      	ldr	r3, [sp, #8]
 80020d0:	e7d9      	b.n	8002086 <HAL_TIM_Base_MspInit+0x16>
 80020d2:	bf00      	nop
 80020d4:	40010000 	.word	0x40010000
 80020d8:	40000400 	.word	0x40000400
 80020dc:	40023800 	.word	0x40023800

080020e0 <HAL_TIM_MspPostInit>:
  if(timHandle->Instance==TIM1)
 80020e0:	6803      	ldr	r3, [r0, #0]
 80020e2:	4a27      	ldr	r2, [pc, #156]	; (8002180 <HAL_TIM_MspPostInit+0xa0>)
{
 80020e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(timHandle->Instance==TIM1)
 80020e6:	4293      	cmp	r3, r2
{
 80020e8:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ea:	f04f 0400 	mov.w	r4, #0
 80020ee:	9404      	str	r4, [sp, #16]
 80020f0:	9403      	str	r4, [sp, #12]
 80020f2:	9405      	str	r4, [sp, #20]
 80020f4:	9406      	str	r4, [sp, #24]
 80020f6:	9407      	str	r4, [sp, #28]
  if(timHandle->Instance==TIM1)
 80020f8:	d01a      	beq.n	8002130 <HAL_TIM_MspPostInit+0x50>
  else if(timHandle->Instance==TIM2)
 80020fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020fe:	d001      	beq.n	8002104 <HAL_TIM_MspPostInit+0x24>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002100:	b009      	add	sp, #36	; 0x24
 8002102:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002104:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002108:	2401      	movs	r4, #1
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800210a:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210e:	2502      	movs	r5, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002110:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002112:	a903      	add	r1, sp, #12
 8002114:	481b      	ldr	r0, [pc, #108]	; (8002184 <HAL_TIM_MspPostInit+0xa4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002116:	4322      	orrs	r2, r4
 8002118:	631a      	str	r2, [r3, #48]	; 0x30
 800211a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800211c:	9603      	str	r6, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800211e:	4023      	ands	r3, r4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002120:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002122:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002124:	9302      	str	r3, [sp, #8]
 8002126:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002128:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212a:	f000 fe8b 	bl	8002e44 <HAL_GPIO_Init>
}
 800212e:	e7e7      	b.n	8002100 <HAL_TIM_MspPostInit+0x20>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002130:	4b15      	ldr	r3, [pc, #84]	; (8002188 <HAL_TIM_MspPostInit+0xa8>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002132:	2501      	movs	r5, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002134:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002136:	2780      	movs	r7, #128	; 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002138:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800213a:	a903      	add	r1, sp, #12
 800213c:	4811      	ldr	r0, [pc, #68]	; (8002184 <HAL_TIM_MspPostInit+0xa4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800213e:	432a      	orrs	r2, r5
 8002140:	631a      	str	r2, [r3, #48]	; 0x30
 8002142:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002144:	402a      	ands	r2, r5
 8002146:	9200      	str	r2, [sp, #0]
 8002148:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800214a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800214c:	f042 0210 	orr.w	r2, r2, #16
 8002150:	631a      	str	r2, [r3, #48]	; 0x30
 8002152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002154:	9703      	str	r7, [sp, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002156:	f003 0310 	and.w	r3, r3, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215a:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800215c:	9507      	str	r5, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800215e:	9301      	str	r3, [sp, #4]
 8002160:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002162:	f000 fe6f 	bl	8002e44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
 8002166:	f44f 5378 	mov.w	r3, #15872	; 0x3e00
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800216a:	a903      	add	r1, sp, #12
 800216c:	4807      	ldr	r0, [pc, #28]	; (800218c <HAL_TIM_MspPostInit+0xac>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216e:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002170:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002174:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12 
 8002176:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002178:	f000 fe64 	bl	8002e44 <HAL_GPIO_Init>
 800217c:	e7c0      	b.n	8002100 <HAL_TIM_MspPostInit+0x20>
 800217e:	bf00      	nop
 8002180:	40010000 	.word	0x40010000
 8002184:	40020000 	.word	0x40020000
 8002188:	40023800 	.word	0x40023800
 800218c:	40021000 	.word	0x40021000

08002190 <MX_TIM1_Init>:
{
 8002190:	b570      	push	{r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002192:	2400      	movs	r4, #0
{
 8002194:	b09a      	sub	sp, #104	; 0x68
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002196:	222c      	movs	r2, #44	; 0x2c
  htim1.Instance = TIM1;
 8002198:	4d47      	ldr	r5, [pc, #284]	; (80022b8 <MX_TIM1_Init+0x128>)
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800219a:	4621      	mov	r1, r4
 800219c:	a80f      	add	r0, sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800219e:	9404      	str	r4, [sp, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021a0:	9401      	str	r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021a2:	9408      	str	r4, [sp, #32]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021a4:	9405      	str	r4, [sp, #20]
 80021a6:	9406      	str	r4, [sp, #24]
 80021a8:	9407      	str	r4, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021aa:	9402      	str	r4, [sp, #8]
 80021ac:	9403      	str	r4, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021ae:	9409      	str	r4, [sp, #36]	; 0x24
 80021b0:	940a      	str	r4, [sp, #40]	; 0x28
 80021b2:	940b      	str	r4, [sp, #44]	; 0x2c
 80021b4:	940c      	str	r4, [sp, #48]	; 0x30
 80021b6:	940d      	str	r4, [sp, #52]	; 0x34
 80021b8:	940e      	str	r4, [sp, #56]	; 0x38
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021ba:	f004 fc2a 	bl	8006a12 <memset>
  htim1.Instance = TIM1;
 80021be:	4b3f      	ldr	r3, [pc, #252]	; (80022bc <MX_TIM1_Init+0x12c>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80021c0:	2120      	movs	r1, #32
  htim1.Init.Period = 2160;
 80021c2:	f44f 6207 	mov.w	r2, #2160	; 0x870
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80021c6:	4618      	mov	r0, r3
  htim1.Init.Prescaler = 0;
 80021c8:	605c      	str	r4, [r3, #4]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021ca:	611c      	str	r4, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80021cc:	615c      	str	r4, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021ce:	619c      	str	r4, [r3, #24]
  htim1.Instance = TIM1;
 80021d0:	601d      	str	r5, [r3, #0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80021d2:	6099      	str	r1, [r3, #8]
  htim1.Init.Period = 2160;
 80021d4:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80021d6:	f001 fe63 	bl	8003ea0 <HAL_TIM_Base_Init>
 80021da:	2800      	cmp	r0, #0
 80021dc:	d168      	bne.n	80022b0 <MX_TIM1_Init+0x120>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80021e2:	a904      	add	r1, sp, #16
 80021e4:	4835      	ldr	r0, [pc, #212]	; (80022bc <MX_TIM1_Init+0x12c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021e6:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80021e8:	f001 ffe8 	bl	80041bc <HAL_TIM_ConfigClockSource>
 80021ec:	2800      	cmp	r0, #0
 80021ee:	d15c      	bne.n	80022aa <MX_TIM1_Init+0x11a>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80021f0:	4832      	ldr	r0, [pc, #200]	; (80022bc <MX_TIM1_Init+0x12c>)
 80021f2:	f001 ff19 	bl	8004028 <HAL_TIM_PWM_Init>
 80021f6:	2800      	cmp	r0, #0
 80021f8:	d154      	bne.n	80022a4 <MX_TIM1_Init+0x114>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021fa:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021fc:	a901      	add	r1, sp, #4
 80021fe:	482f      	ldr	r0, [pc, #188]	; (80022bc <MX_TIM1_Init+0x12c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002200:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002202:	9302      	str	r3, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002204:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002206:	f002 fa3f 	bl	8004688 <HAL_TIMEx_MasterConfigSynchronization>
 800220a:	2800      	cmp	r0, #0
 800220c:	d147      	bne.n	800229e <MX_TIM1_Init+0x10e>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800220e:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002210:	2560      	movs	r5, #96	; 0x60
  sConfigOC.Pulse = 580;
 8002212:	f44f 7411 	mov.w	r4, #580	; 0x244
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002216:	a908      	add	r1, sp, #32
 8002218:	461a      	mov	r2, r3
 800221a:	4828      	ldr	r0, [pc, #160]	; (80022bc <MX_TIM1_Init+0x12c>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800221c:	930a      	str	r3, [sp, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800221e:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002220:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002222:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002224:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002226:	9508      	str	r5, [sp, #32]
  sConfigOC.Pulse = 580;
 8002228:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800222a:	f002 faab 	bl	8004784 <HAL_TIM_PWM_ConfigChannel>
 800222e:	2800      	cmp	r0, #0
 8002230:	d132      	bne.n	8002298 <MX_TIM1_Init+0x108>
  sConfigOC.Pulse = 0;
 8002232:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002234:	2204      	movs	r2, #4
 8002236:	a908      	add	r1, sp, #32
 8002238:	4820      	ldr	r0, [pc, #128]	; (80022bc <MX_TIM1_Init+0x12c>)
  sConfigOC.Pulse = 0;
 800223a:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800223c:	f002 faa2 	bl	8004784 <HAL_TIM_PWM_ConfigChannel>
 8002240:	bb38      	cbnz	r0, 8002292 <MX_TIM1_Init+0x102>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002242:	a908      	add	r1, sp, #32
 8002244:	2208      	movs	r2, #8
 8002246:	481d      	ldr	r0, [pc, #116]	; (80022bc <MX_TIM1_Init+0x12c>)
 8002248:	f002 fa9c 	bl	8004784 <HAL_TIM_PWM_ConfigChannel>
 800224c:	b9f0      	cbnz	r0, 800228c <MX_TIM1_Init+0xfc>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800224e:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.DeadTime = 45;
 8002250:	262d      	movs	r6, #45	; 0x2d
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002252:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002256:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 800225a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800225e:	a90f      	add	r1, sp, #60	; 0x3c
 8002260:	4816      	ldr	r0, [pc, #88]	; (80022bc <MX_TIM1_Init+0x12c>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002262:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002264:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002266:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002268:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.BreakFilter = 0;
 800226a:	9315      	str	r3, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800226c:	9316      	str	r3, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.Break2Filter = 0;
 800226e:	9318      	str	r3, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.DeadTime = 45;
 8002270:	9612      	str	r6, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002272:	9514      	str	r5, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002274:	9417      	str	r4, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8002276:	9219      	str	r2, [sp, #100]	; 0x64
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002278:	f002 fa32 	bl	80046e0 <HAL_TIMEx_ConfigBreakDeadTime>
 800227c:	b108      	cbz	r0, 8002282 <MX_TIM1_Init+0xf2>
    Error_Handler();
 800227e:	f7ff fd1d 	bl	8001cbc <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8002282:	480e      	ldr	r0, [pc, #56]	; (80022bc <MX_TIM1_Init+0x12c>)
 8002284:	f7ff ff2c 	bl	80020e0 <HAL_TIM_MspPostInit>
}
 8002288:	b01a      	add	sp, #104	; 0x68
 800228a:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 800228c:	f7ff fd16 	bl	8001cbc <Error_Handler>
 8002290:	e7dd      	b.n	800224e <MX_TIM1_Init+0xbe>
    Error_Handler();
 8002292:	f7ff fd13 	bl	8001cbc <Error_Handler>
 8002296:	e7d4      	b.n	8002242 <MX_TIM1_Init+0xb2>
    Error_Handler();
 8002298:	f7ff fd10 	bl	8001cbc <Error_Handler>
 800229c:	e7c9      	b.n	8002232 <MX_TIM1_Init+0xa2>
    Error_Handler();
 800229e:	f7ff fd0d 	bl	8001cbc <Error_Handler>
 80022a2:	e7b4      	b.n	800220e <MX_TIM1_Init+0x7e>
    Error_Handler();
 80022a4:	f7ff fd0a 	bl	8001cbc <Error_Handler>
 80022a8:	e7a7      	b.n	80021fa <MX_TIM1_Init+0x6a>
    Error_Handler();
 80022aa:	f7ff fd07 	bl	8001cbc <Error_Handler>
 80022ae:	e79f      	b.n	80021f0 <MX_TIM1_Init+0x60>
    Error_Handler();
 80022b0:	f7ff fd04 	bl	8001cbc <Error_Handler>
 80022b4:	e793      	b.n	80021de <MX_TIM1_Init+0x4e>
 80022b6:	bf00      	nop
 80022b8:	40010000 	.word	0x40010000
 80022bc:	200041b4 	.word	0x200041b4

080022c0 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_uart4_rx;
DMA_HandleTypeDef hdma_usart1_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80022c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  huart4.Instance = UART4;
 80022c2:	4a11      	ldr	r2, [pc, #68]	; (8002308 <MX_UART4_Init+0x48>)
  huart4.Init.BaudRate = 8000000;
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
  huart4.Init.StopBits = UART_STOPBITS_1;
  huart4.Init.Parity = UART_PARITY_NONE;
  huart4.Init.Mode = UART_MODE_RX;
 80022c4:	2704      	movs	r7, #4
  huart4.Instance = UART4;
 80022c6:	4b11      	ldr	r3, [pc, #68]	; (800230c <MX_UART4_Init+0x4c>)
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT
 80022c8:	26b0      	movs	r6, #176	; 0xb0
  huart4.Init.BaudRate = 8000000;
 80022ca:	4811      	ldr	r0, [pc, #68]	; (8002310 <MX_UART4_Init+0x50>)
                              |UART_ADVFEATURE_MSBFIRST_INIT;
  huart4.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80022cc:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  huart4.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80022d0:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  huart4.AdvancedInit.MSBFirst = UART_ADVFEATURE_MSBFIRST_ENABLE;
 80022d4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  huart4.Instance = UART4;
 80022d8:	601a      	str	r2, [r3, #0]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80022da:	2200      	movs	r2, #0
  huart4.Init.BaudRate = 8000000;
 80022dc:	6058      	str	r0, [r3, #4]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80022de:	4618      	mov	r0, r3
  huart4.Init.Mode = UART_MODE_RX;
 80022e0:	615f      	str	r7, [r3, #20]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT
 80022e2:	625e      	str	r6, [r3, #36]	; 0x24
  huart4.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80022e4:	639d      	str	r5, [r3, #56]	; 0x38
  huart4.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80022e6:	63dc      	str	r4, [r3, #60]	; 0x3c
  huart4.AdvancedInit.MSBFirst = UART_ADVFEATURE_MSBFIRST_ENABLE;
 80022e8:	6499      	str	r1, [r3, #72]	; 0x48
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80022ea:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80022ec:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80022ee:	611a      	str	r2, [r3, #16]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022f0:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80022f2:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022f4:	621a      	str	r2, [r3, #32]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80022f6:	f002 fcd5 	bl	8004ca4 <HAL_UART_Init>
 80022fa:	b900      	cbnz	r0, 80022fe <MX_UART4_Init+0x3e>
 80022fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  {
    Error_Handler();
  }

}
 80022fe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    Error_Handler();
 8002302:	f7ff bcdb 	b.w	8001cbc <Error_Handler>
 8002306:	bf00      	nop
 8002308:	40004c00 	.word	0x40004c00
 800230c:	20004444 	.word	0x20004444
 8002310:	007a1200 	.word	0x007a1200

08002314 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{

  huart8.Instance = UART8;
 8002314:	4b0d      	ldr	r3, [pc, #52]	; (800234c <MX_UART8_Init+0x38>)
  huart8.Init.BaudRate = 26666666;
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8002316:	2200      	movs	r2, #0
  huart8.Init.StopBits = UART_STOPBITS_1;
  huart8.Init.Parity = UART_PARITY_NONE;
  huart8.Init.Mode = UART_MODE_TX_RX;
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart8.Init.OverSampling = UART_OVERSAMPLING_8;
 8002318:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart8) != HAL_OK)
 800231c:	4618      	mov	r0, r3
{
 800231e:	b570      	push	{r4, r5, r6, lr}
  huart8.Init.Mode = UART_MODE_TX_RX;
 8002320:	240c      	movs	r4, #12
  huart8.Instance = UART8;
 8002322:	4e0b      	ldr	r6, [pc, #44]	; (8002350 <MX_UART8_Init+0x3c>)
  huart8.Init.BaudRate = 26666666;
 8002324:	4d0b      	ldr	r5, [pc, #44]	; (8002354 <MX_UART8_Init+0x40>)
  huart8.Instance = UART8;
 8002326:	601e      	str	r6, [r3, #0]
  huart8.Init.BaudRate = 26666666;
 8002328:	605d      	str	r5, [r3, #4]
  huart8.Init.Mode = UART_MODE_TX_RX;
 800232a:	615c      	str	r4, [r3, #20]
  huart8.Init.OverSampling = UART_OVERSAMPLING_8;
 800232c:	61d9      	str	r1, [r3, #28]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 800232e:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8002330:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8002332:	611a      	str	r2, [r3, #16]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002334:	619a      	str	r2, [r3, #24]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002336:	621a      	str	r2, [r3, #32]
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002338:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart8) != HAL_OK)
 800233a:	f002 fcb3 	bl	8004ca4 <HAL_UART_Init>
 800233e:	b900      	cbnz	r0, 8002342 <MX_UART8_Init+0x2e>
 8002340:	bd70      	pop	{r4, r5, r6, pc}
  {
    Error_Handler();
  }

}
 8002342:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Error_Handler();
 8002346:	f7ff bcb9 	b.w	8001cbc <Error_Handler>
 800234a:	bf00      	nop
 800234c:	200043d4 	.word	0x200043d4
 8002350:	40007c00 	.word	0x40007c00
 8002354:	0196e6aa 	.word	0x0196e6aa

08002358 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  huart1.Instance = USART1;
 800235a:	4b0e      	ldr	r3, [pc, #56]	; (8002394 <MX_USART1_UART_Init+0x3c>)
  huart1.Init.BaudRate = 921600;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800235c:	2200      	movs	r2, #0
  huart1.Init.BaudRate = 921600;
 800235e:	f44f 2661 	mov.w	r6, #921600	; 0xe1000
  huart1.Instance = USART1;
 8002362:	4f0d      	ldr	r7, [pc, #52]	; (8002398 <MX_USART1_UART_Init+0x40>)
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002364:	250c      	movs	r5, #12
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8002366:	2410      	movs	r4, #16
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8002368:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800236c:	4618      	mov	r0, r3
  huart1.Instance = USART1;
 800236e:	601f      	str	r7, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8002370:	605e      	str	r6, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002372:	615d      	str	r5, [r3, #20]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8002374:	625c      	str	r4, [r3, #36]	; 0x24
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8002376:	6399      	str	r1, [r3, #56]	; 0x38
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002378:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800237a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800237c:	611a      	str	r2, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800237e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002380:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002382:	621a      	str	r2, [r3, #32]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002384:	f002 fc8e 	bl	8004ca4 <HAL_UART_Init>
 8002388:	b900      	cbnz	r0, 800238c <MX_USART1_UART_Init+0x34>
 800238a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  {
    Error_Handler();
  }

}
 800238c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    Error_Handler();
 8002390:	f7ff bc94 	b.w	8001cbc <Error_Handler>
 8002394:	20004364 	.word	0x20004364
 8002398:	40011000 	.word	0x40011000

0800239c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{

  huart3.Instance = USART3;
 800239c:	4b0d      	ldr	r3, [pc, #52]	; (80023d4 <MX_USART3_UART_Init+0x38>)
  huart3.Init.BaudRate = 26666666;
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800239e:	2200      	movs	r2, #0
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart3.Init.OverSampling = UART_OVERSAMPLING_8;
 80023a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80023a4:	4618      	mov	r0, r3
{
 80023a6:	b570      	push	{r4, r5, r6, lr}
  huart3.Init.Mode = UART_MODE_TX_RX;
 80023a8:	240c      	movs	r4, #12
  huart3.Instance = USART3;
 80023aa:	4e0b      	ldr	r6, [pc, #44]	; (80023d8 <MX_USART3_UART_Init+0x3c>)
  huart3.Init.BaudRate = 26666666;
 80023ac:	4d0b      	ldr	r5, [pc, #44]	; (80023dc <MX_USART3_UART_Init+0x40>)
  huart3.Instance = USART3;
 80023ae:	601e      	str	r6, [r3, #0]
  huart3.Init.BaudRate = 26666666;
 80023b0:	605d      	str	r5, [r3, #4]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80023b2:	615c      	str	r4, [r3, #20]
  huart3.Init.OverSampling = UART_OVERSAMPLING_8;
 80023b4:	61d9      	str	r1, [r3, #28]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80023b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80023b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80023ba:	611a      	str	r2, [r3, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023bc:	619a      	str	r2, [r3, #24]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023be:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023c0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80023c2:	f002 fc6f 	bl	8004ca4 <HAL_UART_Init>
 80023c6:	b900      	cbnz	r0, 80023ca <MX_USART3_UART_Init+0x2e>
 80023c8:	bd70      	pop	{r4, r5, r6, pc}
  {
    Error_Handler();
  }

}
 80023ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Error_Handler();
 80023ce:	f7ff bc75 	b.w	8001cbc <Error_Handler>
 80023d2:	bf00      	nop
 80023d4:	20004294 	.word	0x20004294
 80023d8:	40004800 	.word	0x40004800
 80023dc:	0196e6aa 	.word	0x0196e6aa

080023e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==UART4)
 80023e0:	4a6a      	ldr	r2, [pc, #424]	; (800258c <HAL_UART_MspInit+0x1ac>)
 80023e2:	6803      	ldr	r3, [r0, #0]
{
 80023e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(uartHandle->Instance==UART4)
 80023e6:	4293      	cmp	r3, r2
{
 80023e8:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ea:	f04f 0400 	mov.w	r4, #0
{
 80023ee:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f0:	940a      	str	r4, [sp, #40]	; 0x28
 80023f2:	9409      	str	r4, [sp, #36]	; 0x24
 80023f4:	940b      	str	r4, [sp, #44]	; 0x2c
 80023f6:	940c      	str	r4, [sp, #48]	; 0x30
 80023f8:	940d      	str	r4, [sp, #52]	; 0x34
  if(uartHandle->Instance==UART4)
 80023fa:	d02c      	beq.n	8002456 <HAL_UART_MspInit+0x76>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(uartHandle->Instance==UART8)
 80023fc:	4a64      	ldr	r2, [pc, #400]	; (8002590 <HAL_UART_MspInit+0x1b0>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	f000 80a4 	beq.w	800254c <HAL_UART_MspInit+0x16c>

  /* USER CODE BEGIN UART8_MspInit 1 */

  /* USER CODE END UART8_MspInit 1 */
  }
  else if(uartHandle->Instance==USART1)
 8002404:	4a63      	ldr	r2, [pc, #396]	; (8002594 <HAL_UART_MspInit+0x1b4>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d064      	beq.n	80024d4 <HAL_UART_MspInit+0xf4>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 800240a:	4a63      	ldr	r2, [pc, #396]	; (8002598 <HAL_UART_MspInit+0x1b8>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d001      	beq.n	8002414 <HAL_UART_MspInit+0x34>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002410:	b00f      	add	sp, #60	; 0x3c
 8002412:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_USART3_CLK_ENABLE();
 8002414:	4b61      	ldr	r3, [pc, #388]	; (800259c <HAL_UART_MspInit+0x1bc>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002416:	f44f 7740 	mov.w	r7, #768	; 0x300
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800241a:	2602      	movs	r6, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800241c:	2503      	movs	r5, #3
    __HAL_RCC_USART3_CLK_ENABLE();
 800241e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002420:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002422:	a909      	add	r1, sp, #36	; 0x24
 8002424:	485e      	ldr	r0, [pc, #376]	; (80025a0 <HAL_UART_MspInit+0x1c0>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8002426:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800242a:	641a      	str	r2, [r3, #64]	; 0x40
 800242c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800242e:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8002432:	9207      	str	r2, [sp, #28]
 8002434:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002436:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002438:	f042 0208 	orr.w	r2, r2, #8
 800243c:	631a      	str	r2, [r3, #48]	; 0x30
 800243e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002440:	9709      	str	r7, [sp, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002442:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002446:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002448:	950c      	str	r5, [sp, #48]	; 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800244a:	9308      	str	r3, [sp, #32]
 800244c:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800244e:	940d      	str	r4, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002450:	f000 fcf8 	bl	8002e44 <HAL_GPIO_Init>
}
 8002454:	e7dc      	b.n	8002410 <HAL_UART_MspInit+0x30>
    __HAL_RCC_UART4_CLK_ENABLE();
 8002456:	4b51      	ldr	r3, [pc, #324]	; (800259c <HAL_UART_MspInit+0x1bc>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002458:	2603      	movs	r6, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800245a:	f04f 0e02 	mov.w	lr, #2
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800245e:	2708      	movs	r7, #8
    __HAL_RCC_UART4_CLK_ENABLE();
 8002460:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002462:	a909      	add	r1, sp, #36	; 0x24
 8002464:	484f      	ldr	r0, [pc, #316]	; (80025a4 <HAL_UART_MspInit+0x1c4>)
    __HAL_RCC_UART4_CLK_ENABLE();
 8002466:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800246a:	641a      	str	r2, [r3, #64]	; 0x40
 800246c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800246e:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8002472:	9201      	str	r2, [sp, #4]
 8002474:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002476:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002478:	f042 0201 	orr.w	r2, r2, #1
 800247c:	631a      	str	r2, [r3, #48]	; 0x30
 800247e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002480:	9609      	str	r6, [sp, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002482:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002486:	960c      	str	r6, [sp, #48]	; 0x30
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8002488:	4e47      	ldr	r6, [pc, #284]	; (80025a8 <HAL_UART_MspInit+0x1c8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800248a:	9302      	str	r3, [sp, #8]
 800248c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248e:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002492:	970d      	str	r7, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002494:	f000 fcd6 	bl	8002e44 <HAL_GPIO_Init>
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8002498:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    hdma_uart4_rx.Instance = DMA1_Stream2;
 800249c:	f8df e118 	ldr.w	lr, [pc, #280]	; 80025b8 <HAL_UART_MspInit+0x1d8>
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 80024a4:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80024a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80024ac:	4630      	mov	r0, r6
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024ae:	60b4      	str	r4, [r6, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024b0:	60f4      	str	r4, [r6, #12]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024b2:	6174      	str	r4, [r6, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024b4:	61b4      	str	r4, [r6, #24]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024b6:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_uart4_rx.Instance = DMA1_Stream2;
 80024b8:	f8c6 e000 	str.w	lr, [r6]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 80024bc:	6077      	str	r7, [r6, #4]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024be:	6131      	str	r1, [r6, #16]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 80024c0:	61f2      	str	r2, [r6, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80024c2:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80024c4:	f000 fb0c 	bl	8002ae0 <HAL_DMA_Init>
 80024c8:	2800      	cmp	r0, #0
 80024ca:	d13c      	bne.n	8002546 <HAL_UART_MspInit+0x166>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80024cc:	666e      	str	r6, [r5, #100]	; 0x64
 80024ce:	63b5      	str	r5, [r6, #56]	; 0x38
}
 80024d0:	b00f      	add	sp, #60	; 0x3c
 80024d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80024d4:	4b31      	ldr	r3, [pc, #196]	; (800259c <HAL_UART_MspInit+0x1bc>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80024d6:	f44f 60c0 	mov.w	r0, #1536	; 0x600
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024da:	2602      	movs	r6, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024dc:	f04f 0e03 	mov.w	lr, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 80024e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024e2:	2707      	movs	r7, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e4:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_USART1_CLK_ENABLE();
 80024e6:	f042 0210 	orr.w	r2, r2, #16
 80024ea:	645a      	str	r2, [r3, #68]	; 0x44
 80024ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80024ee:	f002 0210 	and.w	r2, r2, #16
 80024f2:	9205      	str	r2, [sp, #20]
 80024f4:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024f8:	f042 0201 	orr.w	r2, r2, #1
 80024fc:	631a      	str	r2, [r3, #48]	; 0x30
 80024fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002500:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002502:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002506:	4827      	ldr	r0, [pc, #156]	; (80025a4 <HAL_UART_MspInit+0x1c4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002508:	960a      	str	r6, [sp, #40]	; 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800250a:	9306      	str	r3, [sp, #24]
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800250c:	4e27      	ldr	r6, [pc, #156]	; (80025ac <HAL_UART_MspInit+0x1cc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800250e:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002510:	970d      	str	r7, [sp, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002512:	f8cd e030 	str.w	lr, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002516:	f000 fc95 	bl	8002e44 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800251a:	4f25      	ldr	r7, [pc, #148]	; (80025b0 <HAL_UART_MspInit+0x1d0>)
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800251c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002520:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002524:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002528:	4630      	mov	r0, r6
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800252a:	60b4      	str	r4, [r6, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800252c:	60f4      	str	r4, [r6, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800252e:	6174      	str	r4, [r6, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002530:	61b4      	str	r4, [r6, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002532:	6234      	str	r4, [r6, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002534:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002536:	6037      	str	r7, [r6, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002538:	6071      	str	r1, [r6, #4]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800253a:	6132      	str	r2, [r6, #16]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800253c:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800253e:	f000 facf 	bl	8002ae0 <HAL_DMA_Init>
 8002542:	2800      	cmp	r0, #0
 8002544:	d0c2      	beq.n	80024cc <HAL_UART_MspInit+0xec>
      Error_Handler();
 8002546:	f7ff fbb9 	bl	8001cbc <Error_Handler>
 800254a:	e7bf      	b.n	80024cc <HAL_UART_MspInit+0xec>
    __HAL_RCC_UART8_CLK_ENABLE();
 800254c:	4b13      	ldr	r3, [pc, #76]	; (800259c <HAL_UART_MspInit+0x1bc>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800254e:	2403      	movs	r4, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002550:	2602      	movs	r6, #2
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8002552:	2508      	movs	r5, #8
    __HAL_RCC_UART8_CLK_ENABLE();
 8002554:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002556:	a909      	add	r1, sp, #36	; 0x24
 8002558:	4816      	ldr	r0, [pc, #88]	; (80025b4 <HAL_UART_MspInit+0x1d4>)
    __HAL_RCC_UART8_CLK_ENABLE();
 800255a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800255e:	641a      	str	r2, [r3, #64]	; 0x40
 8002560:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002562:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002566:	9203      	str	r2, [sp, #12]
 8002568:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800256a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800256c:	f042 0210 	orr.w	r2, r2, #16
 8002570:	631a      	str	r2, [r3, #48]	; 0x30
 8002572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002574:	9409      	str	r4, [sp, #36]	; 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002576:	f003 0310 	and.w	r3, r3, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800257a:	940c      	str	r4, [sp, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800257c:	960a      	str	r6, [sp, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800257e:	9304      	str	r3, [sp, #16]
 8002580:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8002582:	950d      	str	r5, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002584:	f000 fc5e 	bl	8002e44 <HAL_GPIO_Init>
 8002588:	e742      	b.n	8002410 <HAL_UART_MspInit+0x30>
 800258a:	bf00      	nop
 800258c:	40004c00 	.word	0x40004c00
 8002590:	40007c00 	.word	0x40007c00
 8002594:	40011000 	.word	0x40011000
 8002598:	40004800 	.word	0x40004800
 800259c:	40023800 	.word	0x40023800
 80025a0:	40020c00 	.word	0x40020c00
 80025a4:	40020000 	.word	0x40020000
 80025a8:	20004234 	.word	0x20004234
 80025ac:	20004304 	.word	0x20004304
 80025b0:	40026440 	.word	0x40026440
 80025b4:	40021000 	.word	0x40021000
 80025b8:	40026040 	.word	0x40026040

080025bc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025bc:	4a0f      	ldr	r2, [pc, #60]	; (80025fc <SystemInit+0x40>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80025be:	4b10      	ldr	r3, [pc, #64]	; (8002600 <SystemInit+0x44>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025c0:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80025c4:	490f      	ldr	r1, [pc, #60]	; (8002604 <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025c6:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
{
 80025ca:	b470      	push	{r4, r5, r6}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025cc:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
  RCC->CFGR = 0x00000000;
 80025d0:	2400      	movs	r4, #0
  RCC->CR |= (uint32_t)0x00000001;
 80025d2:	6818      	ldr	r0, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80025d4:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
  RCC->PLLCFGR = 0x24003010;
 80025d8:	4e0b      	ldr	r6, [pc, #44]	; (8002608 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001;
 80025da:	f040 0001 	orr.w	r0, r0, #1
 80025de:	6018      	str	r0, [r3, #0]
  RCC->CFGR = 0x00000000;
 80025e0:	609c      	str	r4, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80025e2:	6818      	ldr	r0, [r3, #0]
 80025e4:	4001      	ands	r1, r0
 80025e6:	6019      	str	r1, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 80025e8:	605e      	str	r6, [r3, #4]
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80025ea:	6819      	ldr	r1, [r3, #0]
 80025ec:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 80025f0:	6019      	str	r1, [r3, #0]
  RCC->CIR = 0x00000000;
 80025f2:	60dc      	str	r4, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80025f4:	6095      	str	r5, [r2, #8]
#endif
}
 80025f6:	bc70      	pop	{r4, r5, r6}
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	e000ed00 	.word	0xe000ed00
 8002600:	40023800 	.word	0x40023800
 8002604:	fef6ffff 	.word	0xfef6ffff
 8002608:	24003010 	.word	0x24003010

0800260c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800260c:	b508      	push	{r3, lr}
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
 800260e:	4b09      	ldr	r3, [pc, #36]	; (8002634 <HAL_Init+0x28>)
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002610:	2003      	movs	r0, #3
   __HAL_FLASH_ART_ENABLE();
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002618:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002620:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002622:	f000 f81b 	bl	800265c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002626:	2000      	movs	r0, #0
 8002628:	f7ff fbda 	bl	8001de0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800262c:	f7ff fbb8 	bl	8001da0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8002630:	2000      	movs	r0, #0
 8002632:	bd08      	pop	{r3, pc}
 8002634:	40023c00 	.word	0x40023c00

08002638 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002638:	4a03      	ldr	r2, [pc, #12]	; (8002648 <HAL_IncTick+0x10>)
 800263a:	4b04      	ldr	r3, [pc, #16]	; (800264c <HAL_IncTick+0x14>)
 800263c:	6811      	ldr	r1, [r2, #0]
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	440b      	add	r3, r1
 8002642:	6013      	str	r3, [r2, #0]
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	200044b4 	.word	0x200044b4
 800264c:	20000020 	.word	0x20000020

08002650 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002650:	4b01      	ldr	r3, [pc, #4]	; (8002658 <HAL_GetTick+0x8>)
 8002652:	6818      	ldr	r0, [r3, #0]
}
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	200044b4 	.word	0x200044b4

0800265c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800265c:	4907      	ldr	r1, [pc, #28]	; (800267c <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800265e:	0200      	lsls	r0, r0, #8
 8002660:	4b07      	ldr	r3, [pc, #28]	; (8002680 <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002662:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8002664:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002668:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800266a:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 800266e:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002670:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002674:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002676:	4318      	orrs	r0, r3
  SCB->AIRCR =  reg_value;
 8002678:	60c8      	str	r0, [r1, #12]
 800267a:	4770      	bx	lr
 800267c:	e000ed00 	.word	0xe000ed00
 8002680:	05fa0000 	.word	0x05fa0000

08002684 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002684:	4b19      	ldr	r3, [pc, #100]	; (80026ec <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002686:	b470      	push	{r4, r5, r6}
 8002688:	68dc      	ldr	r4, [r3, #12]
 800268a:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800268e:	f1c4 0607 	rsb	r6, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002692:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002694:	2e04      	cmp	r6, #4
 8002696:	bf28      	it	cs
 8002698:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800269a:	2b06      	cmp	r3, #6
 800269c:	d919      	bls.n	80026d2 <HAL_NVIC_SetPriority+0x4e>
 800269e:	3c03      	subs	r4, #3
 80026a0:	2501      	movs	r5, #1
 80026a2:	40a5      	lsls	r5, r4
 80026a4:	3d01      	subs	r5, #1
 80026a6:	402a      	ands	r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026a8:	2301      	movs	r3, #1
  if ((int32_t)(IRQn) < 0)
 80026aa:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026ac:	fa03 f306 	lsl.w	r3, r3, r6
 80026b0:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80026b4:	ea01 0103 	and.w	r1, r1, r3
 80026b8:	fa01 f104 	lsl.w	r1, r1, r4
 80026bc:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) < 0)
 80026c0:	db0a      	blt.n	80026d8 <HAL_NVIC_SetPriority+0x54>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026c2:	0109      	lsls	r1, r1, #4
 80026c4:	4b0a      	ldr	r3, [pc, #40]	; (80026f0 <HAL_NVIC_SetPriority+0x6c>)
 80026c6:	b2c9      	uxtb	r1, r1
 80026c8:	4403      	add	r3, r0
 80026ca:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80026ce:	bc70      	pop	{r4, r5, r6}
 80026d0:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026d2:	2200      	movs	r2, #0
 80026d4:	4614      	mov	r4, r2
 80026d6:	e7e7      	b.n	80026a8 <HAL_NVIC_SetPriority+0x24>
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d8:	f000 000f 	and.w	r0, r0, #15
 80026dc:	0109      	lsls	r1, r1, #4
 80026de:	4b05      	ldr	r3, [pc, #20]	; (80026f4 <HAL_NVIC_SetPriority+0x70>)
 80026e0:	b2c9      	uxtb	r1, r1
 80026e2:	4403      	add	r3, r0
 80026e4:	7619      	strb	r1, [r3, #24]
 80026e6:	bc70      	pop	{r4, r5, r6}
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	e000ed00 	.word	0xe000ed00
 80026f0:	e000e100 	.word	0xe000e100
 80026f4:	e000ecfc 	.word	0xe000ecfc

080026f8 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80026f8:	f000 011f 	and.w	r1, r0, #31
 80026fc:	2301      	movs	r3, #1
 80026fe:	4a03      	ldr	r2, [pc, #12]	; (800270c <HAL_NVIC_EnableIRQ+0x14>)
 8002700:	0940      	lsrs	r0, r0, #5
 8002702:	408b      	lsls	r3, r1
 8002704:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	e000e100 	.word	0xe000e100

08002710 <HAL_DFSDM_ChannelInit>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 8002710:	b350      	cbz	r0, 8002768 <HAL_DFSDM_ChannelInit+0x58>
static uint32_t DFSDM_GetChannelFromInstance(DFSDM_Channel_TypeDef* Instance)
{
  uint32_t channel = 0xFF;
  
  /* Get channel from instance */
  if(Instance == DFSDM1_Channel0)
 8002712:	4a5f      	ldr	r2, [pc, #380]	; (8002890 <HAL_DFSDM_ChannelInit+0x180>)
{
 8002714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002716:	6803      	ldr	r3, [r0, #0]
  if(Instance == DFSDM1_Channel0)
 8002718:	4293      	cmp	r3, r2
 800271a:	d027      	beq.n	800276c <HAL_DFSDM_ChannelInit+0x5c>
  {
    channel = 0;
  }
  else if(Instance == DFSDM1_Channel1)
 800271c:	3220      	adds	r2, #32
 800271e:	4293      	cmp	r3, r2
 8002720:	f000 8087 	beq.w	8002832 <HAL_DFSDM_ChannelInit+0x122>
  {
    channel = 1;
  }
  else if(Instance == DFSDM1_Channel2)
 8002724:	3220      	adds	r2, #32
 8002726:	4293      	cmp	r3, r2
 8002728:	d01a      	beq.n	8002760 <HAL_DFSDM_ChannelInit+0x50>
  {
    channel = 2;
  }
  else if(Instance == DFSDM1_Channel3)
 800272a:	3220      	adds	r2, #32
 800272c:	4293      	cmp	r3, r2
 800272e:	d013      	beq.n	8002758 <HAL_DFSDM_ChannelInit+0x48>
  {
    channel = 3;
  }
  else if(Instance == DFSDM1_Channel4)
 8002730:	3220      	adds	r2, #32
 8002732:	4293      	cmp	r3, r2
 8002734:	d016      	beq.n	8002764 <HAL_DFSDM_ChannelInit+0x54>
  {
    channel = 4;
  }
  else if(Instance == DFSDM1_Channel5)
 8002736:	3220      	adds	r2, #32
 8002738:	4293      	cmp	r3, r2
 800273a:	d07c      	beq.n	8002836 <HAL_DFSDM_ChannelInit+0x126>
  {
    channel = 5;
  }
  else if(Instance == DFSDM1_Channel6)
 800273c:	3220      	adds	r2, #32
 800273e:	4293      	cmp	r3, r2
 8002740:	d00c      	beq.n	800275c <HAL_DFSDM_ChannelInit+0x4c>
  {
    channel = 6;
  }
  else if(Instance == DFSDM1_Channel7)
 8002742:	3220      	adds	r2, #32
  {
    channel = 7;
 8002744:	4293      	cmp	r3, r2
 8002746:	bf14      	ite	ne
 8002748:	23ff      	movne	r3, #255	; 0xff
 800274a:	2307      	moveq	r3, #7
  if(a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800274c:	4d51      	ldr	r5, [pc, #324]	; (8002894 <HAL_DFSDM_ChannelInit+0x184>)
 800274e:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8002752:	b16b      	cbz	r3, 8002770 <HAL_DFSDM_ChannelInit+0x60>
    return HAL_ERROR;
 8002754:	2001      	movs	r0, #1
}
 8002756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    channel = 3;
 8002758:	2303      	movs	r3, #3
 800275a:	e7f7      	b.n	800274c <HAL_DFSDM_ChannelInit+0x3c>
    channel = 6;
 800275c:	2306      	movs	r3, #6
 800275e:	e7f5      	b.n	800274c <HAL_DFSDM_ChannelInit+0x3c>
    channel = 2;
 8002760:	2302      	movs	r3, #2
 8002762:	e7f3      	b.n	800274c <HAL_DFSDM_ChannelInit+0x3c>
    channel = 4;
 8002764:	2304      	movs	r3, #4
 8002766:	e7f1      	b.n	800274c <HAL_DFSDM_ChannelInit+0x3c>
    return HAL_ERROR;
 8002768:	2001      	movs	r0, #1
 800276a:	4770      	bx	lr
    channel = 0;
 800276c:	2300      	movs	r3, #0
 800276e:	e7ed      	b.n	800274c <HAL_DFSDM_ChannelInit+0x3c>
 8002770:	4604      	mov	r4, r0
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002772:	f7fe ff8d 	bl	8001690 <HAL_DFSDM_ChannelMspInit>
  v_dfsdm1ChannelCounter++;
 8002776:	4b48      	ldr	r3, [pc, #288]	; (8002898 <HAL_DFSDM_ChannelInit+0x188>)
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	3201      	adds	r2, #1
 800277c:	601a      	str	r2, [r3, #0]
  if(v_dfsdm1ChannelCounter == 1)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d05c      	beq.n	800283e <HAL_DFSDM_ChannelInit+0x12e>
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 8002784:	6823      	ldr	r3, [r4, #0]
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002786:	2001      	movs	r0, #1
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002788:	6966      	ldr	r6, [r4, #20]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 800278a:	6819      	ldr	r1, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 800278c:	6922      	ldr	r2, [r4, #16]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 800278e:	69a7      	ldr	r7, [r4, #24]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 8002790:	f421 4171 	bic.w	r1, r1, #61696	; 0xf100
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002794:	4332      	orrs	r2, r6
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8002796:	69e6      	ldr	r6, [r4, #28]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 8002798:	6019      	str	r1, [r3, #0]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 800279a:	433a      	orrs	r2, r7
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 800279c:	6819      	ldr	r1, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 800279e:	6a27      	ldr	r7, [r4, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80027a0:	430a      	orrs	r2, r1
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 80027a2:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80027a6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 80027a8:	433e      	orrs	r6, r7
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80027aa:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80027ac:	681f      	ldr	r7, [r3, #0]
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80027ae:	1e4a      	subs	r2, r1, #1
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80027b0:	f8d4 e030 	ldr.w	lr, [r4, #48]	; 0x30
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80027b4:	f027 070f 	bic.w	r7, r7, #15
 80027b8:	601f      	str	r7, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 80027ba:	6819      	ldr	r1, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 80027bc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 80027be:	430e      	orrs	r6, r1
 80027c0:	601e      	str	r6, [r3, #0]
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80027c2:	6899      	ldr	r1, [r3, #8]
  if(Instance == DFSDM1_Channel0)
 80027c4:	4e32      	ldr	r6, [pc, #200]	; (8002890 <HAL_DFSDM_ChannelInit+0x180>)
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80027c6:	f421 015f 	bic.w	r1, r1, #14614528	; 0xdf0000
  if(Instance == DFSDM1_Channel0)
 80027ca:	42b3      	cmp	r3, r6
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80027cc:	6099      	str	r1, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 80027ce:	6899      	ldr	r1, [r3, #8]
 80027d0:	ea41 010c 	orr.w	r1, r1, ip
 80027d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80027d8:	6099      	str	r1, [r3, #8]
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80027da:	6859      	ldr	r1, [r3, #4]
 80027dc:	f001 0107 	and.w	r1, r1, #7
 80027e0:	6059      	str	r1, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 80027e2:	685a      	ldr	r2, [r3, #4]
 80027e4:	ea42 02ce 	orr.w	r2, r2, lr, lsl #3
 80027e8:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 80027ec:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80027f4:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80027f6:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(Instance == DFSDM1_Channel0)
 80027fa:	d03b      	beq.n	8002874 <HAL_DFSDM_ChannelInit+0x164>
  else if(Instance == DFSDM1_Channel1)
 80027fc:	4a27      	ldr	r2, [pc, #156]	; (800289c <HAL_DFSDM_ChannelInit+0x18c>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d013      	beq.n	800282a <HAL_DFSDM_ChannelInit+0x11a>
  else if(Instance == DFSDM1_Channel2)
 8002802:	3220      	adds	r2, #32
 8002804:	4293      	cmp	r3, r2
 8002806:	d031      	beq.n	800286c <HAL_DFSDM_ChannelInit+0x15c>
  else if(Instance == DFSDM1_Channel3)
 8002808:	3220      	adds	r2, #32
 800280a:	4293      	cmp	r3, r2
 800280c:	d015      	beq.n	800283a <HAL_DFSDM_ChannelInit+0x12a>
  else if(Instance == DFSDM1_Channel4)
 800280e:	3220      	adds	r2, #32
 8002810:	4293      	cmp	r3, r2
 8002812:	d02d      	beq.n	8002870 <HAL_DFSDM_ChannelInit+0x160>
  else if(Instance == DFSDM1_Channel5)
 8002814:	3220      	adds	r2, #32
 8002816:	4293      	cmp	r3, r2
 8002818:	d02e      	beq.n	8002878 <HAL_DFSDM_ChannelInit+0x168>
  else if(Instance == DFSDM1_Channel6)
 800281a:	3220      	adds	r2, #32
 800281c:	4293      	cmp	r3, r2
 800281e:	d034      	beq.n	800288a <HAL_DFSDM_ChannelInit+0x17a>
  else if(Instance == DFSDM1_Channel7)
 8002820:	481f      	ldr	r0, [pc, #124]	; (80028a0 <HAL_DFSDM_ChannelInit+0x190>)
    channel = 7;
 8002822:	4283      	cmp	r3, r0
 8002824:	bf14      	ite	ne
 8002826:	20ff      	movne	r0, #255	; 0xff
 8002828:	2007      	moveq	r0, #7
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800282a:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
  return HAL_OK;
 800282e:	2000      	movs	r0, #0
 8002830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    channel = 1;
 8002832:	2301      	movs	r3, #1
 8002834:	e78a      	b.n	800274c <HAL_DFSDM_ChannelInit+0x3c>
    channel = 5;
 8002836:	2305      	movs	r3, #5
 8002838:	e788      	b.n	800274c <HAL_DFSDM_ChannelInit+0x3c>
    channel = 3;
 800283a:	2003      	movs	r0, #3
 800283c:	e7f5      	b.n	800282a <HAL_DFSDM_ChannelInit+0x11a>
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800283e:	4b14      	ldr	r3, [pc, #80]	; (8002890 <HAL_DFSDM_ChannelInit+0x180>)
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002840:	7921      	ldrb	r1, [r4, #4]
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002842:	681a      	ldr	r2, [r3, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002844:	2901      	cmp	r1, #1
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002846:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800284a:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	68a0      	ldr	r0, [r4, #8]
 8002850:	ea42 0200 	orr.w	r2, r2, r0
 8002854:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 800285c:	601a      	str	r2, [r3, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800285e:	d00d      	beq.n	800287c <HAL_DFSDM_ChannelInit+0x16c>
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002860:	4a0b      	ldr	r2, [pc, #44]	; (8002890 <HAL_DFSDM_ChannelInit+0x180>)
 8002862:	6813      	ldr	r3, [r2, #0]
 8002864:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002868:	6013      	str	r3, [r2, #0]
 800286a:	e78b      	b.n	8002784 <HAL_DFSDM_ChannelInit+0x74>
    channel = 2;
 800286c:	2002      	movs	r0, #2
 800286e:	e7dc      	b.n	800282a <HAL_DFSDM_ChannelInit+0x11a>
    channel = 4;
 8002870:	2004      	movs	r0, #4
 8002872:	e7da      	b.n	800282a <HAL_DFSDM_ChannelInit+0x11a>
    channel = 0;
 8002874:	2000      	movs	r0, #0
 8002876:	e7d8      	b.n	800282a <HAL_DFSDM_ChannelInit+0x11a>
    channel = 5;
 8002878:	2005      	movs	r0, #5
 800287a:	e7d6      	b.n	800282a <HAL_DFSDM_ChannelInit+0x11a>
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1) << 
 800287c:	68e1      	ldr	r1, [r4, #12]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	3901      	subs	r1, #1
 8002882:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002886:	601a      	str	r2, [r3, #0]
 8002888:	e7ea      	b.n	8002860 <HAL_DFSDM_ChannelInit+0x150>
    channel = 6;
 800288a:	2006      	movs	r0, #6
 800288c:	e7cd      	b.n	800282a <HAL_DFSDM_ChannelInit+0x11a>
 800288e:	bf00      	nop
 8002890:	40017400 	.word	0x40017400
 8002894:	200000f8 	.word	0x200000f8
 8002898:	20000118 	.word	0x20000118
 800289c:	40017420 	.word	0x40017420
 80028a0:	400174e0 	.word	0x400174e0

080028a4 <HAL_DFSDM_FilterInit>:
  if(hdfsdm_filter == NULL)
 80028a4:	2800      	cmp	r0, #0
 80028a6:	d06b      	beq.n	8002980 <HAL_DFSDM_FilterInit+0xdc>
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 80028a8:	6802      	ldr	r2, [r0, #0]
{
 80028aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 80028ac:	4b35      	ldr	r3, [pc, #212]	; (8002984 <HAL_DFSDM_FilterInit+0xe0>)
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d059      	beq.n	8002966 <HAL_DFSDM_FilterInit+0xc2>
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 80028b2:	2200      	movs	r2, #0
  hdfsdm_filter->InjectedChannelsNbr = 1;
 80028b4:	2301      	movs	r3, #1
 80028b6:	4604      	mov	r4, r0
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 80028b8:	6302      	str	r2, [r0, #48]	; 0x30
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 80028ba:	6502      	str	r2, [r0, #80]	; 0x50
  hdfsdm_filter->InjectedChannelsNbr = 1;
 80028bc:	6443      	str	r3, [r0, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 80028be:	6483      	str	r3, [r0, #72]	; 0x48
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 80028c0:	f7fe fe32 	bl	8001528 <HAL_DFSDM_FilterMspInit>
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 80028c4:	6823      	ldr	r3, [r4, #0]
  if(hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 80028c6:	7a21      	ldrb	r1, [r4, #8]
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 80028c8:	681a      	ldr	r2, [r3, #0]
  if(hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 80028ca:	2901      	cmp	r1, #1
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 80028cc:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 80028d0:	601a      	str	r2, [r3, #0]
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	bf0c      	ite	eq
 80028d6:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 80028da:	f022 5200 	bicne.w	r2, r2, #536870912	; 0x20000000
 80028de:	601a      	str	r2, [r3, #0]
  if(hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 80028e0:	7a62      	ldrb	r2, [r4, #9]
 80028e2:	2a01      	cmp	r2, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	bf0c      	ite	eq
 80028e8:	f442 1200 	orreq.w	r2, r2, #2097152	; 0x200000
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 80028ec:	f422 1200 	bicne.w	r2, r2, #2097152	; 0x200000
 80028f0:	601a      	str	r2, [r3, #0]
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80028f2:	4a25      	ldr	r2, [pc, #148]	; (8002988 <HAL_DFSDM_FilterInit+0xe4>)
 80028f4:	6819      	ldr	r1, [r3, #0]
  if(hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80028f6:	f8d4 e00c 	ldr.w	lr, [r4, #12]
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80028fa:	400a      	ands	r2, r1
  if(hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80028fc:	f1be 0f02 	cmp.w	lr, #2
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8002900:	601a      	str	r2, [r3, #0]
  if(hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8002902:	d038      	beq.n	8002976 <HAL_DFSDM_FilterInit+0xd2>
  if(hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8002904:	7c25      	ldrb	r5, [r4, #16]
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8002906:	2601      	movs	r6, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8002908:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 800290a:	2000      	movs	r0, #0
  if(hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 800290c:	2d01      	cmp	r5, #1
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 800290e:	491f      	ldr	r1, [pc, #124]	; (800298c <HAL_DFSDM_FilterInit+0xe8>)
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8002910:	bf0c      	ite	eq
 8002912:	f042 0210 	orreq.w	r2, r2, #16
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8002916:	f022 0210 	bicne.w	r2, r2, #16
 800291a:	601a      	str	r2, [r3, #0]
  if(hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 800291c:	7c62      	ldrb	r2, [r4, #17]
 800291e:	2a01      	cmp	r2, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	bf0c      	ite	eq
 8002924:	f042 0220 	orreq.w	r2, r2, #32
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8002928:	f022 0220 	bicne.w	r2, r2, #32
 800292c:	601a      	str	r2, [r3, #0]
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 800292e:	695a      	ldr	r2, [r3, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002930:	69e7      	ldr	r7, [r4, #28]
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8002932:	4011      	ands	r1, r2
                                  (hdfsdm_filter->Init.FilterParam.IntOversampling - 1));
 8002934:	6a62      	ldr	r2, [r4, #36]	; 0x24
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8002936:	6159      	str	r1, [r3, #20]
                                  (hdfsdm_filter->Init.FilterParam.IntOversampling - 1));
 8002938:	3a01      	subs	r2, #1
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800293a:	6959      	ldr	r1, [r3, #20]
 800293c:	430a      	orrs	r2, r1
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1) << DFSDM_FLTFCR_FOSR_Pos) |
 800293e:	6a21      	ldr	r1, [r4, #32]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002940:	433a      	orrs	r2, r7
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1) << DFSDM_FLTFCR_FOSR_Pos) |
 8002942:	3901      	subs	r1, #1
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8002944:	6867      	ldr	r7, [r4, #4]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002946:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 800294a:	69a1      	ldr	r1, [r4, #24]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800294c:	615a      	str	r2, [r3, #20]
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 800294e:	681a      	ldr	r2, [r3, #0]
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8002950:	f8c4 e038 	str.w	lr, [r4, #56]	; 0x38
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002954:	4332      	orrs	r2, r6
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8002956:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 800295a:	6367      	str	r7, [r4, #52]	; 0x34
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 800295c:	63e1      	str	r1, [r4, #60]	; 0x3c
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 800295e:	601a      	str	r2, [r3, #0]
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8002960:	f884 604c 	strb.w	r6, [r4, #76]	; 0x4c
  return HAL_OK;
 8002964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 8002966:	6843      	ldr	r3, [r0, #4]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d002      	beq.n	8002972 <HAL_DFSDM_FilterInit+0xce>
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 800296c:	68c3      	ldr	r3, [r0, #12]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d19f      	bne.n	80028b2 <HAL_DFSDM_FilterInit+0xe>
    return HAL_ERROR;
 8002972:	4618      	mov	r0, r3
}
 8002974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	6961      	ldr	r1, [r4, #20]
 800297a:	430a      	orrs	r2, r1
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	e7c1      	b.n	8002904 <HAL_DFSDM_FilterInit+0x60>
    return HAL_ERROR;
 8002980:	2001      	movs	r0, #1
 8002982:	4770      	bx	lr
 8002984:	40017500 	.word	0x40017500
 8002988:	ffff80f7 	.word	0xffff80f7
 800298c:	1c00ff00 	.word	0x1c00ff00

08002990 <HAL_DFSDM_FilterConfigRegChannel>:
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) && 
 8002990:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 8002994:	3b01      	subs	r3, #1
 8002996:	b2db      	uxtb	r3, r3
 8002998:	2bfd      	cmp	r3, #253	; 0xfd
 800299a:	d812      	bhi.n	80029c2 <HAL_DFSDM_FilterConfigRegChannel+0x32>
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 800299c:	4b10      	ldr	r3, [pc, #64]	; (80029e0 <HAL_DFSDM_FilterConfigRegChannel+0x50>)
    if(ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 800299e:	2a01      	cmp	r2, #1
{
 80029a0:	b430      	push	{r4, r5}
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 80029a2:	6804      	ldr	r4, [r0, #0]
 80029a4:	6825      	ldr	r5, [r4, #0]
 80029a6:	ea03 0305 	and.w	r3, r3, r5
 80029aa:	6023      	str	r3, [r4, #0]
    if(ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 80029ac:	d00b      	beq.n	80029c6 <HAL_DFSDM_FilterConfigRegChannel+0x36>
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) ((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 80029ae:	0209      	lsls	r1, r1, #8
 80029b0:	6823      	ldr	r3, [r4, #0]
 80029b2:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
 80029b6:	4319      	orrs	r1, r3
 80029b8:	6021      	str	r1, [r4, #0]
    hdfsdm_filter->RegularContMode = ContinuousMode;
 80029ba:	6302      	str	r2, [r0, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 80029bc:	2000      	movs	r0, #0
}
 80029be:	bc30      	pop	{r4, r5}
 80029c0:	4770      	bx	lr
    status = HAL_ERROR;
 80029c2:	2001      	movs	r0, #1
 80029c4:	4770      	bx	lr
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) (((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80029c6:	020b      	lsls	r3, r1, #8
 80029c8:	6821      	ldr	r1, [r4, #0]
 80029ca:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80029ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029d2:	430b      	orrs	r3, r1
 80029d4:	6023      	str	r3, [r4, #0]
    hdfsdm_filter->RegularContMode = ContinuousMode;
 80029d6:	6302      	str	r2, [r0, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 80029d8:	2000      	movs	r0, #0
}
 80029da:	bc30      	pop	{r4, r5}
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	f8fbffff 	.word	0xf8fbffff

080029e4 <HAL_DFSDM_FilterRegularStart>:
  if((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80029e4:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 80029e8:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 80029ec:	2a01      	cmp	r2, #1
 80029ee:	d001      	beq.n	80029f4 <HAL_DFSDM_FilterRegularStart+0x10>
    status = HAL_ERROR;
 80029f0:	2001      	movs	r0, #1
}
 80029f2:	4770      	bx	lr
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
  /* Check regular trigger */
  if(hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 80029f4:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80029f6:	b19a      	cbz	r2, 8002a20 <HAL_DFSDM_FilterRegularStart+0x3c>
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80029f8:	6802      	ldr	r2, [r0, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
    
    /* If injected conversion was in progress, restart it */
    if(hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80029fa:	2b03      	cmp	r3, #3
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80029fc:	6811      	ldr	r1, [r2, #0]
 80029fe:	f021 0101 	bic.w	r1, r1, #1
 8002a02:	6011      	str	r1, [r2, #0]
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8002a04:	6811      	ldr	r1, [r2, #0]
 8002a06:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
 8002a0a:	6011      	str	r1, [r2, #0]
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002a0c:	6811      	ldr	r1, [r2, #0]
 8002a0e:	f041 0101 	orr.w	r1, r1, #1
 8002a12:	6011      	str	r1, [r2, #0]
    if(hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8002a14:	d010      	beq.n	8002a38 <HAL_DFSDM_FilterRegularStart+0x54>
                                         hdfsdm_filter->InjectedChannelsNbr : 1;
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
                          HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8002a16:	2302      	movs	r3, #2
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8002a18:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
  HAL_StatusTypeDef status = HAL_OK;
 8002a1c:	2000      	movs	r0, #0
 8002a1e:	4770      	bx	lr
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8002a20:	6801      	ldr	r1, [r0, #0]
                          HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8002a22:	2b01      	cmp	r3, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8002a24:	680a      	ldr	r2, [r1, #0]
 8002a26:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002a2a:	600a      	str	r2, [r1, #0]
                          HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8002a2c:	d0f3      	beq.n	8002a16 <HAL_DFSDM_FilterRegularStart+0x32>
 8002a2e:	2304      	movs	r3, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8002a30:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
  HAL_StatusTypeDef status = HAL_OK;
 8002a34:	2000      	movs	r0, #0
 8002a36:	4770      	bx	lr
      if(hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8002a38:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002a3a:	b91b      	cbnz	r3, 8002a44 <HAL_DFSDM_FilterRegularStart+0x60>
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8002a3c:	6813      	ldr	r3, [r2, #0]
 8002a3e:	f043 0302 	orr.w	r3, r3, #2
 8002a42:	6013      	str	r3, [r2, #0]
                                         hdfsdm_filter->InjectedChannelsNbr : 1;
 8002a44:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002a48:	2b01      	cmp	r3, #1
                          HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8002a4a:	f04f 0304 	mov.w	r3, #4
                                         hdfsdm_filter->InjectedChannelsNbr : 1;
 8002a4e:	bf0c      	ite	eq
 8002a50:	6c42      	ldreq	r2, [r0, #68]	; 0x44
 8002a52:	2201      	movne	r2, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002a54:	6482      	str	r2, [r0, #72]	; 0x48
 8002a56:	e7df      	b.n	8002a18 <HAL_DFSDM_FilterRegularStart+0x34>

08002a58 <HAL_DFSDM_FilterGetRegularValue>:
  reg = hdfsdm_filter->Instance->FLTRDATAR;
 8002a58:	6803      	ldr	r3, [r0, #0]
 8002a5a:	69d8      	ldr	r0, [r3, #28]
  *Channel = (reg & DFSDM_FLTRDATAR_RDATACH);
 8002a5c:	f000 0307 	and.w	r3, r0, #7
}
 8002a60:	1200      	asrs	r0, r0, #8
  *Channel = (reg & DFSDM_FLTRDATAR_RDATACH);
 8002a62:	600b      	str	r3, [r1, #0]
}
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop

08002a68 <HAL_DFSDM_FilterErrorCallback>:
{
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop

08002a6c <HAL_DFSDM_FilterPollForRegConversion>:
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8002a6c:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d003      	beq.n	8002a7c <HAL_DFSDM_FilterPollForRegConversion+0x10>
 8002a74:	2b04      	cmp	r3, #4
 8002a76:	d001      	beq.n	8002a7c <HAL_DFSDM_FilterPollForRegConversion+0x10>
    return HAL_ERROR;
 8002a78:	2001      	movs	r0, #1
 8002a7a:	4770      	bx	lr
{
 8002a7c:	b570      	push	{r4, r5, r6, lr}
 8002a7e:	460c      	mov	r4, r1
 8002a80:	4605      	mov	r5, r0
    tickstart = HAL_GetTick();  
 8002a82:	f7ff fde5 	bl	8002650 <HAL_GetTick>
 8002a86:	4606      	mov	r6, r0
 8002a88:	1c63      	adds	r3, r4, #1
 8002a8a:	682a      	ldr	r2, [r5, #0]
 8002a8c:	d114      	bne.n	8002ab8 <HAL_DFSDM_FilterPollForRegConversion+0x4c>
    while((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_REOCF) != DFSDM_FLTISR_REOCF)
 8002a8e:	6893      	ldr	r3, [r2, #8]
 8002a90:	0798      	lsls	r0, r3, #30
 8002a92:	d5fc      	bpl.n	8002a8e <HAL_DFSDM_FilterPollForRegConversion+0x22>
    if((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_ROVRF) == DFSDM_FLTISR_ROVRF)
 8002a94:	6893      	ldr	r3, [r2, #8]
 8002a96:	071b      	lsls	r3, r3, #28
 8002a98:	d419      	bmi.n	8002ace <HAL_DFSDM_FilterPollForRegConversion+0x62>
    if((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002a9a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002a9c:	b953      	cbnz	r3, 8002ab4 <HAL_DFSDM_FilterPollForRegConversion+0x48>
 8002a9e:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8002aa0:	b940      	cbnz	r0, 8002ab4 <HAL_DFSDM_FilterPollForRegConversion+0x48>
                             HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8002aa2:	f895 304c 	ldrb.w	r3, [r5, #76]	; 0x4c
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	bf14      	ite	ne
 8002aaa:	2303      	movne	r3, #3
 8002aac:	2301      	moveq	r3, #1
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8002aae:	f885 304c 	strb.w	r3, [r5, #76]	; 0x4c
 8002ab2:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_OK;
 8002ab4:	2000      	movs	r0, #0
 8002ab6:	bd70      	pop	{r4, r5, r6, pc}
    while((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_REOCF) != DFSDM_FLTISR_REOCF)
 8002ab8:	6893      	ldr	r3, [r2, #8]
 8002aba:	0799      	lsls	r1, r3, #30
 8002abc:	d4ea      	bmi.n	8002a94 <HAL_DFSDM_FilterPollForRegConversion+0x28>
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002abe:	b124      	cbz	r4, 8002aca <HAL_DFSDM_FilterPollForRegConversion+0x5e>
 8002ac0:	f7ff fdc6 	bl	8002650 <HAL_GetTick>
 8002ac4:	1b80      	subs	r0, r0, r6
 8002ac6:	4284      	cmp	r4, r0
 8002ac8:	d2de      	bcs.n	8002a88 <HAL_DFSDM_FilterPollForRegConversion+0x1c>
          return HAL_TIMEOUT;
 8002aca:	2003      	movs	r0, #3
 8002acc:	bd70      	pop	{r4, r5, r6, pc}
      hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_REGULAR_OVERRUN;
 8002ace:	2301      	movs	r3, #1
      HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8002ad0:	4628      	mov	r0, r5
      hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_REGULAR_OVERRUN;
 8002ad2:	652b      	str	r3, [r5, #80]	; 0x50
      HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8002ad4:	f7ff ffc8 	bl	8002a68 <HAL_DFSDM_FilterErrorCallback>
      hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRROVRF;
 8002ad8:	682b      	ldr	r3, [r5, #0]
 8002ada:	2208      	movs	r2, #8
 8002adc:	60da      	str	r2, [r3, #12]
 8002ade:	e7dc      	b.n	8002a9a <HAL_DFSDM_FilterPollForRegConversion+0x2e>

08002ae0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ae2:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8002ae4:	f7ff fdb4 	bl	8002650 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ae8:	2c00      	cmp	r4, #0
 8002aea:	d076      	beq.n	8002bda <HAL_DMA_Init+0xfa>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002aec:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002aee:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8002af0:	2100      	movs	r1, #0
 8002af2:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8002af4:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8002af8:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 8002afa:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8002afe:	f022 0201 	bic.w	r2, r2, #1
 8002b02:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b04:	e005      	b.n	8002b12 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b06:	f7ff fda3 	bl	8002650 <HAL_GetTick>
 8002b0a:	1b40      	subs	r0, r0, r5
 8002b0c:	2805      	cmp	r0, #5
 8002b0e:	d83e      	bhi.n	8002b8e <HAL_DMA_Init+0xae>
 8002b10:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	07d1      	lsls	r1, r2, #31
 8002b16:	d4f6      	bmi.n	8002b06 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b18:	68a1      	ldr	r1, [r4, #8]
 8002b1a:	6862      	ldr	r2, [r4, #4]
 8002b1c:	68e0      	ldr	r0, [r4, #12]
 8002b1e:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b20:	6921      	ldr	r1, [r4, #16]
 8002b22:	6965      	ldr	r5, [r4, #20]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b24:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b26:	69a6      	ldr	r6, [r4, #24]
 8002b28:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b2a:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b2c:	4f37      	ldr	r7, [pc, #220]	; (8002c0c <HAL_DMA_Init+0x12c>)
  tmp = hdma->Instance->CR;
 8002b2e:	6819      	ldr	r1, [r3, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b30:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b32:	6a65      	ldr	r5, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b34:	400f      	ands	r7, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b36:	6a21      	ldr	r1, [r4, #32]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b38:	4332      	orrs	r2, r6
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b3a:	2d04      	cmp	r5, #4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b3c:	ea42 0200 	orr.w	r2, r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b40:	ea42 0201 	orr.w	r2, r2, r1
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b44:	ea42 0207 	orr.w	r2, r2, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b48:	d028      	beq.n	8002b9c <HAL_DMA_Init+0xbc>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b4a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b4c:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b4e:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b52:	4315      	orrs	r5, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b54:	b2da      	uxtb	r2, r3
 8002b56:	482e      	ldr	r0, [pc, #184]	; (8002c10 <HAL_DMA_Init+0x130>)
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b58:	492e      	ldr	r1, [pc, #184]	; (8002c14 <HAL_DMA_Init+0x134>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b5a:	3a10      	subs	r2, #16
  hdma->Instance->FCR = tmp;
 8002b5c:	615d      	str	r5, [r3, #20]
  hdma->State = HAL_DMA_STATE_READY;
 8002b5e:	2501      	movs	r5, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b60:	fba0 0202 	umull	r0, r2, r0, r2
 8002b64:	0912      	lsrs	r2, r2, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b66:	5c88      	ldrb	r0, [r1, r2]
  
  if (stream_number > 3U)
 8002b68:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b6a:	4a2b      	ldr	r2, [pc, #172]	; (8002c18 <HAL_DMA_Init+0x138>)
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b6c:	f04f 0100 	mov.w	r1, #0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b70:	65e0      	str	r0, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b72:	ea02 0203 	and.w	r2, r2, r3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b76:	f04f 033f 	mov.w	r3, #63	; 0x3f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b7a:	bf88      	it	hi
 8002b7c:	3204      	addhi	r2, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b7e:	4083      	lsls	r3, r0
  return HAL_OK;
 8002b80:	4608      	mov	r0, r1
 8002b82:	65a2      	str	r2, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b84:	6093      	str	r3, [r2, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b86:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8002b88:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  return HAL_OK;
 8002b8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b90:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 8002b92:	4618      	mov	r0, r3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b94:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b96:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 8002b9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b9c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002b9e:	6b21      	ldr	r1, [r4, #48]	; 0x30
    tmp |= hdma->Init.FIFOThreshold;
 8002ba0:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ba2:	4301      	orrs	r1, r0
    tmp |= hdma->Init.FIFOThreshold;
 8002ba4:	f047 0504 	orr.w	r5, r7, #4
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ba8:	430a      	orrs	r2, r1
  hdma->Instance->CR = tmp;  
 8002baa:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8002bac:	695a      	ldr	r2, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002bae:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 8002bb2:	4315      	orrs	r5, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002bb4:	2800      	cmp	r0, #0
 8002bb6:	d0cd      	beq.n	8002b54 <HAL_DMA_Init+0x74>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002bb8:	b18e      	cbz	r6, 8002bde <HAL_DMA_Init+0xfe>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002bba:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8002bbe:	d018      	beq.n	8002bf2 <HAL_DMA_Init+0x112>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002bc0:	2f02      	cmp	r7, #2
 8002bc2:	d903      	bls.n	8002bcc <HAL_DMA_Init+0xec>
 8002bc4:	2f03      	cmp	r7, #3
 8002bc6:	d1c5      	bne.n	8002b54 <HAL_DMA_Init+0x74>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bc8:	01c2      	lsls	r2, r0, #7
 8002bca:	d5c3      	bpl.n	8002b54 <HAL_DMA_Init+0x74>
        hdma->State = HAL_DMA_STATE_READY;
 8002bcc:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002bce:	2240      	movs	r2, #64	; 0x40
        return HAL_ERROR; 
 8002bd0:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002bd2:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002bd4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8002bd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002bda:	2001      	movs	r0, #1
 8002bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 8002bde:	2f01      	cmp	r7, #1
 8002be0:	d003      	beq.n	8002bea <HAL_DMA_Init+0x10a>
 8002be2:	d3f1      	bcc.n	8002bc8 <HAL_DMA_Init+0xe8>
 8002be4:	2f02      	cmp	r7, #2
 8002be6:	d1b5      	bne.n	8002b54 <HAL_DMA_Init+0x74>
 8002be8:	e7ee      	b.n	8002bc8 <HAL_DMA_Init+0xe8>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bea:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8002bee:	d1b1      	bne.n	8002b54 <HAL_DMA_Init+0x74>
 8002bf0:	e7ec      	b.n	8002bcc <HAL_DMA_Init+0xec>
    switch (tmp)
 8002bf2:	2f03      	cmp	r7, #3
 8002bf4:	d8ae      	bhi.n	8002b54 <HAL_DMA_Init+0x74>
 8002bf6:	a201      	add	r2, pc, #4	; (adr r2, 8002bfc <HAL_DMA_Init+0x11c>)
 8002bf8:	f852 f027 	ldr.w	pc, [r2, r7, lsl #2]
 8002bfc:	08002bcd 	.word	0x08002bcd
 8002c00:	08002bc9 	.word	0x08002bc9
 8002c04:	08002bcd 	.word	0x08002bcd
 8002c08:	08002beb 	.word	0x08002beb
 8002c0c:	e010803f 	.word	0xe010803f
 8002c10:	aaaaaaab 	.word	0xaaaaaaab
 8002c14:	08007794 	.word	0x08007794
 8002c18:	fffffc00 	.word	0xfffffc00

08002c1c <HAL_DMA_Start_IT>:
{
 8002c1c:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8002c1e:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8002c22:	2c01      	cmp	r4, #1
 8002c24:	d00e      	beq.n	8002c44 <HAL_DMA_Start_IT+0x28>
 8002c26:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c28:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c2c:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c2e:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 8002c30:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c34:	d00a      	beq.n	8002c4c <HAL_DMA_Start_IT+0x30>
    __HAL_UNLOCK(hdma);	  
 8002c36:	2200      	movs	r2, #0
    status = HAL_BUSY;
 8002c38:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma);	  
 8002c3a:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	bcf0      	pop	{r4, r5, r6, r7}
 8002c42:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8002c44:	2302      	movs	r3, #2
}
 8002c46:	bcf0      	pop	{r4, r5, r6, r7}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	4770      	bx	lr
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c4c:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c4e:	2702      	movs	r7, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c50:	2500      	movs	r5, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c52:	f880 7035 	strb.w	r7, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c56:	6545      	str	r5, [r0, #84]	; 0x54
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c58:	6887      	ldr	r7, [r0, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c5a:	6825      	ldr	r5, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c5c:	2f40      	cmp	r7, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c5e:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8002c62:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8002c64:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c66:	d019      	beq.n	8002c9c <HAL_DMA_Start_IT+0x80>
    hdma->Instance->PAR = SrcAddress;
 8002c68:	60a1      	str	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c6a:	60e2      	str	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c6c:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 8002c6e:	233f      	movs	r3, #63	; 0x3f
    if(hdma->XferHalfCpltCallback != NULL)
 8002c70:	6c02      	ldr	r2, [r0, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c72:	408b      	lsls	r3, r1
 8002c74:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c76:	6823      	ldr	r3, [r4, #0]
 8002c78:	f043 0316 	orr.w	r3, r3, #22
 8002c7c:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002c7e:	6963      	ldr	r3, [r4, #20]
 8002c80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c84:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8002c86:	b11a      	cbz	r2, 8002c90 <HAL_DMA_Start_IT+0x74>
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c88:	6823      	ldr	r3, [r4, #0]
 8002c8a:	f043 0308 	orr.w	r3, r3, #8
 8002c8e:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8002c90:	6822      	ldr	r2, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c92:	2300      	movs	r3, #0
    __HAL_DMA_ENABLE(hdma);
 8002c94:	f042 0201 	orr.w	r2, r2, #1
 8002c98:	6022      	str	r2, [r4, #0]
 8002c9a:	e7d0      	b.n	8002c3e <HAL_DMA_Start_IT+0x22>
    hdma->Instance->PAR = DstAddress;
 8002c9c:	60a2      	str	r2, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 8002c9e:	60e1      	str	r1, [r4, #12]
 8002ca0:	e7e4      	b.n	8002c6c <HAL_DMA_Start_IT+0x50>
 8002ca2:	bf00      	nop

08002ca4 <HAL_DMA_IRQHandler>:
{
 8002ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ca6:	4604      	mov	r4, r0
 8002ca8:	b083      	sub	sp, #12
  __IO uint32_t count = 0;
 8002caa:	2000      	movs	r0, #0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cac:	2208      	movs	r2, #8
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cae:	6da7      	ldr	r7, [r4, #88]	; 0x58
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cb0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  __IO uint32_t count = 0;
 8002cb2:	9001      	str	r0, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cb4:	409a      	lsls	r2, r3
  tmpisr = regs->ISR;
 8002cb6:	683d      	ldr	r5, [r7, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 8002cb8:	4960      	ldr	r1, [pc, #384]	; (8002e3c <HAL_DMA_IRQHandler+0x198>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cba:	4215      	tst	r5, r2
  uint32_t timeout = SystemCoreClock / 9600;
 8002cbc:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cbe:	d003      	beq.n	8002cc8 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002cc0:	6821      	ldr	r1, [r4, #0]
 8002cc2:	6808      	ldr	r0, [r1, #0]
 8002cc4:	0740      	lsls	r0, r0, #29
 8002cc6:	d476      	bmi.n	8002db6 <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cc8:	2201      	movs	r2, #1
 8002cca:	409a      	lsls	r2, r3
 8002ccc:	4215      	tst	r5, r2
 8002cce:	d003      	beq.n	8002cd8 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002cd0:	6821      	ldr	r1, [r4, #0]
 8002cd2:	6949      	ldr	r1, [r1, #20]
 8002cd4:	0608      	lsls	r0, r1, #24
 8002cd6:	d468      	bmi.n	8002daa <HAL_DMA_IRQHandler+0x106>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cd8:	2204      	movs	r2, #4
 8002cda:	409a      	lsls	r2, r3
 8002cdc:	4215      	tst	r5, r2
 8002cde:	d003      	beq.n	8002ce8 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ce0:	6821      	ldr	r1, [r4, #0]
 8002ce2:	6809      	ldr	r1, [r1, #0]
 8002ce4:	0789      	lsls	r1, r1, #30
 8002ce6:	d45a      	bmi.n	8002d9e <HAL_DMA_IRQHandler+0xfa>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ce8:	2210      	movs	r2, #16
 8002cea:	409a      	lsls	r2, r3
 8002cec:	4215      	tst	r5, r2
 8002cee:	d003      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002cf0:	6821      	ldr	r1, [r4, #0]
 8002cf2:	6808      	ldr	r0, [r1, #0]
 8002cf4:	0700      	lsls	r0, r0, #28
 8002cf6:	d43f      	bmi.n	8002d78 <HAL_DMA_IRQHandler+0xd4>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002cf8:	2220      	movs	r2, #32
 8002cfa:	409a      	lsls	r2, r3
 8002cfc:	4215      	tst	r5, r2
 8002cfe:	d003      	beq.n	8002d08 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d00:	6821      	ldr	r1, [r4, #0]
 8002d02:	6808      	ldr	r0, [r1, #0]
 8002d04:	06c0      	lsls	r0, r0, #27
 8002d06:	d425      	bmi.n	8002d54 <HAL_DMA_IRQHandler+0xb0>
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d08:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002d0a:	b30b      	cbz	r3, 8002d50 <HAL_DMA_IRQHandler+0xac>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d0c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002d0e:	07da      	lsls	r2, r3, #31
 8002d10:	d51a      	bpl.n	8002d48 <HAL_DMA_IRQHandler+0xa4>
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d12:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8002d14:	6821      	ldr	r1, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 8002d16:	4a4a      	ldr	r2, [pc, #296]	; (8002e40 <HAL_DMA_IRQHandler+0x19c>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d18:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  uint32_t timeout = SystemCoreClock / 9600;
 8002d1c:	fba2 3206 	umull	r3, r2, r2, r6
      __HAL_DMA_DISABLE(hdma);
 8002d20:	680b      	ldr	r3, [r1, #0]
 8002d22:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600;
 8002d26:	0a92      	lsrs	r2, r2, #10
      __HAL_DMA_DISABLE(hdma);
 8002d28:	600b      	str	r3, [r1, #0]
 8002d2a:	e002      	b.n	8002d32 <HAL_DMA_IRQHandler+0x8e>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d2c:	680b      	ldr	r3, [r1, #0]
 8002d2e:	07db      	lsls	r3, r3, #31
 8002d30:	d504      	bpl.n	8002d3c <HAL_DMA_IRQHandler+0x98>
        if (++count > timeout)
 8002d32:	9b01      	ldr	r3, [sp, #4]
 8002d34:	3301      	adds	r3, #1
 8002d36:	429a      	cmp	r2, r3
 8002d38:	9301      	str	r3, [sp, #4]
 8002d3a:	d2f7      	bcs.n	8002d2c <HAL_DMA_IRQHandler+0x88>
      __HAL_UNLOCK(hdma);
 8002d3c:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 8002d3e:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8002d40:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8002d44:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8002d48:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002d4a:	b10b      	cbz	r3, 8002d50 <HAL_DMA_IRQHandler+0xac>
      hdma->XferErrorCallback(hdma);
 8002d4c:	4620      	mov	r0, r4
 8002d4e:	4798      	blx	r3
}
 8002d50:	b003      	add	sp, #12
 8002d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d54:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d56:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002d5a:	2a05      	cmp	r2, #5
 8002d5c:	d03b      	beq.n	8002dd6 <HAL_DMA_IRQHandler+0x132>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d5e:	680b      	ldr	r3, [r1, #0]
 8002d60:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d64:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d66:	d054      	beq.n	8002e12 <HAL_DMA_IRQHandler+0x16e>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d68:	0319      	lsls	r1, r3, #12
 8002d6a:	d55f      	bpl.n	8002e2c <HAL_DMA_IRQHandler+0x188>
        if(hdma->XferCpltCallback != NULL)
 8002d6c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d0ca      	beq.n	8002d08 <HAL_DMA_IRQHandler+0x64>
          hdma->XferCpltCallback(hdma);
 8002d72:	4620      	mov	r0, r4
 8002d74:	4798      	blx	r3
 8002d76:	e7c7      	b.n	8002d08 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d78:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d7a:	680a      	ldr	r2, [r1, #0]
 8002d7c:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d80:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d82:	d122      	bne.n	8002dca <HAL_DMA_IRQHandler+0x126>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d84:	05d2      	lsls	r2, r2, #23
 8002d86:	d403      	bmi.n	8002d90 <HAL_DMA_IRQHandler+0xec>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d88:	680a      	ldr	r2, [r1, #0]
 8002d8a:	f022 0208 	bic.w	r2, r2, #8
 8002d8e:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8002d90:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002d92:	2a00      	cmp	r2, #0
 8002d94:	d0b0      	beq.n	8002cf8 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 8002d96:	4620      	mov	r0, r4
 8002d98:	4790      	blx	r2
 8002d9a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002d9c:	e7ac      	b.n	8002cf8 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d9e:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002da0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002da2:	f042 0204 	orr.w	r2, r2, #4
 8002da6:	6562      	str	r2, [r4, #84]	; 0x54
 8002da8:	e79e      	b.n	8002ce8 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002daa:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002dac:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002dae:	f042 0202 	orr.w	r2, r2, #2
 8002db2:	6562      	str	r2, [r4, #84]	; 0x54
 8002db4:	e790      	b.n	8002cd8 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002db6:	6808      	ldr	r0, [r1, #0]
 8002db8:	f020 0004 	bic.w	r0, r0, #4
 8002dbc:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002dbe:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002dc0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002dc2:	f042 0201 	orr.w	r2, r2, #1
 8002dc6:	6562      	str	r2, [r4, #84]	; 0x54
 8002dc8:	e77e      	b.n	8002cc8 <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002dca:	0311      	lsls	r1, r2, #12
 8002dcc:	d5e0      	bpl.n	8002d90 <HAL_DMA_IRQHandler+0xec>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002dce:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002dd0:	2a00      	cmp	r2, #0
 8002dd2:	d1e0      	bne.n	8002d96 <HAL_DMA_IRQHandler+0xf2>
 8002dd4:	e790      	b.n	8002cf8 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002dd6:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002dd8:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002dda:	f022 0216 	bic.w	r2, r2, #22
 8002dde:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002de0:	694a      	ldr	r2, [r1, #20]
 8002de2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002de6:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002de8:	b320      	cbz	r0, 8002e34 <HAL_DMA_IRQHandler+0x190>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dea:	680a      	ldr	r2, [r1, #0]
 8002dec:	f022 0208 	bic.w	r2, r2, #8
 8002df0:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002df2:	223f      	movs	r2, #63	; 0x3f
        __HAL_UNLOCK(hdma);
 8002df4:	2500      	movs	r5, #0
        hdma->State = HAL_DMA_STATE_READY;
 8002df6:	2001      	movs	r0, #1
        if(hdma->XferAbortCallback != NULL)
 8002df8:	6d21      	ldr	r1, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfe:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8002e00:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8002e04:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8002e08:	2900      	cmp	r1, #0
 8002e0a:	d0a1      	beq.n	8002d50 <HAL_DMA_IRQHandler+0xac>
          hdma->XferAbortCallback(hdma);
 8002e0c:	4620      	mov	r0, r4
 8002e0e:	4788      	blx	r1
 8002e10:	e79e      	b.n	8002d50 <HAL_DMA_IRQHandler+0xac>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e12:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8002e16:	d1a9      	bne.n	8002d6c <HAL_DMA_IRQHandler+0xc8>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e18:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002e1a:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e1c:	f022 0210 	bic.w	r2, r2, #16
 8002e20:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 8002e22:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8002e26:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 8002e2a:	e79f      	b.n	8002d6c <HAL_DMA_IRQHandler+0xc8>
          if(hdma->XferM1CpltCallback != NULL)
 8002e2c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d19f      	bne.n	8002d72 <HAL_DMA_IRQHandler+0xce>
 8002e32:	e769      	b.n	8002d08 <HAL_DMA_IRQHandler+0x64>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e34:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002e36:	2a00      	cmp	r2, #0
 8002e38:	d1d7      	bne.n	8002dea <HAL_DMA_IRQHandler+0x146>
 8002e3a:	e7da      	b.n	8002df2 <HAL_DMA_IRQHandler+0x14e>
 8002e3c:	2000001c 	.word	0x2000001c
 8002e40:	1b4e81b5 	.word	0x1b4e81b5

08002e44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e48:	f8d1 c000 	ldr.w	ip, [r1]
 8002e4c:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002e4e:	2500      	movs	r5, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e50:	f8df 822c 	ldr.w	r8, [pc, #556]	; 8003080 <HAL_GPIO_Init+0x23c>
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e54:	f8df e22c 	ldr.w	lr, [pc, #556]	; 8003084 <HAL_GPIO_Init+0x240>
 8002e58:	e003      	b.n	8002e62 <HAL_GPIO_Init+0x1e>
  for(position = 0; position < GPIO_NUMBER; position++)
 8002e5a:	3501      	adds	r5, #1
 8002e5c:	2d10      	cmp	r5, #16
 8002e5e:	f000 80bf 	beq.w	8002fe0 <HAL_GPIO_Init+0x19c>
    ioposition = ((uint32_t)0x01) << position;
 8002e62:	2301      	movs	r3, #1
 8002e64:	40ab      	lsls	r3, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e66:	ea03 020c 	and.w	r2, r3, ip
    if(iocurrent == ioposition)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d1f5      	bne.n	8002e5a <HAL_GPIO_Init+0x16>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e6e:	684e      	ldr	r6, [r1, #4]
 8002e70:	f026 0910 	bic.w	r9, r6, #16
 8002e74:	f1b9 0f02 	cmp.w	r9, #2
 8002e78:	f040 80b5 	bne.w	8002fe6 <HAL_GPIO_Init+0x1a2>
        temp = GPIOx->AFR[position >> 3];
 8002e7c:	ea4f 09d5 	mov.w	r9, r5, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002e80:	f005 0a07 	and.w	sl, r5, #7
 8002e84:	f04f 0b0f 	mov.w	fp, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002e88:	690c      	ldr	r4, [r1, #16]
 8002e8a:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002e8e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8002e92:	f8d9 7020 	ldr.w	r7, [r9, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002e96:	fa0b fb0a 	lsl.w	fp, fp, sl
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002e9a:	fa04 f40a 	lsl.w	r4, r4, sl
 8002e9e:	ea4f 0a45 	mov.w	sl, r5, lsl #1
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002ea2:	ea27 070b 	bic.w	r7, r7, fp
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002ea6:	f04f 0b03 	mov.w	fp, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002eaa:	433c      	orrs	r4, r7
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002eac:	fa0b fb0a 	lsl.w	fp, fp, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002eb0:	f006 0703 	and.w	r7, r6, #3
        GPIOx->AFR[position >> 3] = temp;
 8002eb4:	f8c9 4020 	str.w	r4, [r9, #32]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002eb8:	ea6f 040b 	mvn.w	r4, fp
      temp = GPIOx->MODER;
 8002ebc:	f8d0 9000 	ldr.w	r9, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002ec0:	fa07 f70a 	lsl.w	r7, r7, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002ec4:	ea04 0909 	and.w	r9, r4, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002ec8:	ea47 0709 	orr.w	r7, r7, r9
      GPIOx->MODER = temp;
 8002ecc:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 8002ece:	6887      	ldr	r7, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002ed0:	f3c6 1900 	ubfx	r9, r6, #4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002ed4:	ea07 0b04 	and.w	fp, r7, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8002ed8:	68cf      	ldr	r7, [r1, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002eda:	fa09 f905 	lsl.w	r9, r9, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 8002ede:	fa07 f70a 	lsl.w	r7, r7, sl
 8002ee2:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->OSPEEDR = temp;
 8002ee6:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002ee8:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002eea:	ea27 0303 	bic.w	r3, r7, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002eee:	ea49 0303 	orr.w	r3, r9, r3
        GPIOx->OTYPER = temp;
 8002ef2:	6043      	str	r3, [r0, #4]
      temp = GPIOx->PUPDR;
 8002ef4:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002ef6:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002ef8:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002efa:	fa03 f30a 	lsl.w	r3, r3, sl
 8002efe:	4323      	orrs	r3, r4
      GPIOx->PUPDR = temp;
 8002f00:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f02:	00f3      	lsls	r3, r6, #3
 8002f04:	d5a9      	bpl.n	8002e5a <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f06:	f8d8 4044 	ldr.w	r4, [r8, #68]	; 0x44
 8002f0a:	f025 0703 	bic.w	r7, r5, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002f0e:	f005 0303 	and.w	r3, r5, #3
 8002f12:	f04f 090f 	mov.w	r9, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f16:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8002f1a:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002f1e:	009b      	lsls	r3, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f20:	f8c8 4044 	str.w	r4, [r8, #68]	; 0x44
 8002f24:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 8002f28:	f8d8 4044 	ldr.w	r4, [r8, #68]	; 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002f2c:	fa09 f903 	lsl.w	r9, r9, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f30:	f404 4480 	and.w	r4, r4, #16384	; 0x4000
 8002f34:	9401      	str	r4, [sp, #4]
 8002f36:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8002f38:	68bc      	ldr	r4, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002f3a:	ea24 0a09 	bic.w	sl, r4, r9
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002f3e:	4c4b      	ldr	r4, [pc, #300]	; (800306c <HAL_GPIO_Init+0x228>)
 8002f40:	42a0      	cmp	r0, r4
 8002f42:	d069      	beq.n	8003018 <HAL_GPIO_Init+0x1d4>
 8002f44:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002f48:	42a0      	cmp	r0, r4
 8002f4a:	d067      	beq.n	800301c <HAL_GPIO_Init+0x1d8>
 8002f4c:	4c48      	ldr	r4, [pc, #288]	; (8003070 <HAL_GPIO_Init+0x22c>)
 8002f4e:	42a0      	cmp	r0, r4
 8002f50:	d069      	beq.n	8003026 <HAL_GPIO_Init+0x1e2>
 8002f52:	4c48      	ldr	r4, [pc, #288]	; (8003074 <HAL_GPIO_Init+0x230>)
 8002f54:	42a0      	cmp	r0, r4
 8002f56:	d06b      	beq.n	8003030 <HAL_GPIO_Init+0x1ec>
 8002f58:	4c47      	ldr	r4, [pc, #284]	; (8003078 <HAL_GPIO_Init+0x234>)
 8002f5a:	42a0      	cmp	r0, r4
 8002f5c:	d06d      	beq.n	800303a <HAL_GPIO_Init+0x1f6>
 8002f5e:	4c47      	ldr	r4, [pc, #284]	; (800307c <HAL_GPIO_Init+0x238>)
 8002f60:	42a0      	cmp	r0, r4
 8002f62:	d06f      	beq.n	8003044 <HAL_GPIO_Init+0x200>
 8002f64:	f8df 9120 	ldr.w	r9, [pc, #288]	; 8003088 <HAL_GPIO_Init+0x244>
 8002f68:	4548      	cmp	r0, r9
 8002f6a:	d070      	beq.n	800304e <HAL_GPIO_Init+0x20a>
 8002f6c:	f8df 911c 	ldr.w	r9, [pc, #284]	; 800308c <HAL_GPIO_Init+0x248>
 8002f70:	4548      	cmp	r0, r9
 8002f72:	d071      	beq.n	8003058 <HAL_GPIO_Init+0x214>
 8002f74:	f8df 9118 	ldr.w	r9, [pc, #280]	; 8003090 <HAL_GPIO_Init+0x24c>
 8002f78:	4548      	cmp	r0, r9
 8002f7a:	d072      	beq.n	8003062 <HAL_GPIO_Init+0x21e>
 8002f7c:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8003094 <HAL_GPIO_Init+0x250>
 8002f80:	4548      	cmp	r0, r9
 8002f82:	bf0c      	ite	eq
 8002f84:	f04f 0909 	moveq.w	r9, #9
 8002f88:	f04f 090a 	movne.w	r9, #10
 8002f8c:	fa09 f303 	lsl.w	r3, r9, r3
 8002f90:	ea43 030a 	orr.w	r3, r3, sl
        temp &= ~((uint32_t)iocurrent);
 8002f94:	43d4      	mvns	r4, r2
  for(position = 0; position < GPIO_NUMBER; position++)
 8002f96:	3501      	adds	r5, #1
        SYSCFG->EXTICR[position >> 2] = temp;
 8002f98:	60bb      	str	r3, [r7, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f9a:	03f7      	lsls	r7, r6, #15
        temp = EXTI->IMR;
 8002f9c:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 8002fa0:	bf54      	ite	pl
 8002fa2:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8002fa4:	4313      	orrmi	r3, r2
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002fa6:	03b7      	lsls	r7, r6, #14
        EXTI->IMR = temp;
 8002fa8:	f8ce 3000 	str.w	r3, [lr]
        temp = EXTI->EMR;
 8002fac:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
 8002fb0:	bf54      	ite	pl
 8002fb2:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8002fb4:	4313      	orrmi	r3, r2
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002fb6:	02f7      	lsls	r7, r6, #11
        EXTI->EMR = temp;
 8002fb8:	f8ce 3004 	str.w	r3, [lr, #4]
        temp = EXTI->RTSR;
 8002fbc:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
 8002fc0:	bf54      	ite	pl
 8002fc2:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8002fc4:	4313      	orrmi	r3, r2
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002fc6:	02b6      	lsls	r6, r6, #10
        EXTI->RTSR = temp;
 8002fc8:	f8ce 3008 	str.w	r3, [lr, #8]
        temp = EXTI->FTSR;
 8002fcc:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
 8002fd0:	bf54      	ite	pl
 8002fd2:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8002fd4:	4313      	orrmi	r3, r2
  for(position = 0; position < GPIO_NUMBER; position++)
 8002fd6:	2d10      	cmp	r5, #16
        }
        EXTI->FTSR = temp;
 8002fd8:	f8ce 300c 	str.w	r3, [lr, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002fdc:	f47f af41 	bne.w	8002e62 <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8002fe0:	b003      	add	sp, #12
 8002fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fe6:	ea4f 0a45 	mov.w	sl, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002fea:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 8002fec:	f8d0 b000 	ldr.w	fp, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ff0:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002ff4:	ea06 0704 	and.w	r7, r6, r4
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002ff8:	fa04 f40a 	lsl.w	r4, r4, sl
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ffc:	f1b9 0f01 	cmp.w	r9, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003000:	ea6f 0404 	mvn.w	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003004:	fa07 f70a 	lsl.w	r7, r7, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003008:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800300c:	ea47 070b 	orr.w	r7, r7, fp
      GPIOx->MODER = temp;
 8003010:	6007      	str	r7, [r0, #0]
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003012:	f63f af6f 	bhi.w	8002ef4 <HAL_GPIO_Init+0xb0>
 8003016:	e75a      	b.n	8002ece <HAL_GPIO_Init+0x8a>
 8003018:	2300      	movs	r3, #0
 800301a:	e7b9      	b.n	8002f90 <HAL_GPIO_Init+0x14c>
 800301c:	f04f 0901 	mov.w	r9, #1
 8003020:	fa09 f303 	lsl.w	r3, r9, r3
 8003024:	e7b4      	b.n	8002f90 <HAL_GPIO_Init+0x14c>
 8003026:	f04f 0902 	mov.w	r9, #2
 800302a:	fa09 f303 	lsl.w	r3, r9, r3
 800302e:	e7af      	b.n	8002f90 <HAL_GPIO_Init+0x14c>
 8003030:	f04f 0903 	mov.w	r9, #3
 8003034:	fa09 f303 	lsl.w	r3, r9, r3
 8003038:	e7aa      	b.n	8002f90 <HAL_GPIO_Init+0x14c>
 800303a:	f04f 0904 	mov.w	r9, #4
 800303e:	fa09 f303 	lsl.w	r3, r9, r3
 8003042:	e7a5      	b.n	8002f90 <HAL_GPIO_Init+0x14c>
 8003044:	f04f 0905 	mov.w	r9, #5
 8003048:	fa09 f303 	lsl.w	r3, r9, r3
 800304c:	e7a0      	b.n	8002f90 <HAL_GPIO_Init+0x14c>
 800304e:	f04f 0906 	mov.w	r9, #6
 8003052:	fa09 f303 	lsl.w	r3, r9, r3
 8003056:	e79b      	b.n	8002f90 <HAL_GPIO_Init+0x14c>
 8003058:	f04f 0907 	mov.w	r9, #7
 800305c:	fa09 f303 	lsl.w	r3, r9, r3
 8003060:	e796      	b.n	8002f90 <HAL_GPIO_Init+0x14c>
 8003062:	f04f 0908 	mov.w	r9, #8
 8003066:	fa09 f303 	lsl.w	r3, r9, r3
 800306a:	e791      	b.n	8002f90 <HAL_GPIO_Init+0x14c>
 800306c:	40020000 	.word	0x40020000
 8003070:	40020800 	.word	0x40020800
 8003074:	40020c00 	.word	0x40020c00
 8003078:	40021000 	.word	0x40021000
 800307c:	40021400 	.word	0x40021400
 8003080:	40023800 	.word	0x40023800
 8003084:	40013c00 	.word	0x40013c00
 8003088:	40021800 	.word	0x40021800
 800308c:	40021c00 	.word	0x40021c00
 8003090:	40022000 	.word	0x40022000
 8003094:	40022400 	.word	0x40022400

08003098 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003098:	b902      	cbnz	r2, 800309c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800309a:	0409      	lsls	r1, r1, #16
 800309c:	6181      	str	r1, [r0, #24]
 800309e:	4770      	bx	lr

080030a0 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80030a0:	6943      	ldr	r3, [r0, #20]
 80030a2:	4059      	eors	r1, r3
 80030a4:	6141      	str	r1, [r0, #20]
 80030a6:	4770      	bx	lr

080030a8 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030a8:	2800      	cmp	r0, #0
 80030aa:	d04f      	beq.n	800314c <HAL_I2C_Init+0xa4>
{
 80030ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030ae:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80030b2:	4604      	mov	r4, r0
 80030b4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d03e      	beq.n	800313a <HAL_I2C_Init+0x92>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030bc:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80030be:	2124      	movs	r1, #36	; 0x24

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80030c0:	6862      	ldr	r2, [r4, #4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80030c2:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 80030c6:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80030c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030cc:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 80030ce:	f021 0101 	bic.w	r1, r1, #1
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030d2:	2801      	cmp	r0, #1
  __HAL_I2C_DISABLE(hi2c);
 80030d4:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80030d6:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80030d8:	689a      	ldr	r2, [r3, #8]
 80030da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030de:	609a      	str	r2, [r3, #8]
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80030e0:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030e2:	d02f      	beq.n	8003144 <HAL_I2C_Init+0x9c>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80030e4:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80030e8:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80030ea:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80030ec:	d021      	beq.n	8003132 <HAL_I2C_Init+0x8a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80030ee:	685e      	ldr	r6, [r3, #4]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030f0:	2100      	movs	r1, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80030f2:	4d17      	ldr	r5, [pc, #92]	; (8003150 <HAL_I2C_Init+0xa8>)
  hi2c->State = HAL_I2C_STATE_READY;
 80030f4:	f04f 0e20 	mov.w	lr, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80030f8:	6922      	ldr	r2, [r4, #16]
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 80030fa:	4608      	mov	r0, r1
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80030fc:	4335      	orrs	r5, r6
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80030fe:	6966      	ldr	r6, [r4, #20]
 8003100:	69a7      	ldr	r7, [r4, #24]
 8003102:	4332      	orrs	r2, r6
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003104:	605d      	str	r5, [r3, #4]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003106:	69e5      	ldr	r5, [r4, #28]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003108:	68de      	ldr	r6, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800310a:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800310e:	6a27      	ldr	r7, [r4, #32]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003110:	f426 4600 	bic.w	r6, r6, #32768	; 0x8000
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003114:	433d      	orrs	r5, r7
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003116:	60de      	str	r6, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003118:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800311a:	601d      	str	r5, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	f042 0201 	orr.w	r2, r2, #1
 8003122:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003124:	6461      	str	r1, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003126:	f884 e041 	strb.w	lr, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800312a:	6321      	str	r1, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800312c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
  return HAL_OK;
 8003130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003132:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003136:	605a      	str	r2, [r3, #4]
 8003138:	e7d9      	b.n	80030ee <HAL_I2C_Init+0x46>
    hi2c->Lock = HAL_UNLOCKED;
 800313a:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 800313e:	f7fe fcaf 	bl	8001aa0 <HAL_I2C_MspInit>
 8003142:	e7bb      	b.n	80030bc <HAL_I2C_Init+0x14>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003144:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003148:	609a      	str	r2, [r3, #8]
 800314a:	e7d0      	b.n	80030ee <HAL_I2C_Init+0x46>
    return HAL_ERROR;
 800314c:	2001      	movs	r0, #1
 800314e:	4770      	bx	lr
 8003150:	02008000 	.word	0x02008000

08003154 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003154:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003158:	b2db      	uxtb	r3, r3
 800315a:	2b20      	cmp	r3, #32
 800315c:	d001      	beq.n	8003162 <HAL_I2CEx_ConfigAnalogFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800315e:	2002      	movs	r0, #2
 8003160:	4770      	bx	lr
 8003162:	4602      	mov	r2, r0
    __HAL_LOCK(hi2c);
 8003164:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8003168:	2801      	cmp	r0, #1
 800316a:	d0f8      	beq.n	800315e <HAL_I2CEx_ConfigAnalogFilter+0xa>
    hi2c->State = HAL_I2C_STATE_BUSY;
 800316c:	2024      	movs	r0, #36	; 0x24
{
 800316e:	b470      	push	{r4, r5, r6}
    __HAL_I2C_DISABLE(hi2c);
 8003170:	6814      	ldr	r4, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003172:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003174:	f882 0041 	strb.w	r0, [r2, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 8003178:	6825      	ldr	r5, [r4, #0]
    return HAL_OK;
 800317a:	4630      	mov	r0, r6
    __HAL_I2C_DISABLE(hi2c);
 800317c:	f025 0501 	bic.w	r5, r5, #1
 8003180:	6025      	str	r5, [r4, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003182:	6825      	ldr	r5, [r4, #0]
 8003184:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 8003188:	6025      	str	r5, [r4, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 800318a:	6825      	ldr	r5, [r4, #0]
 800318c:	4329      	orrs	r1, r5
 800318e:	6021      	str	r1, [r4, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003190:	6821      	ldr	r1, [r4, #0]
 8003192:	f041 0101 	orr.w	r1, r1, #1
 8003196:	6021      	str	r1, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8003198:	f882 6040 	strb.w	r6, [r2, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800319c:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
  }
}
 80031a0:	bc70      	pop	{r4, r5, r6}
 80031a2:	4770      	bx	lr

080031a4 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031a4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b20      	cmp	r3, #32
 80031ac:	d001      	beq.n	80031b2 <HAL_I2CEx_ConfigDigitalFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80031ae:	2002      	movs	r0, #2
 80031b0:	4770      	bx	lr
 80031b2:	4602      	mov	r2, r0
    __HAL_LOCK(hi2c);
 80031b4:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 80031b8:	2801      	cmp	r0, #1
 80031ba:	d0f8      	beq.n	80031ae <HAL_I2CEx_ConfigDigitalFilter+0xa>
    hi2c->State = HAL_I2C_STATE_BUSY;
 80031bc:	2024      	movs	r0, #36	; 0x24
{
 80031be:	b470      	push	{r4, r5, r6}
    __HAL_I2C_DISABLE(hi2c);
 80031c0:	6814      	ldr	r4, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80031c2:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 80031c4:	f882 0041 	strb.w	r0, [r2, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 80031c8:	6825      	ldr	r5, [r4, #0]
    return HAL_OK;
 80031ca:	4630      	mov	r0, r6
    __HAL_I2C_DISABLE(hi2c);
 80031cc:	f025 0501 	bic.w	r5, r5, #1
 80031d0:	6025      	str	r5, [r4, #0]
    tmpreg = hi2c->Instance->CR1;
 80031d2:	6825      	ldr	r5, [r4, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 80031d4:	f425 6570 	bic.w	r5, r5, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 80031d8:	ea45 2101 	orr.w	r1, r5, r1, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 80031dc:	6021      	str	r1, [r4, #0]
    __HAL_I2C_ENABLE(hi2c);
 80031de:	6821      	ldr	r1, [r4, #0]
 80031e0:	f041 0101 	orr.w	r1, r1, #1
 80031e4:	6021      	str	r1, [r4, #0]
    __HAL_UNLOCK(hi2c);
 80031e6:	f882 6040 	strb.w	r6, [r2, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80031ea:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
  }
}
 80031ee:	bc70      	pop	{r4, r5, r6}
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop

080031f4 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 80031f4:	4a1b      	ldr	r2, [pc, #108]	; (8003264 <HAL_PWREx_EnableOverDrive+0x70>)
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80031f6:	4b1c      	ldr	r3, [pc, #112]	; (8003268 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80031f8:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80031fa:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
{
 80031fe:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8003200:	6411      	str	r1, [r2, #64]	; 0x40
{
 8003202:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 8003204:	6c12      	ldr	r2, [r2, #64]	; 0x40

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003206:	461c      	mov	r4, r3
  __HAL_RCC_PWR_CLK_ENABLE();
 8003208:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800320c:	9201      	str	r2, [sp, #4]
 800320e:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003216:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8003218:	f7ff fa1a 	bl	8002650 <HAL_GetTick>
 800321c:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800321e:	e005      	b.n	800322c <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003220:	f7ff fa16 	bl	8002650 <HAL_GetTick>
 8003224:	1b40      	subs	r0, r0, r5
 8003226:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800322a:	d817      	bhi.n	800325c <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800322c:	6863      	ldr	r3, [r4, #4]
 800322e:	03da      	lsls	r2, r3, #15
 8003230:	d5f6      	bpl.n	8003220 <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003232:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003234:	4d0c      	ldr	r5, [pc, #48]	; (8003268 <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003236:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800323a:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800323c:	f7ff fa08 	bl	8002650 <HAL_GetTick>
 8003240:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003242:	e005      	b.n	8003250 <HAL_PWREx_EnableOverDrive+0x5c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003244:	f7ff fa04 	bl	8002650 <HAL_GetTick>
 8003248:	1b00      	subs	r0, r0, r4
 800324a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800324e:	d805      	bhi.n	800325c <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003250:	686b      	ldr	r3, [r5, #4]
 8003252:	039b      	lsls	r3, r3, #14
 8003254:	d5f6      	bpl.n	8003244 <HAL_PWREx_EnableOverDrive+0x50>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8003256:	2000      	movs	r0, #0
}
 8003258:	b003      	add	sp, #12
 800325a:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 800325c:	2003      	movs	r0, #3
}
 800325e:	b003      	add	sp, #12
 8003260:	bd30      	pop	{r4, r5, pc}
 8003262:	bf00      	nop
 8003264:	40023800 	.word	0x40023800
 8003268:	40007000 	.word	0x40007000

0800326c <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800326c:	2800      	cmp	r0, #0
 800326e:	f000 81d0 	beq.w	8003612 <HAL_RCC_OscConfig+0x3a6>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003272:	6803      	ldr	r3, [r0, #0]
{
 8003274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003278:	07dd      	lsls	r5, r3, #31
{
 800327a:	b082      	sub	sp, #8
 800327c:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800327e:	d530      	bpl.n	80032e2 <HAL_RCC_OscConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003280:	49aa      	ldr	r1, [pc, #680]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
 8003282:	688a      	ldr	r2, [r1, #8]
 8003284:	f002 020c 	and.w	r2, r2, #12
 8003288:	2a04      	cmp	r2, #4
 800328a:	f000 8119 	beq.w	80034c0 <HAL_RCC_OscConfig+0x254>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800328e:	688a      	ldr	r2, [r1, #8]
 8003290:	f002 020c 	and.w	r2, r2, #12
 8003294:	2a08      	cmp	r2, #8
 8003296:	f000 810f 	beq.w	80034b8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800329a:	6863      	ldr	r3, [r4, #4]
 800329c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032a0:	f000 8152 	beq.w	8003548 <HAL_RCC_OscConfig+0x2dc>
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	f000 80db 	beq.w	8003460 <HAL_RCC_OscConfig+0x1f4>
 80032aa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032ae:	4b9f      	ldr	r3, [pc, #636]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	f000 81a6 	beq.w	8003602 <HAL_RCC_OscConfig+0x396>
 80032b6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80032ba:	601a      	str	r2, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80032c2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c4:	f7ff f9c4 	bl	8002650 <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032c8:	4d98      	ldr	r5, [pc, #608]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
        tickstart = HAL_GetTick();
 80032ca:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032cc:	e005      	b.n	80032da <HAL_RCC_OscConfig+0x6e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032ce:	f7ff f9bf 	bl	8002650 <HAL_GetTick>
 80032d2:	1b80      	subs	r0, r0, r6
 80032d4:	2864      	cmp	r0, #100	; 0x64
 80032d6:	f200 80eb 	bhi.w	80034b0 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032da:	682b      	ldr	r3, [r5, #0]
 80032dc:	039a      	lsls	r2, r3, #14
 80032de:	d5f6      	bpl.n	80032ce <HAL_RCC_OscConfig+0x62>
 80032e0:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032e2:	079f      	lsls	r7, r3, #30
 80032e4:	d529      	bpl.n	800333a <HAL_RCC_OscConfig+0xce>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80032e6:	4a91      	ldr	r2, [pc, #580]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
 80032e8:	6891      	ldr	r1, [r2, #8]
 80032ea:	f011 0f0c 	tst.w	r1, #12
 80032ee:	f000 8082 	beq.w	80033f6 <HAL_RCC_OscConfig+0x18a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032f2:	6891      	ldr	r1, [r2, #8]
 80032f4:	f001 010c 	and.w	r1, r1, #12
 80032f8:	2908      	cmp	r1, #8
 80032fa:	d079      	beq.n	80033f0 <HAL_RCC_OscConfig+0x184>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80032fc:	68e3      	ldr	r3, [r4, #12]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	f000 8109 	beq.w	8003516 <HAL_RCC_OscConfig+0x2aa>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003304:	4b89      	ldr	r3, [pc, #548]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
 8003306:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003308:	461d      	mov	r5, r3
        __HAL_RCC_HSI_ENABLE();
 800330a:	f042 0201 	orr.w	r2, r2, #1
 800330e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003310:	f7ff f99e 	bl	8002650 <HAL_GetTick>
 8003314:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003316:	e005      	b.n	8003324 <HAL_RCC_OscConfig+0xb8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003318:	f7ff f99a 	bl	8002650 <HAL_GetTick>
 800331c:	1b80      	subs	r0, r0, r6
 800331e:	2802      	cmp	r0, #2
 8003320:	f200 80c6 	bhi.w	80034b0 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003324:	682b      	ldr	r3, [r5, #0]
 8003326:	0798      	lsls	r0, r3, #30
 8003328:	d5f6      	bpl.n	8003318 <HAL_RCC_OscConfig+0xac>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800332a:	682b      	ldr	r3, [r5, #0]
 800332c:	6922      	ldr	r2, [r4, #16]
 800332e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003332:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003336:	602b      	str	r3, [r5, #0]
 8003338:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800333a:	071a      	lsls	r2, r3, #28
 800333c:	d41f      	bmi.n	800337e <HAL_RCC_OscConfig+0x112>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800333e:	075d      	lsls	r5, r3, #29
 8003340:	d536      	bpl.n	80033b0 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003342:	4b7a      	ldr	r3, [pc, #488]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
 8003344:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003346:	00d0      	lsls	r0, r2, #3
 8003348:	d573      	bpl.n	8003432 <HAL_RCC_OscConfig+0x1c6>
  FlagStatus pwrclkchanged = RESET;
 800334a:	2500      	movs	r5, #0
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800334c:	4b78      	ldr	r3, [pc, #480]	; (8003530 <HAL_RCC_OscConfig+0x2c4>)
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	05d1      	lsls	r1, r2, #23
 8003352:	f140 809c 	bpl.w	800348e <HAL_RCC_OscConfig+0x222>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003356:	68a3      	ldr	r3, [r4, #8]
 8003358:	2b01      	cmp	r3, #1
 800335a:	f000 80fb 	beq.w	8003554 <HAL_RCC_OscConfig+0x2e8>
 800335e:	2b00      	cmp	r3, #0
 8003360:	f000 80b8 	beq.w	80034d4 <HAL_RCC_OscConfig+0x268>
 8003364:	2b05      	cmp	r3, #5
 8003366:	4b71      	ldr	r3, [pc, #452]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
 8003368:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800336a:	f000 810c 	beq.w	8003586 <HAL_RCC_OscConfig+0x31a>
 800336e:	f022 0201 	bic.w	r2, r2, #1
 8003372:	671a      	str	r2, [r3, #112]	; 0x70
 8003374:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003376:	f022 0204 	bic.w	r2, r2, #4
 800337a:	671a      	str	r2, [r3, #112]	; 0x70
 800337c:	e0ef      	b.n	800355e <HAL_RCC_OscConfig+0x2f2>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800337e:	6963      	ldr	r3, [r4, #20]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d043      	beq.n	800340c <HAL_RCC_OscConfig+0x1a0>
      __HAL_RCC_LSI_ENABLE();
 8003384:	4b69      	ldr	r3, [pc, #420]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
 8003386:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003388:	461d      	mov	r5, r3
      __HAL_RCC_LSI_ENABLE();
 800338a:	f042 0201 	orr.w	r2, r2, #1
 800338e:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8003390:	f7ff f95e 	bl	8002650 <HAL_GetTick>
 8003394:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003396:	e005      	b.n	80033a4 <HAL_RCC_OscConfig+0x138>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003398:	f7ff f95a 	bl	8002650 <HAL_GetTick>
 800339c:	1b80      	subs	r0, r0, r6
 800339e:	2802      	cmp	r0, #2
 80033a0:	f200 8086 	bhi.w	80034b0 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033a4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80033a6:	079b      	lsls	r3, r3, #30
 80033a8:	d5f6      	bpl.n	8003398 <HAL_RCC_OscConfig+0x12c>
 80033aa:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033ac:	075d      	lsls	r5, r3, #29
 80033ae:	d4c8      	bmi.n	8003342 <HAL_RCC_OscConfig+0xd6>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033b0:	69a2      	ldr	r2, [r4, #24]
 80033b2:	b1ca      	cbz	r2, 80033e8 <HAL_RCC_OscConfig+0x17c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033b4:	4b5d      	ldr	r3, [pc, #372]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
 80033b6:	6899      	ldr	r1, [r3, #8]
 80033b8:	f001 010c 	and.w	r1, r1, #12
 80033bc:	2908      	cmp	r1, #8
 80033be:	d021      	beq.n	8003404 <HAL_RCC_OscConfig+0x198>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033c0:	2a02      	cmp	r2, #2
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c2:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033c4:	f000 80e7 	beq.w	8003596 <HAL_RCC_OscConfig+0x32a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033cc:	461c      	mov	r4, r3
        __HAL_RCC_PLL_DISABLE();
 80033ce:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80033d0:	f7ff f93e 	bl	8002650 <HAL_GetTick>
 80033d4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033d6:	e004      	b.n	80033e2 <HAL_RCC_OscConfig+0x176>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033d8:	f7ff f93a 	bl	8002650 <HAL_GetTick>
 80033dc:	1b40      	subs	r0, r0, r5
 80033de:	2802      	cmp	r0, #2
 80033e0:	d866      	bhi.n	80034b0 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033e2:	6823      	ldr	r3, [r4, #0]
 80033e4:	019b      	lsls	r3, r3, #6
 80033e6:	d4f7      	bmi.n	80033d8 <HAL_RCC_OscConfig+0x16c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80033e8:	2000      	movs	r0, #0
}
 80033ea:	b002      	add	sp, #8
 80033ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033f0:	6852      	ldr	r2, [r2, #4]
 80033f2:	0256      	lsls	r6, r2, #9
 80033f4:	d482      	bmi.n	80032fc <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033f6:	4a4d      	ldr	r2, [pc, #308]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
 80033f8:	6812      	ldr	r2, [r2, #0]
 80033fa:	0795      	lsls	r5, r2, #30
 80033fc:	d524      	bpl.n	8003448 <HAL_RCC_OscConfig+0x1dc>
 80033fe:	68e2      	ldr	r2, [r4, #12]
 8003400:	2a01      	cmp	r2, #1
 8003402:	d021      	beq.n	8003448 <HAL_RCC_OscConfig+0x1dc>
    return HAL_ERROR;
 8003404:	2001      	movs	r0, #1
}
 8003406:	b002      	add	sp, #8
 8003408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 800340c:	4b47      	ldr	r3, [pc, #284]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
 800340e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003410:	461d      	mov	r5, r3
      __HAL_RCC_LSI_DISABLE();
 8003412:	f022 0201 	bic.w	r2, r2, #1
 8003416:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8003418:	f7ff f91a 	bl	8002650 <HAL_GetTick>
 800341c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800341e:	e004      	b.n	800342a <HAL_RCC_OscConfig+0x1be>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003420:	f7ff f916 	bl	8002650 <HAL_GetTick>
 8003424:	1b80      	subs	r0, r0, r6
 8003426:	2802      	cmp	r0, #2
 8003428:	d842      	bhi.n	80034b0 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800342a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800342c:	079f      	lsls	r7, r3, #30
 800342e:	d4f7      	bmi.n	8003420 <HAL_RCC_OscConfig+0x1b4>
 8003430:	e7bb      	b.n	80033aa <HAL_RCC_OscConfig+0x13e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003432:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 8003434:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8003436:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800343a:	641a      	str	r2, [r3, #64]	; 0x40
 800343c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003442:	9301      	str	r3, [sp, #4]
 8003444:	9b01      	ldr	r3, [sp, #4]
 8003446:	e781      	b.n	800334c <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003448:	4938      	ldr	r1, [pc, #224]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
 800344a:	6920      	ldr	r0, [r4, #16]
 800344c:	680a      	ldr	r2, [r1, #0]
 800344e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8003452:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8003456:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003458:	071a      	lsls	r2, r3, #28
 800345a:	f57f af70 	bpl.w	800333e <HAL_RCC_OscConfig+0xd2>
 800345e:	e78e      	b.n	800337e <HAL_RCC_OscConfig+0x112>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003460:	4b32      	ldr	r3, [pc, #200]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
 8003462:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003464:	461d      	mov	r5, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003466:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800346a:	601a      	str	r2, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003472:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003474:	f7ff f8ec 	bl	8002650 <HAL_GetTick>
 8003478:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800347a:	e004      	b.n	8003486 <HAL_RCC_OscConfig+0x21a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800347c:	f7ff f8e8 	bl	8002650 <HAL_GetTick>
 8003480:	1b80      	subs	r0, r0, r6
 8003482:	2864      	cmp	r0, #100	; 0x64
 8003484:	d814      	bhi.n	80034b0 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003486:	682b      	ldr	r3, [r5, #0]
 8003488:	039b      	lsls	r3, r3, #14
 800348a:	d4f7      	bmi.n	800347c <HAL_RCC_OscConfig+0x210>
 800348c:	e728      	b.n	80032e0 <HAL_RCC_OscConfig+0x74>
      PWR->CR1 |= PWR_CR1_DBP;
 800348e:	681a      	ldr	r2, [r3, #0]
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003490:	461e      	mov	r6, r3
      PWR->CR1 |= PWR_CR1_DBP;
 8003492:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003496:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8003498:	f7ff f8da 	bl	8002650 <HAL_GetTick>
 800349c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800349e:	6833      	ldr	r3, [r6, #0]
 80034a0:	05da      	lsls	r2, r3, #23
 80034a2:	f53f af58 	bmi.w	8003356 <HAL_RCC_OscConfig+0xea>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80034a6:	f7ff f8d3 	bl	8002650 <HAL_GetTick>
 80034aa:	1bc0      	subs	r0, r0, r7
 80034ac:	2864      	cmp	r0, #100	; 0x64
 80034ae:	d9f6      	bls.n	800349e <HAL_RCC_OscConfig+0x232>
            return HAL_TIMEOUT;
 80034b0:	2003      	movs	r0, #3
}
 80034b2:	b002      	add	sp, #8
 80034b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034b8:	684a      	ldr	r2, [r1, #4]
 80034ba:	0250      	lsls	r0, r2, #9
 80034bc:	f57f aeed 	bpl.w	800329a <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034c0:	4a1a      	ldr	r2, [pc, #104]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
 80034c2:	6812      	ldr	r2, [r2, #0]
 80034c4:	0391      	lsls	r1, r2, #14
 80034c6:	f57f af0c 	bpl.w	80032e2 <HAL_RCC_OscConfig+0x76>
 80034ca:	6862      	ldr	r2, [r4, #4]
 80034cc:	2a00      	cmp	r2, #0
 80034ce:	f47f af08 	bne.w	80032e2 <HAL_RCC_OscConfig+0x76>
 80034d2:	e797      	b.n	8003404 <HAL_RCC_OscConfig+0x198>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034d4:	4b15      	ldr	r3, [pc, #84]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034d6:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034da:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034dc:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034de:	f022 0201 	bic.w	r2, r2, #1
 80034e2:	671a      	str	r2, [r3, #112]	; 0x70
 80034e4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80034e6:	f022 0204 	bic.w	r2, r2, #4
 80034ea:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 80034ec:	f7ff f8b0 	bl	8002650 <HAL_GetTick>
 80034f0:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034f2:	e004      	b.n	80034fe <HAL_RCC_OscConfig+0x292>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034f4:	f7ff f8ac 	bl	8002650 <HAL_GetTick>
 80034f8:	1bc0      	subs	r0, r0, r7
 80034fa:	4540      	cmp	r0, r8
 80034fc:	d8d8      	bhi.n	80034b0 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034fe:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8003500:	0798      	lsls	r0, r3, #30
 8003502:	d4f7      	bmi.n	80034f4 <HAL_RCC_OscConfig+0x288>
    if(pwrclkchanged == SET)
 8003504:	2d00      	cmp	r5, #0
 8003506:	f43f af53 	beq.w	80033b0 <HAL_RCC_OscConfig+0x144>
      __HAL_RCC_PWR_CLK_DISABLE();
 800350a:	4a08      	ldr	r2, [pc, #32]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
 800350c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800350e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003512:	6413      	str	r3, [r2, #64]	; 0x40
 8003514:	e74c      	b.n	80033b0 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_HSI_DISABLE();
 8003516:	4b05      	ldr	r3, [pc, #20]	; (800352c <HAL_RCC_OscConfig+0x2c0>)
 8003518:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800351a:	461d      	mov	r5, r3
        __HAL_RCC_HSI_DISABLE();
 800351c:	f022 0201 	bic.w	r2, r2, #1
 8003520:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003522:	f7ff f895 	bl	8002650 <HAL_GetTick>
 8003526:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003528:	e009      	b.n	800353e <HAL_RCC_OscConfig+0x2d2>
 800352a:	bf00      	nop
 800352c:	40023800 	.word	0x40023800
 8003530:	40007000 	.word	0x40007000
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003534:	f7ff f88c 	bl	8002650 <HAL_GetTick>
 8003538:	1b80      	subs	r0, r0, r6
 800353a:	2802      	cmp	r0, #2
 800353c:	d8b8      	bhi.n	80034b0 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800353e:	682b      	ldr	r3, [r5, #0]
 8003540:	0799      	lsls	r1, r3, #30
 8003542:	d4f7      	bmi.n	8003534 <HAL_RCC_OscConfig+0x2c8>
 8003544:	6823      	ldr	r3, [r4, #0]
 8003546:	e6f8      	b.n	800333a <HAL_RCC_OscConfig+0xce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003548:	4a33      	ldr	r2, [pc, #204]	; (8003618 <HAL_RCC_OscConfig+0x3ac>)
 800354a:	6813      	ldr	r3, [r2, #0]
 800354c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003550:	6013      	str	r3, [r2, #0]
 8003552:	e6b7      	b.n	80032c4 <HAL_RCC_OscConfig+0x58>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003554:	4a30      	ldr	r2, [pc, #192]	; (8003618 <HAL_RCC_OscConfig+0x3ac>)
 8003556:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8003558:	f043 0301 	orr.w	r3, r3, #1
 800355c:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 800355e:	f7ff f877 	bl	8002650 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003562:	4e2d      	ldr	r6, [pc, #180]	; (8003618 <HAL_RCC_OscConfig+0x3ac>)
      tickstart = HAL_GetTick();
 8003564:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003566:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800356a:	e005      	b.n	8003578 <HAL_RCC_OscConfig+0x30c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800356c:	f7ff f870 	bl	8002650 <HAL_GetTick>
 8003570:	eba0 0008 	sub.w	r0, r0, r8
 8003574:	42b8      	cmp	r0, r7
 8003576:	d89b      	bhi.n	80034b0 <HAL_RCC_OscConfig+0x244>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003578:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800357a:	079b      	lsls	r3, r3, #30
 800357c:	d5f6      	bpl.n	800356c <HAL_RCC_OscConfig+0x300>
    if(pwrclkchanged == SET)
 800357e:	2d00      	cmp	r5, #0
 8003580:	f43f af16 	beq.w	80033b0 <HAL_RCC_OscConfig+0x144>
 8003584:	e7c1      	b.n	800350a <HAL_RCC_OscConfig+0x29e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003586:	f042 0204 	orr.w	r2, r2, #4
 800358a:	671a      	str	r2, [r3, #112]	; 0x70
 800358c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800358e:	f042 0201 	orr.w	r2, r2, #1
 8003592:	671a      	str	r2, [r3, #112]	; 0x70
 8003594:	e7e3      	b.n	800355e <HAL_RCC_OscConfig+0x2f2>
        __HAL_RCC_PLL_DISABLE();
 8003596:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800359a:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 800359c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800359e:	f7ff f857 	bl	8002650 <HAL_GetTick>
 80035a2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035a4:	e005      	b.n	80035b2 <HAL_RCC_OscConfig+0x346>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035a6:	f7ff f853 	bl	8002650 <HAL_GetTick>
 80035aa:	1b80      	subs	r0, r0, r6
 80035ac:	2802      	cmp	r0, #2
 80035ae:	f63f af7f 	bhi.w	80034b0 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035b2:	682b      	ldr	r3, [r5, #0]
 80035b4:	0199      	lsls	r1, r3, #6
 80035b6:	d4f6      	bmi.n	80035a6 <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035b8:	6a22      	ldr	r2, [r4, #32]
 80035ba:	69e3      	ldr	r3, [r4, #28]
 80035bc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80035be:	4313      	orrs	r3, r2
 80035c0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80035c2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80035c4:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80035c8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80035ca:	0852      	lsrs	r2, r2, #1
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035cc:	4c12      	ldr	r4, [pc, #72]	; (8003618 <HAL_RCC_OscConfig+0x3ac>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035ce:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80035d2:	3a01      	subs	r2, #1
 80035d4:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 80035d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80035dc:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80035de:	682b      	ldr	r3, [r5, #0]
 80035e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035e4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80035e6:	f7ff f833 	bl	8002650 <HAL_GetTick>
 80035ea:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035ec:	e005      	b.n	80035fa <HAL_RCC_OscConfig+0x38e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035ee:	f7ff f82f 	bl	8002650 <HAL_GetTick>
 80035f2:	1b40      	subs	r0, r0, r5
 80035f4:	2802      	cmp	r0, #2
 80035f6:	f63f af5b 	bhi.w	80034b0 <HAL_RCC_OscConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035fa:	6823      	ldr	r3, [r4, #0]
 80035fc:	019a      	lsls	r2, r3, #6
 80035fe:	d5f6      	bpl.n	80035ee <HAL_RCC_OscConfig+0x382>
 8003600:	e6f2      	b.n	80033e8 <HAL_RCC_OscConfig+0x17c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003602:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003606:	601a      	str	r2, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800360e:	601a      	str	r2, [r3, #0]
 8003610:	e658      	b.n	80032c4 <HAL_RCC_OscConfig+0x58>
    return HAL_ERROR;
 8003612:	2001      	movs	r0, #1
}
 8003614:	4770      	bx	lr
 8003616:	bf00      	nop
 8003618:	40023800 	.word	0x40023800

0800361c <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800361c:	b178      	cbz	r0, 800363e <HAL_RCC_ClockConfig+0x22>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800361e:	4a5e      	ldr	r2, [pc, #376]	; (8003798 <HAL_RCC_ClockConfig+0x17c>)
 8003620:	6813      	ldr	r3, [r2, #0]
 8003622:	f003 030f 	and.w	r3, r3, #15
 8003626:	428b      	cmp	r3, r1
 8003628:	d20b      	bcs.n	8003642 <HAL_RCC_ClockConfig+0x26>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800362a:	6813      	ldr	r3, [r2, #0]
 800362c:	f023 030f 	bic.w	r3, r3, #15
 8003630:	430b      	orrs	r3, r1
 8003632:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003634:	6813      	ldr	r3, [r2, #0]
 8003636:	f003 030f 	and.w	r3, r3, #15
 800363a:	4299      	cmp	r1, r3
 800363c:	d001      	beq.n	8003642 <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 800363e:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);

  return HAL_OK;
}
 8003640:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003642:	6803      	ldr	r3, [r0, #0]
{
 8003644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003648:	079d      	lsls	r5, r3, #30
 800364a:	d514      	bpl.n	8003676 <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800364c:	075c      	lsls	r4, r3, #29
 800364e:	d504      	bpl.n	800365a <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003650:	4c52      	ldr	r4, [pc, #328]	; (800379c <HAL_RCC_ClockConfig+0x180>)
 8003652:	68a2      	ldr	r2, [r4, #8]
 8003654:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8003658:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800365a:	071a      	lsls	r2, r3, #28
 800365c:	d504      	bpl.n	8003668 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800365e:	4c4f      	ldr	r4, [pc, #316]	; (800379c <HAL_RCC_ClockConfig+0x180>)
 8003660:	68a2      	ldr	r2, [r4, #8]
 8003662:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8003666:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003668:	4c4c      	ldr	r4, [pc, #304]	; (800379c <HAL_RCC_ClockConfig+0x180>)
 800366a:	6885      	ldr	r5, [r0, #8]
 800366c:	68a2      	ldr	r2, [r4, #8]
 800366e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003672:	432a      	orrs	r2, r5
 8003674:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003676:	07df      	lsls	r7, r3, #31
 8003678:	4604      	mov	r4, r0
 800367a:	460d      	mov	r5, r1
 800367c:	d521      	bpl.n	80036c2 <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800367e:	6842      	ldr	r2, [r0, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003680:	4b46      	ldr	r3, [pc, #280]	; (800379c <HAL_RCC_ClockConfig+0x180>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003682:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003684:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003686:	d07b      	beq.n	8003780 <HAL_RCC_ClockConfig+0x164>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003688:	2a02      	cmp	r2, #2
 800368a:	d071      	beq.n	8003770 <HAL_RCC_ClockConfig+0x154>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800368c:	0799      	lsls	r1, r3, #30
 800368e:	d528      	bpl.n	80036e2 <HAL_RCC_ClockConfig+0xc6>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003690:	4942      	ldr	r1, [pc, #264]	; (800379c <HAL_RCC_ClockConfig+0x180>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003692:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003696:	688b      	ldr	r3, [r1, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003698:	460e      	mov	r6, r1
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800369a:	f023 0303 	bic.w	r3, r3, #3
 800369e:	4313      	orrs	r3, r2
 80036a0:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80036a2:	f7fe ffd5 	bl	8002650 <HAL_GetTick>
 80036a6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036a8:	e004      	b.n	80036b4 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036aa:	f7fe ffd1 	bl	8002650 <HAL_GetTick>
 80036ae:	1bc0      	subs	r0, r0, r7
 80036b0:	4540      	cmp	r0, r8
 80036b2:	d862      	bhi.n	800377a <HAL_RCC_ClockConfig+0x15e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b4:	68b3      	ldr	r3, [r6, #8]
 80036b6:	6862      	ldr	r2, [r4, #4]
 80036b8:	f003 030c 	and.w	r3, r3, #12
 80036bc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80036c0:	d1f3      	bne.n	80036aa <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036c2:	4a35      	ldr	r2, [pc, #212]	; (8003798 <HAL_RCC_ClockConfig+0x17c>)
 80036c4:	6813      	ldr	r3, [r2, #0]
 80036c6:	f003 030f 	and.w	r3, r3, #15
 80036ca:	429d      	cmp	r5, r3
 80036cc:	d20c      	bcs.n	80036e8 <HAL_RCC_ClockConfig+0xcc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ce:	6813      	ldr	r3, [r2, #0]
 80036d0:	f023 030f 	bic.w	r3, r3, #15
 80036d4:	432b      	orrs	r3, r5
 80036d6:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036d8:	6813      	ldr	r3, [r2, #0]
 80036da:	f003 030f 	and.w	r3, r3, #15
 80036de:	429d      	cmp	r5, r3
 80036e0:	d002      	beq.n	80036e8 <HAL_RCC_ClockConfig+0xcc>
    return HAL_ERROR;
 80036e2:	2001      	movs	r0, #1
 80036e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036e8:	6823      	ldr	r3, [r4, #0]
 80036ea:	075a      	lsls	r2, r3, #29
 80036ec:	d506      	bpl.n	80036fc <HAL_RCC_ClockConfig+0xe0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036ee:	492b      	ldr	r1, [pc, #172]	; (800379c <HAL_RCC_ClockConfig+0x180>)
 80036f0:	68e0      	ldr	r0, [r4, #12]
 80036f2:	688a      	ldr	r2, [r1, #8]
 80036f4:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 80036f8:	4302      	orrs	r2, r0
 80036fa:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036fc:	071b      	lsls	r3, r3, #28
 80036fe:	d507      	bpl.n	8003710 <HAL_RCC_ClockConfig+0xf4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003700:	4a26      	ldr	r2, [pc, #152]	; (800379c <HAL_RCC_ClockConfig+0x180>)
 8003702:	6921      	ldr	r1, [r4, #16]
 8003704:	6893      	ldr	r3, [r2, #8]
 8003706:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800370a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800370e:	6093      	str	r3, [r2, #8]
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003710:	4922      	ldr	r1, [pc, #136]	; (800379c <HAL_RCC_ClockConfig+0x180>)
 8003712:	688b      	ldr	r3, [r1, #8]
 8003714:	f003 030c 	and.w	r3, r3, #12
 8003718:	2b04      	cmp	r3, #4
 800371a:	d019      	beq.n	8003750 <HAL_RCC_ClockConfig+0x134>
 800371c:	2b08      	cmp	r3, #8
 800371e:	d12a      	bne.n	8003776 <HAL_RCC_ClockConfig+0x15a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003720:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003722:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003724:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003728:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800372a:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 800372e:	d12a      	bne.n	8003786 <HAL_RCC_ClockConfig+0x16a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003730:	481b      	ldr	r0, [pc, #108]	; (80037a0 <HAL_RCC_ClockConfig+0x184>)
 8003732:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003736:	fba1 0100 	umull	r0, r1, r1, r0
 800373a:	f7fc fd81 	bl	8000240 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 800373e:	4b17      	ldr	r3, [pc, #92]	; (800379c <HAL_RCC_ClockConfig+0x180>)
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003746:	3301      	adds	r3, #1
 8003748:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 800374a:	fbb0 f3f3 	udiv	r3, r0, r3
 800374e:	e000      	b.n	8003752 <HAL_RCC_ClockConfig+0x136>
      sysclockfreq = HSE_VALUE;
 8003750:	4b14      	ldr	r3, [pc, #80]	; (80037a4 <HAL_RCC_ClockConfig+0x188>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003752:	4a12      	ldr	r2, [pc, #72]	; (800379c <HAL_RCC_ClockConfig+0x180>)
  HAL_InitTick (TICK_INT_PRIORITY);
 8003754:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003756:	4c14      	ldr	r4, [pc, #80]	; (80037a8 <HAL_RCC_ClockConfig+0x18c>)
 8003758:	6892      	ldr	r2, [r2, #8]
 800375a:	4914      	ldr	r1, [pc, #80]	; (80037ac <HAL_RCC_ClockConfig+0x190>)
 800375c:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003760:	5ca2      	ldrb	r2, [r4, r2]
 8003762:	40d3      	lsrs	r3, r2
 8003764:	600b      	str	r3, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003766:	f7fe fb3b 	bl	8001de0 <HAL_InitTick>
  return HAL_OK;
 800376a:	2000      	movs	r0, #0
 800376c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003770:	0198      	lsls	r0, r3, #6
 8003772:	d48d      	bmi.n	8003690 <HAL_RCC_ClockConfig+0x74>
 8003774:	e7b5      	b.n	80036e2 <HAL_RCC_ClockConfig+0xc6>
      sysclockfreq = HSI_VALUE;
 8003776:	4b0a      	ldr	r3, [pc, #40]	; (80037a0 <HAL_RCC_ClockConfig+0x184>)
 8003778:	e7eb      	b.n	8003752 <HAL_RCC_ClockConfig+0x136>
        return HAL_TIMEOUT;
 800377a:	2003      	movs	r0, #3
}
 800377c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003780:	039e      	lsls	r6, r3, #14
 8003782:	d485      	bmi.n	8003690 <HAL_RCC_ClockConfig+0x74>
 8003784:	e7ad      	b.n	80036e2 <HAL_RCC_ClockConfig+0xc6>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003786:	4807      	ldr	r0, [pc, #28]	; (80037a4 <HAL_RCC_ClockConfig+0x188>)
 8003788:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800378c:	2300      	movs	r3, #0
 800378e:	fba1 0100 	umull	r0, r1, r1, r0
 8003792:	f7fc fd55 	bl	8000240 <__aeabi_uldivmod>
 8003796:	e7d2      	b.n	800373e <HAL_RCC_ClockConfig+0x122>
 8003798:	40023c00 	.word	0x40023c00
 800379c:	40023800 	.word	0x40023800
 80037a0:	00f42400 	.word	0x00f42400
 80037a4:	007a1200 	.word	0x007a1200
 80037a8:	0800777c 	.word	0x0800777c
 80037ac:	2000001c 	.word	0x2000001c

080037b0 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037b0:	4916      	ldr	r1, [pc, #88]	; (800380c <HAL_RCC_GetSysClockFreq+0x5c>)
{
 80037b2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037b4:	688b      	ldr	r3, [r1, #8]
 80037b6:	f003 030c 	and.w	r3, r3, #12
 80037ba:	2b04      	cmp	r3, #4
 80037bc:	d01b      	beq.n	80037f6 <HAL_RCC_GetSysClockFreq+0x46>
 80037be:	2b08      	cmp	r3, #8
 80037c0:	d117      	bne.n	80037f2 <HAL_RCC_GetSysClockFreq+0x42>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037c2:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80037c4:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037c6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037ca:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80037cc:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 80037d0:	d113      	bne.n	80037fa <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037d2:	480f      	ldr	r0, [pc, #60]	; (8003810 <HAL_RCC_GetSysClockFreq+0x60>)
 80037d4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80037d8:	fba1 0100 	umull	r0, r1, r1, r0
 80037dc:	f7fc fd30 	bl	8000240 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 80037e0:	4b0a      	ldr	r3, [pc, #40]	; (800380c <HAL_RCC_GetSysClockFreq+0x5c>)
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80037e8:	3301      	adds	r3, #1
 80037ea:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 80037ec:	fbb0 f0f3 	udiv	r0, r0, r3
 80037f0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 80037f2:	4807      	ldr	r0, [pc, #28]	; (8003810 <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80037f4:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 80037f6:	4807      	ldr	r0, [pc, #28]	; (8003814 <HAL_RCC_GetSysClockFreq+0x64>)
 80037f8:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037fa:	4806      	ldr	r0, [pc, #24]	; (8003814 <HAL_RCC_GetSysClockFreq+0x64>)
 80037fc:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003800:	2300      	movs	r3, #0
 8003802:	fba1 0100 	umull	r0, r1, r1, r0
 8003806:	f7fc fd1b 	bl	8000240 <__aeabi_uldivmod>
 800380a:	e7e9      	b.n	80037e0 <HAL_RCC_GetSysClockFreq+0x30>
 800380c:	40023800 	.word	0x40023800
 8003810:	00f42400 	.word	0x00f42400
 8003814:	007a1200 	.word	0x007a1200

08003818 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003818:	4b04      	ldr	r3, [pc, #16]	; (800382c <HAL_RCC_GetPCLK1Freq+0x14>)
 800381a:	4a05      	ldr	r2, [pc, #20]	; (8003830 <HAL_RCC_GetPCLK1Freq+0x18>)
 800381c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800381e:	4905      	ldr	r1, [pc, #20]	; (8003834 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003820:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003824:	6808      	ldr	r0, [r1, #0]
 8003826:	5cd3      	ldrb	r3, [r2, r3]
}
 8003828:	40d8      	lsrs	r0, r3
 800382a:	4770      	bx	lr
 800382c:	40023800 	.word	0x40023800
 8003830:	0800778c 	.word	0x0800778c
 8003834:	2000001c 	.word	0x2000001c

08003838 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003838:	4b04      	ldr	r3, [pc, #16]	; (800384c <HAL_RCC_GetPCLK2Freq+0x14>)
 800383a:	4a05      	ldr	r2, [pc, #20]	; (8003850 <HAL_RCC_GetPCLK2Freq+0x18>)
 800383c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800383e:	4905      	ldr	r1, [pc, #20]	; (8003854 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003840:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003844:	6808      	ldr	r0, [r1, #0]
 8003846:	5cd3      	ldrb	r3, [r2, r3]
}
 8003848:	40d8      	lsrs	r0, r3
 800384a:	4770      	bx	lr
 800384c:	40023800 	.word	0x40023800
 8003850:	0800778c 	.word	0x0800778c
 8003854:	2000001c 	.word	0x2000001c

08003858 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003858:	4b0e      	ldr	r3, [pc, #56]	; (8003894 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800385a:	220f      	movs	r2, #15
 800385c:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800385e:	689a      	ldr	r2, [r3, #8]
 8003860:	f002 0203 	and.w	r2, r2, #3
 8003864:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003866:	689a      	ldr	r2, [r3, #8]
 8003868:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800386c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800386e:	689a      	ldr	r2, [r3, #8]
 8003870:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8003874:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	08db      	lsrs	r3, r3, #3
{
 800387a:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800387c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003880:	4c05      	ldr	r4, [pc, #20]	; (8003898 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003882:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003884:	6823      	ldr	r3, [r4, #0]
}
 8003886:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800388a:	f003 030f 	and.w	r3, r3, #15
 800388e:	600b      	str	r3, [r1, #0]
}
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	40023800 	.word	0x40023800
 8003898:	40023c00 	.word	0x40023c00

0800389c <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800389c:	6803      	ldr	r3, [r0, #0]
{
 800389e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80038a2:	f013 0501 	ands.w	r5, r3, #1
{
 80038a6:	b083      	sub	sp, #12
 80038a8:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80038aa:	d00b      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80038ac:	4a9d      	ldr	r2, [pc, #628]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80038ae:	6891      	ldr	r1, [r2, #8]
 80038b0:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 80038b4:	6091      	str	r1, [r2, #8]
 80038b6:	6b45      	ldr	r5, [r0, #52]	; 0x34
 80038b8:	6891      	ldr	r1, [r2, #8]
 80038ba:	4329      	orrs	r1, r5

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80038bc:	fab5 f585 	clz	r5, r5
 80038c0:	096d      	lsrs	r5, r5, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80038c2:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80038c4:	f413 2600 	ands.w	r6, r3, #524288	; 0x80000
 80038c8:	d010      	beq.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x50>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038ca:	4996      	ldr	r1, [pc, #600]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80038cc:	6be6      	ldr	r6, [r4, #60]	; 0x3c
 80038ce:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80038d2:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038d6:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80038da:	ea42 0206 	orr.w	r2, r2, r6
 80038de:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80038e2:	f000 81c0 	beq.w	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80038e6:	fab6 f686 	clz	r6, r6
 80038ea:	0976      	lsrs	r6, r6, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80038ec:	02d9      	lsls	r1, r3, #11
 80038ee:	d510      	bpl.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80038f0:	488c      	ldr	r0, [pc, #560]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80038f2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80038f4:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80038f8:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80038fc:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8003900:	ea42 0201 	orr.w	r2, r2, r1
 8003904:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003908:	f000 81ab 	beq.w	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 800390c:	2900      	cmp	r1, #0
 800390e:	bf08      	it	eq
 8003910:	2601      	moveq	r6, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 8003912:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003916:	bf18      	it	ne
 8003918:	2501      	movne	r5, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800391a:	069a      	lsls	r2, r3, #26
 800391c:	f100 815a 	bmi.w	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x338>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003920:	06da      	lsls	r2, r3, #27
 8003922:	d50c      	bpl.n	800393e <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003924:	4a7f      	ldr	r2, [pc, #508]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003926:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800392a:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800392e:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 8003932:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8003936:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003938:	4301      	orrs	r1, r0
 800393a:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800393e:	045f      	lsls	r7, r3, #17
 8003940:	d508      	bpl.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003942:	4978      	ldr	r1, [pc, #480]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003944:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8003946:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800394a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800394e:	4302      	orrs	r2, r0
 8003950:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003954:	0418      	lsls	r0, r3, #16
 8003956:	d508      	bpl.n	800396a <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003958:	4972      	ldr	r1, [pc, #456]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800395a:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800395c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003960:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8003964:	4302      	orrs	r2, r0
 8003966:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800396a:	03d9      	lsls	r1, r3, #15
 800396c:	d508      	bpl.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800396e:	496d      	ldr	r1, [pc, #436]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003970:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8003972:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003976:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800397a:	4302      	orrs	r2, r0
 800397c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003980:	039a      	lsls	r2, r3, #14
 8003982:	d508      	bpl.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003984:	4967      	ldr	r1, [pc, #412]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003986:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8003988:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800398c:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8003990:	4302      	orrs	r2, r0
 8003992:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003996:	065f      	lsls	r7, r3, #25
 8003998:	d508      	bpl.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800399a:	4962      	ldr	r1, [pc, #392]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800399c:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800399e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80039a2:	f022 0203 	bic.w	r2, r2, #3
 80039a6:	4302      	orrs	r2, r0
 80039a8:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039ac:	0618      	lsls	r0, r3, #24
 80039ae:	d508      	bpl.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039b0:	495c      	ldr	r1, [pc, #368]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80039b2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80039b4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80039b8:	f022 020c 	bic.w	r2, r2, #12
 80039bc:	4302      	orrs	r2, r0
 80039be:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80039c2:	05d9      	lsls	r1, r3, #23
 80039c4:	d508      	bpl.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80039c6:	4957      	ldr	r1, [pc, #348]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80039c8:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80039ca:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80039ce:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80039d2:	4302      	orrs	r2, r0
 80039d4:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80039d8:	059a      	lsls	r2, r3, #22
 80039da:	d508      	bpl.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80039dc:	4951      	ldr	r1, [pc, #324]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80039de:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80039e0:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80039e4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80039e8:	4302      	orrs	r2, r0
 80039ea:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80039ee:	055f      	lsls	r7, r3, #21
 80039f0:	d508      	bpl.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80039f2:	494c      	ldr	r1, [pc, #304]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80039f4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80039f6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80039fa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80039fe:	4302      	orrs	r2, r0
 8003a00:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003a04:	0518      	lsls	r0, r3, #20
 8003a06:	d508      	bpl.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x17e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003a08:	4946      	ldr	r1, [pc, #280]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003a0a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a0c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003a10:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003a14:	4302      	orrs	r2, r0
 8003a16:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003a1a:	04d9      	lsls	r1, r3, #19
 8003a1c:	d508      	bpl.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003a1e:	4941      	ldr	r1, [pc, #260]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003a20:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8003a22:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003a26:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003a2a:	4302      	orrs	r2, r0
 8003a2c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003a30:	049a      	lsls	r2, r3, #18
 8003a32:	d508      	bpl.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003a34:	493b      	ldr	r1, [pc, #236]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003a36:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8003a38:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003a3c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8003a40:	4302      	orrs	r2, r0
 8003a42:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003a46:	025f      	lsls	r7, r3, #9
 8003a48:	d508      	bpl.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003a4a:	4936      	ldr	r1, [pc, #216]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003a4c:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8003a4e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003a52:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8003a56:	4302      	orrs	r2, r0
 8003a58:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003a5c:	0298      	lsls	r0, r3, #10
 8003a5e:	d50c      	bpl.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003a60:	4930      	ldr	r1, [pc, #192]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003a62:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8003a64:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 8003a68:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003a6c:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
      pllsaiused = 1;
 8003a70:	bf08      	it	eq
 8003a72:	2601      	moveq	r6, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003a74:	4302      	orrs	r2, r0
 8003a76:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
    pllsaiused = 1;
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003a7a:	0359      	lsls	r1, r3, #13
 8003a7c:	d508      	bpl.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a7e:	4929      	ldr	r1, [pc, #164]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003a80:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8003a82:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003a86:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003a8a:	4302      	orrs	r2, r0
 8003a8c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003a90:	021a      	lsls	r2, r3, #8
 8003a92:	d509      	bpl.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003a94:	4923      	ldr	r1, [pc, #140]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003a96:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8003a9a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003a9e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003aa2:	4302      	orrs	r2, r0
 8003aa4:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003aa8:	015f      	lsls	r7, r3, #5
 8003aaa:	d509      	bpl.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003aac:	491d      	ldr	r1, [pc, #116]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003aae:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8003ab2:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003ab6:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8003aba:	4302      	orrs	r2, r0
 8003abc:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ac0:	0118      	lsls	r0, r3, #4
 8003ac2:	d509      	bpl.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003ac4:	4917      	ldr	r1, [pc, #92]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003ac6:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8003aca:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8003ace:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8003ad2:	4302      	orrs	r2, r0
 8003ad4:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003ad8:	00d9      	lsls	r1, r3, #3
 8003ada:	d40b      	bmi.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x258>
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003adc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ae0:	d016      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003ae2:	07ea      	lsls	r2, r5, #31
 8003ae4:	d414      	bmi.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x274>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003ae6:	2e01      	cmp	r6, #1
 8003ae8:	f000 80c0 	beq.w	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003aec:	2000      	movs	r0, #0
}
 8003aee:	b003      	add	sp, #12
 8003af0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003af4:	490b      	ldr	r1, [pc, #44]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003af6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003afa:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8003afe:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8003b02:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8003b06:	ea42 0200 	orr.w	r2, r2, r0
 8003b0a:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003b0e:	d1e8      	bne.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x246>
    __HAL_RCC_PLLI2S_DISABLE();
 8003b10:	4b04      	ldr	r3, [pc, #16]	; (8003b24 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003b12:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b14:	461d      	mov	r5, r3
    __HAL_RCC_PLLI2S_DISABLE();
 8003b16:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8003b1a:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003b1c:	f7fe fd98 	bl	8002650 <HAL_GetTick>
 8003b20:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b22:	e006      	b.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8003b24:	40023800 	.word	0x40023800
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003b28:	f7fe fd92 	bl	8002650 <HAL_GetTick>
 8003b2c:	1bc0      	subs	r0, r0, r7
 8003b2e:	2864      	cmp	r0, #100	; 0x64
 8003b30:	d84c      	bhi.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x330>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b32:	682b      	ldr	r3, [r5, #0]
 8003b34:	011b      	lsls	r3, r3, #4
 8003b36:	d4f7      	bmi.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003b38:	6823      	ldr	r3, [r4, #0]
 8003b3a:	07df      	lsls	r7, r3, #31
 8003b3c:	d503      	bpl.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8003b3e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003b40:	2a00      	cmp	r2, #0
 8003b42:	f000 80e1 	beq.w	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003b46:	031d      	lsls	r5, r3, #12
 8003b48:	d504      	bpl.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8003b4a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003b4c:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8003b50:	f000 8105 	beq.w	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8003b54:	02d8      	lsls	r0, r3, #11
 8003b56:	d504      	bpl.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003b58:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003b5a:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8003b5e:	f000 80fe 	beq.w	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003b62:	01d9      	lsls	r1, r3, #7
 8003b64:	d511      	bpl.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x2ee>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003b66:	4d9a      	ldr	r5, [pc, #616]	; (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003b68:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003b6a:	f8d5 2084 	ldr.w	r2, [r5, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003b6e:	f8d5 7084 	ldr.w	r7, [r5, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003b72:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8003b76:	6921      	ldr	r1, [r4, #16]
 8003b78:	f007 47e0 	and.w	r7, r7, #1879048192	; 0x70000000
 8003b7c:	433a      	orrs	r2, r7
 8003b7e:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8003b82:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003b86:	f8c5 2084 	str.w	r2, [r5, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003b8a:	019a      	lsls	r2, r3, #6
 8003b8c:	d50d      	bpl.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003b8e:	6923      	ldr	r3, [r4, #16]
 8003b90:	6862      	ldr	r2, [r4, #4]
 8003b92:	041b      	lsls	r3, r3, #16
 8003b94:	68e0      	ldr	r0, [r4, #12]
 8003b96:	68a1      	ldr	r1, [r4, #8]
 8003b98:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003b9c:	4a8c      	ldr	r2, [pc, #560]	; (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 8003b9e:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8003ba2:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8003ba6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8003baa:	4b89      	ldr	r3, [pc, #548]	; (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 8003bac:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003bae:	461d      	mov	r5, r3
    __HAL_RCC_PLLI2S_ENABLE();
 8003bb0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003bb4:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003bb6:	f7fe fd4b 	bl	8002650 <HAL_GetTick>
 8003bba:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003bbc:	682b      	ldr	r3, [r5, #0]
 8003bbe:	011b      	lsls	r3, r3, #4
 8003bc0:	d491      	bmi.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003bc2:	f7fe fd45 	bl	8002650 <HAL_GetTick>
 8003bc6:	1bc0      	subs	r0, r0, r7
 8003bc8:	2864      	cmp	r0, #100	; 0x64
 8003bca:	d9f7      	bls.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x320>
        return HAL_TIMEOUT;
 8003bcc:	2003      	movs	r0, #3
}
 8003bce:	b003      	add	sp, #12
 8003bd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8003bd4:	4a7e      	ldr	r2, [pc, #504]	; (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
    PWR->CR1 |= PWR_CR1_DBP;
 8003bd6:	4b7f      	ldr	r3, [pc, #508]	; (8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8003bd8:	6c11      	ldr	r1, [r2, #64]	; 0x40
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003bda:	461f      	mov	r7, r3
    __HAL_RCC_PWR_CLK_ENABLE();
 8003bdc:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003be0:	6411      	str	r1, [r2, #64]	; 0x40
 8003be2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003be4:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8003be8:	9201      	str	r2, [sp, #4]
 8003bea:	9a01      	ldr	r2, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bf2:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003bf4:	f7fe fd2c 	bl	8002650 <HAL_GetTick>
 8003bf8:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003bfa:	e005      	b.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x36c>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bfc:	f7fe fd28 	bl	8002650 <HAL_GetTick>
 8003c00:	eba0 0008 	sub.w	r0, r0, r8
 8003c04:	2864      	cmp	r0, #100	; 0x64
 8003c06:	d8e1      	bhi.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x330>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	05db      	lsls	r3, r3, #23
 8003c0c:	d5f6      	bpl.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x360>
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c0e:	4a70      	ldr	r2, [pc, #448]	; (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c10:	6b23      	ldr	r3, [r4, #48]	; 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c12:	6f11      	ldr	r1, [r2, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c14:	f403 7040 	and.w	r0, r3, #768	; 0x300
 8003c18:	f411 7140 	ands.w	r1, r1, #768	; 0x300
 8003c1c:	d010      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8003c1e:	4281      	cmp	r1, r0
 8003c20:	d00e      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c22:	6f11      	ldr	r1, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c24:	6f17      	ldr	r7, [r2, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c26:	f421 7140 	bic.w	r1, r1, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c2a:	f447 3780 	orr.w	r7, r7, #65536	; 0x10000
 8003c2e:	6717      	str	r7, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c30:	6f17      	ldr	r7, [r2, #112]	; 0x70
 8003c32:	f427 3780 	bic.w	r7, r7, #65536	; 0x10000
 8003c36:	6717      	str	r7, [r2, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8003c38:	6711      	str	r1, [r2, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003c3a:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8003c3c:	07cf      	lsls	r7, r1, #31
 8003c3e:	d479      	bmi.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x498>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c40:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
 8003c44:	f000 80a7 	beq.w	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8003c48:	4961      	ldr	r1, [pc, #388]	; (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 8003c4a:	688a      	ldr	r2, [r1, #8]
 8003c4c:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8003c50:	608a      	str	r2, [r1, #8]
 8003c52:	4a5f      	ldr	r2, [pc, #380]	; (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 8003c54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c58:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8003c5a:	430b      	orrs	r3, r1
 8003c5c:	6713      	str	r3, [r2, #112]	; 0x70
 8003c5e:	6823      	ldr	r3, [r4, #0]
 8003c60:	e65e      	b.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x84>
      plli2sused = 1;
 8003c62:	2501      	movs	r5, #1
 8003c64:	e655      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x76>
  uint32_t pllsaiused = 0;
 8003c66:	2600      	movs	r6, #0
      plli2sused = 1;
 8003c68:	2501      	movs	r5, #1
 8003c6a:	e63f      	b.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x50>
    __HAL_RCC_PLLSAI_DISABLE();
 8003c6c:	4b58      	ldr	r3, [pc, #352]	; (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 8003c6e:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003c70:	461d      	mov	r5, r3
    __HAL_RCC_PLLSAI_DISABLE();
 8003c72:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003c76:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003c78:	f7fe fcea 	bl	8002650 <HAL_GetTick>
 8003c7c:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003c7e:	e004      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x3ee>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003c80:	f7fe fce6 	bl	8002650 <HAL_GetTick>
 8003c84:	1b80      	subs	r0, r0, r6
 8003c86:	2864      	cmp	r0, #100	; 0x64
 8003c88:	d8a0      	bhi.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x330>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003c8a:	682b      	ldr	r3, [r5, #0]
 8003c8c:	009f      	lsls	r7, r3, #2
 8003c8e:	d4f7      	bmi.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003c90:	6822      	ldr	r2, [r4, #0]
 8003c92:	0310      	lsls	r0, r2, #12
 8003c94:	d44a      	bmi.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x490>
 8003c96:	02d1      	lsls	r1, r2, #11
 8003c98:	d51d      	bpl.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003c9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c9c:	b9db      	cbnz	r3, 8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003c9e:	494c      	ldr	r1, [pc, #304]	; (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003ca0:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003ca2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003ca6:	f8d1 6088 	ldr.w	r6, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003caa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003cae:	69a0      	ldr	r0, [r4, #24]
 8003cb0:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 8003cb4:	4333      	orrs	r3, r6
 8003cb6:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8003cba:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8003cbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003cc2:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 8003cc6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003cc8:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8003ccc:	3801      	subs	r0, #1
 8003cce:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8003cd2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003cd6:	0292      	lsls	r2, r2, #10
 8003cd8:	d503      	bpl.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x446>
 8003cda:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8003cdc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ce0:	d062      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    __HAL_RCC_PLLSAI_ENABLE();
 8003ce2:	4b3b      	ldr	r3, [pc, #236]	; (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 8003ce4:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ce6:	461c      	mov	r4, r3
    __HAL_RCC_PLLSAI_ENABLE();
 8003ce8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003cec:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003cee:	f7fe fcaf 	bl	8002650 <HAL_GetTick>
 8003cf2:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003cf4:	6823      	ldr	r3, [r4, #0]
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	f53f aef8 	bmi.w	8003aec <HAL_RCCEx_PeriphCLKConfig+0x250>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003cfc:	f7fe fca8 	bl	8002650 <HAL_GetTick>
 8003d00:	1b40      	subs	r0, r0, r5
 8003d02:	2864      	cmp	r0, #100	; 0x64
 8003d04:	d9f6      	bls.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x458>
 8003d06:	e761      	b.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x330>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003d08:	f8d5 2084 	ldr.w	r2, [r5, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003d0c:	f8d5 7084 	ldr.w	r7, [r5, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003d10:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8003d14:	6860      	ldr	r0, [r4, #4]
 8003d16:	f007 6770 	and.w	r7, r7, #251658240	; 0xf000000
 8003d1a:	68a1      	ldr	r1, [r4, #8]
 8003d1c:	433a      	orrs	r2, r7
 8003d1e:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8003d22:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8003d26:	f8c5 2084 	str.w	r2, [r5, #132]	; 0x84
 8003d2a:	e70c      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003d2c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d0b5      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x402>
 8003d32:	e7b0      	b.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d34:	4617      	mov	r7, r2
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d36:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8003d3a:	f7fe fc89 	bl	8002650 <HAL_GetTick>
 8003d3e:	4681      	mov	r9, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d40:	e006      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x4b4>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d42:	f7fe fc85 	bl	8002650 <HAL_GetTick>
 8003d46:	eba0 0009 	sub.w	r0, r0, r9
 8003d4a:	4540      	cmp	r0, r8
 8003d4c:	f63f af3e 	bhi.w	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d50:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d52:	0799      	lsls	r1, r3, #30
 8003d54:	d5f5      	bpl.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003d56:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003d58:	f403 7040 	and.w	r0, r3, #768	; 0x300
 8003d5c:	e770      	b.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003d5e:	4d1c      	ldr	r5, [pc, #112]	; (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003d60:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003d62:	f8d5 2084 	ldr.w	r2, [r5, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003d66:	f8d5 7084 	ldr.w	r7, [r5, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003d6a:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8003d6e:	68e1      	ldr	r1, [r4, #12]
 8003d70:	f007 47e0 	and.w	r7, r7, #1879048192	; 0x70000000
 8003d74:	433a      	orrs	r2, r7
 8003d76:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8003d7a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8003d7e:	f8c5 2084 	str.w	r2, [r5, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003d82:	f8d5 108c 	ldr.w	r1, [r5, #140]	; 0x8c
 8003d86:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003d88:	f021 011f 	bic.w	r1, r1, #31
 8003d8c:	3a01      	subs	r2, #1
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	f8c5 208c 	str.w	r2, [r5, #140]	; 0x8c
 8003d94:	e6e5      	b.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d96:	480e      	ldr	r0, [pc, #56]	; (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 8003d98:	490f      	ldr	r1, [pc, #60]	; (8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003d9a:	6882      	ldr	r2, [r0, #8]
 8003d9c:	4019      	ands	r1, r3
 8003d9e:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8003da2:	430a      	orrs	r2, r1
 8003da4:	6082      	str	r2, [r0, #8]
 8003da6:	e754      	b.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003da8:	4a09      	ldr	r2, [pc, #36]	; (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003daa:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003dac:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003db0:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003db4:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8003db8:	6a20      	ldr	r0, [r4, #32]
 8003dba:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8003dbe:	430b      	orrs	r3, r1
 8003dc0:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8003dc4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8003dc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8003dcc:	e789      	b.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x446>
 8003dce:	bf00      	nop
 8003dd0:	40023800 	.word	0x40023800
 8003dd4:	40007000 	.word	0x40007000
 8003dd8:	0ffffcff 	.word	0x0ffffcff

08003ddc <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ddc:	2800      	cmp	r0, #0
 8003dde:	d05d      	beq.n	8003e9c <HAL_SPI_Init+0xc0>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003de0:	2200      	movs	r2, #0
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003de2:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
{
 8003de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003dea:	6282      	str	r2, [r0, #40]	; 0x28
 8003dec:	4604      	mov	r4, r0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003dee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d04d      	beq.n	8003e92 <HAL_SPI_Init+0xb6>

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003df6:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8003df8:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8003dfa:	6822      	ldr	r2, [r4, #0]
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003dfc:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
  hspi->State = HAL_SPI_STATE_BUSY;
 8003e00:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003e04:	f427 6100 	bic.w	r1, r7, #2048	; 0x800
  __HAL_SPI_DISABLE(hspi);
 8003e08:	6813      	ldr	r3, [r2, #0]
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003e0a:	bf94      	ite	ls
 8003e0c:	f44f 5580 	movls.w	r5, #4096	; 0x1000
 8003e10:	2500      	movhi	r5, #0
  __HAL_SPI_DISABLE(hspi);
 8003e12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003e16:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 8003e1a:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003e1c:	d135      	bne.n	8003e8a <HAL_SPI_Init+0xae>
 8003e1e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003e20:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003e22:	b92b      	cbnz	r3, 8003e30 <HAL_SPI_Init+0x54>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e24:	f5b7 6fe0 	cmp.w	r7, #1792	; 0x700
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003e28:	bf8c      	ite	hi
 8003e2a:	2302      	movhi	r3, #2
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003e2c:	2301      	movls	r3, #1
 8003e2e:	6323      	str	r3, [r4, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003e30:	68a1      	ldr	r1, [r4, #8]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e32:	f04f 0800 	mov.w	r8, #0
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003e36:	6863      	ldr	r3, [r4, #4]
 8003e38:	6920      	ldr	r0, [r4, #16]
 8003e3a:	430b      	orrs	r3, r1
 8003e3c:	6961      	ldr	r1, [r4, #20]
 8003e3e:	4303      	orrs	r3, r0
 8003e40:	69a0      	ldr	r0, [r4, #24]
 8003e42:	430b      	orrs	r3, r1
 8003e44:	69e1      	ldr	r1, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003e46:	ea4f 4e10 	mov.w	lr, r0, lsr #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003e4a:	f400 7c00 	and.w	ip, r0, #512	; 0x200
 8003e4e:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003e50:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003e52:	f00e 0e04 	and.w	lr, lr, #4
  hspi->State     = HAL_SPI_STATE_READY;

  return HAL_OK;
 8003e56:	4640      	mov	r0, r8
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003e58:	430f      	orrs	r7, r1
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003e5a:	6a21      	ldr	r1, [r4, #32]
 8003e5c:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003e5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e60:	430f      	orrs	r7, r1
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003e62:	ea43 030c 	orr.w	r3, r3, ip
  hspi->State     = HAL_SPI_STATE_READY;
 8003e66:	f04f 0c01 	mov.w	ip, #1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003e6a:	ea47 070e 	orr.w	r7, r7, lr
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003e6e:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003e70:	433d      	orrs	r5, r7
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003e72:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003e74:	6055      	str	r5, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e76:	69d3      	ldr	r3, [r2, #28]
 8003e78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e7c:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e7e:	f8c4 8060 	str.w	r8, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003e82:	f884 c05d 	strb.w	ip, [r4, #93]	; 0x5d
  return HAL_OK;
 8003e86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	461e      	mov	r6, r3
 8003e8e:	62a3      	str	r3, [r4, #40]	; 0x28
 8003e90:	e7c6      	b.n	8003e20 <HAL_SPI_Init+0x44>
    hspi->Lock = HAL_UNLOCKED;
 8003e92:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8003e96:	f7fd ff3b 	bl	8001d10 <HAL_SPI_MspInit>
 8003e9a:	e7ac      	b.n	8003df6 <HAL_SPI_Init+0x1a>
    return HAL_ERROR;
 8003e9c:	2001      	movs	r0, #1
 8003e9e:	4770      	bx	lr

08003ea0 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003ea0:	2800      	cmp	r0, #0
 8003ea2:	f000 808d 	beq.w	8003fc0 <HAL_TIM_Base_Init+0x120>
{ 
 8003ea6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003ea8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003eac:	4604      	mov	r4, r0
 8003eae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d077      	beq.n	8003fa6 <HAL_TIM_Base_Init+0x106>
  }
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003eb6:	6822      	ldr	r2, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8003eb8:	2302      	movs	r3, #2
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003eba:	4943      	ldr	r1, [pc, #268]	; (8003fc8 <HAL_TIM_Base_Init+0x128>)
 8003ebc:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State= HAL_TIM_STATE_BUSY;
 8003ec0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003ec4:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 8003ec8:	6813      	ldr	r3, [r2, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003eca:	fab1 f181 	clz	r1, r1
 8003ece:	ea4f 1151 	mov.w	r1, r1, lsr #5
 8003ed2:	d047      	beq.n	8003f64 <HAL_TIM_Base_Init+0xc4>
 8003ed4:	2900      	cmp	r1, #0
 8003ed6:	d145      	bne.n	8003f64 <HAL_TIM_Base_Init+0xc4>
 8003ed8:	483c      	ldr	r0, [pc, #240]	; (8003fcc <HAL_TIM_Base_Init+0x12c>)
 8003eda:	4282      	cmp	r2, r0
 8003edc:	d068      	beq.n	8003fb0 <HAL_TIM_Base_Init+0x110>
 8003ede:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8003ee2:	4282      	cmp	r2, r0
 8003ee4:	d064      	beq.n	8003fb0 <HAL_TIM_Base_Init+0x110>
 8003ee6:	4d3a      	ldr	r5, [pc, #232]	; (8003fd0 <HAL_TIM_Base_Init+0x130>)
 8003ee8:	4e3a      	ldr	r6, [pc, #232]	; (8003fd4 <HAL_TIM_Base_Init+0x134>)
 8003eea:	1b50      	subs	r0, r2, r5
 8003eec:	42aa      	cmp	r2, r5
 8003eee:	bf18      	it	ne
 8003ef0:	42b2      	cmpne	r2, r6
 8003ef2:	fab0 f080 	clz	r0, r0
 8003ef6:	ea4f 1050 	mov.w	r0, r0, lsr #5
 8003efa:	d15f      	bne.n	8003fbc <HAL_TIM_Base_Init+0x11c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003efc:	4d36      	ldr	r5, [pc, #216]	; (8003fd8 <HAL_TIM_Base_Init+0x138>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003efe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003f02:	68a6      	ldr	r6, [r4, #8]
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003f04:	42aa      	cmp	r2, r5
    tmpcr1 |= Structure->CounterMode;
 8003f06:	ea43 0306 	orr.w	r3, r3, r6
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003f0a:	d034      	beq.n	8003f76 <HAL_TIM_Base_Init+0xd6>
 8003f0c:	f5a5 6580 	sub.w	r5, r5, #1024	; 0x400
 8003f10:	42aa      	cmp	r2, r5
 8003f12:	d030      	beq.n	8003f76 <HAL_TIM_Base_Init+0xd6>
 8003f14:	4d2f      	ldr	r5, [pc, #188]	; (8003fd4 <HAL_TIM_Base_Init+0x134>)
 8003f16:	42aa      	cmp	r2, r5
 8003f18:	bf14      	ite	ne
 8003f1a:	4605      	movne	r5, r0
 8003f1c:	f040 0501 	orreq.w	r5, r0, #1
 8003f20:	bb4d      	cbnz	r5, 8003f76 <HAL_TIM_Base_Init+0xd6>
 8003f22:	482e      	ldr	r0, [pc, #184]	; (8003fdc <HAL_TIM_Base_Init+0x13c>)
 8003f24:	4e2e      	ldr	r6, [pc, #184]	; (8003fe0 <HAL_TIM_Base_Init+0x140>)
 8003f26:	4282      	cmp	r2, r0
 8003f28:	bf18      	it	ne
 8003f2a:	42b2      	cmpne	r2, r6
 8003f2c:	bf0c      	ite	eq
 8003f2e:	2001      	moveq	r0, #1
 8003f30:	2000      	movne	r0, #0
 8003f32:	d047      	beq.n	8003fc4 <HAL_TIM_Base_Init+0x124>
 8003f34:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8003f38:	4d2a      	ldr	r5, [pc, #168]	; (8003fe4 <HAL_TIM_Base_Init+0x144>)
 8003f3a:	42aa      	cmp	r2, r5
 8003f3c:	bf18      	it	ne
 8003f3e:	42b2      	cmpne	r2, r6
 8003f40:	d019      	beq.n	8003f76 <HAL_TIM_Base_Init+0xd6>
 8003f42:	4829      	ldr	r0, [pc, #164]	; (8003fe8 <HAL_TIM_Base_Init+0x148>)
 8003f44:	4282      	cmp	r2, r0
 8003f46:	d03d      	beq.n	8003fc4 <HAL_TIM_Base_Init+0x124>
 8003f48:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8003f4c:	4282      	cmp	r2, r0
 8003f4e:	d039      	beq.n	8003fc4 <HAL_TIM_Base_Init+0x124>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f50:	69a1      	ldr	r1, [r4, #24]
 8003f52:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f56:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f58:	430b      	orrs	r3, r1
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003f5a:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003f5c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f5e:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003f60:	6291      	str	r1, [r2, #40]	; 0x28
 8003f62:	e017      	b.n	8003f94 <HAL_TIM_Base_Init+0xf4>
 8003f64:	481a      	ldr	r0, [pc, #104]	; (8003fd0 <HAL_TIM_Base_Init+0x130>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003f6a:	68a5      	ldr	r5, [r4, #8]
 8003f6c:	1a10      	subs	r0, r2, r0
 8003f6e:	432b      	orrs	r3, r5
 8003f70:	fab0 f080 	clz	r0, r0
 8003f74:	0940      	lsrs	r0, r0, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f76:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f7c:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f7e:	4333      	orrs	r3, r6
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f80:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003f82:	6866      	ldr	r6, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f88:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003f8a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f8c:	62d7      	str	r7, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003f8e:	6296      	str	r6, [r2, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8003f90:	b931      	cbnz	r1, 8003fa0 <HAL_TIM_Base_Init+0x100>
 8003f92:	b928      	cbnz	r0, 8003fa0 <HAL_TIM_Base_Init+0x100>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f94:	2301      	movs	r3, #1
  return HAL_OK;
 8003f96:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 8003f98:	6153      	str	r3, [r2, #20]
  htim->State= HAL_TIM_STATE_READY;
 8003f9a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIMx->RCR = Structure->RepetitionCounter;
 8003fa0:	6963      	ldr	r3, [r4, #20]
 8003fa2:	6313      	str	r3, [r2, #48]	; 0x30
 8003fa4:	e7f6      	b.n	8003f94 <HAL_TIM_Base_Init+0xf4>
    htim->Lock = HAL_UNLOCKED;
 8003fa6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003faa:	f7fe f861 	bl	8002070 <HAL_TIM_Base_MspInit>
 8003fae:	e782      	b.n	8003eb6 <HAL_TIM_Base_Init+0x16>
 8003fb0:	4807      	ldr	r0, [pc, #28]	; (8003fd0 <HAL_TIM_Base_Init+0x130>)
 8003fb2:	1a10      	subs	r0, r2, r0
 8003fb4:	fab0 f080 	clz	r0, r0
 8003fb8:	0940      	lsrs	r0, r0, #5
 8003fba:	e79f      	b.n	8003efc <HAL_TIM_Base_Init+0x5c>
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003fbc:	4608      	mov	r0, r1
 8003fbe:	e7a9      	b.n	8003f14 <HAL_TIM_Base_Init+0x74>
    return HAL_ERROR;
 8003fc0:	2001      	movs	r0, #1
 8003fc2:	4770      	bx	lr
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003fc4:	2000      	movs	r0, #0
 8003fc6:	e7d6      	b.n	8003f76 <HAL_TIM_Base_Init+0xd6>
 8003fc8:	40010000 	.word	0x40010000
 8003fcc:	40000400 	.word	0x40000400
 8003fd0:	40010400 	.word	0x40010400
 8003fd4:	40000c00 	.word	0x40000c00
 8003fd8:	40000800 	.word	0x40000800
 8003fdc:	40014400 	.word	0x40014400
 8003fe0:	40014000 	.word	0x40014000
 8003fe4:	40001800 	.word	0x40001800
 8003fe8:	40001c00 	.word	0x40001c00

08003fec <HAL_TIM_Base_Start>:
{
 8003fec:	4603      	mov	r3, r0
  htim->State= HAL_TIM_STATE_BUSY;
 8003fee:	2202      	movs	r2, #2
}
 8003ff0:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8003ff2:	6819      	ldr	r1, [r3, #0]
{
 8003ff4:	b410      	push	{r4}
  htim->State= HAL_TIM_STATE_READY;
 8003ff6:	2401      	movs	r4, #1
  htim->State= HAL_TIM_STATE_BUSY;
 8003ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  __HAL_TIM_ENABLE(htim);
 8003ffc:	680a      	ldr	r2, [r1, #0]
 8003ffe:	4322      	orrs	r2, r4
 8004000:	600a      	str	r2, [r1, #0]
  htim->State= HAL_TIM_STATE_READY;
 8004002:	f883 403d 	strb.w	r4, [r3, #61]	; 0x3d
}
 8004006:	f85d 4b04 	ldr.w	r4, [sp], #4
 800400a:	4770      	bx	lr

0800400c <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800400c:	6803      	ldr	r3, [r0, #0]
}
 800400e:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004010:	68da      	ldr	r2, [r3, #12]
 8004012:	f042 0201 	orr.w	r2, r2, #1
 8004016:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	f042 0201 	orr.w	r2, r2, #1
 800401e:	601a      	str	r2, [r3, #0]
}
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop

08004024 <HAL_TIM_PWM_MspInit>:
 8004024:	4770      	bx	lr
 8004026:	bf00      	nop

08004028 <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 8004028:	2800      	cmp	r0, #0
 800402a:	f000 808d 	beq.w	8004148 <HAL_TIM_PWM_Init+0x120>
{
 800402e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8004030:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004034:	4604      	mov	r4, r0
 8004036:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800403a:	2b00      	cmp	r3, #0
 800403c:	d077      	beq.n	800412e <HAL_TIM_PWM_Init+0x106>
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800403e:	6822      	ldr	r2, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;  
 8004040:	2302      	movs	r3, #2
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8004042:	4943      	ldr	r1, [pc, #268]	; (8004150 <HAL_TIM_PWM_Init+0x128>)
 8004044:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State= HAL_TIM_STATE_BUSY;  
 8004048:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800404c:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 8004050:	6813      	ldr	r3, [r2, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8004052:	fab1 f181 	clz	r1, r1
 8004056:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800405a:	d047      	beq.n	80040ec <HAL_TIM_PWM_Init+0xc4>
 800405c:	2900      	cmp	r1, #0
 800405e:	d145      	bne.n	80040ec <HAL_TIM_PWM_Init+0xc4>
 8004060:	483c      	ldr	r0, [pc, #240]	; (8004154 <HAL_TIM_PWM_Init+0x12c>)
 8004062:	4282      	cmp	r2, r0
 8004064:	d068      	beq.n	8004138 <HAL_TIM_PWM_Init+0x110>
 8004066:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800406a:	4282      	cmp	r2, r0
 800406c:	d064      	beq.n	8004138 <HAL_TIM_PWM_Init+0x110>
 800406e:	4d3a      	ldr	r5, [pc, #232]	; (8004158 <HAL_TIM_PWM_Init+0x130>)
 8004070:	4e3a      	ldr	r6, [pc, #232]	; (800415c <HAL_TIM_PWM_Init+0x134>)
 8004072:	1b50      	subs	r0, r2, r5
 8004074:	42aa      	cmp	r2, r5
 8004076:	bf18      	it	ne
 8004078:	42b2      	cmpne	r2, r6
 800407a:	fab0 f080 	clz	r0, r0
 800407e:	ea4f 1050 	mov.w	r0, r0, lsr #5
 8004082:	d15f      	bne.n	8004144 <HAL_TIM_PWM_Init+0x11c>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8004084:	4d36      	ldr	r5, [pc, #216]	; (8004160 <HAL_TIM_PWM_Init+0x138>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004086:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800408a:	68a6      	ldr	r6, [r4, #8]
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800408c:	42aa      	cmp	r2, r5
    tmpcr1 |= Structure->CounterMode;
 800408e:	ea43 0306 	orr.w	r3, r3, r6
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8004092:	d034      	beq.n	80040fe <HAL_TIM_PWM_Init+0xd6>
 8004094:	f5a5 6580 	sub.w	r5, r5, #1024	; 0x400
 8004098:	42aa      	cmp	r2, r5
 800409a:	d030      	beq.n	80040fe <HAL_TIM_PWM_Init+0xd6>
 800409c:	4d2f      	ldr	r5, [pc, #188]	; (800415c <HAL_TIM_PWM_Init+0x134>)
 800409e:	42aa      	cmp	r2, r5
 80040a0:	bf14      	ite	ne
 80040a2:	4605      	movne	r5, r0
 80040a4:	f040 0501 	orreq.w	r5, r0, #1
 80040a8:	bb4d      	cbnz	r5, 80040fe <HAL_TIM_PWM_Init+0xd6>
 80040aa:	482e      	ldr	r0, [pc, #184]	; (8004164 <HAL_TIM_PWM_Init+0x13c>)
 80040ac:	4e2e      	ldr	r6, [pc, #184]	; (8004168 <HAL_TIM_PWM_Init+0x140>)
 80040ae:	4282      	cmp	r2, r0
 80040b0:	bf18      	it	ne
 80040b2:	42b2      	cmpne	r2, r6
 80040b4:	bf0c      	ite	eq
 80040b6:	2001      	moveq	r0, #1
 80040b8:	2000      	movne	r0, #0
 80040ba:	d047      	beq.n	800414c <HAL_TIM_PWM_Init+0x124>
 80040bc:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80040c0:	4d2a      	ldr	r5, [pc, #168]	; (800416c <HAL_TIM_PWM_Init+0x144>)
 80040c2:	42aa      	cmp	r2, r5
 80040c4:	bf18      	it	ne
 80040c6:	42b2      	cmpne	r2, r6
 80040c8:	d019      	beq.n	80040fe <HAL_TIM_PWM_Init+0xd6>
 80040ca:	4829      	ldr	r0, [pc, #164]	; (8004170 <HAL_TIM_PWM_Init+0x148>)
 80040cc:	4282      	cmp	r2, r0
 80040ce:	d03d      	beq.n	800414c <HAL_TIM_PWM_Init+0x124>
 80040d0:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80040d4:	4282      	cmp	r2, r0
 80040d6:	d039      	beq.n	800414c <HAL_TIM_PWM_Init+0x124>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040d8:	69a1      	ldr	r1, [r4, #24]
 80040da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040de:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040e0:	430b      	orrs	r3, r1
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80040e2:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80040e4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040e6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80040e8:	6291      	str	r1, [r2, #40]	; 0x28
 80040ea:	e017      	b.n	800411c <HAL_TIM_PWM_Init+0xf4>
 80040ec:	481a      	ldr	r0, [pc, #104]	; (8004158 <HAL_TIM_PWM_Init+0x130>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80040f2:	68a5      	ldr	r5, [r4, #8]
 80040f4:	1a10      	subs	r0, r2, r0
 80040f6:	432b      	orrs	r3, r5
 80040f8:	fab0 f080 	clz	r0, r0
 80040fc:	0940      	lsrs	r0, r0, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040fe:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004100:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004104:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004106:	4333      	orrs	r3, r6
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004108:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800410a:	6866      	ldr	r6, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800410c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004110:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8004112:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004114:	62d7      	str	r7, [r2, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004116:	6296      	str	r6, [r2, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8004118:	b931      	cbnz	r1, 8004128 <HAL_TIM_PWM_Init+0x100>
 800411a:	b928      	cbnz	r0, 8004128 <HAL_TIM_PWM_Init+0x100>
  TIMx->EGR = TIM_EGR_UG;
 800411c:	2301      	movs	r3, #1
  return HAL_OK;
 800411e:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 8004120:	6153      	str	r3, [r2, #20]
  htim->State= HAL_TIM_STATE_READY;
 8004122:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIMx->RCR = Structure->RepetitionCounter;
 8004128:	6963      	ldr	r3, [r4, #20]
 800412a:	6313      	str	r3, [r2, #48]	; 0x30
 800412c:	e7f6      	b.n	800411c <HAL_TIM_PWM_Init+0xf4>
    htim->Lock = HAL_UNLOCKED;
 800412e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004132:	f7ff ff77 	bl	8004024 <HAL_TIM_PWM_MspInit>
 8004136:	e782      	b.n	800403e <HAL_TIM_PWM_Init+0x16>
 8004138:	4807      	ldr	r0, [pc, #28]	; (8004158 <HAL_TIM_PWM_Init+0x130>)
 800413a:	1a10      	subs	r0, r2, r0
 800413c:	fab0 f080 	clz	r0, r0
 8004140:	0940      	lsrs	r0, r0, #5
 8004142:	e79f      	b.n	8004084 <HAL_TIM_PWM_Init+0x5c>
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8004144:	4608      	mov	r0, r1
 8004146:	e7a9      	b.n	800409c <HAL_TIM_PWM_Init+0x74>
    return HAL_ERROR;
 8004148:	2001      	movs	r0, #1
 800414a:	4770      	bx	lr
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800414c:	2000      	movs	r0, #0
 800414e:	e7d6      	b.n	80040fe <HAL_TIM_PWM_Init+0xd6>
 8004150:	40010000 	.word	0x40010000
 8004154:	40000400 	.word	0x40000400
 8004158:	40010400 	.word	0x40010400
 800415c:	40000c00 	.word	0x40000c00
 8004160:	40000800 	.word	0x40000800
 8004164:	40014400 	.word	0x40014400
 8004168:	40014000 	.word	0x40014000
 800416c:	40001800 	.word	0x40001800
 8004170:	40001c00 	.word	0x40001c00

08004174 <HAL_TIM_PWM_Start>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004174:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8004176:	2201      	movs	r2, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004178:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << Channel;
 800417a:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &= ~tmp;
 800417e:	ea20 0001 	bic.w	r0, r0, r1
{
 8004182:	b410      	push	{r4}
  TIMx->CCER &= ~tmp;
 8004184:	6218      	str	r0, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8004186:	4c0b      	ldr	r4, [pc, #44]	; (80041b4 <HAL_TIM_PWM_Start+0x40>)

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8004188:	6a1a      	ldr	r2, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800418a:	42a3      	cmp	r3, r4
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800418c:	ea41 0102 	orr.w	r1, r1, r2
 8004190:	6219      	str	r1, [r3, #32]
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8004192:	d00a      	beq.n	80041aa <HAL_TIM_PWM_Start+0x36>
 8004194:	4a08      	ldr	r2, [pc, #32]	; (80041b8 <HAL_TIM_PWM_Start+0x44>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d007      	beq.n	80041aa <HAL_TIM_PWM_Start+0x36>
  __HAL_TIM_ENABLE(htim);
 800419a:	681a      	ldr	r2, [r3, #0]
} 
 800419c:	2000      	movs	r0, #0
 800419e:	f85d 4b04 	ldr.w	r4, [sp], #4
  __HAL_TIM_ENABLE(htim);
 80041a2:	f042 0201 	orr.w	r2, r2, #1
 80041a6:	601a      	str	r2, [r3, #0]
} 
 80041a8:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 80041aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80041ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041b0:	645a      	str	r2, [r3, #68]	; 0x44
 80041b2:	e7f2      	b.n	800419a <HAL_TIM_PWM_Start+0x26>
 80041b4:	40010000 	.word	0x40010000
 80041b8:	40010400 	.word	0x40010400

080041bc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80041bc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d03f      	beq.n	8004244 <HAL_TIM_ConfigClockSource+0x88>
  tmpsmcr = htim->Instance->SMCR;
 80041c4:	6803      	ldr	r3, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041c6:	4a5e      	ldr	r2, [pc, #376]	; (8004340 <HAL_TIM_ConfigClockSource+0x184>)
{
 80041c8:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 80041ca:	2402      	movs	r4, #2
  __HAL_LOCK(htim);
 80041cc:	2501      	movs	r5, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80041ce:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  switch (sClockSourceConfig->ClockSource)
 80041d2:	680c      	ldr	r4, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 80041d4:	689e      	ldr	r6, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80041d6:	2c40      	cmp	r4, #64	; 0x40
  __HAL_LOCK(htim);
 80041d8:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041dc:	ea02 0206 	and.w	r2, r2, r6
  htim->Instance->SMCR = tmpsmcr;
 80041e0:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80041e2:	d076      	beq.n	80042d2 <HAL_TIM_ConfigClockSource+0x116>
 80041e4:	d918      	bls.n	8004218 <HAL_TIM_ConfigClockSource+0x5c>
 80041e6:	2c70      	cmp	r4, #112	; 0x70
 80041e8:	d061      	beq.n	80042ae <HAL_TIM_ConfigClockSource+0xf2>
 80041ea:	d92e      	bls.n	800424a <HAL_TIM_ConfigClockSource+0x8e>
 80041ec:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 80041f0:	d058      	beq.n	80042a4 <HAL_TIM_ConfigClockSource+0xe8>
 80041f2:	f5b4 5f00 	cmp.w	r4, #8192	; 0x2000
 80041f6:	d11c      	bne.n	8004232 <HAL_TIM_ConfigClockSource+0x76>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80041f8:	688a      	ldr	r2, [r1, #8]
 80041fa:	684d      	ldr	r5, [r1, #4]
 80041fc:	68cc      	ldr	r4, [r1, #12]
 80041fe:	432a      	orrs	r2, r5
  tmpsmcr = TIMx->SMCR;
 8004200:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8004202:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004206:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800420a:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 800420c:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800420e:	689a      	ldr	r2, [r3, #8]
 8004210:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004214:	609a      	str	r2, [r3, #8]
    break;
 8004216:	e00c      	b.n	8004232 <HAL_TIM_ConfigClockSource+0x76>
  switch (sClockSourceConfig->ClockSource)
 8004218:	2c10      	cmp	r4, #16
 800421a:	d033      	beq.n	8004284 <HAL_TIM_ConfigClockSource+0xc8>
 800421c:	d939      	bls.n	8004292 <HAL_TIM_ConfigClockSource+0xd6>
 800421e:	2c20      	cmp	r4, #32
 8004220:	d06f      	beq.n	8004302 <HAL_TIM_ConfigClockSource+0x146>
 8004222:	2c30      	cmp	r4, #48	; 0x30
 8004224:	d105      	bne.n	8004232 <HAL_TIM_ConfigClockSource+0x76>
   tmpsmcr = TIMx->SMCR;
 8004226:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004228:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800422c:	f042 0237 	orr.w	r2, r2, #55	; 0x37
   TIMx->SMCR = tmpsmcr;
 8004230:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 8004232:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8004234:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8004236:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 800423a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 800423e:	4610      	mov	r0, r2
 8004240:	bcf0      	pop	{r4, r5, r6, r7}
 8004242:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004244:	2302      	movs	r3, #2
}
 8004246:	4618      	mov	r0, r3
 8004248:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800424a:	2c50      	cmp	r4, #80	; 0x50
 800424c:	d060      	beq.n	8004310 <HAL_TIM_ConfigClockSource+0x154>
 800424e:	2c60      	cmp	r4, #96	; 0x60
 8004250:	d1ef      	bne.n	8004232 <HAL_TIM_ConfigClockSource+0x76>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004252:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8004254:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004256:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800425a:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800425c:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800425e:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8004260:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004262:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004266:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12);
 800426a:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4);
 800426e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8004272:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8004274:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8004276:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004278:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800427c:	f042 0267 	orr.w	r2, r2, #103	; 0x67
   TIMx->SMCR = tmpsmcr;
 8004280:	609a      	str	r2, [r3, #8]
 8004282:	e7d6      	b.n	8004232 <HAL_TIM_ConfigClockSource+0x76>
   tmpsmcr = TIMx->SMCR;
 8004284:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004286:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800428a:	f042 0217 	orr.w	r2, r2, #23
   TIMx->SMCR = tmpsmcr;
 800428e:	609a      	str	r2, [r3, #8]
 8004290:	e7cf      	b.n	8004232 <HAL_TIM_ConfigClockSource+0x76>
  switch (sClockSourceConfig->ClockSource)
 8004292:	2c00      	cmp	r4, #0
 8004294:	d1cd      	bne.n	8004232 <HAL_TIM_ConfigClockSource+0x76>
   tmpsmcr = TIMx->SMCR;
 8004296:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004298:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800429c:	f042 0207 	orr.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80042a0:	609a      	str	r2, [r3, #8]
 80042a2:	e7c6      	b.n	8004232 <HAL_TIM_ConfigClockSource+0x76>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80042a4:	6899      	ldr	r1, [r3, #8]
 80042a6:	4a27      	ldr	r2, [pc, #156]	; (8004344 <HAL_TIM_ConfigClockSource+0x188>)
 80042a8:	400a      	ands	r2, r1
 80042aa:	609a      	str	r2, [r3, #8]
    break;
 80042ac:	e7c1      	b.n	8004232 <HAL_TIM_ConfigClockSource+0x76>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80042ae:	684c      	ldr	r4, [r1, #4]
 80042b0:	688a      	ldr	r2, [r1, #8]
 80042b2:	68cd      	ldr	r5, [r1, #12]
 80042b4:	4322      	orrs	r2, r4
  tmpsmcr = TIMx->SMCR;
 80042b6:	689c      	ldr	r4, [r3, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042b8:	4923      	ldr	r1, [pc, #140]	; (8004348 <HAL_TIM_ConfigClockSource+0x18c>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80042ba:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042be:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80042c2:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 80042c4:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80042c6:	689a      	ldr	r2, [r3, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042c8:	4011      	ands	r1, r2
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80042ca:	f041 0177 	orr.w	r1, r1, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80042ce:	6099      	str	r1, [r3, #8]
    break;
 80042d0:	e7af      	b.n	8004232 <HAL_TIM_ConfigClockSource+0x76>
  tmpccer = TIMx->CCER;
 80042d2:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042d4:	6a1d      	ldr	r5, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80042d6:	684c      	ldr	r4, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80042d8:	f026 060a 	bic.w	r6, r6, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042dc:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80042e0:	68cf      	ldr	r7, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 80042e2:	4334      	orrs	r4, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042e4:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80042e6:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042e8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 80042ec:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80042f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042f2:	621c      	str	r4, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80042f4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80042f6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80042fa:	f042 0247 	orr.w	r2, r2, #71	; 0x47
   TIMx->SMCR = tmpsmcr;
 80042fe:	609a      	str	r2, [r3, #8]
 8004300:	e797      	b.n	8004232 <HAL_TIM_ConfigClockSource+0x76>
   tmpsmcr = TIMx->SMCR;
 8004302:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004304:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8004308:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   TIMx->SMCR = tmpsmcr;
 800430c:	609a      	str	r2, [r3, #8]
 800430e:	e790      	b.n	8004232 <HAL_TIM_ConfigClockSource+0x76>
  tmpccer = TIMx->CCER;
 8004310:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004312:	6a1d      	ldr	r5, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8004314:	684c      	ldr	r4, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004316:	f026 060a 	bic.w	r6, r6, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800431a:	f025 0501 	bic.w	r5, r5, #1
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800431e:	68cf      	ldr	r7, [r1, #12]
  tmpccer |= TIM_ICPolarity;
 8004320:	4334      	orrs	r4, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004322:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8004324:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004326:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 800432a:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800432e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004330:	621c      	str	r4, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8004332:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004334:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8004338:	f042 0257 	orr.w	r2, r2, #87	; 0x57
   TIMx->SMCR = tmpsmcr;
 800433c:	609a      	str	r2, [r3, #8]
 800433e:	e778      	b.n	8004232 <HAL_TIM_ConfigClockSource+0x76>
 8004340:	fffe0088 	.word	0xfffe0088
 8004344:	fffefff8 	.word	0xfffefff8
 8004348:	fffeff88 	.word	0xfffeff88

0800434c <HAL_TIM_OC_DelayElapsedCallback>:
 800434c:	4770      	bx	lr
 800434e:	bf00      	nop

08004350 <HAL_TIM_IC_CaptureCallback>:
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop

08004354 <HAL_TIM_PWM_PulseFinishedCallback>:
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop

08004358 <HAL_TIM_TriggerCallback>:
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop

0800435c <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800435c:	6803      	ldr	r3, [r0, #0]
 800435e:	691a      	ldr	r2, [r3, #16]
 8004360:	0791      	lsls	r1, r2, #30
{
 8004362:	b510      	push	{r4, lr}
 8004364:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004366:	d502      	bpl.n	800436e <HAL_TIM_IRQHandler+0x12>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8004368:	68da      	ldr	r2, [r3, #12]
 800436a:	0792      	lsls	r2, r2, #30
 800436c:	d465      	bmi.n	800443a <HAL_TIM_IRQHandler+0xde>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800436e:	691a      	ldr	r2, [r3, #16]
 8004370:	0752      	lsls	r2, r2, #29
 8004372:	d502      	bpl.n	800437a <HAL_TIM_IRQHandler+0x1e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8004374:	68da      	ldr	r2, [r3, #12]
 8004376:	0750      	lsls	r0, r2, #29
 8004378:	d44c      	bmi.n	8004414 <HAL_TIM_IRQHandler+0xb8>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800437a:	691a      	ldr	r2, [r3, #16]
 800437c:	0711      	lsls	r1, r2, #28
 800437e:	d502      	bpl.n	8004386 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8004380:	68da      	ldr	r2, [r3, #12]
 8004382:	0712      	lsls	r2, r2, #28
 8004384:	d434      	bmi.n	80043f0 <HAL_TIM_IRQHandler+0x94>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004386:	691a      	ldr	r2, [r3, #16]
 8004388:	06d0      	lsls	r0, r2, #27
 800438a:	d502      	bpl.n	8004392 <HAL_TIM_IRQHandler+0x36>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800438c:	68da      	ldr	r2, [r3, #12]
 800438e:	06d1      	lsls	r1, r2, #27
 8004390:	d41e      	bmi.n	80043d0 <HAL_TIM_IRQHandler+0x74>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004392:	691a      	ldr	r2, [r3, #16]
 8004394:	07d2      	lsls	r2, r2, #31
 8004396:	d502      	bpl.n	800439e <HAL_TIM_IRQHandler+0x42>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8004398:	68da      	ldr	r2, [r3, #12]
 800439a:	07d0      	lsls	r0, r2, #31
 800439c:	d46b      	bmi.n	8004476 <HAL_TIM_IRQHandler+0x11a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800439e:	691a      	ldr	r2, [r3, #16]
 80043a0:	0611      	lsls	r1, r2, #24
 80043a2:	d502      	bpl.n	80043aa <HAL_TIM_IRQHandler+0x4e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80043a4:	68da      	ldr	r2, [r3, #12]
 80043a6:	0612      	lsls	r2, r2, #24
 80043a8:	d46d      	bmi.n	8004486 <HAL_TIM_IRQHandler+0x12a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80043aa:	691a      	ldr	r2, [r3, #16]
 80043ac:	05d0      	lsls	r0, r2, #23
 80043ae:	d502      	bpl.n	80043b6 <HAL_TIM_IRQHandler+0x5a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80043b0:	68da      	ldr	r2, [r3, #12]
 80043b2:	0611      	lsls	r1, r2, #24
 80043b4:	d46f      	bmi.n	8004496 <HAL_TIM_IRQHandler+0x13a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80043b6:	691a      	ldr	r2, [r3, #16]
 80043b8:	0652      	lsls	r2, r2, #25
 80043ba:	d502      	bpl.n	80043c2 <HAL_TIM_IRQHandler+0x66>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80043bc:	68da      	ldr	r2, [r3, #12]
 80043be:	0650      	lsls	r0, r2, #25
 80043c0:	d451      	bmi.n	8004466 <HAL_TIM_IRQHandler+0x10a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80043c2:	691a      	ldr	r2, [r3, #16]
 80043c4:	0691      	lsls	r1, r2, #26
 80043c6:	d502      	bpl.n	80043ce <HAL_TIM_IRQHandler+0x72>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80043c8:	68da      	ldr	r2, [r3, #12]
 80043ca:	0692      	lsls	r2, r2, #26
 80043cc:	d443      	bmi.n	8004456 <HAL_TIM_IRQHandler+0xfa>
 80043ce:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043d0:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043d4:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 80043d6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043d8:	6119      	str	r1, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80043da:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043dc:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80043de:	f413 7f40 	tst.w	r3, #768	; 0x300
 80043e2:	d06c      	beq.n	80044be <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_IC_CaptureCallback(htim);
 80043e4:	f7ff ffb4 	bl	8004350 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043e8:	2200      	movs	r2, #0
 80043ea:	6823      	ldr	r3, [r4, #0]
 80043ec:	7722      	strb	r2, [r4, #28]
 80043ee:	e7d0      	b.n	8004392 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80043f0:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043f4:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 80043f6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80043f8:	6119      	str	r1, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80043fa:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043fc:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80043fe:	079b      	lsls	r3, r3, #30
 8004400:	d15a      	bne.n	80044b8 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004402:	f7ff ffa3 	bl	800434c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004406:	4620      	mov	r0, r4
 8004408:	f7ff ffa4 	bl	8004354 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800440c:	2200      	movs	r2, #0
 800440e:	6823      	ldr	r3, [r4, #0]
 8004410:	7722      	strb	r2, [r4, #28]
 8004412:	e7b8      	b.n	8004386 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004414:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004418:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800441a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800441c:	6119      	str	r1, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 800441e:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004420:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8004422:	f413 7f40 	tst.w	r3, #768	; 0x300
 8004426:	d144      	bne.n	80044b2 <HAL_TIM_IRQHandler+0x156>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004428:	f7ff ff90 	bl	800434c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800442c:	4620      	mov	r0, r4
 800442e:	f7ff ff91 	bl	8004354 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004432:	2200      	movs	r2, #0
 8004434:	6823      	ldr	r3, [r4, #0]
 8004436:	7722      	strb	r2, [r4, #28]
 8004438:	e79f      	b.n	800437a <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800443a:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800443e:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004440:	6119      	str	r1, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8004442:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004444:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8004446:	0799      	lsls	r1, r3, #30
 8004448:	d02d      	beq.n	80044a6 <HAL_TIM_IRQHandler+0x14a>
          HAL_TIM_IC_CaptureCallback(htim);
 800444a:	f7ff ff81 	bl	8004350 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800444e:	2200      	movs	r2, #0
 8004450:	6823      	ldr	r3, [r4, #0]
 8004452:	7722      	strb	r2, [r4, #28]
 8004454:	e78b      	b.n	800436e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004456:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 800445a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800445c:	611a      	str	r2, [r3, #16]
}
 800445e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8004462:	f000 b98b 	b.w	800477c <HAL_TIMEx_CommutationCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004466:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800446a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800446c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800446e:	f7ff ff73 	bl	8004358 <HAL_TIM_TriggerCallback>
 8004472:	6823      	ldr	r3, [r4, #0]
 8004474:	e7a5      	b.n	80043c2 <HAL_TIM_IRQHandler+0x66>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004476:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800447a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800447c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800447e:	f7fd fc13 	bl	8001ca8 <HAL_TIM_PeriodElapsedCallback>
 8004482:	6823      	ldr	r3, [r4, #0]
 8004484:	e78b      	b.n	800439e <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004486:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800448a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800448c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800448e:	f000 f977 	bl	8004780 <HAL_TIMEx_BreakCallback>
 8004492:	6823      	ldr	r3, [r4, #0]
 8004494:	e789      	b.n	80043aa <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004496:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800449a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800449c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800449e:	f000 f96f 	bl	8004780 <HAL_TIMEx_BreakCallback>
 80044a2:	6823      	ldr	r3, [r4, #0]
 80044a4:	e787      	b.n	80043b6 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044a6:	f7ff ff51 	bl	800434c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044aa:	4620      	mov	r0, r4
 80044ac:	f7ff ff52 	bl	8004354 <HAL_TIM_PWM_PulseFinishedCallback>
 80044b0:	e7cd      	b.n	800444e <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 80044b2:	f7ff ff4d 	bl	8004350 <HAL_TIM_IC_CaptureCallback>
 80044b6:	e7bc      	b.n	8004432 <HAL_TIM_IRQHandler+0xd6>
        HAL_TIM_IC_CaptureCallback(htim);
 80044b8:	f7ff ff4a 	bl	8004350 <HAL_TIM_IC_CaptureCallback>
 80044bc:	e7a6      	b.n	800440c <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044be:	f7ff ff45 	bl	800434c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044c2:	4620      	mov	r0, r4
 80044c4:	f7ff ff46 	bl	8004354 <HAL_TIM_PWM_PulseFinishedCallback>
 80044c8:	e78e      	b.n	80043e8 <HAL_TIM_IRQHandler+0x8c>
 80044ca:	bf00      	nop

080044cc <TIM_OC1_SetConfig>:
{
 80044cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044ce:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= OC_Config->OCPolarity;
 80044d0:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044d2:	f024 0401 	bic.w	r4, r4, #1
  tmpccmrx |= OC_Config->OCMode;
 80044d6:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80044d8:	4a13      	ldr	r2, [pc, #76]	; (8004528 <TIM_OC1_SetConfig+0x5c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044da:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80044dc:	4d13      	ldr	r5, [pc, #76]	; (800452c <TIM_OC1_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 80044de:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 80044e0:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80044e2:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR1;
 80044e4:	f8d0 e018 	ldr.w	lr, [r0, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 80044e8:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80044ec:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= OC_Config->OCPolarity;
 80044f0:	ea43 0307 	orr.w	r3, r3, r7
  tmpccmrx |= OC_Config->OCMode;
 80044f4:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80044f8:	d009      	beq.n	800450e <TIM_OC1_SetConfig+0x42>
 80044fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80044fe:	42a8      	cmp	r0, r5
 8004500:	d005      	beq.n	800450e <TIM_OC1_SetConfig+0x42>
  TIMx->CCR1 = OC_Config->Pulse;
 8004502:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004504:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004506:	6182      	str	r2, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8004508:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 800450a:	6203      	str	r3, [r0, #32]
 800450c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccer &= ~TIM_CCER_CC1NP;
 800450e:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8004512:	68cf      	ldr	r7, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8004514:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004516:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800451a:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 800451c:	433b      	orrs	r3, r7
    tmpcr2 |= OC_Config->OCNIdleState;
 800451e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8004520:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8004524:	432c      	orrs	r4, r5
 8004526:	e7ec      	b.n	8004502 <TIM_OC1_SetConfig+0x36>
 8004528:	fffeff8c 	.word	0xfffeff8c
 800452c:	40010000 	.word	0x40010000

08004530 <TIM_OC2_SetConfig>:
{
 8004530:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004532:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4);
 8004534:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004536:	f024 0410 	bic.w	r4, r4, #16
  tmpccmrx |= (OC_Config->OCMode << 8);
 800453a:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800453c:	4a14      	ldr	r2, [pc, #80]	; (8004590 <TIM_OC2_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800453e:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004540:	4d14      	ldr	r5, [pc, #80]	; (8004594 <TIM_OC2_SetConfig+0x64>)
  tmpccer = TIMx->CCER;
 8004542:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8004544:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004546:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR1;
 8004548:	f8d0 e018 	ldr.w	lr, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 800454c:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004550:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= (OC_Config->OCPolarity << 4);
 8004554:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8);
 8004558:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800455c:	d009      	beq.n	8004572 <TIM_OC2_SetConfig+0x42>
 800455e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004562:	42a8      	cmp	r0, r5
 8004564:	d005      	beq.n	8004572 <TIM_OC2_SetConfig+0x42>
  TIMx->CCR2 = OC_Config->Pulse;
 8004566:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004568:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800456a:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800456c:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800456e:	6203      	str	r3, [r0, #32]
 8004570:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccer &= ~TIM_CCER_CC2NP;
 8004572:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8004576:	68cf      	ldr	r7, [r1, #12]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8004578:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800457a:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800457e:	698e      	ldr	r6, [r1, #24]
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8004580:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8004584:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8004586:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800458a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 800458e:	e7ea      	b.n	8004566 <TIM_OC2_SetConfig+0x36>
 8004590:	feff8cff 	.word	0xfeff8cff
 8004594:	40010000 	.word	0x40010000

08004598 <TIM_OC3_SetConfig>:
{
 8004598:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800459a:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 8);
 800459c:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800459e:	f424 7480 	bic.w	r4, r4, #256	; 0x100
  tmpccmrx |= OC_Config->OCMode;
 80045a2:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80045a4:	4a14      	ldr	r2, [pc, #80]	; (80045f8 <TIM_OC3_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045a6:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80045a8:	4d14      	ldr	r5, [pc, #80]	; (80045fc <TIM_OC3_SetConfig+0x64>)
  tmpccer = TIMx->CCER;
 80045aa:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 80045ac:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80045ae:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR2;
 80045b0:	f8d0 e01c 	ldr.w	lr, [r0, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 80045b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80045b8:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= (OC_Config->OCPolarity << 8);
 80045bc:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 80045c0:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80045c4:	d009      	beq.n	80045da <TIM_OC3_SetConfig+0x42>
 80045c6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80045ca:	42a8      	cmp	r0, r5
 80045cc:	d005      	beq.n	80045da <TIM_OC3_SetConfig+0x42>
  TIMx->CCR3 = OC_Config->Pulse;
 80045ce:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80045d0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80045d2:	61c2      	str	r2, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80045d4:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 80045d6:	6203      	str	r3, [r0, #32]
 80045d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccer &= ~TIM_CCER_CC3NP;
 80045da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8);
 80045de:	68cf      	ldr	r7, [r1, #12]
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 80045e0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80045e2:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80045e6:	698e      	ldr	r6, [r1, #24]
    tmpccer |= (OC_Config->OCNPolarity << 8);
 80045e8:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80045ec:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80045ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 80045f2:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 80045f6:	e7ea      	b.n	80045ce <TIM_OC3_SetConfig+0x36>
 80045f8:	fffeff8c 	.word	0xfffeff8c
 80045fc:	40010000 	.word	0x40010000

08004600 <TIM_OC4_SetConfig>:
{
 8004600:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004602:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 12);
 8004604:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004606:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
  tmpccmrx |= (OC_Config->OCMode << 8);
 800460a:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800460c:	4a10      	ldr	r2, [pc, #64]	; (8004650 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800460e:	6204      	str	r4, [r0, #32]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004610:	4d10      	ldr	r5, [pc, #64]	; (8004654 <TIM_OC4_SetConfig+0x54>)
  tmpccer = TIMx->CCER;
 8004612:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8004614:	6844      	ldr	r4, [r0, #4]
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004616:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR2;
 8004618:	f8d0 e01c 	ldr.w	lr, [r0, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 800461c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004620:	ea0e 0202 	and.w	r2, lr, r2
  tmpccer |= (OC_Config->OCPolarity << 12);
 8004624:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8);
 8004628:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800462c:	d009      	beq.n	8004642 <TIM_OC4_SetConfig+0x42>
 800462e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004632:	42a8      	cmp	r0, r5
 8004634:	d005      	beq.n	8004642 <TIM_OC4_SetConfig+0x42>
  TIMx->CCR4 = OC_Config->Pulse;
 8004636:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004638:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800463a:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800463c:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800463e:	6203      	str	r3, [r0, #32]
 8004640:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004642:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8004646:	694d      	ldr	r5, [r1, #20]
 8004648:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800464c:	e7f3      	b.n	8004636 <TIM_OC4_SetConfig+0x36>
 800464e:	bf00      	nop
 8004650:	feff8cff 	.word	0xfeff8cff
 8004654:	40010000 	.word	0x40010000

08004658 <HAL_TIMEx_PWMN_Start>:
{
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); 
  
  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8004658:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_ADVANCED_INSTANCE(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNELS(Channel));

  tmp = TIM_CCER_CC1NE << Channel;
 800465a:	2204      	movs	r2, #4
} 
 800465c:	2000      	movs	r0, #0
  tmp = TIM_CCER_CC1NE << Channel;
 800465e:	fa02 f101 	lsl.w	r1, r2, r1
{
 8004662:	b410      	push	{r4}

  /* Reset the CCxNE Bit */
  TIMx->CCER &= ~tmp;
 8004664:	6a1c      	ldr	r4, [r3, #32]
 8004666:	ea24 0401 	bic.w	r4, r4, r1
 800466a:	621c      	str	r4, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelNState << Channel);
 800466c:	6a1a      	ldr	r2, [r3, #32]
} 
 800466e:	f85d 4b04 	ldr.w	r4, [sp], #4
  TIMx->CCER |= (uint32_t)(ChannelNState << Channel);
 8004672:	4311      	orrs	r1, r2
 8004674:	6219      	str	r1, [r3, #32]
  __HAL_TIM_MOE_ENABLE(htim);
 8004676:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004678:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800467c:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	f042 0201 	orr.w	r2, r2, #1
 8004684:	601a      	str	r2, [r3, #0]
} 
 8004686:	4770      	bx	lr

08004688 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8004688:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800468c:	2b01      	cmp	r3, #1
{
 800468e:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(htim);
 8004690:	d01f      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  tmpcr2 = htim->Instance->CR2;
 8004692:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004694:	4d11      	ldr	r5, [pc, #68]	; (80046dc <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 8004696:	6853      	ldr	r3, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004698:	42aa      	cmp	r2, r5
  tmpsmcr = htim->Instance->SMCR;
 800469a:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800469c:	d014      	beq.n	80046c8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800469e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80046a2:	42aa      	cmp	r2, r5
 80046a4:	d010      	beq.n	80046c8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046a6:	680d      	ldr	r5, [r1, #0]
  __HAL_UNLOCK(htim);
 80046a8:	2600      	movs	r6, #0
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046aa:	6889      	ldr	r1, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 80046ac:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  tmpcr2 &= ~TIM_CR2_MMS;
 80046b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046b4:	4321      	orrs	r1, r4
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046b6:	432b      	orrs	r3, r5
  return HAL_OK;
 80046b8:	4635      	mov	r5, r6
  htim->Instance->CR2 = tmpcr2;
 80046ba:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR = tmpsmcr;
 80046bc:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 80046be:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c
} 
 80046c2:	4628      	mov	r0, r5
 80046c4:	bc70      	pop	{r4, r5, r6}
 80046c6:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 80046c8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80046cc:	684d      	ldr	r5, [r1, #4]
 80046ce:	432b      	orrs	r3, r5
 80046d0:	e7e9      	b.n	80046a6 <HAL_TIMEx_MasterConfigSynchronization+0x1e>
  __HAL_LOCK(htim);
 80046d2:	2502      	movs	r5, #2
} 
 80046d4:	4628      	mov	r0, r5
 80046d6:	bc70      	pop	{r4, r5, r6}
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	40010000 	.word	0x40010000

080046e0 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 80046e0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d041      	beq.n	800476c <HAL_TIMEx_ConfigBreakDeadTime+0x8c>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80046e8:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80046ea:	684a      	ldr	r2, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80046ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
{
 80046f0:	b4f0      	push	{r4, r5, r6, r7}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80046f2:	688c      	ldr	r4, [r1, #8]
{
 80046f4:	b082      	sub	sp, #8
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80046f6:	680f      	ldr	r7, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80046f8:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80046fa:	694e      	ldr	r6, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80046fc:	6a8c      	ldr	r4, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80046fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004702:	6805      	ldr	r5, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004704:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8004706:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004708:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800470c:	9201      	str	r2, [sp, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800470e:	690a      	ldr	r2, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004710:	433b      	orrs	r3, r7
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004712:	4f18      	ldr	r7, [pc, #96]	; (8004774 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004714:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004718:	42bd      	cmp	r5, r7
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800471a:	ea43 0302 	orr.w	r3, r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800471e:	9a01      	ldr	r2, [sp, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004720:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004724:	ea43 0306 	orr.w	r3, r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004728:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800472c:	ea43 0304 	orr.w	r3, r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8004730:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8004734:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004738:	d00a      	beq.n	8004750 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
 800473a:	4a0f      	ldr	r2, [pc, #60]	; (8004778 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 800473c:	4295      	cmp	r5, r2
 800473e:	d007      	beq.n	8004750 <HAL_TIMEx_ConfigBreakDeadTime+0x70>
  __HAL_UNLOCK(htim);
 8004740:	2200      	movs	r2, #0
  htim->Instance->BDTR = tmpbdtr;
 8004742:	646b      	str	r3, [r5, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8004744:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8004748:	4610      	mov	r0, r2
 800474a:	b002      	add	sp, #8
 800474c:	bcf0      	pop	{r4, r5, r6, r7}
 800474e:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8004750:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8004752:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004756:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8004758:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800475c:	6a0a      	ldr	r2, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800475e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004762:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004764:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004768:	4313      	orrs	r3, r2
 800476a:	e7e9      	b.n	8004740 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
  __HAL_LOCK(htim);
 800476c:	2302      	movs	r3, #2
}
 800476e:	4618      	mov	r0, r3
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	40010000 	.word	0x40010000
 8004778:	40010400 	.word	0x40010400

0800477c <HAL_TIMEx_CommutationCallback>:
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop

08004780 <HAL_TIMEx_BreakCallback>:
{
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop

08004784 <HAL_TIM_PWM_ConfigChannel>:
{
 8004784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8004786:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800478a:	2b01      	cmp	r3, #1
 800478c:	d030      	beq.n	80047f0 <HAL_TIM_PWM_ConfigChannel+0x6c>
 800478e:	460d      	mov	r5, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8004790:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8004792:	2101      	movs	r1, #1
 8004794:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8004796:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 800479a:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  switch (Channel)
 800479e:	2a14      	cmp	r2, #20
 80047a0:	d81e      	bhi.n	80047e0 <HAL_TIM_PWM_ConfigChannel+0x5c>
 80047a2:	e8df f002 	tbb	[pc, r2]
 80047a6:	1d56      	.short	0x1d56
 80047a8:	1d681d1d 	.word	0x1d681d1d
 80047ac:	1d7b1d1d 	.word	0x1d7b1d1d
 80047b0:	1d0b1d1d 	.word	0x1d0b1d1d
 80047b4:	1d8d1d1d 	.word	0x1d8d1d1d
 80047b8:	1d1d      	.short	0x1d1d
 80047ba:	27          	.byte	0x27
 80047bb:	00          	.byte	0x00
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80047bc:	4629      	mov	r1, r5
 80047be:	6800      	ldr	r0, [r0, #0]
 80047c0:	f7ff ff1e 	bl	8004600 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80047c4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 80047c6:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80047c8:	69d9      	ldr	r1, [r3, #28]
 80047ca:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80047ce:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80047d0:	69d9      	ldr	r1, [r3, #28]
 80047d2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80047d6:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 80047d8:	69da      	ldr	r2, [r3, #28]
 80047da:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80047de:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 80047e0:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80047e2:	2201      	movs	r2, #1
  return HAL_OK;
 80047e4:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 80047e6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80047ea:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return HAL_OK;
 80047ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 80047f0:	2002      	movs	r0, #2
}
 80047f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80047f4:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 80047f6:	68ae      	ldr	r6, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80047f8:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8);
 80047fa:	682f      	ldr	r7, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80047fc:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004800:	494c      	ldr	r1, [pc, #304]	; (8004934 <HAL_TIM_PWM_ConfigChannel+0x1b0>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004802:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8004804:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 8004806:	6858      	ldr	r0, [r3, #4]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004808:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccmrx = TIMx->CCMR3;
 800480c:	f8d3 e054 	ldr.w	lr, [r3, #84]	; 0x54
  tmpccer |= (OC_Config->OCPolarity << 20);
 8004810:	ea42 5206 	orr.w	r2, r2, r6, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004814:	4e48      	ldr	r6, [pc, #288]	; (8004938 <HAL_TIM_PWM_ConfigChannel+0x1b4>)
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004816:	ea0e 0101 	and.w	r1, lr, r1
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800481a:	42b3      	cmp	r3, r6
  tmpccmrx |= (OC_Config->OCMode << 8);
 800481c:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8004820:	f000 8081 	beq.w	8004926 <HAL_TIM_PWM_ConfigChannel+0x1a2>
 8004824:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004828:	42b3      	cmp	r3, r6
 800482a:	d07c      	beq.n	8004926 <HAL_TIM_PWM_ConfigChannel+0x1a2>
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800482c:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800482e:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8004830:	6559      	str	r1, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8004832:	65de      	str	r6, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8004834:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004836:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8004838:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800483a:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800483e:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004840:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004842:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004846:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8004848:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800484a:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800484e:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 8004850:	e7c6      	b.n	80047e0 <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004852:	4629      	mov	r1, r5
 8004854:	6800      	ldr	r0, [r0, #0]
 8004856:	f7ff fe39 	bl	80044cc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800485a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800485c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800485e:	6999      	ldr	r1, [r3, #24]
 8004860:	f041 0108 	orr.w	r1, r1, #8
 8004864:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004866:	6999      	ldr	r1, [r3, #24]
 8004868:	f021 0104 	bic.w	r1, r1, #4
 800486c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800486e:	699a      	ldr	r2, [r3, #24]
 8004870:	4302      	orrs	r2, r0
 8004872:	619a      	str	r2, [r3, #24]
    break;
 8004874:	e7b4      	b.n	80047e0 <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004876:	4629      	mov	r1, r5
 8004878:	6800      	ldr	r0, [r0, #0]
 800487a:	f7ff fe59 	bl	8004530 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800487e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8004880:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004882:	6999      	ldr	r1, [r3, #24]
 8004884:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8004888:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800488a:	6999      	ldr	r1, [r3, #24]
 800488c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004890:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8004892:	699a      	ldr	r2, [r3, #24]
 8004894:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8004898:	619a      	str	r2, [r3, #24]
    break;
 800489a:	e7a1      	b.n	80047e0 <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800489c:	4629      	mov	r1, r5
 800489e:	6800      	ldr	r0, [r0, #0]
 80048a0:	f7ff fe7a 	bl	8004598 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80048a4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80048a6:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80048a8:	69d9      	ldr	r1, [r3, #28]
 80048aa:	f041 0108 	orr.w	r1, r1, #8
 80048ae:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80048b0:	69d9      	ldr	r1, [r3, #28]
 80048b2:	f021 0104 	bic.w	r1, r1, #4
 80048b6:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80048b8:	69da      	ldr	r2, [r3, #28]
 80048ba:	4302      	orrs	r2, r0
 80048bc:	61da      	str	r2, [r3, #28]
    break;
 80048be:	e78f      	b.n	80047e0 <HAL_TIM_PWM_ConfigChannel+0x5c>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80048c0:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16);
 80048c2:	68ae      	ldr	r6, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80048c4:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 80048c6:	682f      	ldr	r7, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80048c8:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80048cc:	491b      	ldr	r1, [pc, #108]	; (800493c <HAL_TIM_PWM_ConfigChannel+0x1b8>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80048ce:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 80048d0:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 80048d2:	6858      	ldr	r0, [r3, #4]
  tmpccer &= ~TIM_CCER_CC5P;
 80048d4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccmrx = TIMx->CCMR3;
 80048d8:	f8d3 e054 	ldr.w	lr, [r3, #84]	; 0x54
  tmpccer |= (OC_Config->OCPolarity << 16);
 80048dc:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80048e0:	4e15      	ldr	r6, [pc, #84]	; (8004938 <HAL_TIM_PWM_ConfigChannel+0x1b4>)
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80048e2:	ea0e 0101 	and.w	r1, lr, r1
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80048e6:	42b3      	cmp	r3, r6
  tmpccmrx |= OC_Config->OCMode;
 80048e8:	ea41 0107 	orr.w	r1, r1, r7
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80048ec:	d015      	beq.n	800491a <HAL_TIM_PWM_ConfigChannel+0x196>
 80048ee:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80048f2:	42b3      	cmp	r3, r6
 80048f4:	d011      	beq.n	800491a <HAL_TIM_PWM_ConfigChannel+0x196>
  TIMx->CCR5 = OC_Config->Pulse;
 80048f6:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 80048f8:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 80048fa:	6559      	str	r1, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 80048fc:	659e      	str	r6, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;  
 80048fe:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004900:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8004902:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004904:	f041 0108 	orr.w	r1, r1, #8
 8004908:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800490a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800490c:	f021 0104 	bic.w	r1, r1, #4
 8004910:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8004912:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004914:	4302      	orrs	r2, r0
 8004916:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 8004918:	e762      	b.n	80047e0 <HAL_TIM_PWM_ConfigChannel+0x5c>
    tmpcr2 &= ~TIM_CR2_OIS5;
 800491a:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 800491e:	696e      	ldr	r6, [r5, #20]
 8004920:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
 8004924:	e7e7      	b.n	80048f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004926:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 800492a:	696e      	ldr	r6, [r5, #20]
 800492c:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
 8004930:	e77c      	b.n	800482c <HAL_TIM_PWM_ConfigChannel+0xa8>
 8004932:	bf00      	nop
 8004934:	feff8fff 	.word	0xfeff8fff
 8004938:	40010000 	.word	0x40010000
 800493c:	fffeff8f 	.word	0xfffeff8f

08004940 <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004944:	461e      	mov	r6, r3
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8004946:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
{
 800494a:	b082      	sub	sp, #8
  if(huart->gState == HAL_UART_STATE_READY)
 800494c:	2b20      	cmp	r3, #32
 800494e:	d003      	beq.n	8004958 <HAL_UART_Transmit+0x18>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8004950:	2002      	movs	r0, #2
  }
}
 8004952:	b002      	add	sp, #8
 8004954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004958:	4688      	mov	r8, r1
    if((pData == NULL ) || (Size == 0U))
 800495a:	b391      	cbz	r1, 80049c2 <HAL_UART_Transmit+0x82>
 800495c:	fab2 f382 	clz	r3, r2
 8004960:	095b      	lsrs	r3, r3, #5
 8004962:	bb73      	cbnz	r3, 80049c2 <HAL_UART_Transmit+0x82>
    __HAL_LOCK(huart);
 8004964:	f890 1068 	ldrb.w	r1, [r0, #104]	; 0x68
 8004968:	4605      	mov	r5, r0
 800496a:	2901      	cmp	r1, #1
 800496c:	d0f0      	beq.n	8004950 <HAL_UART_Transmit+0x10>
 800496e:	2001      	movs	r0, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004970:	2121      	movs	r1, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004972:	66eb      	str	r3, [r5, #108]	; 0x6c
    __HAL_LOCK(huart);
 8004974:	f885 0068 	strb.w	r0, [r5, #104]	; 0x68
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004978:	f885 1069 	strb.w	r1, [r5, #105]	; 0x69
 800497c:	9201      	str	r2, [sp, #4]
    tickstart = HAL_GetTick();
 800497e:	f7fd fe67 	bl	8002650 <HAL_GetTick>
    huart->TxXferSize = Size;
 8004982:	9a01      	ldr	r2, [sp, #4]
    tickstart = HAL_GetTick();
 8004984:	4607      	mov	r7, r0
 8004986:	682c      	ldr	r4, [r5, #0]
    huart->TxXferSize = Size;
 8004988:	f8a5 2050 	strh.w	r2, [r5, #80]	; 0x50
    huart->TxXferCount = Size;
 800498c:	f8a5 2052 	strh.w	r2, [r5, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8004990:	f8b5 3052 	ldrh.w	r3, [r5, #82]	; 0x52
 8004994:	b29b      	uxth	r3, r3
 8004996:	b303      	cbz	r3, 80049da <HAL_UART_Transmit+0x9a>
      huart->TxXferCount--;
 8004998:	f8b5 3052 	ldrh.w	r3, [r5, #82]	; 0x52
 800499c:	3b01      	subs	r3, #1
 800499e:	b29b      	uxth	r3, r3
 80049a0:	f8a5 3052 	strh.w	r3, [r5, #82]	; 0x52
 80049a4:	1c72      	adds	r2, r6, #1
 80049a6:	d125      	bne.n	80049f4 <HAL_UART_Transmit+0xb4>
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049a8:	69e2      	ldr	r2, [r4, #28]
 80049aa:	0613      	lsls	r3, r2, #24
 80049ac:	d5fc      	bpl.n	80049a8 <HAL_UART_Transmit+0x68>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049ae:	68ab      	ldr	r3, [r5, #8]
 80049b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049b4:	d03a      	beq.n	8004a2c <HAL_UART_Transmit+0xec>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80049b6:	f898 3000 	ldrb.w	r3, [r8]
 80049ba:	f108 0801 	add.w	r8, r8, #1
 80049be:	62a3      	str	r3, [r4, #40]	; 0x28
 80049c0:	e7e6      	b.n	8004990 <HAL_UART_Transmit+0x50>
      return  HAL_ERROR;
 80049c2:	2001      	movs	r0, #1
 80049c4:	e7c5      	b.n	8004952 <HAL_UART_Transmit+0x12>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049c6:	69e3      	ldr	r3, [r4, #28]
 80049c8:	065b      	lsls	r3, r3, #25
 80049ca:	d40b      	bmi.n	80049e4 <HAL_UART_Transmit+0xa4>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 80049cc:	b1e6      	cbz	r6, 8004a08 <HAL_UART_Transmit+0xc8>
 80049ce:	f7fd fe3f 	bl	8002650 <HAL_GetTick>
 80049d2:	1bc0      	subs	r0, r0, r7
 80049d4:	682c      	ldr	r4, [r5, #0]
 80049d6:	4286      	cmp	r6, r0
 80049d8:	d916      	bls.n	8004a08 <HAL_UART_Transmit+0xc8>
 80049da:	1c71      	adds	r1, r6, #1
 80049dc:	d1f3      	bne.n	80049c6 <HAL_UART_Transmit+0x86>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049de:	69e3      	ldr	r3, [r4, #28]
 80049e0:	065a      	lsls	r2, r3, #25
 80049e2:	d5fc      	bpl.n	80049de <HAL_UART_Transmit+0x9e>
    __HAL_UNLOCK(huart);
 80049e4:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_READY;
 80049e6:	2220      	movs	r2, #32
    return HAL_OK;
 80049e8:	4618      	mov	r0, r3
    __HAL_UNLOCK(huart);
 80049ea:	f885 3068 	strb.w	r3, [r5, #104]	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 80049ee:	f885 2069 	strb.w	r2, [r5, #105]	; 0x69
    return HAL_OK;
 80049f2:	e7ae      	b.n	8004952 <HAL_UART_Transmit+0x12>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049f4:	69e3      	ldr	r3, [r4, #28]
 80049f6:	0618      	lsls	r0, r3, #24
 80049f8:	d4d9      	bmi.n	80049ae <HAL_UART_Transmit+0x6e>
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 80049fa:	b12e      	cbz	r6, 8004a08 <HAL_UART_Transmit+0xc8>
 80049fc:	f7fd fe28 	bl	8002650 <HAL_GetTick>
 8004a00:	1bc0      	subs	r0, r0, r7
 8004a02:	682c      	ldr	r4, [r5, #0]
 8004a04:	4286      	cmp	r6, r0
 8004a06:	d8cd      	bhi.n	80049a4 <HAL_UART_Transmit+0x64>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a08:	6823      	ldr	r3, [r4, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

        huart->gState = HAL_UART_STATE_READY;
 8004a0a:	2220      	movs	r2, #32
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004a0c:	2100      	movs	r1, #0
      return HAL_TIMEOUT;
 8004a0e:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a10:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004a14:	6023      	str	r3, [r4, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a16:	68a3      	ldr	r3, [r4, #8]
 8004a18:	f023 0301 	bic.w	r3, r3, #1
 8004a1c:	60a3      	str	r3, [r4, #8]
        huart->gState = HAL_UART_STATE_READY;
 8004a1e:	f885 2069 	strb.w	r2, [r5, #105]	; 0x69
        __HAL_UNLOCK(huart);
 8004a22:	f885 1068 	strb.w	r1, [r5, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8004a26:	f885 206a 	strb.w	r2, [r5, #106]	; 0x6a
 8004a2a:	e792      	b.n	8004952 <HAL_UART_Transmit+0x12>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a2c:	692b      	ldr	r3, [r5, #16]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d1c1      	bne.n	80049b6 <HAL_UART_Transmit+0x76>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8004a32:	f838 3b02 	ldrh.w	r3, [r8], #2
 8004a36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a3a:	62a3      	str	r3, [r4, #40]	; 0x28
        pData += 2;
 8004a3c:	e7a8      	b.n	8004990 <HAL_UART_Transmit+0x50>
 8004a3e:	bf00      	nop

08004a40 <HAL_UART_Receive_DMA>:
{
 8004a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(huart->RxState == HAL_UART_STATE_READY)
 8004a42:	f890 406a 	ldrb.w	r4, [r0, #106]	; 0x6a
 8004a46:	2c20      	cmp	r4, #32
 8004a48:	d001      	beq.n	8004a4e <HAL_UART_Receive_DMA+0xe>
    return HAL_BUSY;
 8004a4a:	2002      	movs	r0, #2
}
 8004a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((pData == NULL ) || (Size == 0U))
 8004a4e:	2900      	cmp	r1, #0
 8004a50:	d035      	beq.n	8004abe <HAL_UART_Receive_DMA+0x7e>
 8004a52:	fab2 f482 	clz	r4, r2
 8004a56:	0964      	lsrs	r4, r4, #5
 8004a58:	2c00      	cmp	r4, #0
 8004a5a:	d130      	bne.n	8004abe <HAL_UART_Receive_DMA+0x7e>
    __HAL_LOCK(huart);
 8004a5c:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d0f2      	beq.n	8004a4a <HAL_UART_Receive_DMA+0xa>
 8004a64:	4605      	mov	r5, r0
 8004a66:	4616      	mov	r6, r2
 8004a68:	460a      	mov	r2, r1
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a6a:	2122      	movs	r1, #34	; 0x22
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004a6c:	6e47      	ldr	r7, [r0, #100]	; 0x64
    __HAL_LOCK(huart);
 8004a6e:	f04f 0e01 	mov.w	lr, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a72:	66c4      	str	r4, [r0, #108]	; 0x6c
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 8004a74:	4633      	mov	r3, r6
    huart->pRxBuffPtr = pData;
 8004a76:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferSize = Size;
 8004a78:	f8a0 6058 	strh.w	r6, [r0, #88]	; 0x58
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 8004a7c:	4638      	mov	r0, r7
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a7e:	f885 106a 	strb.w	r1, [r5, #106]	; 0x6a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004a82:	4e10      	ldr	r6, [pc, #64]	; (8004ac4 <HAL_UART_Receive_DMA+0x84>)
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004a84:	4910      	ldr	r1, [pc, #64]	; (8004ac8 <HAL_UART_Receive_DMA+0x88>)
    __HAL_LOCK(huart);
 8004a86:	f885 e068 	strb.w	lr, [r5, #104]	; 0x68
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004a8a:	63fe      	str	r6, [r7, #60]	; 0x3c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004a8c:	6439      	str	r1, [r7, #64]	; 0x40
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004a8e:	4e0f      	ldr	r6, [pc, #60]	; (8004acc <HAL_UART_Receive_DMA+0x8c>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 8004a90:	6829      	ldr	r1, [r5, #0]
    huart->hdmarx->XferAbortCallback = NULL;
 8004a92:	653c      	str	r4, [r7, #80]	; 0x50
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004a94:	64fe      	str	r6, [r7, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 8004a96:	3124      	adds	r1, #36	; 0x24
 8004a98:	f7fe f8c0 	bl	8002c1c <HAL_DMA_Start_IT>
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a9c:	682b      	ldr	r3, [r5, #0]
    __HAL_UNLOCK(huart);
 8004a9e:	f885 4068 	strb.w	r4, [r5, #104]	; 0x68
    return HAL_OK;
 8004aa2:	4620      	mov	r0, r4
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004aaa:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aac:	689a      	ldr	r2, [r3, #8]
 8004aae:	f042 0201 	orr.w	r2, r2, #1
 8004ab2:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ab4:	689a      	ldr	r2, [r3, #8]
 8004ab6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004aba:	609a      	str	r2, [r3, #8]
    return HAL_OK;
 8004abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8004abe:	2001      	movs	r0, #1
 8004ac0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	08004b49 	.word	0x08004b49
 8004ac8:	08004b81 	.word	0x08004b81
 8004acc:	08004b8d 	.word	0x08004b8d

08004ad0 <HAL_UART_DMAResume>:
  __HAL_LOCK(huart);
 8004ad0:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d016      	beq.n	8004b06 <HAL_UART_DMAResume+0x36>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ad8:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
  __HAL_LOCK(huart);
 8004adc:	2201      	movs	r2, #1
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ade:	2b21      	cmp	r3, #33	; 0x21
  __HAL_LOCK(huart);
 8004ae0:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004ae4:	6803      	ldr	r3, [r0, #0]
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ae6:	d023      	beq.n	8004b30 <HAL_UART_DMAResume+0x60>
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ae8:	f890 206a 	ldrb.w	r2, [r0, #106]	; 0x6a
 8004aec:	2a22      	cmp	r2, #34	; 0x22
 8004aee:	d00c      	beq.n	8004b0a <HAL_UART_DMAResume+0x3a>
  if ((huart->Instance->CR1 & USART_CR1_UE) == 0U)
 8004af0:	6818      	ldr	r0, [r3, #0]
 8004af2:	f010 0001 	ands.w	r0, r0, #1
 8004af6:	d104      	bne.n	8004b02 <HAL_UART_DMAResume+0x32>
    __HAL_UART_ENABLE(huart);
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	f042 0201 	orr.w	r2, r2, #1
 8004afe:	601a      	str	r2, [r3, #0]
 8004b00:	4770      	bx	lr
  return HAL_OK;
 8004b02:	2000      	movs	r0, #0
}
 8004b04:	4770      	bx	lr
  __HAL_LOCK(huart);
 8004b06:	2002      	movs	r0, #2
 8004b08:	4770      	bx	lr
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8004b0a:	2208      	movs	r2, #8
 8004b0c:	621a      	str	r2, [r3, #32]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b14:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b16:	689a      	ldr	r2, [r3, #8]
 8004b18:	f042 0201 	orr.w	r2, r2, #1
 8004b1c:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b1e:	689a      	ldr	r2, [r3, #8]
 8004b20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b24:	609a      	str	r2, [r3, #8]
  if ((huart->Instance->CR1 & USART_CR1_UE) == 0U)
 8004b26:	6818      	ldr	r0, [r3, #0]
 8004b28:	f010 0001 	ands.w	r0, r0, #1
 8004b2c:	d0e4      	beq.n	8004af8 <HAL_UART_DMAResume+0x28>
 8004b2e:	e7e8      	b.n	8004b02 <HAL_UART_DMAResume+0x32>
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004b30:	689a      	ldr	r2, [r3, #8]
 8004b32:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004b36:	609a      	str	r2, [r3, #8]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b38:	f890 206a 	ldrb.w	r2, [r0, #106]	; 0x6a
 8004b3c:	2a22      	cmp	r2, #34	; 0x22
 8004b3e:	d1d7      	bne.n	8004af0 <HAL_UART_DMAResume+0x20>
 8004b40:	e7e3      	b.n	8004b0a <HAL_UART_DMAResume+0x3a>
 8004b42:	bf00      	nop

08004b44 <HAL_UART_RxCpltCallback>:
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop

08004b48 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004b48:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;

  /* DMA Normal mode */
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004b4a:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004b4c:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8004b54:	d111      	bne.n	8004b7a <UART_DMAReceiveCplt+0x32>
  {
    huart->RxXferCount = 0U;

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b56:	6802      	ldr	r2, [r0, #0]
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

	/* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004b58:	2120      	movs	r1, #32
    huart->RxXferCount = 0U;
 8004b5a:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b5e:	6813      	ldr	r3, [r2, #0]
 8004b60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b64:	6013      	str	r3, [r2, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b66:	6893      	ldr	r3, [r2, #8]
 8004b68:	f023 0301 	bic.w	r3, r3, #1
 8004b6c:	6093      	str	r3, [r2, #8]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b6e:	6893      	ldr	r3, [r2, #8]
 8004b70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b74:	6093      	str	r3, [r2, #8]
    huart->RxState = HAL_UART_STATE_READY;
 8004b76:	f880 106a 	strb.w	r1, [r0, #106]	; 0x6a
  }
  HAL_UART_RxCpltCallback(huart);
 8004b7a:	f7ff ffe3 	bl	8004b44 <HAL_UART_RxCpltCallback>
 8004b7e:	bd08      	pop	{r3, pc}

08004b80 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback
  * @param hdma  DMA handle
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004b80:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

  HAL_UART_RxHalfCpltCallback(huart);
 8004b82:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8004b84:	f7fb fee0 	bl	8000948 <HAL_UART_RxHalfCpltCallback>
 8004b88:	bd08      	pop	{r3, pc}
 8004b8a:	bf00      	nop

08004b8c <UART_DMAError>:
  * @brief DMA UART communication error callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b8c:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  huart->RxXferCount = 0U;
 8004b8e:	2200      	movs	r2, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004b90:	6b83      	ldr	r3, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8004b92:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004b96:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  /* Stop UART DMA Tx request if ongoing */
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004b9a:	f893 2069 	ldrb.w	r2, [r3, #105]	; 0x69
 8004b9e:	2a21      	cmp	r2, #33	; 0x21
 8004ba0:	d01b      	beq.n	8004bda <UART_DMAError+0x4e>
  {
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ba2:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8004ba6:	2a22      	cmp	r2, #34	; 0x22
 8004ba8:	d007      	beq.n	8004bba <UART_DMAError+0x2e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
  {
    UART_EndRxTransfer(huart);
  }
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 8004baa:	6eda      	ldr	r2, [r3, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 8004bac:	4618      	mov	r0, r3
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 8004bae:	f042 0210 	orr.w	r2, r2, #16
 8004bb2:	66da      	str	r2, [r3, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 8004bb4:	f7fb fec4 	bl	8000940 <HAL_UART_ErrorCallback>
 8004bb8:	bd08      	pop	{r3, pc}
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	6891      	ldr	r1, [r2, #8]
 8004bbe:	0649      	lsls	r1, r1, #25
 8004bc0:	d5f3      	bpl.n	8004baa <UART_DMAError+0x1e>
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bc2:	6811      	ldr	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004bc4:	2020      	movs	r0, #32
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bc6:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8004bca:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bcc:	6891      	ldr	r1, [r2, #8]
 8004bce:	f021 0101 	bic.w	r1, r1, #1
 8004bd2:	6091      	str	r1, [r2, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8004bd4:	f883 006a 	strb.w	r0, [r3, #106]	; 0x6a
 8004bd8:	e7e7      	b.n	8004baa <UART_DMAError+0x1e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	6891      	ldr	r1, [r2, #8]
 8004bde:	0608      	lsls	r0, r1, #24
 8004be0:	d5df      	bpl.n	8004ba2 <UART_DMAError+0x16>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004be2:	6811      	ldr	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004be4:	2020      	movs	r0, #32
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004be6:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8004bea:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004bec:	f883 0069 	strb.w	r0, [r3, #105]	; 0x69
 8004bf0:	e7d7      	b.n	8004ba2 <UART_DMAError+0x16>
 8004bf2:	bf00      	nop

08004bf4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004bf4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004bf6:	07da      	lsls	r2, r3, #31
{
 8004bf8:	b410      	push	{r4}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004bfa:	d506      	bpl.n	8004c0a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004bfc:	6801      	ldr	r1, [r0, #0]
 8004bfe:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8004c00:	684a      	ldr	r2, [r1, #4]
 8004c02:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004c06:	4322      	orrs	r2, r4
 8004c08:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c0a:	079c      	lsls	r4, r3, #30
 8004c0c:	d506      	bpl.n	8004c1c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c0e:	6801      	ldr	r1, [r0, #0]
 8004c10:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004c12:	684a      	ldr	r2, [r1, #4]
 8004c14:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004c18:	4322      	orrs	r2, r4
 8004c1a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c1c:	0759      	lsls	r1, r3, #29
 8004c1e:	d506      	bpl.n	8004c2e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c20:	6801      	ldr	r1, [r0, #0]
 8004c22:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8004c24:	684a      	ldr	r2, [r1, #4]
 8004c26:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c2a:	4322      	orrs	r2, r4
 8004c2c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c2e:	071a      	lsls	r2, r3, #28
 8004c30:	d506      	bpl.n	8004c40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c32:	6801      	ldr	r1, [r0, #0]
 8004c34:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8004c36:	684a      	ldr	r2, [r1, #4]
 8004c38:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c3c:	4322      	orrs	r2, r4
 8004c3e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c40:	06dc      	lsls	r4, r3, #27
 8004c42:	d506      	bpl.n	8004c52 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c44:	6801      	ldr	r1, [r0, #0]
 8004c46:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8004c48:	688a      	ldr	r2, [r1, #8]
 8004c4a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004c4e:	4322      	orrs	r2, r4
 8004c50:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c52:	0699      	lsls	r1, r3, #26
 8004c54:	d506      	bpl.n	8004c64 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c56:	6801      	ldr	r1, [r0, #0]
 8004c58:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8004c5a:	688a      	ldr	r2, [r1, #8]
 8004c5c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c60:	4322      	orrs	r2, r4
 8004c62:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c64:	065a      	lsls	r2, r3, #25
 8004c66:	d50a      	bpl.n	8004c7e <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c68:	6801      	ldr	r1, [r0, #0]
 8004c6a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8004c6c:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c6e:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c72:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8004c76:	ea42 0204 	orr.w	r2, r2, r4
 8004c7a:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c7c:	d00b      	beq.n	8004c96 <UART_AdvFeatureConfig+0xa2>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c7e:	061b      	lsls	r3, r3, #24
 8004c80:	d506      	bpl.n	8004c90 <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c82:	6802      	ldr	r2, [r0, #0]
 8004c84:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004c86:	6853      	ldr	r3, [r2, #4]
 8004c88:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004c8c:	430b      	orrs	r3, r1
 8004c8e:	6053      	str	r3, [r2, #4]
  }
}
 8004c90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c94:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c96:	684a      	ldr	r2, [r1, #4]
 8004c98:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004c9a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8004c9e:	4322      	orrs	r2, r4
 8004ca0:	604a      	str	r2, [r1, #4]
 8004ca2:	e7ec      	b.n	8004c7e <UART_AdvFeatureConfig+0x8a>

08004ca4 <HAL_UART_Init>:
  if(huart == NULL)
 8004ca4:	2800      	cmp	r0, #0
 8004ca6:	f000 81be 	beq.w	8005026 <HAL_UART_Init+0x382>
{
 8004caa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 8004cac:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8004cb0:	4604      	mov	r4, r0
 8004cb2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d047      	beq.n	8004d4a <HAL_UART_Init+0xa6>
  __HAL_UART_DISABLE(huart);
 8004cba:	6825      	ldr	r5, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004cbc:	2224      	movs	r2, #36	; 0x24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cbe:	6921      	ldr	r1, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 8004cc0:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cc4:	68a3      	ldr	r3, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8004cc6:	682a      	ldr	r2, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cc8:	430b      	orrs	r3, r1
 8004cca:	6961      	ldr	r1, [r4, #20]
  __HAL_UART_DISABLE(huart);
 8004ccc:	f022 0201 	bic.w	r2, r2, #1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8004cd0:	48b8      	ldr	r0, [pc, #736]	; (8004fb4 <HAL_UART_Init+0x310>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cd2:	430b      	orrs	r3, r1
 8004cd4:	69e1      	ldr	r1, [r4, #28]
  __HAL_UART_DISABLE(huart);
 8004cd6:	602a      	str	r2, [r5, #0]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8004cd8:	682a      	ldr	r2, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cda:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cdc:	68e7      	ldr	r7, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8004cde:	4010      	ands	r0, r2
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8004ce0:	6a26      	ldr	r6, [r4, #32]
 8004ce2:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8004ce4:	4303      	orrs	r3, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ce6:	48b4      	ldr	r0, [pc, #720]	; (8004fb8 <HAL_UART_Init+0x314>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8004ce8:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8004cea:	602b      	str	r3, [r5, #0]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004cec:	4285      	cmp	r5, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cee:	686b      	ldr	r3, [r5, #4]
 8004cf0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004cf4:	ea43 0307 	orr.w	r3, r3, r7
 8004cf8:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8004cfa:	68ab      	ldr	r3, [r5, #8]
 8004cfc:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004d00:	ea42 0203 	orr.w	r2, r2, r3
 8004d04:	60aa      	str	r2, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d06:	f000 8094 	beq.w	8004e32 <HAL_UART_Init+0x18e>
 8004d0a:	4bac      	ldr	r3, [pc, #688]	; (8004fbc <HAL_UART_Init+0x318>)
 8004d0c:	429d      	cmp	r5, r3
 8004d0e:	f000 80a4 	beq.w	8004e5a <HAL_UART_Init+0x1b6>
 8004d12:	4bab      	ldr	r3, [pc, #684]	; (8004fc0 <HAL_UART_Init+0x31c>)
 8004d14:	429d      	cmp	r5, r3
 8004d16:	f000 80a9 	beq.w	8004e6c <HAL_UART_Init+0x1c8>
 8004d1a:	4baa      	ldr	r3, [pc, #680]	; (8004fc4 <HAL_UART_Init+0x320>)
 8004d1c:	429d      	cmp	r5, r3
 8004d1e:	d019      	beq.n	8004d54 <HAL_UART_Init+0xb0>
 8004d20:	4ba9      	ldr	r3, [pc, #676]	; (8004fc8 <HAL_UART_Init+0x324>)
 8004d22:	429d      	cmp	r5, r3
 8004d24:	d027      	beq.n	8004d76 <HAL_UART_Init+0xd2>
 8004d26:	4ba9      	ldr	r3, [pc, #676]	; (8004fcc <HAL_UART_Init+0x328>)
 8004d28:	429d      	cmp	r5, r3
 8004d2a:	f000 80c8 	beq.w	8004ebe <HAL_UART_Init+0x21a>
 8004d2e:	4ba8      	ldr	r3, [pc, #672]	; (8004fd0 <HAL_UART_Init+0x32c>)
 8004d30:	429d      	cmp	r5, r3
 8004d32:	f000 80b5 	beq.w	8004ea0 <HAL_UART_Init+0x1fc>
 8004d36:	4ba7      	ldr	r3, [pc, #668]	; (8004fd4 <HAL_UART_Init+0x330>)
 8004d38:	429d      	cmp	r5, r3
 8004d3a:	f000 8159 	beq.w	8004ff0 <HAL_UART_Init+0x34c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d3e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8004d42:	f000 8168 	beq.w	8005016 <HAL_UART_Init+0x372>
    return HAL_ERROR;
 8004d46:	2001      	movs	r0, #1
 8004d48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 8004d4a:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8004d4e:	f7fd fb47 	bl	80023e0 <HAL_UART_MspInit>
 8004d52:	e7b2      	b.n	8004cba <HAL_UART_Init+0x16>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d54:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8004d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d5c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004d60:	2b40      	cmp	r3, #64	; 0x40
 8004d62:	f000 80a6 	beq.w	8004eb2 <HAL_UART_Init+0x20e>
 8004d66:	d912      	bls.n	8004d8e <HAL_UART_Init+0xea>
 8004d68:	2b80      	cmp	r3, #128	; 0x80
 8004d6a:	f000 8103 	beq.w	8004f74 <HAL_UART_Init+0x2d0>
 8004d6e:	2bc0      	cmp	r3, #192	; 0xc0
 8004d70:	f000 808a 	beq.w	8004e88 <HAL_UART_Init+0x1e4>
 8004d74:	e7e3      	b.n	8004d3e <HAL_UART_Init+0x9a>
 8004d76:	f503 33f4 	add.w	r3, r3, #124928	; 0x1e800
 8004d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d86:	f000 8094 	beq.w	8004eb2 <HAL_UART_Init+0x20e>
 8004d8a:	f200 80e6 	bhi.w	8004f5a <HAL_UART_Init+0x2b6>
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1d5      	bne.n	8004d3e <HAL_UART_Init+0x9a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d92:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8004d96:	f000 80e7 	beq.w	8004f68 <HAL_UART_Init+0x2c4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004d9a:	f7fe fd3d 	bl	8003818 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004d9e:	6862      	ldr	r2, [r4, #4]
 8004da0:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8004da4:	fbb3 f3f2 	udiv	r3, r3, r2
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	60eb      	str	r3, [r5, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004dac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d13b      	bne.n	8004e2a <HAL_UART_Init+0x186>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004db2:	6823      	ldr	r3, [r4, #0]
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004db4:	2100      	movs	r1, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004db6:	685a      	ldr	r2, [r3, #4]
 8004db8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004dbc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dbe:	689a      	ldr	r2, [r3, #8]
 8004dc0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004dc4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	f042 0201 	orr.w	r2, r2, #1
 8004dcc:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dce:	66e1      	str	r1, [r4, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004dd0:	f7fd fc3e 	bl	8002650 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004dd4:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8004dd6:	4606      	mov	r6, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	0712      	lsls	r2, r2, #28
 8004ddc:	d409      	bmi.n	8004df2 <HAL_UART_Init+0x14e>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 8004dde:	2220      	movs	r2, #32
  huart->RxState= HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004de0:	2300      	movs	r3, #0
  huart->gState= HAL_UART_STATE_READY;
 8004de2:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69

  return HAL_OK;
 8004de6:	4618      	mov	r0, r3
  huart->RxState= HAL_UART_STATE_READY;
 8004de8:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
  __HAL_UNLOCK(huart);
 8004dec:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 8004df0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8004df2:	4f79      	ldr	r7, [pc, #484]	; (8004fd8 <HAL_UART_Init+0x334>)
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004df4:	69dd      	ldr	r5, [r3, #28]
 8004df6:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 8004dfa:	d1f0      	bne.n	8004dde <HAL_UART_Init+0x13a>
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8004dfc:	f7fd fc28 	bl	8002650 <HAL_GetTick>
 8004e00:	1b80      	subs	r0, r0, r6
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e02:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8004e04:	42b8      	cmp	r0, r7
 8004e06:	d9f5      	bls.n	8004df4 <HAL_UART_Init+0x150>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e08:	681a      	ldr	r2, [r3, #0]
        huart->gState = HAL_UART_STATE_READY;
 8004e0a:	2120      	movs	r1, #32
      return HAL_TIMEOUT;
 8004e0c:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e0e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004e12:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e14:	689a      	ldr	r2, [r3, #8]
 8004e16:	f022 0201 	bic.w	r2, r2, #1
 8004e1a:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8004e1c:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
        __HAL_UNLOCK(huart);
 8004e20:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8004e24:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
 8004e28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    UART_AdvFeatureConfig(huart);
 8004e2a:	4620      	mov	r0, r4
 8004e2c:	f7ff fee2 	bl	8004bf4 <UART_AdvFeatureConfig>
 8004e30:	e7bf      	b.n	8004db2 <HAL_UART_Init+0x10e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e32:	4b6a      	ldr	r3, [pc, #424]	; (8004fdc <HAL_UART_Init+0x338>)
 8004e34:	4a6a      	ldr	r2, [pc, #424]	; (8004fe0 <HAL_UART_Init+0x33c>)
 8004e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e3a:	f003 0303 	and.w	r3, r3, #3
 8004e3e:	5cd3      	ldrb	r3, [r2, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e40:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8004e44:	d159      	bne.n	8004efa <HAL_UART_Init+0x256>
    switch (clocksource)
 8004e46:	2b08      	cmp	r3, #8
 8004e48:	f200 80e5 	bhi.w	8005016 <HAL_UART_Init+0x372>
 8004e4c:	e8df f003 	tbb	[pc, r3]
 8004e50:	e395748c 	.word	0xe395748c
 8004e54:	e3e3e38f 	.word	0xe3e3e38f
 8004e58:	9d          	.byte	0x9d
 8004e59:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e5a:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8004e5e:	4a61      	ldr	r2, [pc, #388]	; (8004fe4 <HAL_UART_Init+0x340>)
 8004e60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e64:	f003 030c 	and.w	r3, r3, #12
 8004e68:	5cd3      	ldrb	r3, [r2, r3]
 8004e6a:	e7e9      	b.n	8004e40 <HAL_UART_Init+0x19c>
 8004e6c:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
 8004e70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e74:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004e78:	2b10      	cmp	r3, #16
 8004e7a:	d01a      	beq.n	8004eb2 <HAL_UART_Init+0x20e>
 8004e7c:	d987      	bls.n	8004d8e <HAL_UART_Init+0xea>
 8004e7e:	2b20      	cmp	r3, #32
 8004e80:	d078      	beq.n	8004f74 <HAL_UART_Init+0x2d0>
 8004e82:	2b30      	cmp	r3, #48	; 0x30
 8004e84:	f47f af5b 	bne.w	8004d3e <HAL_UART_Init+0x9a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e88:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8004e8c:	d07d      	beq.n	8004f8a <HAL_UART_Init+0x2e6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004e8e:	6862      	ldr	r2, [r4, #4]
 8004e90:	0853      	lsrs	r3, r2, #1
 8004e92:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8004e96:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	60eb      	str	r3, [r5, #12]
 8004e9e:	e785      	b.n	8004dac <HAL_UART_Init+0x108>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ea0:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8004ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ea8:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004eac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eb0:	d116      	bne.n	8004ee0 <HAL_UART_Init+0x23c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004eb2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8004eb6:	d05a      	beq.n	8004f6e <HAL_UART_Init+0x2ca>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004eb8:	f7fe fc7a 	bl	80037b0 <HAL_RCC_GetSysClockFreq>
 8004ebc:	e76f      	b.n	8004d9e <HAL_UART_Init+0xfa>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ebe:	f503 3392 	add.w	r3, r3, #74752	; 0x12400
 8004ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ec6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004eca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ece:	d0f0      	beq.n	8004eb2 <HAL_UART_Init+0x20e>
 8004ed0:	d92c      	bls.n	8004f2c <HAL_UART_Init+0x288>
 8004ed2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ed6:	d04d      	beq.n	8004f74 <HAL_UART_Init+0x2d0>
 8004ed8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004edc:	d0d4      	beq.n	8004e88 <HAL_UART_Init+0x1e4>
 8004ede:	e72e      	b.n	8004d3e <HAL_UART_Init+0x9a>
 8004ee0:	f240 809d 	bls.w	800501e <HAL_UART_Init+0x37a>
 8004ee4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ee8:	d044      	beq.n	8004f74 <HAL_UART_Init+0x2d0>
 8004eea:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004eee:	d0cb      	beq.n	8004e88 <HAL_UART_Init+0x1e4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ef0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8004ef4:	f000 808f 	beq.w	8005016 <HAL_UART_Init+0x372>
 8004ef8:	2310      	movs	r3, #16
    switch (clocksource)
 8004efa:	2b08      	cmp	r3, #8
 8004efc:	f63f af23 	bhi.w	8004d46 <HAL_UART_Init+0xa2>
 8004f00:	a201      	add	r2, pc, #4	; (adr r2, 8004f08 <HAL_UART_Init+0x264>)
 8004f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f06:	bf00      	nop
 8004f08:	08004d9b 	.word	0x08004d9b
 8004f0c:	08004f9b 	.word	0x08004f9b
 8004f10:	08004fa1 	.word	0x08004fa1
 8004f14:	08004d47 	.word	0x08004d47
 8004f18:	08004eb9 	.word	0x08004eb9
 8004f1c:	08004d47 	.word	0x08004d47
 8004f20:	08004d47 	.word	0x08004d47
 8004f24:	08004d47 	.word	0x08004d47
 8004f28:	08004e8f 	.word	0x08004e8f
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f47f af06 	bne.w	8004d3e <HAL_UART_Init+0x9a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f32:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8004f36:	d130      	bne.n	8004f9a <HAL_UART_Init+0x2f6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004f38:	f7fe fc7e 	bl	8003838 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004f3c:	6862      	ldr	r2, [r4, #4]
 8004f3e:	6825      	ldr	r5, [r4, #0]
 8004f40:	0853      	lsrs	r3, r2, #1
 8004f42:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8004f46:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f4a:	b29b      	uxth	r3, r3
    brrtemp = usartdiv & 0xFFF0U;
 8004f4c:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f50:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8004f54:	4313      	orrs	r3, r2
 8004f56:	60eb      	str	r3, [r5, #12]
 8004f58:	e728      	b.n	8004dac <HAL_UART_Init+0x108>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f5e:	d009      	beq.n	8004f74 <HAL_UART_Init+0x2d0>
 8004f60:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f64:	d090      	beq.n	8004e88 <HAL_UART_Init+0x1e4>
 8004f66:	e6ea      	b.n	8004d3e <HAL_UART_Init+0x9a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004f68:	f7fe fc56 	bl	8003818 <HAL_RCC_GetPCLK1Freq>
 8004f6c:	e7e6      	b.n	8004f3c <HAL_UART_Init+0x298>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004f6e:	f7fe fc1f 	bl	80037b0 <HAL_RCC_GetSysClockFreq>
 8004f72:	e7e3      	b.n	8004f3c <HAL_UART_Init+0x298>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f74:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8004f78:	d112      	bne.n	8004fa0 <HAL_UART_Init+0x2fc>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004f7a:	6862      	ldr	r2, [r4, #4]
 8004f7c:	4b1a      	ldr	r3, [pc, #104]	; (8004fe8 <HAL_UART_Init+0x344>)
 8004f7e:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8004f82:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	e7e0      	b.n	8004f4c <HAL_UART_Init+0x2a8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004f8a:	6862      	ldr	r2, [r4, #4]
 8004f8c:	0853      	lsrs	r3, r2, #1
 8004f8e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8004f92:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	e7d8      	b.n	8004f4c <HAL_UART_Init+0x2a8>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004f9a:	f7fe fc4d 	bl	8003838 <HAL_RCC_GetPCLK2Freq>
 8004f9e:	e6fe      	b.n	8004d9e <HAL_UART_Init+0xfa>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004fa0:	6862      	ldr	r2, [r4, #4]
 8004fa2:	4b12      	ldr	r3, [pc, #72]	; (8004fec <HAL_UART_Init+0x348>)
 8004fa4:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8004fa8:	fbb3 f3f2 	udiv	r3, r3, r2
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	60eb      	str	r3, [r5, #12]
 8004fb0:	e6fc      	b.n	8004dac <HAL_UART_Init+0x108>
 8004fb2:	bf00      	nop
 8004fb4:	efff69f3 	.word	0xefff69f3
 8004fb8:	40011000 	.word	0x40011000
 8004fbc:	40004400 	.word	0x40004400
 8004fc0:	40004800 	.word	0x40004800
 8004fc4:	40004c00 	.word	0x40004c00
 8004fc8:	40005000 	.word	0x40005000
 8004fcc:	40011400 	.word	0x40011400
 8004fd0:	40007800 	.word	0x40007800
 8004fd4:	40007c00 	.word	0x40007c00
 8004fd8:	01fffffe 	.word	0x01fffffe
 8004fdc:	40023800 	.word	0x40023800
 8004fe0:	0800779c 	.word	0x0800779c
 8004fe4:	080077a0 	.word	0x080077a0
 8004fe8:	01e84800 	.word	0x01e84800
 8004fec:	00f42400 	.word	0x00f42400
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ff0:	f503 33de 	add.w	r3, r3, #113664	; 0x1bc00
 8004ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ff8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004ffc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005000:	f43f af57 	beq.w	8004eb2 <HAL_UART_Init+0x20e>
 8005004:	d90b      	bls.n	800501e <HAL_UART_Init+0x37a>
 8005006:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800500a:	d0b3      	beq.n	8004f74 <HAL_UART_Init+0x2d0>
 800500c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005010:	f43f af3a 	beq.w	8004e88 <HAL_UART_Init+0x1e4>
 8005014:	e76c      	b.n	8004ef0 <HAL_UART_Init+0x24c>
    huart->Instance->BRR = brrtemp;
 8005016:	2300      	movs	r3, #0
    return HAL_ERROR;
 8005018:	2001      	movs	r0, #1
    huart->Instance->BRR = brrtemp;
 800501a:	60eb      	str	r3, [r5, #12]
 800501c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800501e:	2b00      	cmp	r3, #0
 8005020:	f43f aeb7 	beq.w	8004d92 <HAL_UART_Init+0xee>
 8005024:	e764      	b.n	8004ef0 <HAL_UART_Init+0x24c>
    return HAL_ERROR;
 8005026:	2001      	movs	r0, #1
}
 8005028:	4770      	bx	lr
 800502a:	bf00      	nop

0800502c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800502c:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 800502e:	f001 f8c1 	bl	80061b4 <vTaskStartScheduler>
  
  return osOK;
}
 8005032:	2000      	movs	r0, #0
 8005034:	bd08      	pop	{r3, pc}
 8005036:	bf00      	nop

08005038 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005038:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800503a:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
{
 800503e:	b085      	sub	sp, #20
 8005040:	4602      	mov	r2, r0
 8005042:	460b      	mov	r3, r1
  if (priority != osPriorityError) {
 8005044:	2c84      	cmp	r4, #132	; 0x84
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005046:	ad03      	add	r5, sp, #12
 8005048:	6811      	ldr	r1, [r2, #0]
    fpriority += (priority - osPriorityIdle);
 800504a:	bf14      	ite	ne
 800504c:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800504e:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005050:	8a12      	ldrh	r2, [r2, #16]
 8005052:	6840      	ldr	r0, [r0, #4]
 8005054:	e88d 0030 	stmia.w	sp, {r4, r5}
 8005058:	f000 ff7c 	bl	8005f54 <xTaskCreate>
 800505c:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800505e:	bf0c      	ite	eq
 8005060:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8005062:	2000      	movne	r0, #0
}
 8005064:	b005      	add	sp, #20
 8005066:	bd30      	pop	{r4, r5, pc}

08005068 <osDelay>:
osStatus osDelay (uint32_t millisec)
{
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005068:	2800      	cmp	r0, #0
 800506a:	bf08      	it	eq
 800506c:	2001      	moveq	r0, #1
{
 800506e:	b508      	push	{r3, lr}
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005070:	f001 fa28 	bl	80064c4 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005074:	2000      	movs	r0, #0
 8005076:	bd08      	pop	{r3, pc}

08005078 <osMutexCreate>:
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 8005078:	2001      	movs	r0, #1
 800507a:	f000 bd17 	b.w	8005aac <xQueueCreateMutex>
 800507e:	bf00      	nop

08005080 <osMessageCreate>:
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8005080:	2200      	movs	r2, #0
 8005082:	c803      	ldmia	r0, {r0, r1}
 8005084:	f000 bb6e 	b.w	8005764 <xQueueGenericCreate>

08005088 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005088:	4b11      	ldr	r3, [pc, #68]	; (80050d0 <prvInsertBlockIntoFreeList+0x48>)
{
 800508a:	b430      	push	{r4, r5}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	4282      	cmp	r2, r0
 8005090:	d201      	bcs.n	8005096 <prvInsertBlockIntoFreeList+0xe>
 8005092:	4613      	mov	r3, r2
 8005094:	e7fa      	b.n	800508c <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005096:	685c      	ldr	r4, [r3, #4]
 8005098:	1919      	adds	r1, r3, r4
 800509a:	4288      	cmp	r0, r1
 800509c:	d103      	bne.n	80050a6 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800509e:	6841      	ldr	r1, [r0, #4]
 80050a0:	4618      	mov	r0, r3
 80050a2:	4421      	add	r1, r4
 80050a4:	6059      	str	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80050a6:	6844      	ldr	r4, [r0, #4]
 80050a8:	1901      	adds	r1, r0, r4
 80050aa:	428a      	cmp	r2, r1
 80050ac:	d109      	bne.n	80050c2 <prvInsertBlockIntoFreeList+0x3a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80050ae:	4909      	ldr	r1, [pc, #36]	; (80050d4 <prvInsertBlockIntoFreeList+0x4c>)
 80050b0:	6809      	ldr	r1, [r1, #0]
 80050b2:	428a      	cmp	r2, r1
 80050b4:	d005      	beq.n	80050c2 <prvInsertBlockIntoFreeList+0x3a>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80050b6:	6851      	ldr	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80050b8:	6815      	ldr	r5, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80050ba:	4421      	add	r1, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80050bc:	6005      	str	r5, [r0, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80050be:	6041      	str	r1, [r0, #4]
 80050c0:	e000      	b.n	80050c4 <prvInsertBlockIntoFreeList+0x3c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80050c2:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80050c4:	4298      	cmp	r0, r3
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050c6:	bc30      	pop	{r4, r5}
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80050c8:	bf18      	it	ne
 80050ca:	6018      	strne	r0, [r3, #0]
}
 80050cc:	4770      	bx	lr
 80050ce:	bf00      	nop
 80050d0:	20003d2c 	.word	0x20003d2c
 80050d4:	2000011c 	.word	0x2000011c

080050d8 <pvPortMalloc>:
{
 80050d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxEnd == NULL )
 80050dc:	4e47      	ldr	r6, [pc, #284]	; (80051fc <pvPortMalloc+0x124>)
{
 80050de:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80050e0:	f001 f8a8 	bl	8006234 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80050e4:	6833      	ldr	r3, [r6, #0]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d05e      	beq.n	80051a8 <pvPortMalloc+0xd0>
 80050ea:	4a45      	ldr	r2, [pc, #276]	; (8005200 <pvPortMalloc+0x128>)
 80050ec:	6816      	ldr	r6, [r2, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80050ee:	4234      	tst	r4, r6
 80050f0:	d154      	bne.n	800519c <pvPortMalloc+0xc4>
			if( xWantedSize > 0 )
 80050f2:	2c00      	cmp	r4, #0
 80050f4:	d052      	beq.n	800519c <pvPortMalloc+0xc4>
				xWantedSize += xHeapStructSize;
 80050f6:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80050fa:	0750      	lsls	r0, r2, #29
 80050fc:	d002      	beq.n	8005104 <pvPortMalloc+0x2c>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80050fe:	f022 0207 	bic.w	r2, r2, #7
 8005102:	3208      	adds	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005104:	2a00      	cmp	r2, #0
 8005106:	d049      	beq.n	800519c <pvPortMalloc+0xc4>
 8005108:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8005210 <pvPortMalloc+0x138>
 800510c:	f8d8 5000 	ldr.w	r5, [r8]
 8005110:	42aa      	cmp	r2, r5
 8005112:	d843      	bhi.n	800519c <pvPortMalloc+0xc4>
				pxBlock = xStart.pxNextFreeBlock;
 8005114:	483b      	ldr	r0, [pc, #236]	; (8005204 <pvPortMalloc+0x12c>)
 8005116:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005118:	e006      	b.n	8005128 <pvPortMalloc+0x50>
 800511a:	f8d4 e000 	ldr.w	lr, [r4]
 800511e:	f1be 0f00 	cmp.w	lr, #0
 8005122:	d004      	beq.n	800512e <pvPortMalloc+0x56>
 8005124:	4620      	mov	r0, r4
 8005126:	4674      	mov	r4, lr
 8005128:	6861      	ldr	r1, [r4, #4]
 800512a:	428a      	cmp	r2, r1
 800512c:	d8f5      	bhi.n	800511a <pvPortMalloc+0x42>
				if( pxBlock != pxEnd )
 800512e:	429c      	cmp	r4, r3
 8005130:	d034      	beq.n	800519c <pvPortMalloc+0xc4>
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005132:	1a8b      	subs	r3, r1, r2
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005134:	6827      	ldr	r7, [r4, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005136:	2b10      	cmp	r3, #16
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005138:	6007      	str	r7, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800513a:	d912      	bls.n	8005162 <pvPortMalloc+0x8a>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800513c:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800513e:	0741      	lsls	r1, r0, #29
 8005140:	d00a      	beq.n	8005158 <pvPortMalloc+0x80>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005146:	b672      	cpsid	i
 8005148:	f383 8811 	msr	BASEPRI, r3
 800514c:	f3bf 8f6f 	isb	sy
 8005150:	f3bf 8f4f 	dsb	sy
 8005154:	b662      	cpsie	i
 8005156:	e7fe      	b.n	8005156 <pvPortMalloc+0x7e>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005158:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800515a:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800515c:	f7ff ff94 	bl	8005088 <prvInsertBlockIntoFreeList>
 8005160:	6861      	ldr	r1, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005162:	4a29      	ldr	r2, [pc, #164]	; (8005208 <pvPortMalloc+0x130>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005164:	1a6d      	subs	r5, r5, r1
					pxBlock->pxNextFreeBlock = NULL;
 8005166:	2300      	movs	r3, #0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005168:	4331      	orrs	r1, r6
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800516a:	6810      	ldr	r0, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800516c:	f8c8 5000 	str.w	r5, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005170:	4285      	cmp	r5, r0
					pxBlock->pxNextFreeBlock = NULL;
 8005172:	6023      	str	r3, [r4, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005174:	6061      	str	r1, [r4, #4]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005176:	bf38      	it	cc
 8005178:	6015      	strcc	r5, [r2, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800517a:	f104 0508 	add.w	r5, r4, #8
	( void ) xTaskResumeAll();
 800517e:	f001 f911 	bl	80063a4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005182:	076b      	lsls	r3, r5, #29
 8005184:	d00d      	beq.n	80051a2 <pvPortMalloc+0xca>
 8005186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800518a:	b672      	cpsid	i
 800518c:	f383 8811 	msr	BASEPRI, r3
 8005190:	f3bf 8f6f 	isb	sy
 8005194:	f3bf 8f4f 	dsb	sy
 8005198:	b662      	cpsie	i
 800519a:	e7fe      	b.n	800519a <pvPortMalloc+0xc2>
	( void ) xTaskResumeAll();
 800519c:	2500      	movs	r5, #0
 800519e:	f001 f901 	bl	80063a4 <xTaskResumeAll>
}
 80051a2:	4628      	mov	r0, r5
 80051a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uxAddress = ( size_t ) ucHeap;
 80051a8:	4918      	ldr	r1, [pc, #96]	; (800520c <pvPortMalloc+0x134>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80051aa:	074d      	lsls	r5, r1, #29
 80051ac:	d023      	beq.n	80051f6 <pvPortMalloc+0x11e>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80051ae:	1dca      	adds	r2, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80051b0:	f501 5370 	add.w	r3, r1, #15360	; 0x3c00
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051b4:	f022 0107 	bic.w	r1, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80051b8:	1a5b      	subs	r3, r3, r1
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80051ba:	440b      	add	r3, r1
	xStart.xBlockSize = ( size_t ) 0;
 80051bc:	2000      	movs	r0, #0
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80051be:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80051c2:	4f10      	ldr	r7, [pc, #64]	; (8005204 <pvPortMalloc+0x12c>)
	uxAddress -= xHeapStructSize;
 80051c4:	3b08      	subs	r3, #8
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051c6:	f8df 8040 	ldr.w	r8, [pc, #64]	; 8005208 <pvPortMalloc+0x130>
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051ca:	f8df c044 	ldr.w	ip, [pc, #68]	; 8005210 <pvPortMalloc+0x138>
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051ce:	f023 0307 	bic.w	r3, r3, #7
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80051d2:	f8df e02c 	ldr.w	lr, [pc, #44]	; 8005200 <pvPortMalloc+0x128>
	xStart.xBlockSize = ( size_t ) 0;
 80051d6:	6078      	str	r0, [r7, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80051d8:	1a5a      	subs	r2, r3, r1
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80051da:	6039      	str	r1, [r7, #0]
	pxEnd->xBlockSize = 0;
 80051dc:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80051de:	6018      	str	r0, [r3, #0]
	pxEnd = ( void * ) uxAddress;
 80051e0:	6033      	str	r3, [r6, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80051e2:	462e      	mov	r6, r5
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051e4:	f8c8 2000 	str.w	r2, [r8]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80051e8:	f8cc 2000 	str.w	r2, [ip]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80051ec:	f8ce 5000 	str.w	r5, [lr]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80051f0:	604a      	str	r2, [r1, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80051f2:	600b      	str	r3, [r1, #0]
 80051f4:	e77b      	b.n	80050ee <pvPortMalloc+0x16>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80051f6:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80051fa:	e7de      	b.n	80051ba <pvPortMalloc+0xe2>
 80051fc:	2000011c 	.word	0x2000011c
 8005200:	20003d20 	.word	0x20003d20
 8005204:	20003d2c 	.word	0x20003d2c
 8005208:	20003d28 	.word	0x20003d28
 800520c:	20000120 	.word	0x20000120
 8005210:	20003d24 	.word	0x20003d24

08005214 <vPortFree>:
	if( pv != NULL )
 8005214:	b1f0      	cbz	r0, 8005254 <vPortFree+0x40>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005216:	4a1b      	ldr	r2, [pc, #108]	; (8005284 <vPortFree+0x70>)
 8005218:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800521c:	6812      	ldr	r2, [r2, #0]
 800521e:	4213      	tst	r3, r2
 8005220:	d10a      	bne.n	8005238 <vPortFree+0x24>
 8005222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005226:	b672      	cpsid	i
 8005228:	f383 8811 	msr	BASEPRI, r3
 800522c:	f3bf 8f6f 	isb	sy
 8005230:	f3bf 8f4f 	dsb	sy
 8005234:	b662      	cpsie	i
 8005236:	e7fe      	b.n	8005236 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005238:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800523c:	b159      	cbz	r1, 8005256 <vPortFree+0x42>
 800523e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005242:	b672      	cpsid	i
 8005244:	f383 8811 	msr	BASEPRI, r3
 8005248:	f3bf 8f6f 	isb	sy
 800524c:	f3bf 8f4f 	dsb	sy
 8005250:	b662      	cpsie	i
 8005252:	e7fe      	b.n	8005252 <vPortFree+0x3e>
 8005254:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005256:	ea23 0302 	bic.w	r3, r3, r2
{
 800525a:	b510      	push	{r4, lr}
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800525c:	f840 3c04 	str.w	r3, [r0, #-4]
 8005260:	4604      	mov	r4, r0
				vTaskSuspendAll();
 8005262:	f000 ffe7 	bl	8006234 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005266:	4a08      	ldr	r2, [pc, #32]	; (8005288 <vPortFree+0x74>)
 8005268:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800526c:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005270:	6811      	ldr	r1, [r2, #0]
 8005272:	440b      	add	r3, r1
 8005274:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005276:	f7ff ff07 	bl	8005088 <prvInsertBlockIntoFreeList>
}
 800527a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 800527e:	f001 b891 	b.w	80063a4 <xTaskResumeAll>
 8005282:	bf00      	nop
 8005284:	20003d20 	.word	0x20003d20
 8005288:	20003d24 	.word	0x20003d24

0800528c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800528c:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005290:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005294:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005296:	6081      	str	r1, [r0, #8]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005298:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800529a:	6103      	str	r3, [r0, #16]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800529c:	e880 000c 	stmia.w	r0, {r2, r3}
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052a0:	4770      	bx	lr
 80052a2:	bf00      	nop

080052a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80052a4:	2300      	movs	r3, #0
 80052a6:	6103      	str	r3, [r0, #16]
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop

080052ac <vListInsertEnd>:
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80052ac:	e890 000c 	ldmia.w	r0, {r2, r3}
{
 80052b0:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80052b2:	689c      	ldr	r4, [r3, #8]
	( pxList->uxNumberOfItems )++;
 80052b4:	3201      	adds	r2, #1
	pxNewListItem->pxNext = pxIndex;
 80052b6:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80052b8:	608c      	str	r4, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80052ba:	689c      	ldr	r4, [r3, #8]
 80052bc:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80052be:	6099      	str	r1, [r3, #8]
}
 80052c0:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pvContainer = ( void * ) pxList;
 80052c4:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80052c6:	6002      	str	r2, [r0, #0]
}
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop

080052cc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80052cc:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80052ce:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80052d0:	1c6b      	adds	r3, r5, #1
 80052d2:	d011      	beq.n	80052f8 <vListInsert+0x2c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052d4:	f100 0208 	add.w	r2, r0, #8
 80052d8:	e000      	b.n	80052dc <vListInsert+0x10>
 80052da:	461a      	mov	r2, r3
 80052dc:	6853      	ldr	r3, [r2, #4]
 80052de:	681c      	ldr	r4, [r3, #0]
 80052e0:	42a5      	cmp	r5, r4
 80052e2:	d2fa      	bcs.n	80052da <vListInsert+0xe>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80052e4:	6804      	ldr	r4, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 80052e6:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 80052e8:	3401      	adds	r4, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80052ea:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80052ec:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80052ee:	6051      	str	r1, [r2, #4]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80052f0:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80052f2:	6004      	str	r4, [r0, #0]
}
 80052f4:	bc30      	pop	{r4, r5}
 80052f6:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 80052f8:	6902      	ldr	r2, [r0, #16]
 80052fa:	6853      	ldr	r3, [r2, #4]
 80052fc:	e7f2      	b.n	80052e4 <vListInsert+0x18>
 80052fe:	bf00      	nop

08005300 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005300:	6902      	ldr	r2, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005302:	6843      	ldr	r3, [r0, #4]
 8005304:	6881      	ldr	r1, [r0, #8]
{
 8005306:	b410      	push	{r4}

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005308:	6854      	ldr	r4, [r2, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800530a:	6099      	str	r1, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800530c:	6881      	ldr	r1, [r0, #8]
	if( pxList->pxIndex == pxItemToRemove )
 800530e:	42a0      	cmp	r0, r4

	pxItemToRemove->pvContainer = NULL;
	( pxList->uxNumberOfItems )--;

	return pxList->uxNumberOfItems;
}
 8005310:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005314:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )--;
 8005316:	6813      	ldr	r3, [r2, #0]
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005318:	bf08      	it	eq
 800531a:	6051      	streq	r1, [r2, #4]
	pxItemToRemove->pvContainer = NULL;
 800531c:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 800531e:	3b01      	subs	r3, #1
	pxItemToRemove->pvContainer = NULL;
 8005320:	6101      	str	r1, [r0, #16]
}
 8005322:	4618      	mov	r0, r3
	( pxList->uxNumberOfItems )--;
 8005324:	6013      	str	r3, [r2, #0]
}
 8005326:	4770      	bx	lr

08005328 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005328:	4b0c      	ldr	r3, [pc, #48]	; (800535c <prvTaskExitError+0x34>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	3301      	adds	r3, #1
 800532e:	d00a      	beq.n	8005346 <prvTaskExitError+0x1e>
 8005330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005334:	b672      	cpsid	i
 8005336:	f383 8811 	msr	BASEPRI, r3
 800533a:	f3bf 8f6f 	isb	sy
 800533e:	f3bf 8f4f 	dsb	sy
 8005342:	b662      	cpsie	i
 8005344:	e7fe      	b.n	8005344 <prvTaskExitError+0x1c>
 8005346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800534a:	b672      	cpsid	i
 800534c:	f383 8811 	msr	BASEPRI, r3
 8005350:	f3bf 8f6f 	isb	sy
 8005354:	f3bf 8f4f 	dsb	sy
 8005358:	b662      	cpsie	i
 800535a:	e7fe      	b.n	800535a <prvTaskExitError+0x32>
 800535c:	20000024 	.word	0x20000024

08005360 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005360:	4806      	ldr	r0, [pc, #24]	; (800537c <prvPortStartFirstTask+0x1c>)
 8005362:	6800      	ldr	r0, [r0, #0]
 8005364:	6800      	ldr	r0, [r0, #0]
 8005366:	f380 8808 	msr	MSP, r0
 800536a:	b662      	cpsie	i
 800536c:	b661      	cpsie	f
 800536e:	f3bf 8f4f 	dsb	sy
 8005372:	f3bf 8f6f 	isb	sy
 8005376:	df00      	svc	0
 8005378:	bf00      	nop
 800537a:	0000      	.short	0x0000
 800537c:	e000ed08 	.word	0xe000ed08

08005380 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005380:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005390 <vPortEnableVFP+0x10>
 8005384:	6801      	ldr	r1, [r0, #0]
 8005386:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800538a:	6001      	str	r1, [r0, #0]
 800538c:	4770      	bx	lr
 800538e:	0000      	.short	0x0000
 8005390:	e000ed88 	.word	0xe000ed88

08005394 <pxPortInitialiseStack>:
{
 8005394:	b470      	push	{r4, r5, r6}
 8005396:	4603      	mov	r3, r0
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005398:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800539c:	4d08      	ldr	r5, [pc, #32]	; (80053c0 <pxPortInitialiseStack+0x2c>)
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800539e:	f06f 0402 	mvn.w	r4, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80053a2:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80053a6:	f840 2c20 	str.w	r2, [r0, #-32]
}
 80053aa:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80053ac:	63c1      	str	r1, [r0, #60]	; 0x3c
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80053ae:	f843 6c04 	str.w	r6, [r3, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80053b2:	f843 5c0c 	str.w	r5, [r3, #-12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80053b6:	f843 4c24 	str.w	r4, [r3, #-36]
}
 80053ba:	bc70      	pop	{r4, r5, r6}
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	08005329 	.word	0x08005329
	...

080053d0 <SVC_Handler>:
	__asm volatile (
 80053d0:	4b07      	ldr	r3, [pc, #28]	; (80053f0 <pxCurrentTCBConst2>)
 80053d2:	6819      	ldr	r1, [r3, #0]
 80053d4:	6808      	ldr	r0, [r1, #0]
 80053d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053da:	f380 8809 	msr	PSP, r0
 80053de:	f3bf 8f6f 	isb	sy
 80053e2:	f04f 0000 	mov.w	r0, #0
 80053e6:	f380 8811 	msr	BASEPRI, r0
 80053ea:	4770      	bx	lr
 80053ec:	f3af 8000 	nop.w

080053f0 <pxCurrentTCBConst2>:
 80053f0:	20003d3c 	.word	0x20003d3c

080053f4 <vPortEnterCritical>:
 80053f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053f8:	b672      	cpsid	i
 80053fa:	f383 8811 	msr	BASEPRI, r3
 80053fe:	f3bf 8f6f 	isb	sy
 8005402:	f3bf 8f4f 	dsb	sy
 8005406:	b662      	cpsie	i
	uxCriticalNesting++;
 8005408:	4a0b      	ldr	r2, [pc, #44]	; (8005438 <vPortEnterCritical+0x44>)
 800540a:	6813      	ldr	r3, [r2, #0]
 800540c:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800540e:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8005410:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8005412:	d000      	beq.n	8005416 <vPortEnterCritical+0x22>
 8005414:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005416:	4b09      	ldr	r3, [pc, #36]	; (800543c <vPortEnterCritical+0x48>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800541e:	d0f9      	beq.n	8005414 <vPortEnterCritical+0x20>
 8005420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005424:	b672      	cpsid	i
 8005426:	f383 8811 	msr	BASEPRI, r3
 800542a:	f3bf 8f6f 	isb	sy
 800542e:	f3bf 8f4f 	dsb	sy
 8005432:	b662      	cpsie	i
 8005434:	e7fe      	b.n	8005434 <vPortEnterCritical+0x40>
 8005436:	bf00      	nop
 8005438:	20000024 	.word	0x20000024
 800543c:	e000ed04 	.word	0xe000ed04

08005440 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8005440:	4a09      	ldr	r2, [pc, #36]	; (8005468 <vPortExitCritical+0x28>)
 8005442:	6813      	ldr	r3, [r2, #0]
 8005444:	b953      	cbnz	r3, 800545c <vPortExitCritical+0x1c>
 8005446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800544a:	b672      	cpsid	i
 800544c:	f383 8811 	msr	BASEPRI, r3
 8005450:	f3bf 8f6f 	isb	sy
 8005454:	f3bf 8f4f 	dsb	sy
 8005458:	b662      	cpsie	i
 800545a:	e7fe      	b.n	800545a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 800545c:	3b01      	subs	r3, #1
 800545e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005460:	b90b      	cbnz	r3, 8005466 <vPortExitCritical+0x26>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005462:	f383 8811 	msr	BASEPRI, r3
 8005466:	4770      	bx	lr
 8005468:	20000024 	.word	0x20000024
 800546c:	00000000 	.word	0x00000000

08005470 <PendSV_Handler>:
	__asm volatile
 8005470:	f3ef 8009 	mrs	r0, PSP
 8005474:	f3bf 8f6f 	isb	sy
 8005478:	4b15      	ldr	r3, [pc, #84]	; (80054d0 <pxCurrentTCBConst>)
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	f01e 0f10 	tst.w	lr, #16
 8005480:	bf08      	it	eq
 8005482:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005486:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800548a:	6010      	str	r0, [r2, #0]
 800548c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8005490:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005494:	b672      	cpsid	i
 8005496:	f380 8811 	msr	BASEPRI, r0
 800549a:	f3bf 8f4f 	dsb	sy
 800549e:	f3bf 8f6f 	isb	sy
 80054a2:	b662      	cpsie	i
 80054a4:	f001 f87e 	bl	80065a4 <vTaskSwitchContext>
 80054a8:	f04f 0000 	mov.w	r0, #0
 80054ac:	f380 8811 	msr	BASEPRI, r0
 80054b0:	bc08      	pop	{r3}
 80054b2:	6819      	ldr	r1, [r3, #0]
 80054b4:	6808      	ldr	r0, [r1, #0]
 80054b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054ba:	f01e 0f10 	tst.w	lr, #16
 80054be:	bf08      	it	eq
 80054c0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80054c4:	f380 8809 	msr	PSP, r0
 80054c8:	f3bf 8f6f 	isb	sy
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop

080054d0 <pxCurrentTCBConst>:
 80054d0:	20003d3c 	.word	0x20003d3c

080054d4 <SysTick_Handler>:
{
 80054d4:	b508      	push	{r3, lr}
	__asm volatile
 80054d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054da:	b672      	cpsid	i
 80054dc:	f383 8811 	msr	BASEPRI, r3
 80054e0:	f3bf 8f6f 	isb	sy
 80054e4:	f3bf 8f4f 	dsb	sy
 80054e8:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 80054ea:	f000 feab 	bl	8006244 <xTaskIncrementTick>
 80054ee:	b118      	cbz	r0, 80054f8 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80054f0:	4b03      	ldr	r3, [pc, #12]	; (8005500 <SysTick_Handler+0x2c>)
 80054f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054f6:	601a      	str	r2, [r3, #0]
	__asm volatile
 80054f8:	2300      	movs	r3, #0
 80054fa:	f383 8811 	msr	BASEPRI, r3
 80054fe:	bd08      	pop	{r3, pc}
 8005500:	e000ed04 	.word	0xe000ed04

08005504 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005504:	4b06      	ldr	r3, [pc, #24]	; (8005520 <vPortSetupTimerInterrupt+0x1c>)
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005506:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005508:	4a06      	ldr	r2, [pc, #24]	; (8005524 <vPortSetupTimerInterrupt+0x20>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4806      	ldr	r0, [pc, #24]	; (8005528 <vPortSetupTimerInterrupt+0x24>)
 800550e:	fba2 2303 	umull	r2, r3, r2, r3
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005512:	4a06      	ldr	r2, [pc, #24]	; (800552c <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005514:	099b      	lsrs	r3, r3, #6
 8005516:	3b01      	subs	r3, #1
 8005518:	6003      	str	r3, [r0, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800551a:	6011      	str	r1, [r2, #0]
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	2000001c 	.word	0x2000001c
 8005524:	10624dd3 	.word	0x10624dd3
 8005528:	e000e014 	.word	0xe000e014
 800552c:	e000e010 	.word	0xe000e010

08005530 <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005530:	4b23      	ldr	r3, [pc, #140]	; (80055c0 <xPortStartScheduler+0x90>)
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005532:	2207      	movs	r2, #7
 8005534:	4823      	ldr	r0, [pc, #140]	; (80055c4 <xPortStartScheduler+0x94>)
{
 8005536:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005538:	7819      	ldrb	r1, [r3, #0]
{
 800553a:	b083      	sub	sp, #12
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800553c:	25ff      	movs	r5, #255	; 0xff
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800553e:	4c22      	ldr	r4, [pc, #136]	; (80055c8 <xPortStartScheduler+0x98>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005540:	b2c9      	uxtb	r1, r1
 8005542:	9101      	str	r1, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005544:	701d      	strb	r5, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005546:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005548:	6002      	str	r2, [r0, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800554a:	b2db      	uxtb	r3, r3
 800554c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005550:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005554:	f89d 1003 	ldrb.w	r1, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005558:	f003 0350 	and.w	r3, r3, #80	; 0x50
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800555c:	0609      	lsls	r1, r1, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800555e:	7023      	strb	r3, [r4, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005560:	d50d      	bpl.n	800557e <xPortStartScheduler+0x4e>
 8005562:	2206      	movs	r2, #6
 8005564:	e000      	b.n	8005568 <xPortStartScheduler+0x38>
 8005566:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005568:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800556c:	1e51      	subs	r1, r2, #1
 800556e:	005b      	lsls	r3, r3, #1
 8005570:	b2db      	uxtb	r3, r3
 8005572:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005576:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800557a:	061b      	lsls	r3, r3, #24
 800557c:	d4f3      	bmi.n	8005566 <xPortStartScheduler+0x36>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800557e:	9901      	ldr	r1, [sp, #4]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005580:	0212      	lsls	r2, r2, #8
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005582:	4b12      	ldr	r3, [pc, #72]	; (80055cc <xPortStartScheduler+0x9c>)
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005584:	b2c9      	uxtb	r1, r1
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005586:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800558a:	4c0d      	ldr	r4, [pc, #52]	; (80055c0 <xPortStartScheduler+0x90>)
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800558c:	6002      	str	r2, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800558e:	7021      	strb	r1, [r4, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005596:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800559e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80055a0:	f7ff ffb0 	bl	8005504 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80055a4:	4b0a      	ldr	r3, [pc, #40]	; (80055d0 <xPortStartScheduler+0xa0>)
 80055a6:	2200      	movs	r2, #0
 80055a8:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 80055aa:	f7ff fee9 	bl	8005380 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80055ae:	4a09      	ldr	r2, [pc, #36]	; (80055d4 <xPortStartScheduler+0xa4>)
 80055b0:	6813      	ldr	r3, [r2, #0]
 80055b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80055b6:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 80055b8:	f7ff fed2 	bl	8005360 <prvPortStartFirstTask>
	prvTaskExitError();
 80055bc:	f7ff feb4 	bl	8005328 <prvTaskExitError>
 80055c0:	e000e400 	.word	0xe000e400
 80055c4:	20003d38 	.word	0x20003d38
 80055c8:	20003d34 	.word	0x20003d34
 80055cc:	e000ed20 	.word	0xe000ed20
 80055d0:	20000024 	.word	0x20000024
 80055d4:	e000ef34 	.word	0xe000ef34

080055d8 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 80055d8:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80055dc:	2b0f      	cmp	r3, #15
 80055de:	d910      	bls.n	8005602 <vPortValidateInterruptPriority+0x2a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80055e0:	4912      	ldr	r1, [pc, #72]	; (800562c <vPortValidateInterruptPriority+0x54>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80055e2:	4a13      	ldr	r2, [pc, #76]	; (8005630 <vPortValidateInterruptPriority+0x58>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80055e4:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80055e6:	7812      	ldrb	r2, [r2, #0]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d90a      	bls.n	8005602 <vPortValidateInterruptPriority+0x2a>
	__asm volatile
 80055ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f0:	b672      	cpsid	i
 80055f2:	f383 8811 	msr	BASEPRI, r3
 80055f6:	f3bf 8f6f 	isb	sy
 80055fa:	f3bf 8f4f 	dsb	sy
 80055fe:	b662      	cpsie	i
 8005600:	e7fe      	b.n	8005600 <vPortValidateInterruptPriority+0x28>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005602:	4b0c      	ldr	r3, [pc, #48]	; (8005634 <vPortValidateInterruptPriority+0x5c>)
 8005604:	4a0c      	ldr	r2, [pc, #48]	; (8005638 <vPortValidateInterruptPriority+0x60>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	6812      	ldr	r2, [r2, #0]
 800560a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800560e:	4293      	cmp	r3, r2
 8005610:	d90a      	bls.n	8005628 <vPortValidateInterruptPriority+0x50>
 8005612:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005616:	b672      	cpsid	i
 8005618:	f383 8811 	msr	BASEPRI, r3
 800561c:	f3bf 8f6f 	isb	sy
 8005620:	f3bf 8f4f 	dsb	sy
 8005624:	b662      	cpsie	i
 8005626:	e7fe      	b.n	8005626 <vPortValidateInterruptPriority+0x4e>
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	e000e3f0 	.word	0xe000e3f0
 8005630:	20003d34 	.word	0x20003d34
 8005634:	e000ed0c 	.word	0xe000ed0c
 8005638:	20003d38 	.word	0x20003d38

0800563c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800563c:	b570      	push	{r4, r5, r6, lr}
 800563e:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005640:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8005642:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005644:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005646:	b932      	cbnz	r2, 8005656 <prvCopyDataToQueue+0x1a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005648:	6805      	ldr	r5, [r0, #0]
 800564a:	bb3d      	cbnz	r5, 800569c <prvCopyDataToQueue+0x60>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800564c:	6840      	ldr	r0, [r0, #4]
 800564e:	f001 f947 	bl	80068e0 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8005652:	6065      	str	r5, [r4, #4]
 8005654:	e025      	b.n	80056a2 <prvCopyDataToQueue+0x66>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005656:	b96d      	cbnz	r5, 8005674 <prvCopyDataToQueue+0x38>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005658:	6880      	ldr	r0, [r0, #8]
 800565a:	f001 f9cf 	bl	80069fc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800565e:	68a3      	ldr	r3, [r4, #8]
 8005660:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005662:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005664:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005666:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005668:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800566a:	d317      	bcc.n	800569c <prvCopyDataToQueue+0x60>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800566c:	6823      	ldr	r3, [r4, #0]
BaseType_t xReturn = pdFALSE;
 800566e:	4628      	mov	r0, r5
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005670:	60a3      	str	r3, [r4, #8]
 8005672:	e016      	b.n	80056a2 <prvCopyDataToQueue+0x66>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005674:	68c0      	ldr	r0, [r0, #12]
 8005676:	f001 f9c1 	bl	80069fc <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800567a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800567c:	68e2      	ldr	r2, [r4, #12]
 800567e:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005680:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005682:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005684:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005686:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005688:	d202      	bcs.n	8005690 <prvCopyDataToQueue+0x54>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800568a:	6862      	ldr	r2, [r4, #4]
 800568c:	4413      	add	r3, r2
 800568e:	60e3      	str	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005690:	2d02      	cmp	r5, #2
 8005692:	d103      	bne.n	800569c <prvCopyDataToQueue+0x60>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005694:	b126      	cbz	r6, 80056a0 <prvCopyDataToQueue+0x64>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005696:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 8005698:	2000      	movs	r0, #0
 800569a:	e002      	b.n	80056a2 <prvCopyDataToQueue+0x66>
 800569c:	2000      	movs	r0, #0
 800569e:	e000      	b.n	80056a2 <prvCopyDataToQueue+0x66>
 80056a0:	4630      	mov	r0, r6
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80056a2:	3601      	adds	r6, #1
 80056a4:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 80056a6:	bd70      	pop	{r4, r5, r6, pc}

080056a8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80056a8:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 80056aa:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80056ac:	b172      	cbz	r2, 80056cc <prvCopyDataFromQueue+0x24>
 80056ae:	4608      	mov	r0, r1
{
 80056b0:	b410      	push	{r4}
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80056b2:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80056b4:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80056b6:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80056b8:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80056ba:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80056bc:	d301      	bcc.n	80056c2 <prvCopyDataFromQueue+0x1a>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80056be:	6819      	ldr	r1, [r3, #0]
 80056c0:	60d9      	str	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80056c2:	68d9      	ldr	r1, [r3, #12]
	}
}
 80056c4:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80056c8:	f001 b998 	b.w	80069fc <memcpy>
 80056cc:	4770      	bx	lr
	...

080056d0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80056d0:	b570      	push	{r4, r5, r6, lr}
 80056d2:	4605      	mov	r5, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80056d4:	f7ff fe8e 	bl	80053f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80056d8:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 80056dc:	b264      	sxtb	r4, r4

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80056de:	2c00      	cmp	r4, #0
 80056e0:	dd16      	ble.n	8005710 <prvUnlockQueue+0x40>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80056e4:	b1a3      	cbz	r3, 8005710 <prvUnlockQueue+0x40>
 80056e6:	f105 0624 	add.w	r6, r5, #36	; 0x24
 80056ea:	e005      	b.n	80056f8 <prvUnlockQueue+0x28>
 80056ec:	3c01      	subs	r4, #1
 80056ee:	b2e3      	uxtb	r3, r4
 80056f0:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80056f2:	b16b      	cbz	r3, 8005710 <prvUnlockQueue+0x40>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056f4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80056f6:	b15b      	cbz	r3, 8005710 <prvUnlockQueue+0x40>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056f8:	4630      	mov	r0, r6
 80056fa:	f000 ffe5 	bl	80066c8 <xTaskRemoveFromEventList>
 80056fe:	2800      	cmp	r0, #0
 8005700:	d0f4      	beq.n	80056ec <prvUnlockQueue+0x1c>
 8005702:	3c01      	subs	r4, #1
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005704:	f001 f888 	bl	8006818 <vTaskMissedYield>
 8005708:	b2e3      	uxtb	r3, r4
 800570a:	b25c      	sxtb	r4, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800570c:	2b00      	cmp	r3, #0
 800570e:	d1f1      	bne.n	80056f4 <prvUnlockQueue+0x24>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005710:	23ff      	movs	r3, #255	; 0xff
 8005712:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005716:	f7ff fe93 	bl	8005440 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800571a:	f7ff fe6b 	bl	80053f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800571e:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8005722:	b264      	sxtb	r4, r4

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005724:	2c00      	cmp	r4, #0
 8005726:	dd16      	ble.n	8005756 <prvUnlockQueue+0x86>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005728:	692b      	ldr	r3, [r5, #16]
 800572a:	b1a3      	cbz	r3, 8005756 <prvUnlockQueue+0x86>
 800572c:	f105 0610 	add.w	r6, r5, #16
 8005730:	e005      	b.n	800573e <prvUnlockQueue+0x6e>
 8005732:	3c01      	subs	r4, #1
 8005734:	b2e3      	uxtb	r3, r4
 8005736:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005738:	b16b      	cbz	r3, 8005756 <prvUnlockQueue+0x86>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800573a:	692b      	ldr	r3, [r5, #16]
 800573c:	b15b      	cbz	r3, 8005756 <prvUnlockQueue+0x86>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800573e:	4630      	mov	r0, r6
 8005740:	f000 ffc2 	bl	80066c8 <xTaskRemoveFromEventList>
 8005744:	2800      	cmp	r0, #0
 8005746:	d0f4      	beq.n	8005732 <prvUnlockQueue+0x62>
 8005748:	3c01      	subs	r4, #1
				{
					vTaskMissedYield();
 800574a:	f001 f865 	bl	8006818 <vTaskMissedYield>
 800574e:	b2e3      	uxtb	r3, r4
 8005750:	b25c      	sxtb	r4, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005752:	2b00      	cmp	r3, #0
 8005754:	d1f1      	bne.n	800573a <prvUnlockQueue+0x6a>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005756:	23ff      	movs	r3, #255	; 0xff
 8005758:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 800575c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8005760:	f7ff be6e 	b.w	8005440 <vPortExitCritical>

08005764 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005764:	b950      	cbnz	r0, 800577c <xQueueGenericCreate+0x18>
 8005766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800576a:	b672      	cpsid	i
 800576c:	f383 8811 	msr	BASEPRI, r3
 8005770:	f3bf 8f6f 	isb	sy
 8005774:	f3bf 8f4f 	dsb	sy
 8005778:	b662      	cpsie	i
 800577a:	e7fe      	b.n	800577a <xQueueGenericCreate+0x16>
	{
 800577c:	b570      	push	{r4, r5, r6, lr}
 800577e:	4606      	mov	r6, r0
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005780:	fb01 f000 	mul.w	r0, r1, r0
 8005784:	460d      	mov	r5, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005786:	3048      	adds	r0, #72	; 0x48
 8005788:	f7ff fca6 	bl	80050d8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800578c:	4604      	mov	r4, r0
 800578e:	b318      	cbz	r0, 80057d8 <xQueueGenericCreate+0x74>
	if( uxItemSize == ( UBaseType_t ) 0 )
 8005790:	b325      	cbz	r5, 80057dc <xQueueGenericCreate+0x78>
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8005792:	f100 0348 	add.w	r3, r0, #72	; 0x48
 8005796:	6023      	str	r3, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8005798:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800579a:	2600      	movs	r6, #0
	pxNewQueue->uxItemSize = uxItemSize;
 800579c:	6425      	str	r5, [r4, #64]	; 0x40
		pxQueue->cRxLock = queueUNLOCKED;
 800579e:	25ff      	movs	r5, #255	; 0xff
	taskENTER_CRITICAL();
 80057a0:	f7ff fe28 	bl	80053f4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80057a4:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80057a6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80057a8:	f104 0010 	add.w	r0, r4, #16
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80057ac:	6822      	ldr	r2, [r4, #0]
 80057ae:	fb03 f301 	mul.w	r3, r3, r1
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80057b2:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80057b4:	1a59      	subs	r1, r3, r1
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80057b6:	4413      	add	r3, r2
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80057b8:	63a6      	str	r6, [r4, #56]	; 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80057ba:	440a      	add	r2, r1
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80057bc:	6063      	str	r3, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 80057be:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80057c2:	60e2      	str	r2, [r4, #12]
		pxQueue->cTxLock = queueUNLOCKED;
 80057c4:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80057c8:	f7ff fd60 	bl	800528c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80057cc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80057d0:	f7ff fd5c 	bl	800528c <vListInitialise>
	taskEXIT_CRITICAL();
 80057d4:	f7ff fe34 	bl	8005440 <vPortExitCritical>
	}
 80057d8:	4620      	mov	r0, r4
 80057da:	bd70      	pop	{r4, r5, r6, pc}
	if( uxItemSize == ( UBaseType_t ) 0 )
 80057dc:	4603      	mov	r3, r0
 80057de:	e7da      	b.n	8005796 <xQueueGenericCreate+0x32>

080057e0 <xQueueGenericSend>:
{
 80057e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057e4:	b085      	sub	sp, #20
 80057e6:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 80057e8:	2800      	cmp	r0, #0
 80057ea:	f000 810a 	beq.w	8005a02 <xQueueGenericSend+0x222>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057ee:	2900      	cmp	r1, #0
 80057f0:	f000 814b 	beq.w	8005a8a <xQueueGenericSend+0x2aa>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80057f4:	2b02      	cmp	r3, #2
 80057f6:	f000 8139 	beq.w	8005a6c <xQueueGenericSend+0x28c>
 80057fa:	4604      	mov	r4, r0
 80057fc:	461f      	mov	r7, r3
 80057fe:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005800:	f001 f810 	bl	8006824 <xTaskGetSchedulerState>
 8005804:	b918      	cbnz	r0, 800580e <xQueueGenericSend+0x2e>
 8005806:	9b01      	ldr	r3, [sp, #4]
 8005808:	2b00      	cmp	r3, #0
 800580a:	f040 8124 	bne.w	8005a56 <xQueueGenericSend+0x276>
		taskENTER_CRITICAL();
 800580e:	f7ff fdf1 	bl	80053f4 <vPortEnterCritical>
 8005812:	f1a7 0602 	sub.w	r6, r7, #2
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005816:	6ba2      	ldr	r2, [r4, #56]	; 0x38
{
 8005818:	2500      	movs	r5, #0
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800581a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800581c:	fab6 f686 	clz	r6, r6
		prvLockQueue( pxQueue );
 8005820:	46a9      	mov	r9, r5
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005822:	429a      	cmp	r2, r3
 8005824:	ea4f 1656 	mov.w	r6, r6, lsr #5
 8005828:	d378      	bcc.n	800591c <xQueueGenericSend+0x13c>
 800582a:	2e00      	cmp	r6, #0
 800582c:	d176      	bne.n	800591c <xQueueGenericSend+0x13c>
				if( xTicksToWait == ( TickType_t ) 0 )
 800582e:	9b01      	ldr	r3, [sp, #4]
 8005830:	2b00      	cmp	r3, #0
 8005832:	f000 8104 	beq.w	8005a3e <xQueueGenericSend+0x25e>
				else if( xEntryTimeSet == pdFALSE )
 8005836:	2d00      	cmp	r5, #0
 8005838:	f000 80fd 	beq.w	8005a36 <xQueueGenericSend+0x256>
		taskEXIT_CRITICAL();
 800583c:	f7ff fe00 	bl	8005440 <vPortExitCritical>
		vTaskSuspendAll();
 8005840:	f000 fcf8 	bl	8006234 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005844:	f7ff fdd6 	bl	80053f4 <vPortEnterCritical>
 8005848:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800584c:	2bff      	cmp	r3, #255	; 0xff
 800584e:	f000 80ef 	beq.w	8005a30 <xQueueGenericSend+0x250>
 8005852:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005856:	2bff      	cmp	r3, #255	; 0xff
 8005858:	f000 80e7 	beq.w	8005a2a <xQueueGenericSend+0x24a>
 800585c:	f7ff fdf0 	bl	8005440 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005860:	a901      	add	r1, sp, #4
 8005862:	a802      	add	r0, sp, #8
 8005864:	f000 ff90 	bl	8006788 <xTaskCheckForTimeOut>
 8005868:	2800      	cmp	r0, #0
 800586a:	f040 80d5 	bne.w	8005a18 <xQueueGenericSend+0x238>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800586e:	f7ff fdc1 	bl	80053f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005872:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005874:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005876:	429a      	cmp	r2, r3
 8005878:	d066      	beq.n	8005948 <xQueueGenericSend+0x168>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800587a:	f7ff fde1 	bl	8005440 <vPortExitCritical>
	taskENTER_CRITICAL();
 800587e:	f7ff fdb9 	bl	80053f4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8005882:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8005886:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005888:	2d00      	cmp	r5, #0
 800588a:	dd16      	ble.n	80058ba <xQueueGenericSend+0xda>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800588c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800588e:	b1a3      	cbz	r3, 80058ba <xQueueGenericSend+0xda>
 8005890:	f104 0b24 	add.w	fp, r4, #36	; 0x24
 8005894:	e005      	b.n	80058a2 <xQueueGenericSend+0xc2>
 8005896:	3d01      	subs	r5, #1
 8005898:	b2eb      	uxtb	r3, r5
 800589a:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800589c:	b16b      	cbz	r3, 80058ba <xQueueGenericSend+0xda>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800589e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058a0:	b15b      	cbz	r3, 80058ba <xQueueGenericSend+0xda>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80058a2:	4658      	mov	r0, fp
 80058a4:	f000 ff10 	bl	80066c8 <xTaskRemoveFromEventList>
 80058a8:	2800      	cmp	r0, #0
 80058aa:	d0f4      	beq.n	8005896 <xQueueGenericSend+0xb6>
 80058ac:	3d01      	subs	r5, #1
						vTaskMissedYield();
 80058ae:	f000 ffb3 	bl	8006818 <vTaskMissedYield>
 80058b2:	b2eb      	uxtb	r3, r5
 80058b4:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d1f1      	bne.n	800589e <xQueueGenericSend+0xbe>
		pxQueue->cTxLock = queueUNLOCKED;
 80058ba:	23ff      	movs	r3, #255	; 0xff
 80058bc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80058c0:	f7ff fdbe 	bl	8005440 <vPortExitCritical>
	taskENTER_CRITICAL();
 80058c4:	f7ff fd96 	bl	80053f4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80058c8:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80058cc:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80058ce:	2d00      	cmp	r5, #0
 80058d0:	dd16      	ble.n	8005900 <xQueueGenericSend+0x120>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058d2:	6923      	ldr	r3, [r4, #16]
 80058d4:	b1a3      	cbz	r3, 8005900 <xQueueGenericSend+0x120>
 80058d6:	f104 0b10 	add.w	fp, r4, #16
 80058da:	e005      	b.n	80058e8 <xQueueGenericSend+0x108>
 80058dc:	3d01      	subs	r5, #1
 80058de:	b2eb      	uxtb	r3, r5
 80058e0:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80058e2:	b16b      	cbz	r3, 8005900 <xQueueGenericSend+0x120>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058e4:	6923      	ldr	r3, [r4, #16]
 80058e6:	b15b      	cbz	r3, 8005900 <xQueueGenericSend+0x120>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058e8:	4658      	mov	r0, fp
 80058ea:	f000 feed 	bl	80066c8 <xTaskRemoveFromEventList>
 80058ee:	2800      	cmp	r0, #0
 80058f0:	d0f4      	beq.n	80058dc <xQueueGenericSend+0xfc>
 80058f2:	3d01      	subs	r5, #1
					vTaskMissedYield();
 80058f4:	f000 ff90 	bl	8006818 <vTaskMissedYield>
 80058f8:	b2eb      	uxtb	r3, r5
 80058fa:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d1f1      	bne.n	80058e4 <xQueueGenericSend+0x104>
		pxQueue->cRxLock = queueUNLOCKED;
 8005900:	23ff      	movs	r3, #255	; 0xff
 8005902:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8005906:	f7ff fd9b 	bl	8005440 <vPortExitCritical>
				( void ) xTaskResumeAll();
 800590a:	f000 fd4b 	bl	80063a4 <xTaskResumeAll>
		taskENTER_CRITICAL();
 800590e:	f7ff fd71 	bl	80053f4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005912:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005914:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005916:	2501      	movs	r5, #1
 8005918:	429a      	cmp	r2, r3
 800591a:	d286      	bcs.n	800582a <xQueueGenericSend+0x4a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800591c:	463a      	mov	r2, r7
 800591e:	4641      	mov	r1, r8
 8005920:	4620      	mov	r0, r4
 8005922:	f7ff fe8b 	bl	800563c <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005926:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005928:	2b00      	cmp	r3, #0
 800592a:	f040 808c 	bne.w	8005a46 <xQueueGenericSend+0x266>
					else if( xYieldRequired != pdFALSE )
 800592e:	b138      	cbz	r0, 8005940 <xQueueGenericSend+0x160>
						queueYIELD_IF_USING_PREEMPTION();
 8005930:	4b5d      	ldr	r3, [pc, #372]	; (8005aa8 <xQueueGenericSend+0x2c8>)
 8005932:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005936:	601a      	str	r2, [r3, #0]
 8005938:	f3bf 8f4f 	dsb	sy
 800593c:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8005940:	f7ff fd7e 	bl	8005440 <vPortExitCritical>
				return pdPASS;
 8005944:	2001      	movs	r0, #1
 8005946:	e06d      	b.n	8005a24 <xQueueGenericSend+0x244>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005948:	f104 0b10 	add.w	fp, r4, #16
	taskEXIT_CRITICAL();
 800594c:	f7ff fd78 	bl	8005440 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005950:	9901      	ldr	r1, [sp, #4]
 8005952:	4658      	mov	r0, fp
 8005954:	f000 fe64 	bl	8006620 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8005958:	f7ff fd4c 	bl	80053f4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800595c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005960:	fa4f fa83 	sxtb.w	sl, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005964:	f1ba 0f00 	cmp.w	sl, #0
 8005968:	dd1a      	ble.n	80059a0 <xQueueGenericSend+0x1c0>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800596a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800596c:	b1c2      	cbz	r2, 80059a0 <xQueueGenericSend+0x1c0>
 800596e:	f104 0524 	add.w	r5, r4, #36	; 0x24
 8005972:	e007      	b.n	8005984 <xQueueGenericSend+0x1a4>
 8005974:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8005978:	b2db      	uxtb	r3, r3
 800597a:	fa4f fa83 	sxtb.w	sl, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800597e:	b17b      	cbz	r3, 80059a0 <xQueueGenericSend+0x1c0>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005980:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005982:	b16a      	cbz	r2, 80059a0 <xQueueGenericSend+0x1c0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005984:	4628      	mov	r0, r5
 8005986:	f000 fe9f 	bl	80066c8 <xTaskRemoveFromEventList>
 800598a:	2800      	cmp	r0, #0
 800598c:	d0f2      	beq.n	8005974 <xQueueGenericSend+0x194>
						vTaskMissedYield();
 800598e:	f000 ff43 	bl	8006818 <vTaskMissedYield>
 8005992:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8005996:	b2db      	uxtb	r3, r3
 8005998:	fa4f fa83 	sxtb.w	sl, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800599c:	2b00      	cmp	r3, #0
 800599e:	d1ef      	bne.n	8005980 <xQueueGenericSend+0x1a0>
		pxQueue->cTxLock = queueUNLOCKED;
 80059a0:	23ff      	movs	r3, #255	; 0xff
 80059a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80059a6:	f7ff fd4b 	bl	8005440 <vPortExitCritical>
	taskENTER_CRITICAL();
 80059aa:	f7ff fd23 	bl	80053f4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80059ae:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80059b2:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059b4:	2d00      	cmp	r5, #0
 80059b6:	dc04      	bgt.n	80059c2 <xQueueGenericSend+0x1e2>
 80059b8:	e011      	b.n	80059de <xQueueGenericSend+0x1fe>
 80059ba:	3d01      	subs	r5, #1
 80059bc:	b2eb      	uxtb	r3, r5
 80059be:	b25d      	sxtb	r5, r3
 80059c0:	b16b      	cbz	r3, 80059de <xQueueGenericSend+0x1fe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059c2:	6923      	ldr	r3, [r4, #16]
 80059c4:	b15b      	cbz	r3, 80059de <xQueueGenericSend+0x1fe>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059c6:	4658      	mov	r0, fp
 80059c8:	f000 fe7e 	bl	80066c8 <xTaskRemoveFromEventList>
 80059cc:	2800      	cmp	r0, #0
 80059ce:	d0f4      	beq.n	80059ba <xQueueGenericSend+0x1da>
 80059d0:	3d01      	subs	r5, #1
					vTaskMissedYield();
 80059d2:	f000 ff21 	bl	8006818 <vTaskMissedYield>
 80059d6:	b2eb      	uxtb	r3, r5
 80059d8:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d1f1      	bne.n	80059c2 <xQueueGenericSend+0x1e2>
		pxQueue->cRxLock = queueUNLOCKED;
 80059de:	23ff      	movs	r3, #255	; 0xff
 80059e0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 80059e4:	f7ff fd2c 	bl	8005440 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 80059e8:	f000 fcdc 	bl	80063a4 <xTaskResumeAll>
 80059ec:	2800      	cmp	r0, #0
 80059ee:	d18e      	bne.n	800590e <xQueueGenericSend+0x12e>
					portYIELD_WITHIN_API();
 80059f0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80059f4:	4a2c      	ldr	r2, [pc, #176]	; (8005aa8 <xQueueGenericSend+0x2c8>)
 80059f6:	6013      	str	r3, [r2, #0]
 80059f8:	f3bf 8f4f 	dsb	sy
 80059fc:	f3bf 8f6f 	isb	sy
 8005a00:	e785      	b.n	800590e <xQueueGenericSend+0x12e>
 8005a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a06:	b672      	cpsid	i
 8005a08:	f383 8811 	msr	BASEPRI, r3
 8005a0c:	f3bf 8f6f 	isb	sy
 8005a10:	f3bf 8f4f 	dsb	sy
 8005a14:	b662      	cpsie	i
 8005a16:	e7fe      	b.n	8005a16 <xQueueGenericSend+0x236>
			prvUnlockQueue( pxQueue );
 8005a18:	4620      	mov	r0, r4
 8005a1a:	f7ff fe59 	bl	80056d0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005a1e:	f000 fcc1 	bl	80063a4 <xTaskResumeAll>
			return errQUEUE_FULL;
 8005a22:	2000      	movs	r0, #0
}
 8005a24:	b005      	add	sp, #20
 8005a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		prvLockQueue( pxQueue );
 8005a2a:	f884 9045 	strb.w	r9, [r4, #69]	; 0x45
 8005a2e:	e715      	b.n	800585c <xQueueGenericSend+0x7c>
 8005a30:	f884 9044 	strb.w	r9, [r4, #68]	; 0x44
 8005a34:	e70d      	b.n	8005852 <xQueueGenericSend+0x72>
					vTaskSetTimeOutState( &xTimeOut );
 8005a36:	a802      	add	r0, sp, #8
 8005a38:	f000 fe8e 	bl	8006758 <vTaskSetTimeOutState>
 8005a3c:	e6fe      	b.n	800583c <xQueueGenericSend+0x5c>
					taskEXIT_CRITICAL();
 8005a3e:	f7ff fcff 	bl	8005440 <vPortExitCritical>
					return errQUEUE_FULL;
 8005a42:	4630      	mov	r0, r6
 8005a44:	e7ee      	b.n	8005a24 <xQueueGenericSend+0x244>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a46:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005a4a:	f000 fe3d 	bl	80066c8 <xTaskRemoveFromEventList>
 8005a4e:	2800      	cmp	r0, #0
 8005a50:	f47f af6e 	bne.w	8005930 <xQueueGenericSend+0x150>
 8005a54:	e774      	b.n	8005940 <xQueueGenericSend+0x160>
 8005a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a5a:	b672      	cpsid	i
 8005a5c:	f383 8811 	msr	BASEPRI, r3
 8005a60:	f3bf 8f6f 	isb	sy
 8005a64:	f3bf 8f4f 	dsb	sy
 8005a68:	b662      	cpsie	i
 8005a6a:	e7fe      	b.n	8005a6a <xQueueGenericSend+0x28a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005a6c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005a6e:	2a01      	cmp	r2, #1
 8005a70:	f43f aec3 	beq.w	80057fa <xQueueGenericSend+0x1a>
 8005a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a78:	b672      	cpsid	i
 8005a7a:	f383 8811 	msr	BASEPRI, r3
 8005a7e:	f3bf 8f6f 	isb	sy
 8005a82:	f3bf 8f4f 	dsb	sy
 8005a86:	b662      	cpsie	i
 8005a88:	e7fe      	b.n	8005a88 <xQueueGenericSend+0x2a8>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a8a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005a8c:	2a00      	cmp	r2, #0
 8005a8e:	f43f aeb1 	beq.w	80057f4 <xQueueGenericSend+0x14>
 8005a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a96:	b672      	cpsid	i
 8005a98:	f383 8811 	msr	BASEPRI, r3
 8005a9c:	f3bf 8f6f 	isb	sy
 8005aa0:	f3bf 8f4f 	dsb	sy
 8005aa4:	b662      	cpsie	i
 8005aa6:	e7fe      	b.n	8005aa6 <xQueueGenericSend+0x2c6>
 8005aa8:	e000ed04 	.word	0xe000ed04

08005aac <xQueueCreateMutex>:
	{
 8005aac:	b570      	push	{r4, r5, r6, lr}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005aae:	2048      	movs	r0, #72	; 0x48
 8005ab0:	f7ff fb12 	bl	80050d8 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8005ab4:	4604      	mov	r4, r0
 8005ab6:	b350      	cbz	r0, 8005b0e <xQueueCreateMutex+0x62>
	pxNewQueue->uxItemSize = uxItemSize;
 8005ab8:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 8005aba:	2301      	movs	r3, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005abc:	6020      	str	r0, [r4, #0]
		pxQueue->cRxLock = queueUNLOCKED;
 8005abe:	26ff      	movs	r6, #255	; 0xff
	pxNewQueue->uxLength = uxQueueLength;
 8005ac0:	63c3      	str	r3, [r0, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005ac2:	6405      	str	r5, [r0, #64]	; 0x40
	taskENTER_CRITICAL();
 8005ac4:	f7ff fc96 	bl	80053f4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005ac8:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005aca:	6be2      	ldr	r2, [r4, #60]	; 0x3c
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005acc:	f104 0010 	add.w	r0, r4, #16
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005ad0:	6823      	ldr	r3, [r4, #0]
 8005ad2:	fb02 f201 	mul.w	r2, r2, r1
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ad6:	60a3      	str	r3, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005ad8:	1a51      	subs	r1, r2, r1
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005ada:	441a      	add	r2, r3
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005adc:	63a5      	str	r5, [r4, #56]	; 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005ade:	440b      	add	r3, r1
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005ae0:	6062      	str	r2, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 8005ae2:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005ae6:	60e3      	str	r3, [r4, #12]
		pxQueue->cTxLock = queueUNLOCKED;
 8005ae8:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005aec:	f7ff fbce 	bl	800528c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005af0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005af4:	f7ff fbca 	bl	800528c <vListInitialise>
	taskEXIT_CRITICAL();
 8005af8:	f7ff fca2 	bl	8005440 <vPortExitCritical>
			pxNewQueue->pxMutexHolder = NULL;
 8005afc:	6065      	str	r5, [r4, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005afe:	6025      	str	r5, [r4, #0]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005b00:	462b      	mov	r3, r5
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8005b02:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005b04:	462a      	mov	r2, r5
 8005b06:	4629      	mov	r1, r5
 8005b08:	4620      	mov	r0, r4
 8005b0a:	f7ff fe69 	bl	80057e0 <xQueueGenericSend>
	}
 8005b0e:	4620      	mov	r0, r4
 8005b10:	bd70      	pop	{r4, r5, r6, pc}
 8005b12:	bf00      	nop

08005b14 <xQueueGenericSendFromISR>:
{
 8005b14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8005b18:	b318      	cbz	r0, 8005b62 <xQueueGenericSendFromISR+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b1a:	2900      	cmp	r1, #0
 8005b1c:	d04a      	beq.n	8005bb4 <xQueueGenericSendFromISR+0xa0>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	d03a      	beq.n	8005b98 <xQueueGenericSendFromISR+0x84>
 8005b22:	4604      	mov	r4, r0
 8005b24:	461f      	mov	r7, r3
 8005b26:	4690      	mov	r8, r2
 8005b28:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005b2a:	f7ff fd55 	bl	80055d8 <vPortValidateInterruptPriority>
	__asm volatile
 8005b2e:	f3ef 8611 	mrs	r6, BASEPRI
 8005b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b36:	b672      	cpsid	i
 8005b38:	f383 8811 	msr	BASEPRI, r3
 8005b3c:	f3bf 8f6f 	isb	sy
 8005b40:	f3bf 8f4f 	dsb	sy
 8005b44:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005b46:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005b48:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d314      	bcc.n	8005b78 <xQueueGenericSendFromISR+0x64>
 8005b4e:	f1a7 0002 	sub.w	r0, r7, #2
 8005b52:	fab0 f080 	clz	r0, r0
 8005b56:	0940      	lsrs	r0, r0, #5
 8005b58:	b970      	cbnz	r0, 8005b78 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 8005b5a:	f386 8811 	msr	BASEPRI, r6
}
 8005b5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 8005b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b66:	b672      	cpsid	i
 8005b68:	f383 8811 	msr	BASEPRI, r3
 8005b6c:	f3bf 8f6f 	isb	sy
 8005b70:	f3bf 8f4f 	dsb	sy
 8005b74:	b662      	cpsie	i
 8005b76:	e7fe      	b.n	8005b76 <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 8005b78:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005b7c:	463a      	mov	r2, r7
 8005b7e:	4649      	mov	r1, r9
 8005b80:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8005b82:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005b84:	f7ff fd5a 	bl	800563c <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8005b88:	1c6b      	adds	r3, r5, #1
 8005b8a:	d021      	beq.n	8005bd0 <xQueueGenericSendFromISR+0xbc>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005b8c:	1c6b      	adds	r3, r5, #1
			xReturn = pdPASS;
 8005b8e:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005b90:	b25b      	sxtb	r3, r3
 8005b92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005b96:	e7e0      	b.n	8005b5a <xQueueGenericSendFromISR+0x46>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b98:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8005b9a:	2c01      	cmp	r4, #1
 8005b9c:	d0c1      	beq.n	8005b22 <xQueueGenericSendFromISR+0xe>
 8005b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba2:	b672      	cpsid	i
 8005ba4:	f383 8811 	msr	BASEPRI, r3
 8005ba8:	f3bf 8f6f 	isb	sy
 8005bac:	f3bf 8f4f 	dsb	sy
 8005bb0:	b662      	cpsie	i
 8005bb2:	e7fe      	b.n	8005bb2 <xQueueGenericSendFromISR+0x9e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005bb4:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8005bb6:	2c00      	cmp	r4, #0
 8005bb8:	d0b1      	beq.n	8005b1e <xQueueGenericSendFromISR+0xa>
 8005bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bbe:	b672      	cpsid	i
 8005bc0:	f383 8811 	msr	BASEPRI, r3
 8005bc4:	f3bf 8f6f 	isb	sy
 8005bc8:	f3bf 8f4f 	dsb	sy
 8005bcc:	b662      	cpsie	i
 8005bce:	e7fe      	b.n	8005bce <xQueueGenericSendFromISR+0xba>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005bd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005bd2:	b90b      	cbnz	r3, 8005bd8 <xQueueGenericSendFromISR+0xc4>
			xReturn = pdPASS;
 8005bd4:	2001      	movs	r0, #1
 8005bd6:	e7c0      	b.n	8005b5a <xQueueGenericSendFromISR+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005bd8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005bdc:	f000 fd74 	bl	80066c8 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8005be0:	2800      	cmp	r0, #0
 8005be2:	d0f7      	beq.n	8005bd4 <xQueueGenericSendFromISR+0xc0>
 8005be4:	f1b8 0f00 	cmp.w	r8, #0
 8005be8:	d0f4      	beq.n	8005bd4 <xQueueGenericSendFromISR+0xc0>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005bea:	2001      	movs	r0, #1
 8005bec:	f8c8 0000 	str.w	r0, [r8]
 8005bf0:	e7b3      	b.n	8005b5a <xQueueGenericSendFromISR+0x46>
 8005bf2:	bf00      	nop

08005bf4 <xQueueGenericReceive>:
{
 8005bf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bf8:	b084      	sub	sp, #16
 8005bfa:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8005bfc:	2800      	cmp	r0, #0
 8005bfe:	f000 811e 	beq.w	8005e3e <xQueueGenericReceive+0x24a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c02:	2900      	cmp	r1, #0
 8005c04:	f000 814f 	beq.w	8005ea6 <xQueueGenericReceive+0x2b2>
 8005c08:	4604      	mov	r4, r0
 8005c0a:	461f      	mov	r7, r3
 8005c0c:	460e      	mov	r6, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c0e:	f000 fe09 	bl	8006824 <xTaskGetSchedulerState>
 8005c12:	b960      	cbnz	r0, 8005c2e <xQueueGenericReceive+0x3a>
 8005c14:	9d01      	ldr	r5, [sp, #4]
 8005c16:	b15d      	cbz	r5, 8005c30 <xQueueGenericReceive+0x3c>
 8005c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c1c:	b672      	cpsid	i
 8005c1e:	f383 8811 	msr	BASEPRI, r3
 8005c22:	f3bf 8f6f 	isb	sy
 8005c26:	f3bf 8f4f 	dsb	sy
 8005c2a:	b662      	cpsie	i
 8005c2c:	e7fe      	b.n	8005c2c <xQueueGenericReceive+0x38>
 8005c2e:	2500      	movs	r5, #0
		taskENTER_CRITICAL();
 8005c30:	f7ff fbe0 	bl	80053f4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c34:	f8d4 a038 	ldr.w	sl, [r4, #56]	; 0x38
		prvLockQueue( pxQueue );
 8005c38:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8005c3c:	f8df 9284 	ldr.w	r9, [pc, #644]	; 8005ec4 <xQueueGenericReceive+0x2d0>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c40:	f1ba 0f00 	cmp.w	sl, #0
 8005c44:	f040 808a 	bne.w	8005d5c <xQueueGenericReceive+0x168>
				if( xTicksToWait == ( TickType_t ) 0 )
 8005c48:	9b01      	ldr	r3, [sp, #4]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	f000 810a 	beq.w	8005e64 <xQueueGenericReceive+0x270>
				else if( xEntryTimeSet == pdFALSE )
 8005c50:	b915      	cbnz	r5, 8005c58 <xQueueGenericReceive+0x64>
					vTaskSetTimeOutState( &xTimeOut );
 8005c52:	a802      	add	r0, sp, #8
 8005c54:	f000 fd80 	bl	8006758 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8005c58:	f7ff fbf2 	bl	8005440 <vPortExitCritical>
		vTaskSuspendAll();
 8005c5c:	f000 faea 	bl	8006234 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005c60:	f7ff fbc8 	bl	80053f4 <vPortEnterCritical>
 8005c64:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005c68:	2bff      	cmp	r3, #255	; 0xff
 8005c6a:	d101      	bne.n	8005c70 <xQueueGenericReceive+0x7c>
 8005c6c:	f884 8044 	strb.w	r8, [r4, #68]	; 0x44
 8005c70:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005c74:	2bff      	cmp	r3, #255	; 0xff
 8005c76:	d101      	bne.n	8005c7c <xQueueGenericReceive+0x88>
 8005c78:	f884 8045 	strb.w	r8, [r4, #69]	; 0x45
 8005c7c:	f7ff fbe0 	bl	8005440 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005c80:	a901      	add	r1, sp, #4
 8005c82:	a802      	add	r0, sp, #8
 8005c84:	f000 fd80 	bl	8006788 <xTaskCheckForTimeOut>
 8005c88:	2800      	cmp	r0, #0
 8005c8a:	f040 8088 	bne.w	8005d9e <xQueueGenericReceive+0x1aa>
	taskENTER_CRITICAL();
 8005c8e:	f7ff fbb1 	bl	80053f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005c92:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d179      	bne.n	8005d8c <xQueueGenericReceive+0x198>
	taskEXIT_CRITICAL();
 8005c98:	f7ff fbd2 	bl	8005440 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005c9c:	6823      	ldr	r3, [r4, #0]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	f000 80d8 	beq.w	8005e54 <xQueueGenericReceive+0x260>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005ca4:	f104 0a24 	add.w	sl, r4, #36	; 0x24
 8005ca8:	9901      	ldr	r1, [sp, #4]
 8005caa:	4650      	mov	r0, sl
 8005cac:	f000 fcb8 	bl	8006620 <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8005cb0:	f7ff fba0 	bl	80053f4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8005cb4:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8005cb8:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005cba:	2d00      	cmp	r5, #0
 8005cbc:	dc04      	bgt.n	8005cc8 <xQueueGenericReceive+0xd4>
 8005cbe:	e011      	b.n	8005ce4 <xQueueGenericReceive+0xf0>
 8005cc0:	3d01      	subs	r5, #1
 8005cc2:	b2eb      	uxtb	r3, r5
 8005cc4:	b25d      	sxtb	r5, r3
 8005cc6:	b16b      	cbz	r3, 8005ce4 <xQueueGenericReceive+0xf0>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005cc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005cca:	b15b      	cbz	r3, 8005ce4 <xQueueGenericReceive+0xf0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ccc:	4650      	mov	r0, sl
 8005cce:	f000 fcfb 	bl	80066c8 <xTaskRemoveFromEventList>
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	d0f4      	beq.n	8005cc0 <xQueueGenericReceive+0xcc>
 8005cd6:	3d01      	subs	r5, #1
						vTaskMissedYield();
 8005cd8:	f000 fd9e 	bl	8006818 <vTaskMissedYield>
 8005cdc:	b2eb      	uxtb	r3, r5
 8005cde:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d1f1      	bne.n	8005cc8 <xQueueGenericReceive+0xd4>
		pxQueue->cTxLock = queueUNLOCKED;
 8005ce4:	23ff      	movs	r3, #255	; 0xff
 8005ce6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8005cea:	f7ff fba9 	bl	8005440 <vPortExitCritical>
	taskENTER_CRITICAL();
 8005cee:	f7ff fb81 	bl	80053f4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8005cf2:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8005cf6:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005cf8:	2d00      	cmp	r5, #0
 8005cfa:	dd16      	ble.n	8005d2a <xQueueGenericReceive+0x136>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005cfc:	6923      	ldr	r3, [r4, #16]
 8005cfe:	b1a3      	cbz	r3, 8005d2a <xQueueGenericReceive+0x136>
 8005d00:	f104 0a10 	add.w	sl, r4, #16
 8005d04:	e005      	b.n	8005d12 <xQueueGenericReceive+0x11e>
 8005d06:	3d01      	subs	r5, #1
 8005d08:	b2eb      	uxtb	r3, r5
 8005d0a:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005d0c:	b16b      	cbz	r3, 8005d2a <xQueueGenericReceive+0x136>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d0e:	6923      	ldr	r3, [r4, #16]
 8005d10:	b15b      	cbz	r3, 8005d2a <xQueueGenericReceive+0x136>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d12:	4650      	mov	r0, sl
 8005d14:	f000 fcd8 	bl	80066c8 <xTaskRemoveFromEventList>
 8005d18:	2800      	cmp	r0, #0
 8005d1a:	d0f4      	beq.n	8005d06 <xQueueGenericReceive+0x112>
 8005d1c:	3d01      	subs	r5, #1
					vTaskMissedYield();
 8005d1e:	f000 fd7b 	bl	8006818 <vTaskMissedYield>
 8005d22:	b2eb      	uxtb	r3, r5
 8005d24:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1f1      	bne.n	8005d0e <xQueueGenericReceive+0x11a>
		pxQueue->cRxLock = queueUNLOCKED;
 8005d2a:	23ff      	movs	r3, #255	; 0xff
 8005d2c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8005d30:	f7ff fb86 	bl	8005440 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 8005d34:	f000 fb36 	bl	80063a4 <xTaskResumeAll>
 8005d38:	b938      	cbnz	r0, 8005d4a <xQueueGenericReceive+0x156>
					portYIELD_WITHIN_API();
 8005d3a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005d3e:	f8c9 3000 	str.w	r3, [r9]
 8005d42:	f3bf 8f4f 	dsb	sy
 8005d46:	f3bf 8f6f 	isb	sy
 8005d4a:	2501      	movs	r5, #1
		taskENTER_CRITICAL();
 8005d4c:	f7ff fb52 	bl	80053f4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d50:	f8d4 a038 	ldr.w	sl, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005d54:	f1ba 0f00 	cmp.w	sl, #0
 8005d58:	f43f af76 	beq.w	8005c48 <xQueueGenericReceive+0x54>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005d5c:	4631      	mov	r1, r6
 8005d5e:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8005d60:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005d62:	f7ff fca1 	bl	80056a8 <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 8005d66:	2f00      	cmp	r7, #0
 8005d68:	f040 8082 	bne.w	8005e70 <xQueueGenericReceive+0x27c>
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8005d6c:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005d70:	6822      	ldr	r2, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8005d72:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005d74:	b912      	cbnz	r2, 8005d7c <xQueueGenericReceive+0x188>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8005d76:	f000 fe11 	bl	800699c <pvTaskIncrementMutexHeldCount>
 8005d7a:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d7c:	6923      	ldr	r3, [r4, #16]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	f040 808a 	bne.w	8005e98 <xQueueGenericReceive+0x2a4>
				taskEXIT_CRITICAL();
 8005d84:	f7ff fb5c 	bl	8005440 <vPortExitCritical>
				return pdPASS;
 8005d88:	2001      	movs	r0, #1
 8005d8a:	e06e      	b.n	8005e6a <xQueueGenericReceive+0x276>
	taskEXIT_CRITICAL();
 8005d8c:	f7ff fb58 	bl	8005440 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8005d90:	4620      	mov	r0, r4
 8005d92:	f7ff fc9d 	bl	80056d0 <prvUnlockQueue>
 8005d96:	2501      	movs	r5, #1
				( void ) xTaskResumeAll();
 8005d98:	f000 fb04 	bl	80063a4 <xTaskResumeAll>
 8005d9c:	e7d6      	b.n	8005d4c <xQueueGenericReceive+0x158>
	taskENTER_CRITICAL();
 8005d9e:	f7ff fb29 	bl	80053f4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8005da2:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8005da6:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005da8:	2d00      	cmp	r5, #0
 8005daa:	dd16      	ble.n	8005dda <xQueueGenericReceive+0x1e6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005dac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dae:	b1a3      	cbz	r3, 8005dda <xQueueGenericReceive+0x1e6>
 8005db0:	f104 0a24 	add.w	sl, r4, #36	; 0x24
 8005db4:	e005      	b.n	8005dc2 <xQueueGenericReceive+0x1ce>
 8005db6:	3d01      	subs	r5, #1
 8005db8:	b2eb      	uxtb	r3, r5
 8005dba:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005dbc:	b16b      	cbz	r3, 8005dda <xQueueGenericReceive+0x1e6>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005dbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dc0:	b15b      	cbz	r3, 8005dda <xQueueGenericReceive+0x1e6>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005dc2:	4650      	mov	r0, sl
 8005dc4:	f000 fc80 	bl	80066c8 <xTaskRemoveFromEventList>
 8005dc8:	2800      	cmp	r0, #0
 8005dca:	d0f4      	beq.n	8005db6 <xQueueGenericReceive+0x1c2>
 8005dcc:	3d01      	subs	r5, #1
						vTaskMissedYield();
 8005dce:	f000 fd23 	bl	8006818 <vTaskMissedYield>
 8005dd2:	b2eb      	uxtb	r3, r5
 8005dd4:	b25d      	sxtb	r5, r3
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1f1      	bne.n	8005dbe <xQueueGenericReceive+0x1ca>
		pxQueue->cTxLock = queueUNLOCKED;
 8005dda:	23ff      	movs	r3, #255	; 0xff
 8005ddc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8005de0:	f7ff fb2e 	bl	8005440 <vPortExitCritical>
	taskENTER_CRITICAL();
 8005de4:	f7ff fb06 	bl	80053f4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8005de8:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8005dec:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005dee:	2d00      	cmp	r5, #0
 8005df0:	dd16      	ble.n	8005e20 <xQueueGenericReceive+0x22c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005df2:	6923      	ldr	r3, [r4, #16]
 8005df4:	b1a3      	cbz	r3, 8005e20 <xQueueGenericReceive+0x22c>
 8005df6:	f104 0a10 	add.w	sl, r4, #16
 8005dfa:	e005      	b.n	8005e08 <xQueueGenericReceive+0x214>
 8005dfc:	3d01      	subs	r5, #1
 8005dfe:	b2eb      	uxtb	r3, r5
 8005e00:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005e02:	b16b      	cbz	r3, 8005e20 <xQueueGenericReceive+0x22c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e04:	6923      	ldr	r3, [r4, #16]
 8005e06:	b15b      	cbz	r3, 8005e20 <xQueueGenericReceive+0x22c>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e08:	4650      	mov	r0, sl
 8005e0a:	f000 fc5d 	bl	80066c8 <xTaskRemoveFromEventList>
 8005e0e:	2800      	cmp	r0, #0
 8005e10:	d0f4      	beq.n	8005dfc <xQueueGenericReceive+0x208>
 8005e12:	3d01      	subs	r5, #1
					vTaskMissedYield();
 8005e14:	f000 fd00 	bl	8006818 <vTaskMissedYield>
 8005e18:	b2eb      	uxtb	r3, r5
 8005e1a:	b25d      	sxtb	r5, r3
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d1f1      	bne.n	8005e04 <xQueueGenericReceive+0x210>
		pxQueue->cRxLock = queueUNLOCKED;
 8005e20:	23ff      	movs	r3, #255	; 0xff
 8005e22:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8005e26:	f7ff fb0b 	bl	8005440 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8005e2a:	f000 fabb 	bl	80063a4 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8005e2e:	f7ff fae1 	bl	80053f4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005e32:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005e34:	b1b3      	cbz	r3, 8005e64 <xQueueGenericReceive+0x270>
	taskEXIT_CRITICAL();
 8005e36:	f7ff fb03 	bl	8005440 <vPortExitCritical>
 8005e3a:	2501      	movs	r5, #1
 8005e3c:	e786      	b.n	8005d4c <xQueueGenericReceive+0x158>
 8005e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e42:	b672      	cpsid	i
 8005e44:	f383 8811 	msr	BASEPRI, r3
 8005e48:	f3bf 8f6f 	isb	sy
 8005e4c:	f3bf 8f4f 	dsb	sy
 8005e50:	b662      	cpsie	i
 8005e52:	e7fe      	b.n	8005e52 <xQueueGenericReceive+0x25e>
						taskENTER_CRITICAL();
 8005e54:	f7ff face 	bl	80053f4 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8005e58:	6860      	ldr	r0, [r4, #4]
 8005e5a:	f000 fcf3 	bl	8006844 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 8005e5e:	f7ff faef 	bl	8005440 <vPortExitCritical>
 8005e62:	e71f      	b.n	8005ca4 <xQueueGenericReceive+0xb0>
					taskEXIT_CRITICAL();
 8005e64:	f7ff faec 	bl	8005440 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8005e68:	2000      	movs	r0, #0
}
 8005e6a:	b004      	add	sp, #16
 8005e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e70:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8005e72:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d085      	beq.n	8005d84 <xQueueGenericReceive+0x190>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e78:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005e7c:	f000 fc24 	bl	80066c8 <xTaskRemoveFromEventList>
 8005e80:	2800      	cmp	r0, #0
 8005e82:	f43f af7f 	beq.w	8005d84 <xQueueGenericReceive+0x190>
							queueYIELD_IF_USING_PREEMPTION();
 8005e86:	4b0f      	ldr	r3, [pc, #60]	; (8005ec4 <xQueueGenericReceive+0x2d0>)
 8005e88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e8c:	601a      	str	r2, [r3, #0]
 8005e8e:	f3bf 8f4f 	dsb	sy
 8005e92:	f3bf 8f6f 	isb	sy
 8005e96:	e775      	b.n	8005d84 <xQueueGenericReceive+0x190>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e98:	f104 0010 	add.w	r0, r4, #16
 8005e9c:	f000 fc14 	bl	80066c8 <xTaskRemoveFromEventList>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	d1f0      	bne.n	8005e86 <xQueueGenericReceive+0x292>
 8005ea4:	e76e      	b.n	8005d84 <xQueueGenericReceive+0x190>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ea6:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005ea8:	2a00      	cmp	r2, #0
 8005eaa:	f43f aead 	beq.w	8005c08 <xQueueGenericReceive+0x14>
 8005eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eb2:	b672      	cpsid	i
 8005eb4:	f383 8811 	msr	BASEPRI, r3
 8005eb8:	f3bf 8f6f 	isb	sy
 8005ebc:	f3bf 8f4f 	dsb	sy
 8005ec0:	b662      	cpsie	i
 8005ec2:	e7fe      	b.n	8005ec2 <xQueueGenericReceive+0x2ce>
 8005ec4:	e000ed04 	.word	0xe000ed04

08005ec8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005eca:	4b1b      	ldr	r3, [pc, #108]	; (8005f38 <prvAddCurrentTaskToDelayedList+0x70>)
{
 8005ecc:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ece:	4d1b      	ldr	r5, [pc, #108]	; (8005f3c <prvAddCurrentTaskToDelayedList+0x74>)
{
 8005ed0:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 8005ed2:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ed4:	6828      	ldr	r0, [r5, #0]
 8005ed6:	3004      	adds	r0, #4
 8005ed8:	f7ff fa12 	bl	8005300 <uxListRemove>
 8005edc:	b940      	cbnz	r0, 8005ef0 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8005ede:	682b      	ldr	r3, [r5, #0]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	4917      	ldr	r1, [pc, #92]	; (8005f40 <prvAddCurrentTaskToDelayedList+0x78>)
 8005ee4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8005ee6:	680b      	ldr	r3, [r1, #0]
 8005ee8:	4082      	lsls	r2, r0
 8005eea:	ea23 0302 	bic.w	r3, r3, r2
 8005eee:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005ef0:	1c63      	adds	r3, r4, #1
 8005ef2:	d100      	bne.n	8005ef6 <prvAddCurrentTaskToDelayedList+0x2e>
 8005ef4:	b9c7      	cbnz	r7, 8005f28 <prvAddCurrentTaskToDelayedList+0x60>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005ef6:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005ef8:	682b      	ldr	r3, [r5, #0]

			if( xTimeToWake < xConstTickCount )
 8005efa:	42a6      	cmp	r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005efc:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005efe:	d80b      	bhi.n	8005f18 <prvAddCurrentTaskToDelayedList+0x50>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f00:	4b10      	ldr	r3, [pc, #64]	; (8005f44 <prvAddCurrentTaskToDelayedList+0x7c>)
 8005f02:	6818      	ldr	r0, [r3, #0]
 8005f04:	6829      	ldr	r1, [r5, #0]
 8005f06:	3104      	adds	r1, #4
 8005f08:	f7ff f9e0 	bl	80052cc <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8005f0c:	4b0e      	ldr	r3, [pc, #56]	; (8005f48 <prvAddCurrentTaskToDelayedList+0x80>)
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	4294      	cmp	r4, r2
 8005f12:	d200      	bcs.n	8005f16 <prvAddCurrentTaskToDelayedList+0x4e>
				{
					xNextTaskUnblockTime = xTimeToWake;
 8005f14:	601c      	str	r4, [r3, #0]
 8005f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f18:	4b0c      	ldr	r3, [pc, #48]	; (8005f4c <prvAddCurrentTaskToDelayedList+0x84>)
 8005f1a:	6818      	ldr	r0, [r3, #0]
 8005f1c:	6829      	ldr	r1, [r5, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005f1e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f22:	3104      	adds	r1, #4
 8005f24:	f7ff b9d2 	b.w	80052cc <vListInsert>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f28:	6829      	ldr	r1, [r5, #0]
 8005f2a:	4809      	ldr	r0, [pc, #36]	; (8005f50 <prvAddCurrentTaskToDelayedList+0x88>)
 8005f2c:	3104      	adds	r1, #4
}
 8005f2e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f32:	f7ff b9bb 	b.w	80052ac <vListInsertEnd>
 8005f36:	bf00      	nop
 8005f38:	20003e60 	.word	0x20003e60
 8005f3c:	20003d3c 	.word	0x20003d3c
 8005f40:	20003de8 	.word	0x20003de8
 8005f44:	20003d40 	.word	0x20003d40
 8005f48:	20003e18 	.word	0x20003e18
 8005f4c:	20003d44 	.word	0x20003d44
 8005f50:	20003e38 	.word	0x20003e38

08005f54 <xTaskCreate>:
	{
 8005f54:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f58:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8005f5c:	4680      	mov	r8, r0
 8005f5e:	460d      	mov	r5, r1
 8005f60:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f62:	4650      	mov	r0, sl
	{
 8005f64:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f66:	f7ff f8b7 	bl	80050d8 <pvPortMalloc>
			if( pxStack != NULL )
 8005f6a:	2800      	cmp	r0, #0
 8005f6c:	f000 80cc 	beq.w	8006108 <xTaskCreate+0x1b4>
 8005f70:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005f72:	2054      	movs	r0, #84	; 0x54
 8005f74:	f7ff f8b0 	bl	80050d8 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8005f78:	4604      	mov	r4, r0
 8005f7a:	2800      	cmp	r0, #0
 8005f7c:	f000 80d1 	beq.w	8006122 <xTaskCreate+0x1ce>
					pxNewTCB->pxStack = pxStack;
 8005f80:	6306      	str	r6, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005f82:	f1aa 0a04 	sub.w	sl, sl, #4
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f86:	782b      	ldrb	r3, [r5, #0]
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005f88:	4456      	add	r6, sl
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f8a:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
 8005f8e:	782b      	ldrb	r3, [r5, #0]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005f90:	f026 0607 	bic.w	r6, r6, #7
		if( pcName[ x ] == 0x00 )
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d047      	beq.n	8006028 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f98:	786b      	ldrb	r3, [r5, #1]
 8005f9a:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
		if( pcName[ x ] == 0x00 )
 8005f9e:	786b      	ldrb	r3, [r5, #1]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d041      	beq.n	8006028 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005fa4:	78ab      	ldrb	r3, [r5, #2]
 8005fa6:	f880 3036 	strb.w	r3, [r0, #54]	; 0x36
		if( pcName[ x ] == 0x00 )
 8005faa:	78ab      	ldrb	r3, [r5, #2]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d03b      	beq.n	8006028 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005fb0:	78eb      	ldrb	r3, [r5, #3]
 8005fb2:	f880 3037 	strb.w	r3, [r0, #55]	; 0x37
		if( pcName[ x ] == 0x00 )
 8005fb6:	78eb      	ldrb	r3, [r5, #3]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d035      	beq.n	8006028 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005fbc:	792b      	ldrb	r3, [r5, #4]
 8005fbe:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
		if( pcName[ x ] == 0x00 )
 8005fc2:	792b      	ldrb	r3, [r5, #4]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d02f      	beq.n	8006028 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005fc8:	796b      	ldrb	r3, [r5, #5]
 8005fca:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
		if( pcName[ x ] == 0x00 )
 8005fce:	796b      	ldrb	r3, [r5, #5]
 8005fd0:	b353      	cbz	r3, 8006028 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005fd2:	79ab      	ldrb	r3, [r5, #6]
 8005fd4:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
		if( pcName[ x ] == 0x00 )
 8005fd8:	79ab      	ldrb	r3, [r5, #6]
 8005fda:	b32b      	cbz	r3, 8006028 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005fdc:	79eb      	ldrb	r3, [r5, #7]
 8005fde:	f880 303b 	strb.w	r3, [r0, #59]	; 0x3b
		if( pcName[ x ] == 0x00 )
 8005fe2:	79eb      	ldrb	r3, [r5, #7]
 8005fe4:	b303      	cbz	r3, 8006028 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005fe6:	7a2b      	ldrb	r3, [r5, #8]
 8005fe8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
		if( pcName[ x ] == 0x00 )
 8005fec:	7a2b      	ldrb	r3, [r5, #8]
 8005fee:	b1db      	cbz	r3, 8006028 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005ff0:	7a6b      	ldrb	r3, [r5, #9]
 8005ff2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
		if( pcName[ x ] == 0x00 )
 8005ff6:	7a6b      	ldrb	r3, [r5, #9]
 8005ff8:	b1b3      	cbz	r3, 8006028 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005ffa:	7aab      	ldrb	r3, [r5, #10]
 8005ffc:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
		if( pcName[ x ] == 0x00 )
 8006000:	7aab      	ldrb	r3, [r5, #10]
 8006002:	b18b      	cbz	r3, 8006028 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006004:	7aeb      	ldrb	r3, [r5, #11]
 8006006:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
		if( pcName[ x ] == 0x00 )
 800600a:	7aeb      	ldrb	r3, [r5, #11]
 800600c:	b163      	cbz	r3, 8006028 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800600e:	7b2b      	ldrb	r3, [r5, #12]
 8006010:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
		if( pcName[ x ] == 0x00 )
 8006014:	7b2b      	ldrb	r3, [r5, #12]
 8006016:	b13b      	cbz	r3, 8006028 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006018:	7b6b      	ldrb	r3, [r5, #13]
 800601a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
		if( pcName[ x ] == 0x00 )
 800601e:	7b6b      	ldrb	r3, [r5, #13]
 8006020:	b113      	cbz	r3, 8006028 <xTaskCreate+0xd4>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006022:	7bab      	ldrb	r3, [r5, #14]
 8006024:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 8006028:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800602a:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800602e:	f104 0a04 	add.w	sl, r4, #4
 8006032:	2d06      	cmp	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006034:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006038:	4650      	mov	r0, sl
		pxNewTCB->uxMutexesHeld = 0;
 800603a:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
 800603e:	bf28      	it	cs
 8006040:	2506      	movcs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 8006042:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8006044:	6465      	str	r5, [r4, #68]	; 0x44
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006046:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800604a:	f7ff f92b 	bl	80052a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800604e:	f104 0018 	add.w	r0, r4, #24
 8006052:	f7ff f927 	bl	80052a4 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8006056:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800605a:	464a      	mov	r2, r9
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800605c:	61a5      	str	r5, [r4, #24]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800605e:	4641      	mov	r1, r8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006060:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006064:	4630      	mov	r0, r6
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006066:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006068:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800606a:	f7ff f993 	bl	8005394 <pxPortInitialiseStack>
 800606e:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8006070:	b107      	cbz	r7, 8006074 <xTaskCreate+0x120>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006072:	603c      	str	r4, [r7, #0]
	taskENTER_CRITICAL();
 8006074:	f7ff f9be 	bl	80053f4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8006078:	4a40      	ldr	r2, [pc, #256]	; (800617c <xTaskCreate+0x228>)
		if( pxCurrentTCB == NULL )
 800607a:	4e41      	ldr	r6, [pc, #260]	; (8006180 <xTaskCreate+0x22c>)
		uxCurrentNumberOfTasks++;
 800607c:	6813      	ldr	r3, [r2, #0]
 800607e:	3301      	adds	r3, #1
 8006080:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006082:	6833      	ldr	r3, [r6, #0]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d043      	beq.n	8006110 <xTaskCreate+0x1bc>
			if( xSchedulerRunning == pdFALSE )
 8006088:	4f3e      	ldr	r7, [pc, #248]	; (8006184 <xTaskCreate+0x230>)
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	b383      	cbz	r3, 80060f0 <xTaskCreate+0x19c>
 800608e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006090:	f8df 8110 	ldr.w	r8, [pc, #272]	; 80061a4 <xTaskCreate+0x250>
		uxTaskNumber++;
 8006094:	f8df c110 	ldr.w	ip, [pc, #272]	; 80061a8 <xTaskCreate+0x254>
		prvAddTaskToReadyList( pxNewTCB );
 8006098:	f04f 0b01 	mov.w	fp, #1
 800609c:	f8df e10c 	ldr.w	lr, [pc, #268]	; 80061ac <xTaskCreate+0x258>
 80060a0:	4651      	mov	r1, sl
		uxTaskNumber++;
 80060a2:	f8dc 5000 	ldr.w	r5, [ip]
		prvAddTaskToReadyList( pxNewTCB );
 80060a6:	fa0b f203 	lsl.w	r2, fp, r3
 80060aa:	f8de 0000 	ldr.w	r0, [lr]
 80060ae:	eb03 0383 	add.w	r3, r3, r3, lsl #2
		uxTaskNumber++;
 80060b2:	eb05 090b 	add.w	r9, r5, fp
		prvAddTaskToReadyList( pxNewTCB );
 80060b6:	4302      	orrs	r2, r0
 80060b8:	eb08 0083 	add.w	r0, r8, r3, lsl #2
		uxTaskNumber++;
 80060bc:	f8cc 9000 	str.w	r9, [ip]
		prvAddTaskToReadyList( pxNewTCB );
 80060c0:	f8ce 2000 	str.w	r2, [lr]
 80060c4:	f7ff f8f2 	bl	80052ac <vListInsertEnd>
	taskEXIT_CRITICAL();
 80060c8:	f7ff f9ba 	bl	8005440 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	b1c3      	cbz	r3, 8006102 <xTaskCreate+0x1ae>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80060d0:	6832      	ldr	r2, [r6, #0]
 80060d2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80060d4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d213      	bcs.n	8006102 <xTaskCreate+0x1ae>
			taskYIELD_IF_USING_PREEMPTION();
 80060da:	4b2b      	ldr	r3, [pc, #172]	; (8006188 <xTaskCreate+0x234>)
 80060dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060e0:	601a      	str	r2, [r3, #0]
 80060e2:	f3bf 8f4f 	dsb	sy
 80060e6:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
 80060ea:	4658      	mov	r0, fp
 80060ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80060f0:	6832      	ldr	r2, [r6, #0]
 80060f2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80060f4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80060f6:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 80061a4 <xTaskCreate+0x250>
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d8ca      	bhi.n	8006094 <xTaskCreate+0x140>
					pxCurrentTCB = pxNewTCB;
 80060fe:	6034      	str	r4, [r6, #0]
 8006100:	e7c8      	b.n	8006094 <xTaskCreate+0x140>
			xReturn = pdPASS;
 8006102:	4658      	mov	r0, fp
	}
 8006104:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006108:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800610c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			pxCurrentTCB = pxNewTCB;
 8006110:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006112:	6813      	ldr	r3, [r2, #0]
 8006114:	2b01      	cmp	r3, #1
 8006116:	d00b      	beq.n	8006130 <xTaskCreate+0x1dc>
 8006118:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800611a:	f8df 8088 	ldr.w	r8, [pc, #136]	; 80061a4 <xTaskCreate+0x250>
 800611e:	4f19      	ldr	r7, [pc, #100]	; (8006184 <xTaskCreate+0x230>)
 8006120:	e7b8      	b.n	8006094 <xTaskCreate+0x140>
					vPortFree( pxStack );
 8006122:	4630      	mov	r0, r6
 8006124:	f7ff f876 	bl	8005214 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006128:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800612c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006130:	f8df 8070 	ldr.w	r8, [pc, #112]	; 80061a4 <xTaskCreate+0x250>
 8006134:	4645      	mov	r5, r8
 8006136:	f108 078c 	add.w	r7, r8, #140	; 0x8c
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800613a:	4628      	mov	r0, r5
 800613c:	3514      	adds	r5, #20
 800613e:	f7ff f8a5 	bl	800528c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006142:	42bd      	cmp	r5, r7
 8006144:	d1f9      	bne.n	800613a <xTaskCreate+0x1e6>
	vListInitialise( &xDelayedTaskList1 );
 8006146:	f8df 9068 	ldr.w	r9, [pc, #104]	; 80061b0 <xTaskCreate+0x25c>
	vListInitialise( &xDelayedTaskList2 );
 800614a:	4d10      	ldr	r5, [pc, #64]	; (800618c <xTaskCreate+0x238>)
	vListInitialise( &xDelayedTaskList1 );
 800614c:	4648      	mov	r0, r9
 800614e:	4f0d      	ldr	r7, [pc, #52]	; (8006184 <xTaskCreate+0x230>)
 8006150:	f7ff f89c 	bl	800528c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006154:	4628      	mov	r0, r5
 8006156:	f7ff f899 	bl	800528c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800615a:	480d      	ldr	r0, [pc, #52]	; (8006190 <xTaskCreate+0x23c>)
 800615c:	f7ff f896 	bl	800528c <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8006160:	480c      	ldr	r0, [pc, #48]	; (8006194 <xTaskCreate+0x240>)
 8006162:	f7ff f893 	bl	800528c <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8006166:	480c      	ldr	r0, [pc, #48]	; (8006198 <xTaskCreate+0x244>)
 8006168:	f7ff f890 	bl	800528c <vListInitialise>
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800616c:	4b0b      	ldr	r3, [pc, #44]	; (800619c <xTaskCreate+0x248>)
	pxDelayedTaskList = &xDelayedTaskList1;
 800616e:	4a0c      	ldr	r2, [pc, #48]	; (80061a0 <xTaskCreate+0x24c>)
 8006170:	f8c2 9000 	str.w	r9, [r2]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006174:	601d      	str	r5, [r3, #0]
 8006176:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006178:	e78c      	b.n	8006094 <xTaskCreate+0x140>
 800617a:	bf00      	nop
 800617c:	20003dd4 	.word	0x20003dd4
 8006180:	20003d3c 	.word	0x20003d3c
 8006184:	20003e34 	.word	0x20003e34
 8006188:	e000ed04 	.word	0xe000ed04
 800618c:	20003e00 	.word	0x20003e00
 8006190:	20003e20 	.word	0x20003e20
 8006194:	20003e4c 	.word	0x20003e4c
 8006198:	20003e38 	.word	0x20003e38
 800619c:	20003d44 	.word	0x20003d44
 80061a0:	20003d40 	.word	0x20003d40
 80061a4:	20003d48 	.word	0x20003d48
 80061a8:	20003de4 	.word	0x20003de4
 80061ac:	20003de8 	.word	0x20003de8
 80061b0:	20003dec 	.word	0x20003dec

080061b4 <vTaskStartScheduler>:
{
 80061b4:	b530      	push	{r4, r5, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 80061b6:	4b19      	ldr	r3, [pc, #100]	; (800621c <vTaskStartScheduler+0x68>)
{
 80061b8:	b083      	sub	sp, #12
		xReturn = xTaskCreate(	prvIdleTask,
 80061ba:	2400      	movs	r4, #0
 80061bc:	2280      	movs	r2, #128	; 0x80
 80061be:	9301      	str	r3, [sp, #4]
 80061c0:	4917      	ldr	r1, [pc, #92]	; (8006220 <vTaskStartScheduler+0x6c>)
 80061c2:	4623      	mov	r3, r4
 80061c4:	9400      	str	r4, [sp, #0]
 80061c6:	4817      	ldr	r0, [pc, #92]	; (8006224 <vTaskStartScheduler+0x70>)
 80061c8:	f7ff fec4 	bl	8005f54 <xTaskCreate>
	if( xReturn == pdPASS )
 80061cc:	2801      	cmp	r0, #1
 80061ce:	d00e      	beq.n	80061ee <vTaskStartScheduler+0x3a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80061d0:	3001      	adds	r0, #1
 80061d2:	d001      	beq.n	80061d8 <vTaskStartScheduler+0x24>
}
 80061d4:	b003      	add	sp, #12
 80061d6:	bd30      	pop	{r4, r5, pc}
 80061d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061dc:	b672      	cpsid	i
 80061de:	f383 8811 	msr	BASEPRI, r3
 80061e2:	f3bf 8f6f 	isb	sy
 80061e6:	f3bf 8f4f 	dsb	sy
 80061ea:	b662      	cpsie	i
 80061ec:	e7fe      	b.n	80061ec <vTaskStartScheduler+0x38>
 80061ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061f2:	b672      	cpsid	i
 80061f4:	f383 8811 	msr	BASEPRI, r3
 80061f8:	f3bf 8f6f 	isb	sy
 80061fc:	f3bf 8f4f 	dsb	sy
 8006200:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8006202:	4909      	ldr	r1, [pc, #36]	; (8006228 <vTaskStartScheduler+0x74>)
 8006204:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
		xSchedulerRunning = pdTRUE;
 8006208:	4a08      	ldr	r2, [pc, #32]	; (800622c <vTaskStartScheduler+0x78>)
		xTickCount = ( TickType_t ) 0U;
 800620a:	4b09      	ldr	r3, [pc, #36]	; (8006230 <vTaskStartScheduler+0x7c>)
		xNextTaskUnblockTime = portMAX_DELAY;
 800620c:	600d      	str	r5, [r1, #0]
		xSchedulerRunning = pdTRUE;
 800620e:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) 0U;
 8006210:	601c      	str	r4, [r3, #0]
}
 8006212:	b003      	add	sp, #12
 8006214:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		if( xPortStartScheduler() != pdFALSE )
 8006218:	f7ff b98a 	b.w	8005530 <xPortStartScheduler>
 800621c:	20003e14 	.word	0x20003e14
 8006220:	080077b0 	.word	0x080077b0
 8006224:	08006515 	.word	0x08006515
 8006228:	20003e18 	.word	0x20003e18
 800622c:	20003e34 	.word	0x20003e34
 8006230:	20003e60 	.word	0x20003e60

08006234 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8006234:	4a02      	ldr	r2, [pc, #8]	; (8006240 <vTaskSuspendAll+0xc>)
 8006236:	6813      	ldr	r3, [r2, #0]
 8006238:	3301      	adds	r3, #1
 800623a:	6013      	str	r3, [r2, #0]
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	20003de0 	.word	0x20003de0

08006244 <xTaskIncrementTick>:
{
 8006244:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006248:	4b4b      	ldr	r3, [pc, #300]	; (8006378 <xTaskIncrementTick+0x134>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d153      	bne.n	80062f8 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 8006250:	4b4a      	ldr	r3, [pc, #296]	; (800637c <xTaskIncrementTick+0x138>)
 8006252:	681e      	ldr	r6, [r3, #0]
 8006254:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 8006256:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8006258:	2e00      	cmp	r6, #0
 800625a:	d05a      	beq.n	8006312 <xTaskIncrementTick+0xce>
 800625c:	f8df b13c 	ldr.w	fp, [pc, #316]	; 800639c <xTaskIncrementTick+0x158>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006260:	f8db 2000 	ldr.w	r2, [fp]
 8006264:	2400      	movs	r4, #0
 8006266:	4296      	cmp	r6, r2
 8006268:	d362      	bcc.n	8006330 <xTaskIncrementTick+0xec>
 800626a:	4d45      	ldr	r5, [pc, #276]	; (8006380 <xTaskIncrementTick+0x13c>)
 800626c:	4f45      	ldr	r7, [pc, #276]	; (8006384 <xTaskIncrementTick+0x140>)
 800626e:	f8df 8130 	ldr.w	r8, [pc, #304]	; 80063a0 <xTaskIncrementTick+0x15c>
 8006272:	e02e      	b.n	80062d2 <xTaskIncrementTick+0x8e>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006274:	682a      	ldr	r2, [r5, #0]
 8006276:	68d2      	ldr	r2, [r2, #12]
 8006278:	f8d2 900c 	ldr.w	r9, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800627c:	f8d9 1004 	ldr.w	r1, [r9, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006280:	f109 0a04 	add.w	sl, r9, #4
					if( xConstTickCount < xItemValue )
 8006284:	428e      	cmp	r6, r1
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006286:	4650      	mov	r0, sl
					if( xConstTickCount < xItemValue )
 8006288:	d36b      	bcc.n	8006362 <xTaskIncrementTick+0x11e>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800628a:	f7ff f839 	bl	8005300 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800628e:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006292:	f109 0018 	add.w	r0, r9, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006296:	b109      	cbz	r1, 800629c <xTaskIncrementTick+0x58>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006298:	f7ff f832 	bl	8005300 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800629c:	f8d9 002c 	ldr.w	r0, [r9, #44]	; 0x2c
 80062a0:	2201      	movs	r2, #1
 80062a2:	4b39      	ldr	r3, [pc, #228]	; (8006388 <xTaskIncrementTick+0x144>)
 80062a4:	4651      	mov	r1, sl
 80062a6:	fa02 fe00 	lsl.w	lr, r2, r0
 80062aa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 80062b4:	ea4e 0e03 	orr.w	lr, lr, r3
 80062b8:	4b33      	ldr	r3, [pc, #204]	; (8006388 <xTaskIncrementTick+0x144>)
 80062ba:	f8c3 e000 	str.w	lr, [r3]
 80062be:	f7fe fff5 	bl	80052ac <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80062c2:	f8d8 0000 	ldr.w	r0, [r8]
 80062c6:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 80062ca:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 80062cc:	4291      	cmp	r1, r2
 80062ce:	bf28      	it	cs
 80062d0:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80062d2:	682a      	ldr	r2, [r5, #0]
 80062d4:	6812      	ldr	r2, [r2, #0]
 80062d6:	2a00      	cmp	r2, #0
 80062d8:	d1cc      	bne.n	8006274 <xTaskIncrementTick+0x30>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80062de:	f8cb 2000 	str.w	r2, [fp]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80062e2:	f8d8 3000 	ldr.w	r3, [r8]
 80062e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062e8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80062ec:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
				xSwitchRequired = pdTRUE;
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	bf28      	it	cs
 80062f4:	2401      	movcs	r4, #1
 80062f6:	e004      	b.n	8006302 <xTaskIncrementTick+0xbe>
		++uxPendedTicks;
 80062f8:	4a24      	ldr	r2, [pc, #144]	; (800638c <xTaskIncrementTick+0x148>)
BaseType_t xSwitchRequired = pdFALSE;
 80062fa:	2400      	movs	r4, #0
		++uxPendedTicks;
 80062fc:	6813      	ldr	r3, [r2, #0]
 80062fe:	3301      	adds	r3, #1
 8006300:	6013      	str	r3, [r2, #0]
		if( xYieldPending != pdFALSE )
 8006302:	4b23      	ldr	r3, [pc, #140]	; (8006390 <xTaskIncrementTick+0x14c>)
 8006304:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8006306:	2b00      	cmp	r3, #0
 8006308:	bf18      	it	ne
 800630a:	2401      	movne	r4, #1
}
 800630c:	4620      	mov	r0, r4
 800630e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8006312:	4d1b      	ldr	r5, [pc, #108]	; (8006380 <xTaskIncrementTick+0x13c>)
 8006314:	682b      	ldr	r3, [r5, #0]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	b173      	cbz	r3, 8006338 <xTaskIncrementTick+0xf4>
 800631a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800631e:	b672      	cpsid	i
 8006320:	f383 8811 	msr	BASEPRI, r3
 8006324:	f3bf 8f6f 	isb	sy
 8006328:	f3bf 8f4f 	dsb	sy
 800632c:	b662      	cpsie	i
 800632e:	e7fe      	b.n	800632e <xTaskIncrementTick+0xea>
 8006330:	4f14      	ldr	r7, [pc, #80]	; (8006384 <xTaskIncrementTick+0x140>)
 8006332:	f8df 806c 	ldr.w	r8, [pc, #108]	; 80063a0 <xTaskIncrementTick+0x15c>
 8006336:	e7d4      	b.n	80062e2 <xTaskIncrementTick+0x9e>
 8006338:	4b16      	ldr	r3, [pc, #88]	; (8006394 <xTaskIncrementTick+0x150>)
 800633a:	6829      	ldr	r1, [r5, #0]
 800633c:	4a16      	ldr	r2, [pc, #88]	; (8006398 <xTaskIncrementTick+0x154>)
 800633e:	6818      	ldr	r0, [r3, #0]
 8006340:	6028      	str	r0, [r5, #0]
 8006342:	6019      	str	r1, [r3, #0]
 8006344:	6813      	ldr	r3, [r2, #0]
 8006346:	3301      	adds	r3, #1
 8006348:	6013      	str	r3, [r2, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800634a:	682b      	ldr	r3, [r5, #0]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	b15b      	cbz	r3, 8006368 <xTaskIncrementTick+0x124>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006350:	682a      	ldr	r2, [r5, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006352:	f8df b048 	ldr.w	fp, [pc, #72]	; 800639c <xTaskIncrementTick+0x158>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006356:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006358:	68d2      	ldr	r2, [r2, #12]
 800635a:	6852      	ldr	r2, [r2, #4]
 800635c:	f8cb 2000 	str.w	r2, [fp]
 8006360:	e77e      	b.n	8006260 <xTaskIncrementTick+0x1c>
						xNextTaskUnblockTime = xItemValue;
 8006362:	f8cb 1000 	str.w	r1, [fp]
						break;
 8006366:	e7bc      	b.n	80062e2 <xTaskIncrementTick+0x9e>
		xNextTaskUnblockTime = portMAX_DELAY;
 8006368:	f8df b030 	ldr.w	fp, [pc, #48]	; 800639c <xTaskIncrementTick+0x158>
 800636c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006370:	f8cb 2000 	str.w	r2, [fp]
 8006374:	e774      	b.n	8006260 <xTaskIncrementTick+0x1c>
 8006376:	bf00      	nop
 8006378:	20003de0 	.word	0x20003de0
 800637c:	20003e60 	.word	0x20003e60
 8006380:	20003d40 	.word	0x20003d40
 8006384:	20003d48 	.word	0x20003d48
 8006388:	20003de8 	.word	0x20003de8
 800638c:	20003ddc 	.word	0x20003ddc
 8006390:	20003e64 	.word	0x20003e64
 8006394:	20003d44 	.word	0x20003d44
 8006398:	20003e1c 	.word	0x20003e1c
 800639c:	20003e18 	.word	0x20003e18
 80063a0:	20003d3c 	.word	0x20003d3c

080063a4 <xTaskResumeAll>:
{
 80063a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	configASSERT( uxSchedulerSuspended );
 80063a8:	4c3b      	ldr	r4, [pc, #236]	; (8006498 <xTaskResumeAll+0xf4>)
 80063aa:	6823      	ldr	r3, [r4, #0]
 80063ac:	b953      	cbnz	r3, 80063c4 <xTaskResumeAll+0x20>
 80063ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063b2:	b672      	cpsid	i
 80063b4:	f383 8811 	msr	BASEPRI, r3
 80063b8:	f3bf 8f6f 	isb	sy
 80063bc:	f3bf 8f4f 	dsb	sy
 80063c0:	b662      	cpsie	i
 80063c2:	e7fe      	b.n	80063c2 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
 80063c4:	f7ff f816 	bl	80053f4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80063c8:	6823      	ldr	r3, [r4, #0]
 80063ca:	3b01      	subs	r3, #1
 80063cc:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063ce:	6824      	ldr	r4, [r4, #0]
 80063d0:	2c00      	cmp	r4, #0
 80063d2:	d153      	bne.n	800647c <xTaskResumeAll+0xd8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80063d4:	4b31      	ldr	r3, [pc, #196]	; (800649c <xTaskResumeAll+0xf8>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d04f      	beq.n	800647c <xTaskResumeAll+0xd8>
 80063dc:	4d30      	ldr	r5, [pc, #192]	; (80064a0 <xTaskResumeAll+0xfc>)
 80063de:	4f31      	ldr	r7, [pc, #196]	; (80064a4 <xTaskResumeAll+0x100>)
					prvAddTaskToReadyList( pxTCB );
 80063e0:	4e31      	ldr	r6, [pc, #196]	; (80064a8 <xTaskResumeAll+0x104>)
 80063e2:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 80064bc <xTaskResumeAll+0x118>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80063e6:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 80064c0 <xTaskResumeAll+0x11c>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80063ea:	683b      	ldr	r3, [r7, #0]
					prvAddTaskToReadyList( pxTCB );
 80063ec:	f04f 0801 	mov.w	r8, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80063f0:	b323      	cbz	r3, 800643c <xTaskResumeAll+0x98>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063f6:	f104 0a04 	add.w	sl, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80063fa:	f104 0018 	add.w	r0, r4, #24
 80063fe:	f7fe ff7f 	bl	8005300 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006402:	4650      	mov	r0, sl
 8006404:	f7fe ff7c 	bl	8005300 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006408:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800640a:	6832      	ldr	r2, [r6, #0]
 800640c:	4651      	mov	r1, sl
 800640e:	fa08 f300 	lsl.w	r3, r8, r0
 8006412:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006416:	4313      	orrs	r3, r2
 8006418:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 800641c:	6033      	str	r3, [r6, #0]
 800641e:	f7fe ff45 	bl	80052ac <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006422:	f8db 3000 	ldr.w	r3, [fp]
 8006426:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800642a:	429a      	cmp	r2, r3
 800642c:	d3dd      	bcc.n	80063ea <xTaskResumeAll+0x46>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800642e:	683b      	ldr	r3, [r7, #0]
						xYieldPending = pdTRUE;
 8006430:	f8c5 8000 	str.w	r8, [r5]
					prvAddTaskToReadyList( pxTCB );
 8006434:	f04f 0801 	mov.w	r8, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006438:	2b00      	cmp	r3, #0
 800643a:	d1da      	bne.n	80063f2 <xTaskResumeAll+0x4e>
				if( pxTCB != NULL )
 800643c:	b13c      	cbz	r4, 800644e <xTaskResumeAll+0xaa>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800643e:	4b1b      	ldr	r3, [pc, #108]	; (80064ac <xTaskResumeAll+0x108>)
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	6812      	ldr	r2, [r2, #0]
 8006444:	bb02      	cbnz	r2, 8006488 <xTaskResumeAll+0xe4>
		xNextTaskUnblockTime = portMAX_DELAY;
 8006446:	4b1a      	ldr	r3, [pc, #104]	; (80064b0 <xTaskResumeAll+0x10c>)
 8006448:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800644c:	601a      	str	r2, [r3, #0]
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800644e:	4e19      	ldr	r6, [pc, #100]	; (80064b4 <xTaskResumeAll+0x110>)
 8006450:	6834      	ldr	r4, [r6, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006452:	b13c      	cbz	r4, 8006464 <xTaskResumeAll+0xc0>
								xYieldPending = pdTRUE;
 8006454:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8006456:	f7ff fef5 	bl	8006244 <xTaskIncrementTick>
 800645a:	b100      	cbz	r0, 800645e <xTaskResumeAll+0xba>
								xYieldPending = pdTRUE;
 800645c:	602f      	str	r7, [r5, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800645e:	3c01      	subs	r4, #1
 8006460:	d1f9      	bne.n	8006456 <xTaskResumeAll+0xb2>
						uxPendedTicks = 0;
 8006462:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8006464:	682b      	ldr	r3, [r5, #0]
 8006466:	b14b      	cbz	r3, 800647c <xTaskResumeAll+0xd8>
					taskYIELD_IF_USING_PREEMPTION();
 8006468:	4b13      	ldr	r3, [pc, #76]	; (80064b8 <xTaskResumeAll+0x114>)
 800646a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800646e:	601a      	str	r2, [r3, #0]
 8006470:	f3bf 8f4f 	dsb	sy
 8006474:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8006478:	2401      	movs	r4, #1
 800647a:	e000      	b.n	800647e <xTaskResumeAll+0xda>
BaseType_t xAlreadyYielded = pdFALSE;
 800647c:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800647e:	f7fe ffdf 	bl	8005440 <vPortExitCritical>
}
 8006482:	4620      	mov	r0, r4
 8006484:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006488:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800648a:	4b09      	ldr	r3, [pc, #36]	; (80064b0 <xTaskResumeAll+0x10c>)
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800648c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800648e:	68d2      	ldr	r2, [r2, #12]
 8006490:	6852      	ldr	r2, [r2, #4]
 8006492:	601a      	str	r2, [r3, #0]
 8006494:	e7db      	b.n	800644e <xTaskResumeAll+0xaa>
 8006496:	bf00      	nop
 8006498:	20003de0 	.word	0x20003de0
 800649c:	20003dd4 	.word	0x20003dd4
 80064a0:	20003e64 	.word	0x20003e64
 80064a4:	20003e20 	.word	0x20003e20
 80064a8:	20003de8 	.word	0x20003de8
 80064ac:	20003d40 	.word	0x20003d40
 80064b0:	20003e18 	.word	0x20003e18
 80064b4:	20003ddc 	.word	0x20003ddc
 80064b8:	e000ed04 	.word	0xe000ed04
 80064bc:	20003d48 	.word	0x20003d48
 80064c0:	20003d3c 	.word	0x20003d3c

080064c4 <vTaskDelay>:
	{
 80064c4:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80064c6:	b168      	cbz	r0, 80064e4 <vTaskDelay+0x20>
			configASSERT( uxSchedulerSuspended == 0 );
 80064c8:	4b10      	ldr	r3, [pc, #64]	; (800650c <vTaskDelay+0x48>)
 80064ca:	6819      	ldr	r1, [r3, #0]
 80064cc:	b199      	cbz	r1, 80064f6 <vTaskDelay+0x32>
 80064ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064d2:	b672      	cpsid	i
 80064d4:	f383 8811 	msr	BASEPRI, r3
 80064d8:	f3bf 8f6f 	isb	sy
 80064dc:	f3bf 8f4f 	dsb	sy
 80064e0:	b662      	cpsie	i
 80064e2:	e7fe      	b.n	80064e2 <vTaskDelay+0x1e>
			portYIELD_WITHIN_API();
 80064e4:	4b0a      	ldr	r3, [pc, #40]	; (8006510 <vTaskDelay+0x4c>)
 80064e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064ea:	601a      	str	r2, [r3, #0]
 80064ec:	f3bf 8f4f 	dsb	sy
 80064f0:	f3bf 8f6f 	isb	sy
 80064f4:	bd08      	pop	{r3, pc}
	++uxSchedulerSuspended;
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	3201      	adds	r2, #1
 80064fa:	601a      	str	r2, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80064fc:	f7ff fce4 	bl	8005ec8 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8006500:	f7ff ff50 	bl	80063a4 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8006504:	2800      	cmp	r0, #0
 8006506:	d0ed      	beq.n	80064e4 <vTaskDelay+0x20>
 8006508:	bd08      	pop	{r3, pc}
 800650a:	bf00      	nop
 800650c:	20003de0 	.word	0x20003de0
 8006510:	e000ed04 	.word	0xe000ed04

08006514 <prvIdleTask>:
{
 8006514:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
 8006518:	4c1c      	ldr	r4, [pc, #112]	; (800658c <prvIdleTask+0x78>)
				taskYIELD();
 800651a:	f04f 5a80 	mov.w	sl, #268435456	; 0x10000000
 800651e:	4e1c      	ldr	r6, [pc, #112]	; (8006590 <prvIdleTask+0x7c>)
 8006520:	4d1c      	ldr	r5, [pc, #112]	; (8006594 <prvIdleTask+0x80>)
 8006522:	f8df 8078 	ldr.w	r8, [pc, #120]	; 800659c <prvIdleTask+0x88>
 8006526:	f8df 9078 	ldr.w	r9, [pc, #120]	; 80065a0 <prvIdleTask+0x8c>
 800652a:	e006      	b.n	800653a <prvIdleTask+0x26>
	++uxSchedulerSuspended;
 800652c:	6823      	ldr	r3, [r4, #0]
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800652e:	6837      	ldr	r7, [r6, #0]
	++uxSchedulerSuspended;
 8006530:	3301      	adds	r3, #1
 8006532:	6023      	str	r3, [r4, #0]
			( void ) xTaskResumeAll();
 8006534:	f7ff ff36 	bl	80063a4 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8006538:	b96f      	cbnz	r7, 8006556 <prvIdleTask+0x42>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800653a:	682b      	ldr	r3, [r5, #0]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d1f5      	bne.n	800652c <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006540:	f8d8 3000 	ldr.w	r3, [r8]
 8006544:	2b01      	cmp	r3, #1
 8006546:	d9f8      	bls.n	800653a <prvIdleTask+0x26>
				taskYIELD();
 8006548:	f8c9 a000 	str.w	sl, [r9]
 800654c:	f3bf 8f4f 	dsb	sy
 8006550:	f3bf 8f6f 	isb	sy
 8006554:	e7f1      	b.n	800653a <prvIdleTask+0x26>
				taskENTER_CRITICAL();
 8006556:	f7fe ff4d 	bl	80053f4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800655a:	68f3      	ldr	r3, [r6, #12]
 800655c:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006560:	f10b 0004 	add.w	r0, fp, #4
 8006564:	f7fe fecc 	bl	8005300 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8006568:	4b0b      	ldr	r3, [pc, #44]	; (8006598 <prvIdleTask+0x84>)
 800656a:	4a0b      	ldr	r2, [pc, #44]	; (8006598 <prvIdleTask+0x84>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	3b01      	subs	r3, #1
 8006570:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8006572:	682b      	ldr	r3, [r5, #0]
 8006574:	3b01      	subs	r3, #1
 8006576:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
 8006578:	f7fe ff62 	bl	8005440 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 800657c:	f8db 0030 	ldr.w	r0, [fp, #48]	; 0x30
 8006580:	f7fe fe48 	bl	8005214 <vPortFree>
			vPortFree( pxTCB );
 8006584:	4658      	mov	r0, fp
 8006586:	f7fe fe45 	bl	8005214 <vPortFree>
 800658a:	e7d6      	b.n	800653a <prvIdleTask+0x26>
 800658c:	20003de0 	.word	0x20003de0
 8006590:	20003e4c 	.word	0x20003e4c
 8006594:	20003dd8 	.word	0x20003dd8
 8006598:	20003dd4 	.word	0x20003dd4
 800659c:	20003d48 	.word	0x20003d48
 80065a0:	e000ed04 	.word	0xe000ed04

080065a4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80065a4:	4b19      	ldr	r3, [pc, #100]	; (800660c <vTaskSwitchContext+0x68>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	bb2b      	cbnz	r3, 80065f6 <vTaskSwitchContext+0x52>
		xYieldPending = pdFALSE;
 80065aa:	4919      	ldr	r1, [pc, #100]	; (8006610 <vTaskSwitchContext+0x6c>)
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80065ac:	4a19      	ldr	r2, [pc, #100]	; (8006614 <vTaskSwitchContext+0x70>)
		xYieldPending = pdFALSE;
 80065ae:	600b      	str	r3, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80065b0:	6813      	ldr	r3, [r2, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80065b2:	fab3 f383 	clz	r3, r3
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	4a17      	ldr	r2, [pc, #92]	; (8006618 <vTaskSwitchContext+0x74>)
 80065ba:	f1c3 031f 	rsb	r3, r3, #31
 80065be:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80065c2:	009b      	lsls	r3, r3, #2
 80065c4:	58d0      	ldr	r0, [r2, r3]
 80065c6:	18d1      	adds	r1, r2, r3
 80065c8:	b950      	cbnz	r0, 80065e0 <vTaskSwitchContext+0x3c>
	__asm volatile
 80065ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ce:	b672      	cpsid	i
 80065d0:	f383 8811 	msr	BASEPRI, r3
 80065d4:	f3bf 8f6f 	isb	sy
 80065d8:	f3bf 8f4f 	dsb	sy
 80065dc:	b662      	cpsie	i
 80065de:	e7fe      	b.n	80065de <vTaskSwitchContext+0x3a>
 80065e0:	3308      	adds	r3, #8
 80065e2:	6848      	ldr	r0, [r1, #4]
 80065e4:	441a      	add	r2, r3
 80065e6:	6843      	ldr	r3, [r0, #4]
 80065e8:	4293      	cmp	r3, r2
 80065ea:	604b      	str	r3, [r1, #4]
 80065ec:	d007      	beq.n	80065fe <vTaskSwitchContext+0x5a>
 80065ee:	68da      	ldr	r2, [r3, #12]
 80065f0:	4b0a      	ldr	r3, [pc, #40]	; (800661c <vTaskSwitchContext+0x78>)
 80065f2:	601a      	str	r2, [r3, #0]
 80065f4:	4770      	bx	lr
		xYieldPending = pdTRUE;
 80065f6:	4b06      	ldr	r3, [pc, #24]	; (8006610 <vTaskSwitchContext+0x6c>)
 80065f8:	2201      	movs	r2, #1
 80065fa:	601a      	str	r2, [r3, #0]
 80065fc:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	604b      	str	r3, [r1, #4]
 8006602:	68da      	ldr	r2, [r3, #12]
 8006604:	4b05      	ldr	r3, [pc, #20]	; (800661c <vTaskSwitchContext+0x78>)
 8006606:	601a      	str	r2, [r3, #0]
 8006608:	4770      	bx	lr
 800660a:	bf00      	nop
 800660c:	20003de0 	.word	0x20003de0
 8006610:	20003e64 	.word	0x20003e64
 8006614:	20003de8 	.word	0x20003de8
 8006618:	20003d48 	.word	0x20003d48
 800661c:	20003d3c 	.word	0x20003d3c

08006620 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8006620:	b348      	cbz	r0, 8006676 <vTaskPlaceOnEventList+0x56>
{
 8006622:	b570      	push	{r4, r5, r6, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006624:	4d21      	ldr	r5, [pc, #132]	; (80066ac <vTaskPlaceOnEventList+0x8c>)
 8006626:	460c      	mov	r4, r1
 8006628:	6829      	ldr	r1, [r5, #0]
 800662a:	3118      	adds	r1, #24
 800662c:	f7fe fe4e 	bl	80052cc <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 8006630:	4b1f      	ldr	r3, [pc, #124]	; (80066b0 <vTaskPlaceOnEventList+0x90>)
 8006632:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006634:	6828      	ldr	r0, [r5, #0]
 8006636:	3004      	adds	r0, #4
 8006638:	f7fe fe62 	bl	8005300 <uxListRemove>
 800663c:	b940      	cbnz	r0, 8006650 <vTaskPlaceOnEventList+0x30>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800663e:	682b      	ldr	r3, [r5, #0]
 8006640:	2201      	movs	r2, #1
 8006642:	491c      	ldr	r1, [pc, #112]	; (80066b4 <vTaskPlaceOnEventList+0x94>)
 8006644:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8006646:	680b      	ldr	r3, [r1, #0]
 8006648:	4082      	lsls	r2, r0
 800664a:	ea23 0302 	bic.w	r3, r3, r2
 800664e:	600b      	str	r3, [r1, #0]
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006650:	1c63      	adds	r3, r4, #1
 8006652:	d01b      	beq.n	800668c <vTaskPlaceOnEventList+0x6c>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006654:	4434      	add	r4, r6
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006656:	682b      	ldr	r3, [r5, #0]
			if( xTimeToWake < xConstTickCount )
 8006658:	42a6      	cmp	r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800665a:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800665c:	d81d      	bhi.n	800669a <vTaskPlaceOnEventList+0x7a>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800665e:	4b16      	ldr	r3, [pc, #88]	; (80066b8 <vTaskPlaceOnEventList+0x98>)
 8006660:	6818      	ldr	r0, [r3, #0]
 8006662:	6829      	ldr	r1, [r5, #0]
 8006664:	3104      	adds	r1, #4
 8006666:	f7fe fe31 	bl	80052cc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800666a:	4b14      	ldr	r3, [pc, #80]	; (80066bc <vTaskPlaceOnEventList+0x9c>)
 800666c:	681a      	ldr	r2, [r3, #0]
 800666e:	4294      	cmp	r4, r2
 8006670:	d200      	bcs.n	8006674 <vTaskPlaceOnEventList+0x54>
					xNextTaskUnblockTime = xTimeToWake;
 8006672:	601c      	str	r4, [r3, #0]
 8006674:	bd70      	pop	{r4, r5, r6, pc}
 8006676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800667a:	b672      	cpsid	i
 800667c:	f383 8811 	msr	BASEPRI, r3
 8006680:	f3bf 8f6f 	isb	sy
 8006684:	f3bf 8f4f 	dsb	sy
 8006688:	b662      	cpsie	i
 800668a:	e7fe      	b.n	800668a <vTaskPlaceOnEventList+0x6a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800668c:	6829      	ldr	r1, [r5, #0]
 800668e:	480c      	ldr	r0, [pc, #48]	; (80066c0 <vTaskPlaceOnEventList+0xa0>)
 8006690:	3104      	adds	r1, #4
}
 8006692:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006696:	f7fe be09 	b.w	80052ac <vListInsertEnd>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800669a:	4b0a      	ldr	r3, [pc, #40]	; (80066c4 <vTaskPlaceOnEventList+0xa4>)
 800669c:	6818      	ldr	r0, [r3, #0]
 800669e:	6829      	ldr	r1, [r5, #0]
}
 80066a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066a4:	3104      	adds	r1, #4
 80066a6:	f7fe be11 	b.w	80052cc <vListInsert>
 80066aa:	bf00      	nop
 80066ac:	20003d3c 	.word	0x20003d3c
 80066b0:	20003e60 	.word	0x20003e60
 80066b4:	20003de8 	.word	0x20003de8
 80066b8:	20003d40 	.word	0x20003d40
 80066bc:	20003e18 	.word	0x20003e18
 80066c0:	20003e38 	.word	0x20003e38
 80066c4:	20003d44 	.word	0x20003d44

080066c8 <xTaskRemoveFromEventList>:
{
 80066c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80066ca:	68c3      	ldr	r3, [r0, #12]
 80066cc:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 80066ce:	b324      	cbz	r4, 800671a <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80066d0:	f104 0518 	add.w	r5, r4, #24
 80066d4:	4628      	mov	r0, r5
 80066d6:	f7fe fe13 	bl	8005300 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066da:	4b19      	ldr	r3, [pc, #100]	; (8006740 <xTaskRemoveFromEventList+0x78>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	bb4b      	cbnz	r3, 8006734 <xTaskRemoveFromEventList+0x6c>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80066e0:	1d26      	adds	r6, r4, #4
		prvAddTaskToReadyList( pxUnblockedTCB );
 80066e2:	4d18      	ldr	r5, [pc, #96]	; (8006744 <xTaskRemoveFromEventList+0x7c>)
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80066e4:	4630      	mov	r0, r6
 80066e6:	f7fe fe0b 	bl	8005300 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80066ea:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80066ec:	2301      	movs	r3, #1
 80066ee:	4816      	ldr	r0, [pc, #88]	; (8006748 <xTaskRemoveFromEventList+0x80>)
 80066f0:	eb02 0782 	add.w	r7, r2, r2, lsl #2
 80066f4:	4631      	mov	r1, r6
 80066f6:	4093      	lsls	r3, r2
 80066f8:	682a      	ldr	r2, [r5, #0]
 80066fa:	eb00 0087 	add.w	r0, r0, r7, lsl #2
 80066fe:	4313      	orrs	r3, r2
 8006700:	602b      	str	r3, [r5, #0]
 8006702:	f7fe fdd3 	bl	80052ac <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006706:	4b11      	ldr	r3, [pc, #68]	; (800674c <xTaskRemoveFromEventList+0x84>)
 8006708:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800670e:	429a      	cmp	r2, r3
 8006710:	d90e      	bls.n	8006730 <xTaskRemoveFromEventList+0x68>
		xYieldPending = pdTRUE;
 8006712:	4b0f      	ldr	r3, [pc, #60]	; (8006750 <xTaskRemoveFromEventList+0x88>)
 8006714:	2001      	movs	r0, #1
 8006716:	6018      	str	r0, [r3, #0]
 8006718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800671a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800671e:	b672      	cpsid	i
 8006720:	f383 8811 	msr	BASEPRI, r3
 8006724:	f3bf 8f6f 	isb	sy
 8006728:	f3bf 8f4f 	dsb	sy
 800672c:	b662      	cpsie	i
 800672e:	e7fe      	b.n	800672e <xTaskRemoveFromEventList+0x66>
		xReturn = pdFALSE;
 8006730:	2000      	movs	r0, #0
}
 8006732:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006734:	4629      	mov	r1, r5
 8006736:	4807      	ldr	r0, [pc, #28]	; (8006754 <xTaskRemoveFromEventList+0x8c>)
 8006738:	f7fe fdb8 	bl	80052ac <vListInsertEnd>
 800673c:	e7e3      	b.n	8006706 <xTaskRemoveFromEventList+0x3e>
 800673e:	bf00      	nop
 8006740:	20003de0 	.word	0x20003de0
 8006744:	20003de8 	.word	0x20003de8
 8006748:	20003d48 	.word	0x20003d48
 800674c:	20003d3c 	.word	0x20003d3c
 8006750:	20003e64 	.word	0x20003e64
 8006754:	20003e20 	.word	0x20003e20

08006758 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
 8006758:	b130      	cbz	r0, 8006768 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800675a:	4a09      	ldr	r2, [pc, #36]	; (8006780 <vTaskSetTimeOutState+0x28>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 800675c:	4b09      	ldr	r3, [pc, #36]	; (8006784 <vTaskSetTimeOutState+0x2c>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800675e:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	e880 000c 	stmia.w	r0, {r2, r3}
 8006766:	4770      	bx	lr
 8006768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800676c:	b672      	cpsid	i
 800676e:	f383 8811 	msr	BASEPRI, r3
 8006772:	f3bf 8f6f 	isb	sy
 8006776:	f3bf 8f4f 	dsb	sy
 800677a:	b662      	cpsie	i
 800677c:	e7fe      	b.n	800677c <vTaskSetTimeOutState+0x24>
 800677e:	bf00      	nop
 8006780:	20003e1c 	.word	0x20003e1c
 8006784:	20003e60 	.word	0x20003e60

08006788 <xTaskCheckForTimeOut>:
{
 8006788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 800678a:	2800      	cmp	r0, #0
 800678c:	d030      	beq.n	80067f0 <xTaskCheckForTimeOut+0x68>
	configASSERT( pxTicksToWait );
 800678e:	b321      	cbz	r1, 80067da <xTaskCheckForTimeOut+0x52>
 8006790:	460d      	mov	r5, r1
 8006792:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8006794:	f7fe fe2e 	bl	80053f4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8006798:	481d      	ldr	r0, [pc, #116]	; (8006810 <xTaskCheckForTimeOut+0x88>)
			if( *pxTicksToWait == portMAX_DELAY )
 800679a:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 800679c:	6801      	ldr	r1, [r0, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 800679e:	1c5a      	adds	r2, r3, #1
 80067a0:	d031      	beq.n	8006806 <xTaskCheckForTimeOut+0x7e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80067a2:	4e1c      	ldr	r6, [pc, #112]	; (8006814 <xTaskCheckForTimeOut+0x8c>)
 80067a4:	6827      	ldr	r7, [r4, #0]
 80067a6:	6832      	ldr	r2, [r6, #0]
 80067a8:	4297      	cmp	r7, r2
 80067aa:	6862      	ldr	r2, [r4, #4]
 80067ac:	d006      	beq.n	80067bc <xTaskCheckForTimeOut+0x34>
 80067ae:	4291      	cmp	r1, r2
 80067b0:	d304      	bcc.n	80067bc <xTaskCheckForTimeOut+0x34>
			xReturn = pdTRUE;
 80067b2:	2601      	movs	r6, #1
	taskEXIT_CRITICAL();
 80067b4:	f7fe fe44 	bl	8005440 <vPortExitCritical>
}
 80067b8:	4630      	mov	r0, r6
 80067ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80067bc:	1a8f      	subs	r7, r1, r2
 80067be:	42bb      	cmp	r3, r7
 80067c0:	d9f7      	bls.n	80067b2 <xTaskCheckForTimeOut+0x2a>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 80067c2:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80067c4:	6837      	ldr	r7, [r6, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80067c6:	6801      	ldr	r1, [r0, #0]
			xReturn = pdFALSE;
 80067c8:	2600      	movs	r6, #0
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 80067ca:	4413      	add	r3, r2
 80067cc:	602b      	str	r3, [r5, #0]
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80067ce:	6027      	str	r7, [r4, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80067d0:	6061      	str	r1, [r4, #4]
	taskEXIT_CRITICAL();
 80067d2:	f7fe fe35 	bl	8005440 <vPortExitCritical>
}
 80067d6:	4630      	mov	r0, r6
 80067d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067de:	b672      	cpsid	i
 80067e0:	f383 8811 	msr	BASEPRI, r3
 80067e4:	f3bf 8f6f 	isb	sy
 80067e8:	f3bf 8f4f 	dsb	sy
 80067ec:	b662      	cpsie	i
 80067ee:	e7fe      	b.n	80067ee <xTaskCheckForTimeOut+0x66>
 80067f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f4:	b672      	cpsid	i
 80067f6:	f383 8811 	msr	BASEPRI, r3
 80067fa:	f3bf 8f6f 	isb	sy
 80067fe:	f3bf 8f4f 	dsb	sy
 8006802:	b662      	cpsie	i
 8006804:	e7fe      	b.n	8006804 <xTaskCheckForTimeOut+0x7c>
				xReturn = pdFALSE;
 8006806:	2600      	movs	r6, #0
	taskEXIT_CRITICAL();
 8006808:	f7fe fe1a 	bl	8005440 <vPortExitCritical>
}
 800680c:	4630      	mov	r0, r6
 800680e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006810:	20003e60 	.word	0x20003e60
 8006814:	20003e1c 	.word	0x20003e1c

08006818 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8006818:	4b01      	ldr	r3, [pc, #4]	; (8006820 <vTaskMissedYield+0x8>)
 800681a:	2201      	movs	r2, #1
 800681c:	601a      	str	r2, [r3, #0]
 800681e:	4770      	bx	lr
 8006820:	20003e64 	.word	0x20003e64

08006824 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8006824:	4b05      	ldr	r3, [pc, #20]	; (800683c <xTaskGetSchedulerState+0x18>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	b133      	cbz	r3, 8006838 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800682a:	4b05      	ldr	r3, [pc, #20]	; (8006840 <xTaskGetSchedulerState+0x1c>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8006830:	bf0c      	ite	eq
 8006832:	2002      	moveq	r0, #2
 8006834:	2000      	movne	r0, #0
 8006836:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006838:	2001      	movs	r0, #1
	}
 800683a:	4770      	bx	lr
 800683c:	20003e34 	.word	0x20003e34
 8006840:	20003de0 	.word	0x20003de0

08006844 <vTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 8006844:	2800      	cmp	r0, #0
 8006846:	d042      	beq.n	80068ce <vTaskPriorityInherit+0x8a>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006848:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	{
 800684a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800684e:	4c21      	ldr	r4, [pc, #132]	; (80068d4 <vTaskPriorityInherit+0x90>)
 8006850:	6822      	ldr	r2, [r4, #0]
 8006852:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006854:	4293      	cmp	r3, r2
 8006856:	d212      	bcs.n	800687e <vTaskPriorityInherit+0x3a>
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006858:	6982      	ldr	r2, [r0, #24]
 800685a:	2a00      	cmp	r2, #0
 800685c:	db04      	blt.n	8006868 <vTaskPriorityInherit+0x24>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800685e:	6822      	ldr	r2, [r4, #0]
 8006860:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006862:	f1c2 0207 	rsb	r2, r2, #7
 8006866:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006868:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800686c:	4d1a      	ldr	r5, [pc, #104]	; (80068d8 <vTaskPriorityInherit+0x94>)
 800686e:	6942      	ldr	r2, [r0, #20]
 8006870:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006874:	429a      	cmp	r2, r3
 8006876:	d004      	beq.n	8006882 <vTaskPriorityInherit+0x3e>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006878:	6823      	ldr	r3, [r4, #0]
 800687a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800687c:	62c3      	str	r3, [r0, #44]	; 0x2c
 800687e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006882:	f100 0804 	add.w	r8, r0, #4
 8006886:	4607      	mov	r7, r0
 8006888:	4640      	mov	r0, r8
 800688a:	f7fe fd39 	bl	8005300 <uxListRemove>
 800688e:	b9f8      	cbnz	r0, 80068d0 <vTaskPriorityInherit+0x8c>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006892:	4e12      	ldr	r6, [pc, #72]	; (80068dc <vTaskPriorityInherit+0x98>)
 8006894:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8006898:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800689c:	b932      	cbnz	r2, 80068ac <vTaskPriorityInherit+0x68>
 800689e:	2101      	movs	r1, #1
 80068a0:	6832      	ldr	r2, [r6, #0]
 80068a2:	fa01 f303 	lsl.w	r3, r1, r3
 80068a6:	ea22 0303 	bic.w	r3, r2, r3
 80068aa:	6033      	str	r3, [r6, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80068ac:	6822      	ldr	r2, [r4, #0]
					prvAddTaskToReadyList( pxTCB );
 80068ae:	2301      	movs	r3, #1
 80068b0:	6834      	ldr	r4, [r6, #0]
 80068b2:	4641      	mov	r1, r8
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80068b4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80068b6:	4093      	lsls	r3, r2
 80068b8:	eb02 0082 	add.w	r0, r2, r2, lsl #2
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80068bc:	62fa      	str	r2, [r7, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80068be:	4323      	orrs	r3, r4
 80068c0:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 80068c4:	6033      	str	r3, [r6, #0]
	}
 80068c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					prvAddTaskToReadyList( pxTCB );
 80068ca:	f7fe bcef 	b.w	80052ac <vListInsertEnd>
 80068ce:	4770      	bx	lr
 80068d0:	4e02      	ldr	r6, [pc, #8]	; (80068dc <vTaskPriorityInherit+0x98>)
 80068d2:	e7eb      	b.n	80068ac <vTaskPriorityInherit+0x68>
 80068d4:	20003d3c 	.word	0x20003d3c
 80068d8:	20003d48 	.word	0x20003d48
 80068dc:	20003de8 	.word	0x20003de8

080068e0 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 80068e0:	2800      	cmp	r0, #0
 80068e2:	d041      	beq.n	8006968 <xTaskPriorityDisinherit+0x88>
	{
 80068e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 80068e6:	4b2a      	ldr	r3, [pc, #168]	; (8006990 <xTaskPriorityDisinherit+0xb0>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4298      	cmp	r0, r3
 80068ec:	d00a      	beq.n	8006904 <xTaskPriorityDisinherit+0x24>
 80068ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068f2:	b672      	cpsid	i
 80068f4:	f383 8811 	msr	BASEPRI, r3
 80068f8:	f3bf 8f6f 	isb	sy
 80068fc:	f3bf 8f4f 	dsb	sy
 8006900:	b662      	cpsie	i
 8006902:	e7fe      	b.n	8006902 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8006904:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8006906:	b953      	cbnz	r3, 800691e <xTaskPriorityDisinherit+0x3e>
 8006908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800690c:	b672      	cpsid	i
 800690e:	f383 8811 	msr	BASEPRI, r3
 8006912:	f3bf 8f6f 	isb	sy
 8006916:	f3bf 8f4f 	dsb	sy
 800691a:	b662      	cpsie	i
 800691c:	e7fe      	b.n	800691c <xTaskPriorityDisinherit+0x3c>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800691e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
			( pxTCB->uxMutexesHeld )--;
 8006920:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006922:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8006924:	6483      	str	r3, [r0, #72]	; 0x48
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006926:	4291      	cmp	r1, r2
 8006928:	d030      	beq.n	800698c <xTaskPriorityDisinherit+0xac>
 800692a:	bb7b      	cbnz	r3, 800698c <xTaskPriorityDisinherit+0xac>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800692c:	1d07      	adds	r7, r0, #4
 800692e:	4604      	mov	r4, r0
 8006930:	4638      	mov	r0, r7
 8006932:	f7fe fce5 	bl	8005300 <uxListRemove>
 8006936:	b1c8      	cbz	r0, 800696c <xTaskPriorityDisinherit+0x8c>
 8006938:	4816      	ldr	r0, [pc, #88]	; (8006994 <xTaskPriorityDisinherit+0xb4>)
 800693a:	4a17      	ldr	r2, [pc, #92]	; (8006998 <xTaskPriorityDisinherit+0xb8>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800693c:	6c63      	ldr	r3, [r4, #68]	; 0x44
					prvAddTaskToReadyList( pxTCB );
 800693e:	2501      	movs	r5, #1
 8006940:	f8d2 e000 	ldr.w	lr, [r2]
 8006944:	4639      	mov	r1, r7
 8006946:	fa05 f603 	lsl.w	r6, r5, r3
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800694a:	f1c3 0707 	rsb	r7, r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800694e:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8006950:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006954:	ea46 060e 	orr.w	r6, r6, lr
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006958:	61a7      	str	r7, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800695a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800695e:	6016      	str	r6, [r2, #0]
 8006960:	f7fe fca4 	bl	80052ac <vListInsertEnd>
					xReturn = pdTRUE;
 8006964:	4628      	mov	r0, r5
	}
 8006966:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	BaseType_t xReturn = pdFALSE;
 8006968:	2000      	movs	r0, #0
	}
 800696a:	4770      	bx	lr
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800696c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800696e:	4809      	ldr	r0, [pc, #36]	; (8006994 <xTaskPriorityDisinherit+0xb4>)
 8006970:	eb06 0386 	add.w	r3, r6, r6, lsl #2
 8006974:	4a08      	ldr	r2, [pc, #32]	; (8006998 <xTaskPriorityDisinherit+0xb8>)
 8006976:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d1de      	bne.n	800693c <xTaskPriorityDisinherit+0x5c>
 800697e:	2501      	movs	r5, #1
 8006980:	6813      	ldr	r3, [r2, #0]
 8006982:	40b5      	lsls	r5, r6
 8006984:	ea23 0305 	bic.w	r3, r3, r5
 8006988:	6013      	str	r3, [r2, #0]
 800698a:	e7d7      	b.n	800693c <xTaskPriorityDisinherit+0x5c>
	BaseType_t xReturn = pdFALSE;
 800698c:	2000      	movs	r0, #0
 800698e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006990:	20003d3c 	.word	0x20003d3c
 8006994:	20003d48 	.word	0x20003d48
 8006998:	20003de8 	.word	0x20003de8

0800699c <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 800699c:	4b04      	ldr	r3, [pc, #16]	; (80069b0 <pvTaskIncrementMutexHeldCount+0x14>)
 800699e:	681a      	ldr	r2, [r3, #0]
 80069a0:	b11a      	cbz	r2, 80069aa <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 80069a2:	6819      	ldr	r1, [r3, #0]
 80069a4:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 80069a6:	3201      	adds	r2, #1
 80069a8:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 80069aa:	6818      	ldr	r0, [r3, #0]
	}
 80069ac:	4770      	bx	lr
 80069ae:	bf00      	nop
 80069b0:	20003d3c 	.word	0x20003d3c

080069b4 <__libc_init_array>:
 80069b4:	b570      	push	{r4, r5, r6, lr}
 80069b6:	4e0d      	ldr	r6, [pc, #52]	; (80069ec <__libc_init_array+0x38>)
 80069b8:	4c0d      	ldr	r4, [pc, #52]	; (80069f0 <__libc_init_array+0x3c>)
 80069ba:	1ba4      	subs	r4, r4, r6
 80069bc:	10a4      	asrs	r4, r4, #2
 80069be:	2500      	movs	r5, #0
 80069c0:	42a5      	cmp	r5, r4
 80069c2:	d109      	bne.n	80069d8 <__libc_init_array+0x24>
 80069c4:	4e0b      	ldr	r6, [pc, #44]	; (80069f4 <__libc_init_array+0x40>)
 80069c6:	4c0c      	ldr	r4, [pc, #48]	; (80069f8 <__libc_init_array+0x44>)
 80069c8:	f000 fe2a 	bl	8007620 <_init>
 80069cc:	1ba4      	subs	r4, r4, r6
 80069ce:	10a4      	asrs	r4, r4, #2
 80069d0:	2500      	movs	r5, #0
 80069d2:	42a5      	cmp	r5, r4
 80069d4:	d105      	bne.n	80069e2 <__libc_init_array+0x2e>
 80069d6:	bd70      	pop	{r4, r5, r6, pc}
 80069d8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80069dc:	4798      	blx	r3
 80069de:	3501      	adds	r5, #1
 80069e0:	e7ee      	b.n	80069c0 <__libc_init_array+0xc>
 80069e2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80069e6:	4798      	blx	r3
 80069e8:	3501      	adds	r5, #1
 80069ea:	e7f2      	b.n	80069d2 <__libc_init_array+0x1e>
 80069ec:	08007998 	.word	0x08007998
 80069f0:	08007998 	.word	0x08007998
 80069f4:	08007998 	.word	0x08007998
 80069f8:	0800799c 	.word	0x0800799c

080069fc <memcpy>:
 80069fc:	b510      	push	{r4, lr}
 80069fe:	1e43      	subs	r3, r0, #1
 8006a00:	440a      	add	r2, r1
 8006a02:	4291      	cmp	r1, r2
 8006a04:	d100      	bne.n	8006a08 <memcpy+0xc>
 8006a06:	bd10      	pop	{r4, pc}
 8006a08:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a10:	e7f7      	b.n	8006a02 <memcpy+0x6>

08006a12 <memset>:
 8006a12:	4402      	add	r2, r0
 8006a14:	4603      	mov	r3, r0
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d100      	bne.n	8006a1c <memset+0xa>
 8006a1a:	4770      	bx	lr
 8006a1c:	f803 1b01 	strb.w	r1, [r3], #1
 8006a20:	e7f9      	b.n	8006a16 <memset+0x4>
 8006a22:	0000      	movs	r0, r0
 8006a24:	0000      	movs	r0, r0
	...

08006a28 <cos>:
 8006a28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006a2a:	eeb0 7b40 	vmov.f64	d7, d0
 8006a2e:	ee17 3a90 	vmov	r3, s15
 8006a32:	4a19      	ldr	r2, [pc, #100]	; (8006a98 <cos+0x70>)
 8006a34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	dc04      	bgt.n	8006a46 <cos+0x1e>
 8006a3c:	ed9f 1b14 	vldr	d1, [pc, #80]	; 8006a90 <cos+0x68>
 8006a40:	f000 f9aa 	bl	8006d98 <__kernel_cos>
 8006a44:	e004      	b.n	8006a50 <cos+0x28>
 8006a46:	4a15      	ldr	r2, [pc, #84]	; (8006a9c <cos+0x74>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	dd04      	ble.n	8006a56 <cos+0x2e>
 8006a4c:	ee30 0b40 	vsub.f64	d0, d0, d0
 8006a50:	b005      	add	sp, #20
 8006a52:	f85d fb04 	ldr.w	pc, [sp], #4
 8006a56:	4668      	mov	r0, sp
 8006a58:	f000 f85e 	bl	8006b18 <__ieee754_rem_pio2>
 8006a5c:	f000 0003 	and.w	r0, r0, #3
 8006a60:	2801      	cmp	r0, #1
 8006a62:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006a66:	ed9d 0b00 	vldr	d0, [sp]
 8006a6a:	d007      	beq.n	8006a7c <cos+0x54>
 8006a6c:	2802      	cmp	r0, #2
 8006a6e:	d00a      	beq.n	8006a86 <cos+0x5e>
 8006a70:	2800      	cmp	r0, #0
 8006a72:	d0e5      	beq.n	8006a40 <cos+0x18>
 8006a74:	2001      	movs	r0, #1
 8006a76:	f000 fc6f 	bl	8007358 <__kernel_sin>
 8006a7a:	e7e9      	b.n	8006a50 <cos+0x28>
 8006a7c:	f000 fc6c 	bl	8007358 <__kernel_sin>
 8006a80:	eeb1 0b40 	vneg.f64	d0, d0
 8006a84:	e7e4      	b.n	8006a50 <cos+0x28>
 8006a86:	f000 f987 	bl	8006d98 <__kernel_cos>
 8006a8a:	e7f9      	b.n	8006a80 <cos+0x58>
 8006a8c:	f3af 8000 	nop.w
	...
 8006a98:	3fe921fb 	.word	0x3fe921fb
 8006a9c:	7fefffff 	.word	0x7fefffff

08006aa0 <sin>:
 8006aa0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006aa2:	eeb0 7b40 	vmov.f64	d7, d0
 8006aa6:	ee17 3a90 	vmov	r3, s15
 8006aaa:	4a19      	ldr	r2, [pc, #100]	; (8006b10 <sin+0x70>)
 8006aac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	dc05      	bgt.n	8006ac0 <sin+0x20>
 8006ab4:	ed9f 1b14 	vldr	d1, [pc, #80]	; 8006b08 <sin+0x68>
 8006ab8:	2000      	movs	r0, #0
 8006aba:	f000 fc4d 	bl	8007358 <__kernel_sin>
 8006abe:	e004      	b.n	8006aca <sin+0x2a>
 8006ac0:	4a14      	ldr	r2, [pc, #80]	; (8006b14 <sin+0x74>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	dd04      	ble.n	8006ad0 <sin+0x30>
 8006ac6:	ee30 0b40 	vsub.f64	d0, d0, d0
 8006aca:	b005      	add	sp, #20
 8006acc:	f85d fb04 	ldr.w	pc, [sp], #4
 8006ad0:	4668      	mov	r0, sp
 8006ad2:	f000 f821 	bl	8006b18 <__ieee754_rem_pio2>
 8006ad6:	f000 0003 	and.w	r0, r0, #3
 8006ada:	2801      	cmp	r0, #1
 8006adc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006ae0:	ed9d 0b00 	vldr	d0, [sp]
 8006ae4:	d004      	beq.n	8006af0 <sin+0x50>
 8006ae6:	2802      	cmp	r0, #2
 8006ae8:	d005      	beq.n	8006af6 <sin+0x56>
 8006aea:	b950      	cbnz	r0, 8006b02 <sin+0x62>
 8006aec:	2001      	movs	r0, #1
 8006aee:	e7e4      	b.n	8006aba <sin+0x1a>
 8006af0:	f000 f952 	bl	8006d98 <__kernel_cos>
 8006af4:	e7e9      	b.n	8006aca <sin+0x2a>
 8006af6:	2001      	movs	r0, #1
 8006af8:	f000 fc2e 	bl	8007358 <__kernel_sin>
 8006afc:	eeb1 0b40 	vneg.f64	d0, d0
 8006b00:	e7e3      	b.n	8006aca <sin+0x2a>
 8006b02:	f000 f949 	bl	8006d98 <__kernel_cos>
 8006b06:	e7f9      	b.n	8006afc <sin+0x5c>
	...
 8006b10:	3fe921fb 	.word	0x3fe921fb
 8006b14:	7fefffff 	.word	0x7fefffff

08006b18 <__ieee754_rem_pio2>:
 8006b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b1a:	eeb0 7b40 	vmov.f64	d7, d0
 8006b1e:	ee17 5a90 	vmov	r5, s15
 8006b22:	4b97      	ldr	r3, [pc, #604]	; (8006d80 <__ieee754_rem_pio2+0x268>)
 8006b24:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006b28:	429e      	cmp	r6, r3
 8006b2a:	b089      	sub	sp, #36	; 0x24
 8006b2c:	4604      	mov	r4, r0
 8006b2e:	dc07      	bgt.n	8006b40 <__ieee754_rem_pio2+0x28>
 8006b30:	2200      	movs	r2, #0
 8006b32:	2300      	movs	r3, #0
 8006b34:	ed84 0b00 	vstr	d0, [r4]
 8006b38:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006b3c:	2000      	movs	r0, #0
 8006b3e:	e01b      	b.n	8006b78 <__ieee754_rem_pio2+0x60>
 8006b40:	4b90      	ldr	r3, [pc, #576]	; (8006d84 <__ieee754_rem_pio2+0x26c>)
 8006b42:	429e      	cmp	r6, r3
 8006b44:	dc3b      	bgt.n	8006bbe <__ieee754_rem_pio2+0xa6>
 8006b46:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 8006b4a:	2d00      	cmp	r5, #0
 8006b4c:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8006d40 <__ieee754_rem_pio2+0x228>
 8006b50:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 8006b54:	dd19      	ble.n	8006b8a <__ieee754_rem_pio2+0x72>
 8006b56:	ee30 7b46 	vsub.f64	d7, d0, d6
 8006b5a:	429e      	cmp	r6, r3
 8006b5c:	d00e      	beq.n	8006b7c <__ieee754_rem_pio2+0x64>
 8006b5e:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 8006d48 <__ieee754_rem_pio2+0x230>
 8006b62:	ee37 5b46 	vsub.f64	d5, d7, d6
 8006b66:	ee37 7b45 	vsub.f64	d7, d7, d5
 8006b6a:	ed84 5b00 	vstr	d5, [r4]
 8006b6e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006b72:	ed84 7b02 	vstr	d7, [r4, #8]
 8006b76:	2001      	movs	r0, #1
 8006b78:	b009      	add	sp, #36	; 0x24
 8006b7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b7c:	ed9f 6b74 	vldr	d6, [pc, #464]	; 8006d50 <__ieee754_rem_pio2+0x238>
 8006b80:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006b84:	ed9f 6b74 	vldr	d6, [pc, #464]	; 8006d58 <__ieee754_rem_pio2+0x240>
 8006b88:	e7eb      	b.n	8006b62 <__ieee754_rem_pio2+0x4a>
 8006b8a:	429e      	cmp	r6, r3
 8006b8c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8006b90:	d00e      	beq.n	8006bb0 <__ieee754_rem_pio2+0x98>
 8006b92:	ed9f 6b6d 	vldr	d6, [pc, #436]	; 8006d48 <__ieee754_rem_pio2+0x230>
 8006b96:	ee37 5b06 	vadd.f64	d5, d7, d6
 8006b9a:	ee37 7b45 	vsub.f64	d7, d7, d5
 8006b9e:	ed84 5b00 	vstr	d5, [r4]
 8006ba2:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006ba6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006baa:	ed84 7b02 	vstr	d7, [r4, #8]
 8006bae:	e7e3      	b.n	8006b78 <__ieee754_rem_pio2+0x60>
 8006bb0:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8006d50 <__ieee754_rem_pio2+0x238>
 8006bb4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006bb8:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8006d58 <__ieee754_rem_pio2+0x240>
 8006bbc:	e7eb      	b.n	8006b96 <__ieee754_rem_pio2+0x7e>
 8006bbe:	4b72      	ldr	r3, [pc, #456]	; (8006d88 <__ieee754_rem_pio2+0x270>)
 8006bc0:	429e      	cmp	r6, r3
 8006bc2:	dc6e      	bgt.n	8006ca2 <__ieee754_rem_pio2+0x18a>
 8006bc4:	f000 fc20 	bl	8007408 <fabs>
 8006bc8:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8006bcc:	ed9f 6b64 	vldr	d6, [pc, #400]	; 8006d60 <__ieee754_rem_pio2+0x248>
 8006bd0:	eea0 7b06 	vfma.f64	d7, d0, d6
 8006bd4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8006bd8:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006bdc:	ee17 0a90 	vmov	r0, s15
 8006be0:	eeb1 5b44 	vneg.f64	d5, d4
 8006be4:	ed9f 7b56 	vldr	d7, [pc, #344]	; 8006d40 <__ieee754_rem_pio2+0x228>
 8006be8:	eea5 0b07 	vfma.f64	d0, d5, d7
 8006bec:	ed9f 7b56 	vldr	d7, [pc, #344]	; 8006d48 <__ieee754_rem_pio2+0x230>
 8006bf0:	281f      	cmp	r0, #31
 8006bf2:	ee24 7b07 	vmul.f64	d7, d4, d7
 8006bf6:	ee30 6b47 	vsub.f64	d6, d0, d7
 8006bfa:	dc1b      	bgt.n	8006c34 <__ieee754_rem_pio2+0x11c>
 8006bfc:	1e42      	subs	r2, r0, #1
 8006bfe:	4b63      	ldr	r3, [pc, #396]	; (8006d8c <__ieee754_rem_pio2+0x274>)
 8006c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c04:	429e      	cmp	r6, r3
 8006c06:	d015      	beq.n	8006c34 <__ieee754_rem_pio2+0x11c>
 8006c08:	ed84 6b00 	vstr	d6, [r4]
 8006c0c:	ed94 6b00 	vldr	d6, [r4]
 8006c10:	2d00      	cmp	r5, #0
 8006c12:	ee30 0b46 	vsub.f64	d0, d0, d6
 8006c16:	ee30 7b47 	vsub.f64	d7, d0, d7
 8006c1a:	ed84 7b02 	vstr	d7, [r4, #8]
 8006c1e:	daab      	bge.n	8006b78 <__ieee754_rem_pio2+0x60>
 8006c20:	eeb1 6b46 	vneg.f64	d6, d6
 8006c24:	ed84 6b00 	vstr	d6, [r4]
 8006c28:	eeb1 7b47 	vneg.f64	d7, d7
 8006c2c:	4240      	negs	r0, r0
 8006c2e:	ed84 7b02 	vstr	d7, [r4, #8]
 8006c32:	e7a1      	b.n	8006b78 <__ieee754_rem_pio2+0x60>
 8006c34:	ee16 3a90 	vmov	r3, s13
 8006c38:	1536      	asrs	r6, r6, #20
 8006c3a:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8006c3e:	1af3      	subs	r3, r6, r3
 8006c40:	2b10      	cmp	r3, #16
 8006c42:	ed84 6b00 	vstr	d6, [r4]
 8006c46:	dde1      	ble.n	8006c0c <__ieee754_rem_pio2+0xf4>
 8006c48:	eeb0 6b40 	vmov.f64	d6, d0
 8006c4c:	ed9f 3b40 	vldr	d3, [pc, #256]	; 8006d50 <__ieee754_rem_pio2+0x238>
 8006c50:	eea5 6b03 	vfma.f64	d6, d5, d3
 8006c54:	ee30 7b46 	vsub.f64	d7, d0, d6
 8006c58:	eea5 7b03 	vfma.f64	d7, d5, d3
 8006c5c:	ed9f 3b3e 	vldr	d3, [pc, #248]	; 8006d58 <__ieee754_rem_pio2+0x240>
 8006c60:	ee94 7b03 	vfnms.f64	d7, d4, d3
 8006c64:	ee36 3b47 	vsub.f64	d3, d6, d7
 8006c68:	ee13 3a90 	vmov	r3, s7
 8006c6c:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8006c70:	1af6      	subs	r6, r6, r3
 8006c72:	2e31      	cmp	r6, #49	; 0x31
 8006c74:	ed84 3b00 	vstr	d3, [r4]
 8006c78:	dd10      	ble.n	8006c9c <__ieee754_rem_pio2+0x184>
 8006c7a:	eeb0 0b46 	vmov.f64	d0, d6
 8006c7e:	ed9f 3b3a 	vldr	d3, [pc, #232]	; 8006d68 <__ieee754_rem_pio2+0x250>
 8006c82:	eea5 0b03 	vfma.f64	d0, d5, d3
 8006c86:	ee36 7b40 	vsub.f64	d7, d6, d0
 8006c8a:	ed9f 6b39 	vldr	d6, [pc, #228]	; 8006d70 <__ieee754_rem_pio2+0x258>
 8006c8e:	eea5 7b03 	vfma.f64	d7, d5, d3
 8006c92:	ee94 7b06 	vfnms.f64	d7, d4, d6
 8006c96:	ee30 6b47 	vsub.f64	d6, d0, d7
 8006c9a:	e7b5      	b.n	8006c08 <__ieee754_rem_pio2+0xf0>
 8006c9c:	eeb0 0b46 	vmov.f64	d0, d6
 8006ca0:	e7b4      	b.n	8006c0c <__ieee754_rem_pio2+0xf4>
 8006ca2:	4b3b      	ldr	r3, [pc, #236]	; (8006d90 <__ieee754_rem_pio2+0x278>)
 8006ca4:	429e      	cmp	r6, r3
 8006ca6:	dd06      	ble.n	8006cb6 <__ieee754_rem_pio2+0x19e>
 8006ca8:	ee30 7b40 	vsub.f64	d7, d0, d0
 8006cac:	ed80 7b02 	vstr	d7, [r0, #8]
 8006cb0:	ed80 7b00 	vstr	d7, [r0]
 8006cb4:	e742      	b.n	8006b3c <__ieee754_rem_pio2+0x24>
 8006cb6:	ee10 3a10 	vmov	r3, s0
 8006cba:	1532      	asrs	r2, r6, #20
 8006cbc:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8006cc6:	ec41 0b17 	vmov	d7, r0, r1
 8006cca:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8006cce:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 8006d78 <__ieee754_rem_pio2+0x260>
 8006cd2:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8006cd6:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006cda:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006cde:	ee27 7b05 	vmul.f64	d7, d7, d5
 8006ce2:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8006ce6:	a908      	add	r1, sp, #32
 8006ce8:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8006cec:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006cf0:	ed8d 6b04 	vstr	d6, [sp, #16]
 8006cf4:	ee27 7b05 	vmul.f64	d7, d7, d5
 8006cf8:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006cfc:	2303      	movs	r3, #3
 8006cfe:	ed31 7b02 	vldmdb	r1!, {d7}
 8006d02:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d0a:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 8006d0e:	d013      	beq.n	8006d38 <__ieee754_rem_pio2+0x220>
 8006d10:	4920      	ldr	r1, [pc, #128]	; (8006d94 <__ieee754_rem_pio2+0x27c>)
 8006d12:	9101      	str	r1, [sp, #4]
 8006d14:	2102      	movs	r1, #2
 8006d16:	9100      	str	r1, [sp, #0]
 8006d18:	a802      	add	r0, sp, #8
 8006d1a:	4621      	mov	r1, r4
 8006d1c:	f000 f8a8 	bl	8006e70 <__kernel_rem_pio2>
 8006d20:	2d00      	cmp	r5, #0
 8006d22:	f6bf af29 	bge.w	8006b78 <__ieee754_rem_pio2+0x60>
 8006d26:	ed94 7b00 	vldr	d7, [r4]
 8006d2a:	eeb1 7b47 	vneg.f64	d7, d7
 8006d2e:	ed84 7b00 	vstr	d7, [r4]
 8006d32:	ed94 7b02 	vldr	d7, [r4, #8]
 8006d36:	e777      	b.n	8006c28 <__ieee754_rem_pio2+0x110>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	e7e0      	b.n	8006cfe <__ieee754_rem_pio2+0x1e6>
 8006d3c:	f3af 8000 	nop.w
 8006d40:	54400000 	.word	0x54400000
 8006d44:	3ff921fb 	.word	0x3ff921fb
 8006d48:	1a626331 	.word	0x1a626331
 8006d4c:	3dd0b461 	.word	0x3dd0b461
 8006d50:	1a600000 	.word	0x1a600000
 8006d54:	3dd0b461 	.word	0x3dd0b461
 8006d58:	2e037073 	.word	0x2e037073
 8006d5c:	3ba3198a 	.word	0x3ba3198a
 8006d60:	6dc9c883 	.word	0x6dc9c883
 8006d64:	3fe45f30 	.word	0x3fe45f30
 8006d68:	2e000000 	.word	0x2e000000
 8006d6c:	3ba3198a 	.word	0x3ba3198a
 8006d70:	252049c1 	.word	0x252049c1
 8006d74:	397b839a 	.word	0x397b839a
 8006d78:	00000000 	.word	0x00000000
 8006d7c:	41700000 	.word	0x41700000
 8006d80:	3fe921fb 	.word	0x3fe921fb
 8006d84:	4002d97b 	.word	0x4002d97b
 8006d88:	413921fb 	.word	0x413921fb
 8006d8c:	080077b8 	.word	0x080077b8
 8006d90:	7fefffff 	.word	0x7fefffff
 8006d94:	08007838 	.word	0x08007838

08006d98 <__kernel_cos>:
 8006d98:	ee10 1a90 	vmov	r1, s1
 8006d9c:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8006da0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006da4:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8006da8:	da05      	bge.n	8006db6 <__kernel_cos+0x1e>
 8006daa:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8006dae:	ee17 3a90 	vmov	r3, s15
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d03d      	beq.n	8006e32 <__kernel_cos+0x9a>
 8006db6:	ee20 6b00 	vmul.f64	d6, d0, d0
 8006dba:	ee20 1b01 	vmul.f64	d1, d0, d1
 8006dbe:	ed9f 7b1e 	vldr	d7, [pc, #120]	; 8006e38 <__kernel_cos+0xa0>
 8006dc2:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8006dc6:	ed9f 4b1e 	vldr	d4, [pc, #120]	; 8006e40 <__kernel_cos+0xa8>
 8006dca:	eea6 4b07 	vfma.f64	d4, d6, d7
 8006dce:	ed9f 7b1e 	vldr	d7, [pc, #120]	; 8006e48 <__kernel_cos+0xb0>
 8006dd2:	eea6 7b04 	vfma.f64	d7, d6, d4
 8006dd6:	ed9f 4b1e 	vldr	d4, [pc, #120]	; 8006e50 <__kernel_cos+0xb8>
 8006dda:	eea6 4b07 	vfma.f64	d4, d6, d7
 8006dde:	ed9f 7b1e 	vldr	d7, [pc, #120]	; 8006e58 <__kernel_cos+0xc0>
 8006de2:	4b21      	ldr	r3, [pc, #132]	; (8006e68 <__kernel_cos+0xd0>)
 8006de4:	eea6 7b04 	vfma.f64	d7, d6, d4
 8006de8:	ed9f 4b1d 	vldr	d4, [pc, #116]	; 8006e60 <__kernel_cos+0xc8>
 8006dec:	4299      	cmp	r1, r3
 8006dee:	eea6 4b07 	vfma.f64	d4, d6, d7
 8006df2:	ee24 4b06 	vmul.f64	d4, d4, d6
 8006df6:	dc06      	bgt.n	8006e06 <__kernel_cos+0x6e>
 8006df8:	ee96 1b04 	vfnms.f64	d1, d6, d4
 8006dfc:	ee96 1b03 	vfnms.f64	d1, d6, d3
 8006e00:	ee35 0b41 	vsub.f64	d0, d5, d1
 8006e04:	4770      	bx	lr
 8006e06:	4b19      	ldr	r3, [pc, #100]	; (8006e6c <__kernel_cos+0xd4>)
 8006e08:	4299      	cmp	r1, r3
 8006e0a:	dc0f      	bgt.n	8006e2c <__kernel_cos+0x94>
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 8006e12:	ec43 2b17 	vmov	d7, r2, r3
 8006e16:	ee35 5b47 	vsub.f64	d5, d5, d7
 8006e1a:	ee96 1b04 	vfnms.f64	d1, d6, d4
 8006e1e:	ee96 7b03 	vfnms.f64	d7, d6, d3
 8006e22:	ee37 0b41 	vsub.f64	d0, d7, d1
 8006e26:	ee35 0b40 	vsub.f64	d0, d5, d0
 8006e2a:	4770      	bx	lr
 8006e2c:	eeb5 7b02 	vmov.f64	d7, #82	; 0x3e900000  0.2812500
 8006e30:	e7f1      	b.n	8006e16 <__kernel_cos+0x7e>
 8006e32:	eeb0 0b45 	vmov.f64	d0, d5
 8006e36:	4770      	bx	lr
 8006e38:	be8838d4 	.word	0xbe8838d4
 8006e3c:	bda8fae9 	.word	0xbda8fae9
 8006e40:	bdb4b1c4 	.word	0xbdb4b1c4
 8006e44:	3e21ee9e 	.word	0x3e21ee9e
 8006e48:	809c52ad 	.word	0x809c52ad
 8006e4c:	be927e4f 	.word	0xbe927e4f
 8006e50:	19cb1590 	.word	0x19cb1590
 8006e54:	3efa01a0 	.word	0x3efa01a0
 8006e58:	16c15177 	.word	0x16c15177
 8006e5c:	bf56c16c 	.word	0xbf56c16c
 8006e60:	5555554c 	.word	0x5555554c
 8006e64:	3fa55555 	.word	0x3fa55555
 8006e68:	3fd33332 	.word	0x3fd33332
 8006e6c:	3fe90000 	.word	0x3fe90000

08006e70 <__kernel_rem_pio2>:
 8006e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e74:	ed2d 8b06 	vpush	{d8-d10}
 8006e78:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 8006e7c:	468b      	mov	fp, r1
 8006e7e:	9301      	str	r3, [sp, #4]
 8006e80:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8006e82:	4bcf      	ldr	r3, [pc, #828]	; (80071c0 <__kernel_rem_pio2+0x350>)
 8006e84:	9002      	str	r0, [sp, #8]
 8006e86:	f853 a021 	ldr.w	sl, [r3, r1, lsl #2]
 8006e8a:	9b01      	ldr	r3, [sp, #4]
 8006e8c:	9ca3      	ldr	r4, [sp, #652]	; 0x28c
 8006e8e:	3b01      	subs	r3, #1
 8006e90:	1ed0      	subs	r0, r2, #3
 8006e92:	2518      	movs	r5, #24
 8006e94:	ed9f 6bc4 	vldr	d6, [pc, #784]	; 80071a8 <__kernel_rem_pio2+0x338>
 8006e98:	fb90 f0f5 	sdiv	r0, r0, r5
 8006e9c:	f06f 0517 	mvn.w	r5, #23
 8006ea0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006ea4:	fb00 5505 	mla	r5, r0, r5, r5
 8006ea8:	1ac7      	subs	r7, r0, r3
 8006eaa:	4415      	add	r5, r2
 8006eac:	eb0a 0e03 	add.w	lr, sl, r3
 8006eb0:	ae1a      	add	r6, sp, #104	; 0x68
 8006eb2:	eb04 0c87 	add.w	ip, r4, r7, lsl #2
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	4572      	cmp	r2, lr
 8006eba:	dd0f      	ble.n	8006edc <__kernel_rem_pio2+0x6c>
 8006ebc:	f50d 7ed4 	add.w	lr, sp, #424	; 0x1a8
 8006ec0:	2600      	movs	r6, #0
 8006ec2:	4556      	cmp	r6, sl
 8006ec4:	dc27      	bgt.n	8006f16 <__kernel_rem_pio2+0xa6>
 8006ec6:	9a01      	ldr	r2, [sp, #4]
 8006ec8:	9f02      	ldr	r7, [sp, #8]
 8006eca:	4432      	add	r2, r6
 8006ecc:	a91a      	add	r1, sp, #104	; 0x68
 8006ece:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8006ed2:	ed9f 7bb5 	vldr	d7, [pc, #724]	; 80071a8 <__kernel_rem_pio2+0x338>
 8006ed6:	f04f 0c00 	mov.w	ip, #0
 8006eda:	e016      	b.n	8006f0a <__kernel_rem_pio2+0x9a>
 8006edc:	42d7      	cmn	r7, r2
 8006ede:	d409      	bmi.n	8006ef4 <__kernel_rem_pio2+0x84>
 8006ee0:	f85c 1022 	ldr.w	r1, [ip, r2, lsl #2]
 8006ee4:	ee07 1a90 	vmov	s15, r1
 8006ee8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006eec:	eca6 7b02 	vstmia	r6!, {d7}
 8006ef0:	3201      	adds	r2, #1
 8006ef2:	e7e1      	b.n	8006eb8 <__kernel_rem_pio2+0x48>
 8006ef4:	eeb0 7b46 	vmov.f64	d7, d6
 8006ef8:	e7f8      	b.n	8006eec <__kernel_rem_pio2+0x7c>
 8006efa:	ecb7 5b02 	vldmia	r7!, {d5}
 8006efe:	ed32 6b02 	vldmdb	r2!, {d6}
 8006f02:	f10c 0c01 	add.w	ip, ip, #1
 8006f06:	eea5 7b06 	vfma.f64	d7, d5, d6
 8006f0a:	459c      	cmp	ip, r3
 8006f0c:	ddf5      	ble.n	8006efa <__kernel_rem_pio2+0x8a>
 8006f0e:	ecae 7b02 	vstmia	lr!, {d7}
 8006f12:	3601      	adds	r6, #1
 8006f14:	e7d5      	b.n	8006ec2 <__kernel_rem_pio2+0x52>
 8006f16:	aa06      	add	r2, sp, #24
 8006f18:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006f1c:	ed9f 9ba4 	vldr	d9, [pc, #656]	; 80071b0 <__kernel_rem_pio2+0x340>
 8006f20:	ed9f aba5 	vldr	d10, [pc, #660]	; 80071b8 <__kernel_rem_pio2+0x348>
 8006f24:	9204      	str	r2, [sp, #16]
 8006f26:	eb04 0280 	add.w	r2, r4, r0, lsl #2
 8006f2a:	9203      	str	r2, [sp, #12]
 8006f2c:	4657      	mov	r7, sl
 8006f2e:	aa92      	add	r2, sp, #584	; 0x248
 8006f30:	f107 5800 	add.w	r8, r7, #536870912	; 0x20000000
 8006f34:	eb02 02c7 	add.w	r2, r2, r7, lsl #3
 8006f38:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8006f3c:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 8006f40:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 8006f44:	aa92      	add	r2, sp, #584	; 0x248
 8006f46:	eb02 0008 	add.w	r0, r2, r8
 8006f4a:	3898      	subs	r0, #152	; 0x98
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	1abc      	subs	r4, r7, r2
 8006f50:	2c00      	cmp	r4, #0
 8006f52:	dc4c      	bgt.n	8006fee <__kernel_rem_pio2+0x17e>
 8006f54:	4628      	mov	r0, r5
 8006f56:	9305      	str	r3, [sp, #20]
 8006f58:	f000 fad6 	bl	8007508 <scalbn>
 8006f5c:	eeb0 8b40 	vmov.f64	d8, d0
 8006f60:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 8006f64:	ee28 0b00 	vmul.f64	d0, d8, d0
 8006f68:	f000 fa56 	bl	8007418 <floor>
 8006f6c:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8006f70:	eea0 8b47 	vfms.f64	d8, d0, d7
 8006f74:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8006f78:	2d00      	cmp	r5, #0
 8006f7a:	ee17 9a90 	vmov	r9, s15
 8006f7e:	9b05      	ldr	r3, [sp, #20]
 8006f80:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006f84:	ee38 8b47 	vsub.f64	d8, d8, d7
 8006f88:	dd46      	ble.n	8007018 <__kernel_rem_pio2+0x1a8>
 8006f8a:	1e78      	subs	r0, r7, #1
 8006f8c:	aa06      	add	r2, sp, #24
 8006f8e:	f1c5 0418 	rsb	r4, r5, #24
 8006f92:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8006f96:	fa46 f204 	asr.w	r2, r6, r4
 8006f9a:	4491      	add	r9, r2
 8006f9c:	40a2      	lsls	r2, r4
 8006f9e:	1ab6      	subs	r6, r6, r2
 8006fa0:	aa06      	add	r2, sp, #24
 8006fa2:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 8006fa6:	f1c5 0217 	rsb	r2, r5, #23
 8006faa:	4116      	asrs	r6, r2
 8006fac:	2e00      	cmp	r6, #0
 8006fae:	dd42      	ble.n	8007036 <__kernel_rem_pio2+0x1c6>
 8006fb0:	2400      	movs	r4, #0
 8006fb2:	f109 0901 	add.w	r9, r9, #1
 8006fb6:	4620      	mov	r0, r4
 8006fb8:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 8006fbc:	42a7      	cmp	r7, r4
 8006fbe:	dc75      	bgt.n	80070ac <__kernel_rem_pio2+0x23c>
 8006fc0:	2d00      	cmp	r5, #0
 8006fc2:	dd05      	ble.n	8006fd0 <__kernel_rem_pio2+0x160>
 8006fc4:	2d01      	cmp	r5, #1
 8006fc6:	f000 8086 	beq.w	80070d6 <__kernel_rem_pio2+0x266>
 8006fca:	2d02      	cmp	r5, #2
 8006fcc:	f000 808d 	beq.w	80070ea <__kernel_rem_pio2+0x27a>
 8006fd0:	2e02      	cmp	r6, #2
 8006fd2:	d130      	bne.n	8007036 <__kernel_rem_pio2+0x1c6>
 8006fd4:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8006fd8:	ee30 8b48 	vsub.f64	d8, d0, d8
 8006fdc:	b358      	cbz	r0, 8007036 <__kernel_rem_pio2+0x1c6>
 8006fde:	4628      	mov	r0, r5
 8006fe0:	9305      	str	r3, [sp, #20]
 8006fe2:	f000 fa91 	bl	8007508 <scalbn>
 8006fe6:	9b05      	ldr	r3, [sp, #20]
 8006fe8:	ee38 8b40 	vsub.f64	d8, d8, d0
 8006fec:	e023      	b.n	8007036 <__kernel_rem_pio2+0x1c6>
 8006fee:	ee20 7b09 	vmul.f64	d7, d0, d9
 8006ff2:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8006ff6:	ac06      	add	r4, sp, #24
 8006ff8:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8006ffc:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8007000:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8007004:	ee10 1a10 	vmov	r1, s0
 8007008:	ed30 0b02 	vldmdb	r0!, {d0}
 800700c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8007010:	ee37 0b00 	vadd.f64	d0, d7, d0
 8007014:	3201      	adds	r2, #1
 8007016:	e79a      	b.n	8006f4e <__kernel_rem_pio2+0xde>
 8007018:	d105      	bne.n	8007026 <__kernel_rem_pio2+0x1b6>
 800701a:	1e7a      	subs	r2, r7, #1
 800701c:	a906      	add	r1, sp, #24
 800701e:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8007022:	15f6      	asrs	r6, r6, #23
 8007024:	e7c2      	b.n	8006fac <__kernel_rem_pio2+0x13c>
 8007026:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800702a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800702e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007032:	da39      	bge.n	80070a8 <__kernel_rem_pio2+0x238>
 8007034:	2600      	movs	r6, #0
 8007036:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800703a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800703e:	f040 808e 	bne.w	800715e <__kernel_rem_pio2+0x2ee>
 8007042:	1e7c      	subs	r4, r7, #1
 8007044:	4620      	mov	r0, r4
 8007046:	2200      	movs	r2, #0
 8007048:	4550      	cmp	r0, sl
 800704a:	da55      	bge.n	80070f8 <__kernel_rem_pio2+0x288>
 800704c:	2a00      	cmp	r2, #0
 800704e:	d164      	bne.n	800711a <__kernel_rem_pio2+0x2aa>
 8007050:	2401      	movs	r4, #1
 8007052:	f06f 0003 	mvn.w	r0, #3
 8007056:	fb00 f204 	mul.w	r2, r0, r4
 800705a:	9904      	ldr	r1, [sp, #16]
 800705c:	588a      	ldr	r2, [r1, r2]
 800705e:	2a00      	cmp	r2, #0
 8007060:	d050      	beq.n	8007104 <__kernel_rem_pio2+0x294>
 8007062:	aa92      	add	r2, sp, #584	; 0x248
 8007064:	4490      	add	r8, r2
 8007066:	9a01      	ldr	r2, [sp, #4]
 8007068:	a91a      	add	r1, sp, #104	; 0x68
 800706a:	443a      	add	r2, r7
 800706c:	1c78      	adds	r0, r7, #1
 800706e:	f1a8 0890 	sub.w	r8, r8, #144	; 0x90
 8007072:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8007076:	4427      	add	r7, r4
 8007078:	42b8      	cmp	r0, r7
 800707a:	f73f af58 	bgt.w	8006f2e <__kernel_rem_pio2+0xbe>
 800707e:	9903      	ldr	r1, [sp, #12]
 8007080:	9e02      	ldr	r6, [sp, #8]
 8007082:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8007086:	9105      	str	r1, [sp, #20]
 8007088:	ee07 1a90 	vmov	s15, r1
 800708c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007090:	2400      	movs	r4, #0
 8007092:	eca2 7b02 	vstmia	r2!, {d7}
 8007096:	ed9f 7b44 	vldr	d7, [pc, #272]	; 80071a8 <__kernel_rem_pio2+0x338>
 800709a:	4696      	mov	lr, r2
 800709c:	429c      	cmp	r4, r3
 800709e:	dd33      	ble.n	8007108 <__kernel_rem_pio2+0x298>
 80070a0:	eca8 7b02 	vstmia	r8!, {d7}
 80070a4:	3001      	adds	r0, #1
 80070a6:	e7e7      	b.n	8007078 <__kernel_rem_pio2+0x208>
 80070a8:	2602      	movs	r6, #2
 80070aa:	e781      	b.n	8006fb0 <__kernel_rem_pio2+0x140>
 80070ac:	aa06      	add	r2, sp, #24
 80070ae:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 80070b2:	b948      	cbnz	r0, 80070c8 <__kernel_rem_pio2+0x258>
 80070b4:	b12a      	cbz	r2, 80070c2 <__kernel_rem_pio2+0x252>
 80070b6:	a906      	add	r1, sp, #24
 80070b8:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 80070bc:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 80070c0:	2201      	movs	r2, #1
 80070c2:	3401      	adds	r4, #1
 80070c4:	4610      	mov	r0, r2
 80070c6:	e779      	b.n	8006fbc <__kernel_rem_pio2+0x14c>
 80070c8:	a906      	add	r1, sp, #24
 80070ca:	ebae 0202 	sub.w	r2, lr, r2
 80070ce:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 80070d2:	4602      	mov	r2, r0
 80070d4:	e7f5      	b.n	80070c2 <__kernel_rem_pio2+0x252>
 80070d6:	1e7c      	subs	r4, r7, #1
 80070d8:	aa06      	add	r2, sp, #24
 80070da:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 80070de:	f3c2 0216 	ubfx	r2, r2, #0, #23
 80070e2:	a906      	add	r1, sp, #24
 80070e4:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 80070e8:	e772      	b.n	8006fd0 <__kernel_rem_pio2+0x160>
 80070ea:	1e7c      	subs	r4, r7, #1
 80070ec:	aa06      	add	r2, sp, #24
 80070ee:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 80070f2:	f3c2 0215 	ubfx	r2, r2, #0, #22
 80070f6:	e7f4      	b.n	80070e2 <__kernel_rem_pio2+0x272>
 80070f8:	a906      	add	r1, sp, #24
 80070fa:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80070fe:	3801      	subs	r0, #1
 8007100:	430a      	orrs	r2, r1
 8007102:	e7a1      	b.n	8007048 <__kernel_rem_pio2+0x1d8>
 8007104:	3401      	adds	r4, #1
 8007106:	e7a6      	b.n	8007056 <__kernel_rem_pio2+0x1e6>
 8007108:	ecb6 5b02 	vldmia	r6!, {d5}
 800710c:	ed3e 6b02 	vldmdb	lr!, {d6}
 8007110:	3401      	adds	r4, #1
 8007112:	eea5 7b06 	vfma.f64	d7, d5, d6
 8007116:	e7c1      	b.n	800709c <__kernel_rem_pio2+0x22c>
 8007118:	3c01      	subs	r4, #1
 800711a:	ab06      	add	r3, sp, #24
 800711c:	3d18      	subs	r5, #24
 800711e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d0f8      	beq.n	8007118 <__kernel_rem_pio2+0x2a8>
 8007126:	4628      	mov	r0, r5
 8007128:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800712c:	f000 f9ec 	bl	8007508 <scalbn>
 8007130:	00e3      	lsls	r3, r4, #3
 8007132:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 80071b0 <__kernel_rem_pio2+0x340>
 8007136:	aa6a      	add	r2, sp, #424	; 0x1a8
 8007138:	3308      	adds	r3, #8
 800713a:	18d0      	adds	r0, r2, r3
 800713c:	4622      	mov	r2, r4
 800713e:	2a00      	cmp	r2, #0
 8007140:	da4b      	bge.n	80071da <__kernel_rem_pio2+0x36a>
 8007142:	f50d 7e84 	add.w	lr, sp, #264	; 0x108
 8007146:	2200      	movs	r2, #0
 8007148:	4677      	mov	r7, lr
 800714a:	1aa5      	subs	r5, r4, r2
 800714c:	d464      	bmi.n	8007218 <__kernel_rem_pio2+0x3a8>
 800714e:	a86a      	add	r0, sp, #424	; 0x1a8
 8007150:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
 8007154:	491b      	ldr	r1, [pc, #108]	; (80071c4 <__kernel_rem_pio2+0x354>)
 8007156:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80071a8 <__kernel_rem_pio2+0x338>
 800715a:	2000      	movs	r0, #0
 800715c:	e054      	b.n	8007208 <__kernel_rem_pio2+0x398>
 800715e:	4268      	negs	r0, r5
 8007160:	eeb0 0b48 	vmov.f64	d0, d8
 8007164:	f000 f9d0 	bl	8007508 <scalbn>
 8007168:	ed9f 6b13 	vldr	d6, [pc, #76]	; 80071b8 <__kernel_rem_pio2+0x348>
 800716c:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8007170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007174:	db28      	blt.n	80071c8 <__kernel_rem_pio2+0x358>
 8007176:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80071b0 <__kernel_rem_pio2+0x340>
 800717a:	ee20 7b07 	vmul.f64	d7, d0, d7
 800717e:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8007182:	aa06      	add	r2, sp, #24
 8007184:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8007188:	eea5 0b46 	vfms.f64	d0, d5, d6
 800718c:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8007190:	1c7c      	adds	r4, r7, #1
 8007192:	ee10 3a10 	vmov	r3, s0
 8007196:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
 800719a:	ee17 3a10 	vmov	r3, s14
 800719e:	3518      	adds	r5, #24
 80071a0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80071a4:	e7bf      	b.n	8007126 <__kernel_rem_pio2+0x2b6>
 80071a6:	bf00      	nop
	...
 80071b4:	3e700000 	.word	0x3e700000
 80071b8:	00000000 	.word	0x00000000
 80071bc:	41700000 	.word	0x41700000
 80071c0:	08007980 	.word	0x08007980
 80071c4:	08007940 	.word	0x08007940
 80071c8:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80071cc:	aa06      	add	r2, sp, #24
 80071ce:	ee10 3a10 	vmov	r3, s0
 80071d2:	463c      	mov	r4, r7
 80071d4:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
 80071d8:	e7a5      	b.n	8007126 <__kernel_rem_pio2+0x2b6>
 80071da:	a906      	add	r1, sp, #24
 80071dc:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80071e0:	9101      	str	r1, [sp, #4]
 80071e2:	ee07 1a90 	vmov	s15, r1
 80071e6:	3a01      	subs	r2, #1
 80071e8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80071ec:	ee27 7b00 	vmul.f64	d7, d7, d0
 80071f0:	ee20 0b06 	vmul.f64	d0, d0, d6
 80071f4:	ed20 7b02 	vstmdb	r0!, {d7}
 80071f8:	e7a1      	b.n	800713e <__kernel_rem_pio2+0x2ce>
 80071fa:	ecb1 5b02 	vldmia	r1!, {d5}
 80071fe:	ecb5 6b02 	vldmia	r5!, {d6}
 8007202:	3001      	adds	r0, #1
 8007204:	eea5 7b06 	vfma.f64	d7, d5, d6
 8007208:	4550      	cmp	r0, sl
 800720a:	dc01      	bgt.n	8007210 <__kernel_rem_pio2+0x3a0>
 800720c:	4290      	cmp	r0, r2
 800720e:	ddf4      	ble.n	80071fa <__kernel_rem_pio2+0x38a>
 8007210:	ecae 7b02 	vstmia	lr!, {d7}
 8007214:	3201      	adds	r2, #1
 8007216:	e798      	b.n	800714a <__kernel_rem_pio2+0x2da>
 8007218:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 800721a:	2a03      	cmp	r2, #3
 800721c:	d843      	bhi.n	80072a6 <__kernel_rem_pio2+0x436>
 800721e:	e8df f002 	tbb	[pc, r2]
 8007222:	1d37      	.short	0x1d37
 8007224:	021d      	.short	0x021d
 8007226:	aa42      	add	r2, sp, #264	; 0x108
 8007228:	4413      	add	r3, r2
 800722a:	461a      	mov	r2, r3
 800722c:	4620      	mov	r0, r4
 800722e:	2800      	cmp	r0, #0
 8007230:	dc56      	bgt.n	80072e0 <__kernel_rem_pio2+0x470>
 8007232:	461a      	mov	r2, r3
 8007234:	4620      	mov	r0, r4
 8007236:	2801      	cmp	r0, #1
 8007238:	dc62      	bgt.n	8007300 <__kernel_rem_pio2+0x490>
 800723a:	ed9f 7b45 	vldr	d7, [pc, #276]	; 8007350 <__kernel_rem_pio2+0x4e0>
 800723e:	2c01      	cmp	r4, #1
 8007240:	dc6e      	bgt.n	8007320 <__kernel_rem_pio2+0x4b0>
 8007242:	2e00      	cmp	r6, #0
 8007244:	d172      	bne.n	800732c <__kernel_rem_pio2+0x4bc>
 8007246:	e9dd 2342 	ldrd	r2, r3, [sp, #264]	; 0x108
 800724a:	e9cb 2300 	strd	r2, r3, [fp]
 800724e:	e9dd 2344 	ldrd	r2, r3, [sp, #272]	; 0x110
 8007252:	e9cb 2302 	strd	r2, r3, [fp, #8]
 8007256:	ed8b 7b04 	vstr	d7, [fp, #16]
 800725a:	e024      	b.n	80072a6 <__kernel_rem_pio2+0x436>
 800725c:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8007350 <__kernel_rem_pio2+0x4e0>
 8007260:	aa42      	add	r2, sp, #264	; 0x108
 8007262:	4413      	add	r3, r2
 8007264:	4622      	mov	r2, r4
 8007266:	2a00      	cmp	r2, #0
 8007268:	da2b      	bge.n	80072c2 <__kernel_rem_pio2+0x452>
 800726a:	b386      	cbz	r6, 80072ce <__kernel_rem_pio2+0x45e>
 800726c:	eeb1 7b46 	vneg.f64	d7, d6
 8007270:	ed8b 7b00 	vstr	d7, [fp]
 8007274:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 8007278:	aa44      	add	r2, sp, #272	; 0x110
 800727a:	2301      	movs	r3, #1
 800727c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007280:	429c      	cmp	r4, r3
 8007282:	da27      	bge.n	80072d4 <__kernel_rem_pio2+0x464>
 8007284:	b10e      	cbz	r6, 800728a <__kernel_rem_pio2+0x41a>
 8007286:	eeb1 7b47 	vneg.f64	d7, d7
 800728a:	ed8b 7b02 	vstr	d7, [fp, #8]
 800728e:	e00a      	b.n	80072a6 <__kernel_rem_pio2+0x436>
 8007290:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8007350 <__kernel_rem_pio2+0x4e0>
 8007294:	aa42      	add	r2, sp, #264	; 0x108
 8007296:	4413      	add	r3, r2
 8007298:	2c00      	cmp	r4, #0
 800729a:	da0c      	bge.n	80072b6 <__kernel_rem_pio2+0x446>
 800729c:	b10e      	cbz	r6, 80072a2 <__kernel_rem_pio2+0x432>
 800729e:	eeb1 7b47 	vneg.f64	d7, d7
 80072a2:	ed8b 7b00 	vstr	d7, [fp]
 80072a6:	f009 0007 	and.w	r0, r9, #7
 80072aa:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 80072ae:	ecbd 8b06 	vpop	{d8-d10}
 80072b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072b6:	ed33 6b02 	vldmdb	r3!, {d6}
 80072ba:	3c01      	subs	r4, #1
 80072bc:	ee37 7b06 	vadd.f64	d7, d7, d6
 80072c0:	e7ea      	b.n	8007298 <__kernel_rem_pio2+0x428>
 80072c2:	ed33 7b02 	vldmdb	r3!, {d7}
 80072c6:	3a01      	subs	r2, #1
 80072c8:	ee36 6b07 	vadd.f64	d6, d6, d7
 80072cc:	e7cb      	b.n	8007266 <__kernel_rem_pio2+0x3f6>
 80072ce:	eeb0 7b46 	vmov.f64	d7, d6
 80072d2:	e7cd      	b.n	8007270 <__kernel_rem_pio2+0x400>
 80072d4:	ecb2 6b02 	vldmia	r2!, {d6}
 80072d8:	3301      	adds	r3, #1
 80072da:	ee37 7b06 	vadd.f64	d7, d7, d6
 80072de:	e7cf      	b.n	8007280 <__kernel_rem_pio2+0x410>
 80072e0:	ed12 5b02 	vldr	d5, [r2, #-8]
 80072e4:	ed12 7b04 	vldr	d7, [r2, #-16]
 80072e8:	ee37 6b05 	vadd.f64	d6, d7, d5
 80072ec:	ee37 7b46 	vsub.f64	d7, d7, d6
 80072f0:	ee37 7b05 	vadd.f64	d7, d7, d5
 80072f4:	ed22 7b02 	vstmdb	r2!, {d7}
 80072f8:	3801      	subs	r0, #1
 80072fa:	ed02 6b02 	vstr	d6, [r2, #-8]
 80072fe:	e796      	b.n	800722e <__kernel_rem_pio2+0x3be>
 8007300:	ed12 5b02 	vldr	d5, [r2, #-8]
 8007304:	ed12 7b04 	vldr	d7, [r2, #-16]
 8007308:	ee37 6b05 	vadd.f64	d6, d7, d5
 800730c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007310:	ee37 7b05 	vadd.f64	d7, d7, d5
 8007314:	ed22 7b02 	vstmdb	r2!, {d7}
 8007318:	3801      	subs	r0, #1
 800731a:	ed02 6b02 	vstr	d6, [r2, #-8]
 800731e:	e78a      	b.n	8007236 <__kernel_rem_pio2+0x3c6>
 8007320:	ed33 6b02 	vldmdb	r3!, {d6}
 8007324:	3c01      	subs	r4, #1
 8007326:	ee37 7b06 	vadd.f64	d7, d7, d6
 800732a:	e788      	b.n	800723e <__kernel_rem_pio2+0x3ce>
 800732c:	ed97 6b00 	vldr	d6, [r7]
 8007330:	eeb1 7b47 	vneg.f64	d7, d7
 8007334:	eeb1 6b46 	vneg.f64	d6, d6
 8007338:	ed8b 6b00 	vstr	d6, [fp]
 800733c:	ed97 6b02 	vldr	d6, [r7, #8]
 8007340:	eeb1 6b46 	vneg.f64	d6, d6
 8007344:	ed8b 6b02 	vstr	d6, [fp, #8]
 8007348:	e785      	b.n	8007256 <__kernel_rem_pio2+0x3e6>
 800734a:	bf00      	nop
 800734c:	f3af 8000 	nop.w
	...

08007358 <__kernel_sin>:
 8007358:	ee10 3a90 	vmov	r3, s1
 800735c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007360:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8007364:	da04      	bge.n	8007370 <__kernel_sin+0x18>
 8007366:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800736a:	ee17 3a90 	vmov	r3, s15
 800736e:	b35b      	cbz	r3, 80073c8 <__kernel_sin+0x70>
 8007370:	ee20 6b00 	vmul.f64	d6, d0, d0
 8007374:	ee20 5b06 	vmul.f64	d5, d0, d6
 8007378:	ed9f 7b15 	vldr	d7, [pc, #84]	; 80073d0 <__kernel_sin+0x78>
 800737c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80073d8 <__kernel_sin+0x80>
 8007380:	eea6 4b07 	vfma.f64	d4, d6, d7
 8007384:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80073e0 <__kernel_sin+0x88>
 8007388:	eea6 7b04 	vfma.f64	d7, d6, d4
 800738c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80073e8 <__kernel_sin+0x90>
 8007390:	eea6 4b07 	vfma.f64	d4, d6, d7
 8007394:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80073f0 <__kernel_sin+0x98>
 8007398:	eea6 7b04 	vfma.f64	d7, d6, d4
 800739c:	b930      	cbnz	r0, 80073ac <__kernel_sin+0x54>
 800739e:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80073f8 <__kernel_sin+0xa0>
 80073a2:	eea6 4b07 	vfma.f64	d4, d6, d7
 80073a6:	eea5 0b04 	vfma.f64	d0, d5, d4
 80073aa:	4770      	bx	lr
 80073ac:	ee27 7b45 	vnmul.f64	d7, d7, d5
 80073b0:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 80073b4:	eea1 7b04 	vfma.f64	d7, d1, d4
 80073b8:	ee96 1b07 	vfnms.f64	d1, d6, d7
 80073bc:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8007400 <__kernel_sin+0xa8>
 80073c0:	eea5 1b07 	vfma.f64	d1, d5, d7
 80073c4:	ee30 0b41 	vsub.f64	d0, d0, d1
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop
 80073cc:	f3af 8000 	nop.w
 80073d0:	5acfd57c 	.word	0x5acfd57c
 80073d4:	3de5d93a 	.word	0x3de5d93a
 80073d8:	8a2b9ceb 	.word	0x8a2b9ceb
 80073dc:	be5ae5e6 	.word	0xbe5ae5e6
 80073e0:	57b1fe7d 	.word	0x57b1fe7d
 80073e4:	3ec71de3 	.word	0x3ec71de3
 80073e8:	19c161d5 	.word	0x19c161d5
 80073ec:	bf2a01a0 	.word	0xbf2a01a0
 80073f0:	1110f8a6 	.word	0x1110f8a6
 80073f4:	3f811111 	.word	0x3f811111
 80073f8:	55555549 	.word	0x55555549
 80073fc:	bfc55555 	.word	0xbfc55555
 8007400:	55555549 	.word	0x55555549
 8007404:	3fc55555 	.word	0x3fc55555

08007408 <fabs>:
 8007408:	ec53 2b10 	vmov	r2, r3, d0
 800740c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007410:	ec43 2b10 	vmov	d0, r2, r3
 8007414:	4770      	bx	lr
	...

08007418 <floor>:
 8007418:	ee10 1a90 	vmov	r1, s1
 800741c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007420:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8007424:	2b13      	cmp	r3, #19
 8007426:	b530      	push	{r4, r5, lr}
 8007428:	ee10 0a10 	vmov	r0, s0
 800742c:	ee10 5a10 	vmov	r5, s0
 8007430:	dc33      	bgt.n	800749a <floor+0x82>
 8007432:	2b00      	cmp	r3, #0
 8007434:	da17      	bge.n	8007466 <floor+0x4e>
 8007436:	ed9f 7b30 	vldr	d7, [pc, #192]	; 80074f8 <floor+0xe0>
 800743a:	ee30 0b07 	vadd.f64	d0, d0, d7
 800743e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007446:	dd09      	ble.n	800745c <floor+0x44>
 8007448:	2900      	cmp	r1, #0
 800744a:	da50      	bge.n	80074ee <floor+0xd6>
 800744c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007450:	432b      	orrs	r3, r5
 8007452:	4b2b      	ldr	r3, [pc, #172]	; (8007500 <floor+0xe8>)
 8007454:	f04f 0000 	mov.w	r0, #0
 8007458:	bf18      	it	ne
 800745a:	4619      	movne	r1, r3
 800745c:	460b      	mov	r3, r1
 800745e:	4602      	mov	r2, r0
 8007460:	ec43 2b10 	vmov	d0, r2, r3
 8007464:	bd30      	pop	{r4, r5, pc}
 8007466:	4a27      	ldr	r2, [pc, #156]	; (8007504 <floor+0xec>)
 8007468:	411a      	asrs	r2, r3
 800746a:	ea01 0402 	and.w	r4, r1, r2
 800746e:	432c      	orrs	r4, r5
 8007470:	d0f8      	beq.n	8007464 <floor+0x4c>
 8007472:	ed9f 7b21 	vldr	d7, [pc, #132]	; 80074f8 <floor+0xe0>
 8007476:	ee30 0b07 	vadd.f64	d0, d0, d7
 800747a:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800747e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007482:	ddeb      	ble.n	800745c <floor+0x44>
 8007484:	2900      	cmp	r1, #0
 8007486:	bfbe      	ittt	lt
 8007488:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 800748c:	fa40 f303 	asrlt.w	r3, r0, r3
 8007490:	18c9      	addlt	r1, r1, r3
 8007492:	ea21 0102 	bic.w	r1, r1, r2
 8007496:	2000      	movs	r0, #0
 8007498:	e7e0      	b.n	800745c <floor+0x44>
 800749a:	2b33      	cmp	r3, #51	; 0x33
 800749c:	dd05      	ble.n	80074aa <floor+0x92>
 800749e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074a2:	d1df      	bne.n	8007464 <floor+0x4c>
 80074a4:	ee30 0b00 	vadd.f64	d0, d0, d0
 80074a8:	bd30      	pop	{r4, r5, pc}
 80074aa:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 80074ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80074b2:	40e2      	lsrs	r2, r4
 80074b4:	4215      	tst	r5, r2
 80074b6:	d0d5      	beq.n	8007464 <floor+0x4c>
 80074b8:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 80074f8 <floor+0xe0>
 80074bc:	ee30 0b07 	vadd.f64	d0, d0, d7
 80074c0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80074c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074c8:	ddc8      	ble.n	800745c <floor+0x44>
 80074ca:	2900      	cmp	r1, #0
 80074cc:	da02      	bge.n	80074d4 <floor+0xbc>
 80074ce:	2b14      	cmp	r3, #20
 80074d0:	d103      	bne.n	80074da <floor+0xc2>
 80074d2:	3101      	adds	r1, #1
 80074d4:	ea20 0002 	bic.w	r0, r0, r2
 80074d8:	e7c0      	b.n	800745c <floor+0x44>
 80074da:	2401      	movs	r4, #1
 80074dc:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80074e0:	fa04 f303 	lsl.w	r3, r4, r3
 80074e4:	4418      	add	r0, r3
 80074e6:	4285      	cmp	r5, r0
 80074e8:	bf88      	it	hi
 80074ea:	1909      	addhi	r1, r1, r4
 80074ec:	e7f2      	b.n	80074d4 <floor+0xbc>
 80074ee:	2000      	movs	r0, #0
 80074f0:	4601      	mov	r1, r0
 80074f2:	e7b3      	b.n	800745c <floor+0x44>
 80074f4:	f3af 8000 	nop.w
 80074f8:	8800759c 	.word	0x8800759c
 80074fc:	7e37e43c 	.word	0x7e37e43c
 8007500:	bff00000 	.word	0xbff00000
 8007504:	000fffff 	.word	0x000fffff

08007508 <scalbn>:
 8007508:	b500      	push	{lr}
 800750a:	ed2d 8b02 	vpush	{d8}
 800750e:	b083      	sub	sp, #12
 8007510:	ed8d 0b00 	vstr	d0, [sp]
 8007514:	e89d 000a 	ldmia.w	sp, {r1, r3}
 8007518:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800751c:	b9a2      	cbnz	r2, 8007548 <scalbn+0x40>
 800751e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007522:	430b      	orrs	r3, r1
 8007524:	d03a      	beq.n	800759c <scalbn+0x94>
 8007526:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80075e0 <scalbn+0xd8>
 800752a:	4a35      	ldr	r2, [pc, #212]	; (8007600 <scalbn+0xf8>)
 800752c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8007530:	4290      	cmp	r0, r2
 8007532:	ed8d 7b00 	vstr	d7, [sp]
 8007536:	9b01      	ldr	r3, [sp, #4]
 8007538:	da11      	bge.n	800755e <scalbn+0x56>
 800753a:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 80075e8 <scalbn+0xe0>
 800753e:	ed9d 6b00 	vldr	d6, [sp]
 8007542:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007546:	e007      	b.n	8007558 <scalbn+0x50>
 8007548:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800754c:	428a      	cmp	r2, r1
 800754e:	d109      	bne.n	8007564 <scalbn+0x5c>
 8007550:	ed9d 7b00 	vldr	d7, [sp]
 8007554:	ee37 7b07 	vadd.f64	d7, d7, d7
 8007558:	ed8d 7b00 	vstr	d7, [sp]
 800755c:	e01e      	b.n	800759c <scalbn+0x94>
 800755e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8007562:	3a36      	subs	r2, #54	; 0x36
 8007564:	4402      	add	r2, r0
 8007566:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800756a:	428a      	cmp	r2, r1
 800756c:	dd0a      	ble.n	8007584 <scalbn+0x7c>
 800756e:	ed9f 8b20 	vldr	d8, [pc, #128]	; 80075f0 <scalbn+0xe8>
 8007572:	eeb0 0b48 	vmov.f64	d0, d8
 8007576:	ed9d 1b00 	vldr	d1, [sp]
 800757a:	f000 f843 	bl	8007604 <copysign>
 800757e:	ee20 7b08 	vmul.f64	d7, d0, d8
 8007582:	e7e9      	b.n	8007558 <scalbn+0x50>
 8007584:	2a00      	cmp	r2, #0
 8007586:	dd10      	ble.n	80075aa <scalbn+0xa2>
 8007588:	e9dd 0100 	ldrd	r0, r1, [sp]
 800758c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007590:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007594:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007598:	e9cd 0100 	strd	r0, r1, [sp]
 800759c:	ed9d 0b00 	vldr	d0, [sp]
 80075a0:	b003      	add	sp, #12
 80075a2:	ecbd 8b02 	vpop	{d8}
 80075a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80075aa:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80075ae:	da06      	bge.n	80075be <scalbn+0xb6>
 80075b0:	f24c 3350 	movw	r3, #50000	; 0xc350
 80075b4:	4298      	cmp	r0, r3
 80075b6:	dcda      	bgt.n	800756e <scalbn+0x66>
 80075b8:	ed9f 8b0b 	vldr	d8, [pc, #44]	; 80075e8 <scalbn+0xe0>
 80075bc:	e7d9      	b.n	8007572 <scalbn+0x6a>
 80075be:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075c2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80075c6:	3236      	adds	r2, #54	; 0x36
 80075c8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80075cc:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80075d0:	ec41 0b17 	vmov	d7, r0, r1
 80075d4:	ed9f 6b08 	vldr	d6, [pc, #32]	; 80075f8 <scalbn+0xf0>
 80075d8:	e7b3      	b.n	8007542 <scalbn+0x3a>
 80075da:	bf00      	nop
 80075dc:	f3af 8000 	nop.w
 80075e0:	00000000 	.word	0x00000000
 80075e4:	43500000 	.word	0x43500000
 80075e8:	c2f8f359 	.word	0xc2f8f359
 80075ec:	01a56e1f 	.word	0x01a56e1f
 80075f0:	8800759c 	.word	0x8800759c
 80075f4:	7e37e43c 	.word	0x7e37e43c
 80075f8:	00000000 	.word	0x00000000
 80075fc:	3c900000 	.word	0x3c900000
 8007600:	ffff3cb0 	.word	0xffff3cb0

08007604 <copysign>:
 8007604:	ec53 2b10 	vmov	r2, r3, d0
 8007608:	ee11 0a90 	vmov	r0, s3
 800760c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007610:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8007614:	ea41 0300 	orr.w	r3, r1, r0
 8007618:	ec43 2b10 	vmov	d0, r2, r3
 800761c:	4770      	bx	lr
	...

08007620 <_init>:
 8007620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007622:	bf00      	nop
 8007624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007626:	bc08      	pop	{r3}
 8007628:	469e      	mov	lr, r3
 800762a:	4770      	bx	lr

0800762c <_fini>:
 800762c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800762e:	bf00      	nop
 8007630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007632:	bc08      	pop	{r3}
 8007634:	469e      	mov	lr, r3
 8007636:	4770      	bx	lr
