-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "05/16/2018 17:58:11"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MemoryIO IS
    PORT (
	CLK_SLOW : IN std_logic;
	CLK_FAST : IN std_logic;
	RST : IN std_logic;
	ADDRESS : IN std_logic_vector(14 DOWNTO 0);
	INPUT : IN std_logic_vector(15 DOWNTO 0);
	LOAD : IN std_logic;
	OUTPUT : OUT std_logic_vector(15 DOWNTO 0);
	LCD_CS_N : OUT std_logic;
	LCD_D : INOUT std_logic_vector(15 DOWNTO 0);
	LCD_RD_N : OUT std_logic;
	LCD_RESET_N : OUT std_logic;
	LCD_RS : OUT std_logic;
	LCD_WR_N : OUT std_logic;
	LCD_ON : OUT std_logic;
	LCD_INIT_OK : OUT std_logic;
	SW : IN std_logic_vector(9 DOWNTO 0);
	LED : OUT std_logic_vector(9 DOWNTO 0);
	selOut1 : OUT std_logic_vector(1 DOWNTO 0);
	selOut2 : OUT std_logic
	);
END MemoryIO;

-- Design Ports Information
-- OUTPUT[0]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUTPUT[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUTPUT[2]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUTPUT[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUTPUT[4]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUTPUT[5]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUTPUT[6]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUTPUT[7]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUTPUT[8]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUTPUT[9]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUTPUT[10]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUTPUT[11]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUTPUT[12]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUTPUT[13]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUTPUT[14]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OUTPUT[15]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_CS_N	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_RD_N	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_RESET_N	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_RS	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_WR_N	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_ON	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_INIT_OK	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[0]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[1]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[2]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[3]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[4]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[5]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[6]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[7]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[8]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[9]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- selOut1[0]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- selOut1[1]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- selOut2	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[0]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[1]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[3]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[4]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[5]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[6]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[7]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[8]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[10]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[11]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[12]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[13]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[14]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_D[15]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[13]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDRESS[14]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[11]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDRESS[12]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDRESS[10]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDRESS[9]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDRESS[8]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDRESS[6]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDRESS[7]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDRESS[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDRESS[1]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDRESS[2]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDRESS[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDRESS[4]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ADDRESS[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK_FAST	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[0]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LOAD	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[1]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[2]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[3]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[4]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[5]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[6]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[7]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[8]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[9]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[10]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[11]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[12]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[13]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[14]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT[15]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RST	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK_SLOW	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF MemoryIO IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK_SLOW : std_logic;
SIGNAL ww_CLK_FAST : std_logic;
SIGNAL ww_RST : std_logic;
SIGNAL ww_ADDRESS : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_INPUT : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_LOAD : std_logic;
SIGNAL ww_OUTPUT : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_LCD_CS_N : std_logic;
SIGNAL ww_LCD_RD_N : std_logic;
SIGNAL ww_LCD_RESET_N : std_logic;
SIGNAL ww_LCD_RS : std_logic;
SIGNAL ww_LCD_WR_N : std_logic;
SIGNAL ww_LCD_ON : std_logic;
SIGNAL ww_LCD_INIT_OK : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_LED : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_selOut1 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_selOut2 : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a26_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a26_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a26_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a28_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a28_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a30_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a30_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a30_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \LCD_D[0]~input_o\ : std_logic;
SIGNAL \LCD_D[1]~input_o\ : std_logic;
SIGNAL \LCD_D[2]~input_o\ : std_logic;
SIGNAL \LCD_D[3]~input_o\ : std_logic;
SIGNAL \LCD_D[4]~input_o\ : std_logic;
SIGNAL \LCD_D[5]~input_o\ : std_logic;
SIGNAL \LCD_D[6]~input_o\ : std_logic;
SIGNAL \LCD_D[7]~input_o\ : std_logic;
SIGNAL \LCD_D[8]~input_o\ : std_logic;
SIGNAL \LCD_D[9]~input_o\ : std_logic;
SIGNAL \LCD_D[10]~input_o\ : std_logic;
SIGNAL \LCD_D[11]~input_o\ : std_logic;
SIGNAL \LCD_D[12]~input_o\ : std_logic;
SIGNAL \LCD_D[13]~input_o\ : std_logic;
SIGNAL \LCD_D[14]~input_o\ : std_logic;
SIGNAL \LCD_D[15]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLK_FAST~input_o\ : std_logic;
SIGNAL \CLK_FAST~inputCLKENA0_outclk\ : std_logic;
SIGNAL \S|LCD|Add1~41_sumout\ : std_logic;
SIGNAL \RST~input_o\ : std_logic;
SIGNAL \S|LCD|Add1~42\ : std_logic;
SIGNAL \S|LCD|Add1~37_sumout\ : std_logic;
SIGNAL \S|LCD|Add1~38\ : std_logic;
SIGNAL \S|LCD|Add1~45_sumout\ : std_logic;
SIGNAL \S|LCD|Add1~46\ : std_logic;
SIGNAL \S|LCD|Add1~49_sumout\ : std_logic;
SIGNAL \S|LCD|Add1~50\ : std_logic;
SIGNAL \S|LCD|Add1~13_sumout\ : std_logic;
SIGNAL \S|LCD|Add1~14\ : std_logic;
SIGNAL \S|LCD|Add1~17_sumout\ : std_logic;
SIGNAL \S|LCD|Add1~18\ : std_logic;
SIGNAL \S|LCD|Add1~21_sumout\ : std_logic;
SIGNAL \S|LCD|Add1~22\ : std_logic;
SIGNAL \S|LCD|Add1~25_sumout\ : std_logic;
SIGNAL \S|LCD|Add1~26\ : std_logic;
SIGNAL \S|LCD|Add1~29_sumout\ : std_logic;
SIGNAL \S|LCD|Add1~30\ : std_logic;
SIGNAL \S|LCD|Add1~33_sumout\ : std_logic;
SIGNAL \S|LCD|Add1~34\ : std_logic;
SIGNAL \S|LCD|Add1~53_sumout\ : std_logic;
SIGNAL \S|LCD|Add1~54\ : std_logic;
SIGNAL \S|LCD|Add1~57_sumout\ : std_logic;
SIGNAL \S|LCD|Add1~58\ : std_logic;
SIGNAL \S|LCD|Add1~9_sumout\ : std_logic;
SIGNAL \S|LCD|Add1~10\ : std_logic;
SIGNAL \S|LCD|Add1~5_sumout\ : std_logic;
SIGNAL \S|LCD|Add1~6\ : std_logic;
SIGNAL \S|LCD|Add1~61_sumout\ : std_logic;
SIGNAL \S|LCD|Add1~62\ : std_logic;
SIGNAL \S|LCD|Add1~65_sumout\ : std_logic;
SIGNAL \S|LCD|Add1~66\ : std_logic;
SIGNAL \S|LCD|Add1~1_sumout\ : std_logic;
SIGNAL \S|LCD|Selector23~0_combout\ : std_logic;
SIGNAL \S|LCD|state~40_combout\ : std_logic;
SIGNAL \S|LCD|state.c2~q\ : std_logic;
SIGNAL \S|LCD|counterClear[4]~0_combout\ : std_logic;
SIGNAL \S|LCD|LessThan1~1_combout\ : std_logic;
SIGNAL \S|LCD|LessThan1~2_combout\ : std_logic;
SIGNAL \S|LCD|LessThan1~3_combout\ : std_logic;
SIGNAL \S|LCD|LessThan1~0_combout\ : std_logic;
SIGNAL \S|LCD|LessThan1~4_combout\ : std_logic;
SIGNAL \S|LCD|Add0~17_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~121_sumout\ : std_logic;
SIGNAL \S|LCD|Selector19~0_combout\ : std_logic;
SIGNAL \S|LCD|state.s0~q\ : std_logic;
SIGNAL \S|LCD|state~34_combout\ : std_logic;
SIGNAL \S|LCD|state.s1~q\ : std_logic;
SIGNAL \S|LCD|WideOr3~0_combout\ : std_logic;
SIGNAL \S|LCD|Selector13~0_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~19_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~18_combout\ : std_logic;
SIGNAL \S|LCD|DELAY_MS[19]~2_combout\ : std_logic;
SIGNAL \S|LCD|Selector9~0_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~1_combout\ : std_logic;
SIGNAL \S|LCD|Selector12~0_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~2_combout\ : std_logic;
SIGNAL \S|LCD|Selector11~0_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~10_combout\ : std_logic;
SIGNAL \S|LCD|DELAY_MS~4_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~6_combout\ : std_logic;
SIGNAL \S|LCD|DELAY_MS[19]~3_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~8_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~5_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~7_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~9_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~4_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~3_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~11_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~12_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~13_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~14_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~15_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~0_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~16_combout\ : std_logic;
SIGNAL \S|LCD|LessThan2~17_combout\ : std_logic;
SIGNAL \S|LCD|counter[6]~0_combout\ : std_logic;
SIGNAL \S|LCD|Add2~122\ : std_logic;
SIGNAL \S|LCD|Add2~117_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~118\ : std_logic;
SIGNAL \S|LCD|Add2~113_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~114\ : std_logic;
SIGNAL \S|LCD|Add2~109_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~110\ : std_logic;
SIGNAL \S|LCD|Add2~105_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~106\ : std_logic;
SIGNAL \S|LCD|Add2~101_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~102\ : std_logic;
SIGNAL \S|LCD|Add2~53_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~54\ : std_logic;
SIGNAL \S|LCD|Add2~49_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~50\ : std_logic;
SIGNAL \S|LCD|Add2~57_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~58\ : std_logic;
SIGNAL \S|LCD|Add2~45_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~46\ : std_logic;
SIGNAL \S|LCD|Add2~41_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~42\ : std_logic;
SIGNAL \S|LCD|Add2~37_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~38\ : std_logic;
SIGNAL \S|LCD|Add2~33_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~34\ : std_logic;
SIGNAL \S|LCD|Add2~61_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~62\ : std_logic;
SIGNAL \S|LCD|Add2~29_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~30\ : std_logic;
SIGNAL \S|LCD|Add2~25_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~26\ : std_logic;
SIGNAL \S|LCD|Add2~65_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~66\ : std_logic;
SIGNAL \S|LCD|Add2~69_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~70\ : std_logic;
SIGNAL \S|LCD|Add2~21_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~22\ : std_logic;
SIGNAL \S|LCD|Add2~17_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~18\ : std_logic;
SIGNAL \S|LCD|Add2~13_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~14\ : std_logic;
SIGNAL \S|LCD|Add2~9_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~10\ : std_logic;
SIGNAL \S|LCD|Add2~73_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~74\ : std_logic;
SIGNAL \S|LCD|Add2~5_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~6\ : std_logic;
SIGNAL \S|LCD|Add2~1_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~2\ : std_logic;
SIGNAL \S|LCD|Add2~77_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~78\ : std_logic;
SIGNAL \S|LCD|Add2~81_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~82\ : std_logic;
SIGNAL \S|LCD|Add2~97_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~98\ : std_logic;
SIGNAL \S|LCD|Add2~93_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~94\ : std_logic;
SIGNAL \S|LCD|Add2~89_sumout\ : std_logic;
SIGNAL \S|LCD|Add2~90\ : std_logic;
SIGNAL \S|LCD|Add2~85_sumout\ : std_logic;
SIGNAL \S|LCD|LessThan2~20_combout\ : std_logic;
SIGNAL \S|LCD|delay~0_combout\ : std_logic;
SIGNAL \S|LCD|delay~q\ : std_logic;
SIGNAL \S|LCD|state~35_combout\ : std_logic;
SIGNAL \S|LCD|state.s2~q\ : std_logic;
SIGNAL \S|LCD|Selector22~0_combout\ : std_logic;
SIGNAL \S|LCD|Selector22~1_combout\ : std_logic;
SIGNAL \S|LCD|state.s3~q\ : std_logic;
SIGNAL \S|LCD|cnt[2]~0_combout\ : std_logic;
SIGNAL \S|LCD|Add0~18\ : std_logic;
SIGNAL \S|LCD|Add0~21_sumout\ : std_logic;
SIGNAL \S|LCD|Add0~22\ : std_logic;
SIGNAL \S|LCD|Add0~25_sumout\ : std_logic;
SIGNAL \S|LCD|Add0~26\ : std_logic;
SIGNAL \S|LCD|Add0~13_sumout\ : std_logic;
SIGNAL \S|LCD|Add0~14\ : std_logic;
SIGNAL \S|LCD|Add0~5_sumout\ : std_logic;
SIGNAL \S|LCD|Add0~6\ : std_logic;
SIGNAL \S|LCD|Add0~9_sumout\ : std_logic;
SIGNAL \S|LCD|Add0~10\ : std_logic;
SIGNAL \S|LCD|Add0~1_sumout\ : std_logic;
SIGNAL \S|LCD|state~33_combout\ : std_logic;
SIGNAL \S|LCD|state~39_combout\ : std_logic;
SIGNAL \S|LCD|state.s3n~q\ : std_logic;
SIGNAL \S|LCD|state.s3m~q\ : std_logic;
SIGNAL \S|LCD|Selector17~1_combout\ : std_logic;
SIGNAL \S|LCD|LCD_INIT_OK~0_combout\ : std_logic;
SIGNAL \S|LCD|LCD_INIT_OK~1_combout\ : std_logic;
SIGNAL \S|LCD|LCD_INIT_OK~q\ : std_logic;
SIGNAL \S|LCD|Selector28~0_combout\ : std_logic;
SIGNAL \S|LCD|state.s9~q\ : std_logic;
SIGNAL \S|LCD|state~37_combout\ : std_logic;
SIGNAL \S|LCD|state.s9d~q\ : std_logic;
SIGNAL \S|LCD|Selector29~0_combout\ : std_logic;
SIGNAL \S|LCD|state.s10~q\ : std_logic;
SIGNAL \S|LCD|state~43_combout\ : std_logic;
SIGNAL \S|LCD|state.s10d~q\ : std_logic;
SIGNAL \S|LCD|Selector30~0_combout\ : std_logic;
SIGNAL \S|LCD|state.s11~q\ : std_logic;
SIGNAL \S|LCD|state~44_combout\ : std_logic;
SIGNAL \S|LCD|state.s11d~q\ : std_logic;
SIGNAL \S|LCD|Selector31~0_combout\ : std_logic;
SIGNAL \S|LCD|state.s12~q\ : std_logic;
SIGNAL \S|LCD|state~45_combout\ : std_logic;
SIGNAL \S|LCD|state.s12d~q\ : std_logic;
SIGNAL \S|LCD|Selector32~0_combout\ : std_logic;
SIGNAL \S|LCD|state.s13~q\ : std_logic;
SIGNAL \S|LCD|state~46_combout\ : std_logic;
SIGNAL \S|LCD|state.s13d~q\ : std_logic;
SIGNAL \S|LCD|Selector33~0_combout\ : std_logic;
SIGNAL \S|LCD|state.s14~q\ : std_logic;
SIGNAL \S|LCD|state~38_combout\ : std_logic;
SIGNAL \S|LCD|state.s14d~q\ : std_logic;
SIGNAL \S|LCD|Selector24~0_combout\ : std_logic;
SIGNAL \S|LCD|state.s5~q\ : std_logic;
SIGNAL \S|LCD|PX_RDY~0_combout\ : std_logic;
SIGNAL \S|LCD|PX_RDY~q\ : std_logic;
SIGNAL \S|state~8_combout\ : std_logic;
SIGNAL \S|state.s_pxWrite~q\ : std_logic;
SIGNAL \S|state~6_combout\ : std_logic;
SIGNAL \S|Add2~117_sumout\ : std_logic;
SIGNAL \S|Selector31~0_combout\ : std_logic;
SIGNAL \S|Add2~118\ : std_logic;
SIGNAL \S|Add2~121_sumout\ : std_logic;
SIGNAL \S|Selector30~0_combout\ : std_logic;
SIGNAL \S|Add2~122\ : std_logic;
SIGNAL \S|Add2~125_sumout\ : std_logic;
SIGNAL \S|Selector29~0_combout\ : std_logic;
SIGNAL \S|Add2~126\ : std_logic;
SIGNAL \S|Add2~113_sumout\ : std_logic;
SIGNAL \S|Selector28~0_combout\ : std_logic;
SIGNAL \S|Add2~114\ : std_logic;
SIGNAL \S|Add2~105_sumout\ : std_logic;
SIGNAL \S|Selector27~0_combout\ : std_logic;
SIGNAL \S|Add2~106\ : std_logic;
SIGNAL \S|Add2~97_sumout\ : std_logic;
SIGNAL \S|Selector26~0_combout\ : std_logic;
SIGNAL \S|Add2~98\ : std_logic;
SIGNAL \S|Add2~109_sumout\ : std_logic;
SIGNAL \S|Selector25~0_combout\ : std_logic;
SIGNAL \S|Add2~110\ : std_logic;
SIGNAL \S|Add2~101_sumout\ : std_logic;
SIGNAL \S|Selector24~0_combout\ : std_logic;
SIGNAL \S|Add2~102\ : std_logic;
SIGNAL \S|Add2~41_sumout\ : std_logic;
SIGNAL \S|Selector23~0_combout\ : std_logic;
SIGNAL \S|Add2~42\ : std_logic;
SIGNAL \S|Add2~45_sumout\ : std_logic;
SIGNAL \S|Selector22~0_combout\ : std_logic;
SIGNAL \S|Add2~46\ : std_logic;
SIGNAL \S|Add2~49_sumout\ : std_logic;
SIGNAL \S|Selector21~0_combout\ : std_logic;
SIGNAL \S|Add2~50\ : std_logic;
SIGNAL \S|Add2~53_sumout\ : std_logic;
SIGNAL \S|Selector20~0_combout\ : std_logic;
SIGNAL \S|Add2~54\ : std_logic;
SIGNAL \S|Add2~89_sumout\ : std_logic;
SIGNAL \S|Selector19~0_combout\ : std_logic;
SIGNAL \S|Add2~90\ : std_logic;
SIGNAL \S|Add2~21_sumout\ : std_logic;
SIGNAL \S|Selector18~0_combout\ : std_logic;
SIGNAL \S|Add2~22\ : std_logic;
SIGNAL \S|Add2~29_sumout\ : std_logic;
SIGNAL \S|Selector17~0_combout\ : std_logic;
SIGNAL \S|Add2~30\ : std_logic;
SIGNAL \S|Add2~37_sumout\ : std_logic;
SIGNAL \S|Selector16~0_combout\ : std_logic;
SIGNAL \S|Add2~38\ : std_logic;
SIGNAL \S|Add2~9_sumout\ : std_logic;
SIGNAL \S|Selector15~0_combout\ : std_logic;
SIGNAL \S|Add2~10\ : std_logic;
SIGNAL \S|Add2~65_sumout\ : std_logic;
SIGNAL \S|Selector14~0_combout\ : std_logic;
SIGNAL \S|Add2~66\ : std_logic;
SIGNAL \S|Add2~93_sumout\ : std_logic;
SIGNAL \S|Selector13~0_combout\ : std_logic;
SIGNAL \S|Add2~94\ : std_logic;
SIGNAL \S|Add2~81_sumout\ : std_logic;
SIGNAL \S|Selector12~0_combout\ : std_logic;
SIGNAL \S|Add2~82\ : std_logic;
SIGNAL \S|Add2~73_sumout\ : std_logic;
SIGNAL \S|Selector11~0_combout\ : std_logic;
SIGNAL \S|Add2~74\ : std_logic;
SIGNAL \S|Add2~57_sumout\ : std_logic;
SIGNAL \S|Selector10~0_combout\ : std_logic;
SIGNAL \S|Add2~58\ : std_logic;
SIGNAL \S|Add2~85_sumout\ : std_logic;
SIGNAL \S|Selector9~0_combout\ : std_logic;
SIGNAL \S|Add2~86\ : std_logic;
SIGNAL \S|Add2~77_sumout\ : std_logic;
SIGNAL \S|Selector8~0_combout\ : std_logic;
SIGNAL \S|Add2~78\ : std_logic;
SIGNAL \S|Add2~69_sumout\ : std_logic;
SIGNAL \S|Selector7~0_combout\ : std_logic;
SIGNAL \S|LessThan0~3_combout\ : std_logic;
SIGNAL \S|Add2~70\ : std_logic;
SIGNAL \S|Add2~13_sumout\ : std_logic;
SIGNAL \S|Selector6~0_combout\ : std_logic;
SIGNAL \S|Add2~14\ : std_logic;
SIGNAL \S|Add2~5_sumout\ : std_logic;
SIGNAL \S|Selector5~0_combout\ : std_logic;
SIGNAL \S|Add2~6\ : std_logic;
SIGNAL \S|Add2~33_sumout\ : std_logic;
SIGNAL \S|Selector4~0_combout\ : std_logic;
SIGNAL \S|Add2~34\ : std_logic;
SIGNAL \S|Add2~25_sumout\ : std_logic;
SIGNAL \S|Selector3~0_combout\ : std_logic;
SIGNAL \S|Add2~26\ : std_logic;
SIGNAL \S|Add2~17_sumout\ : std_logic;
SIGNAL \S|Selector2~0_combout\ : std_logic;
SIGNAL \S|LessThan0~1_combout\ : std_logic;
SIGNAL \S|Add2~18\ : std_logic;
SIGNAL \S|Add2~61_sumout\ : std_logic;
SIGNAL \S|Selector1~0_combout\ : std_logic;
SIGNAL \S|LessThan0~2_combout\ : std_logic;
SIGNAL \S|LessThan0~0_combout\ : std_logic;
SIGNAL \S|Add2~62\ : std_logic;
SIGNAL \S|Add2~1_sumout\ : std_logic;
SIGNAL \S|Selector0~0_combout\ : std_logic;
SIGNAL \S|LessThan0~4_combout\ : std_logic;
SIGNAL \S|LessThan0~5_combout\ : std_logic;
SIGNAL \S|PX_X[8]~0_combout\ : std_logic;
SIGNAL \S|Selector34~0_combout\ : std_logic;
SIGNAL \S|state.s_pxUpdate~q\ : std_logic;
SIGNAL \S|Selector35~0_combout\ : std_logic;
SIGNAL \S|fifo_rdreq~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~DUPLICATE_q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ : std_logic;
SIGNAL \CLK_SLOW~input_o\ : std_logic;
SIGNAL \CLK_SLOW~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ADDRESS[2]~input_o\ : std_logic;
SIGNAL \ADDRESS[5]~input_o\ : std_logic;
SIGNAL \ADDRESS[3]~input_o\ : std_logic;
SIGNAL \ADDRESS[1]~input_o\ : std_logic;
SIGNAL \ADDRESS[4]~input_o\ : std_logic;
SIGNAL \ADDRESS[0]~input_o\ : std_logic;
SIGNAL \LessThan1~1_combout\ : std_logic;
SIGNAL \ADDRESS[9]~input_o\ : std_logic;
SIGNAL \ADDRESS[6]~input_o\ : std_logic;
SIGNAL \ADDRESS[7]~input_o\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \ADDRESS[8]~input_o\ : std_logic;
SIGNAL \ADDRESS[11]~input_o\ : std_logic;
SIGNAL \ADDRESS[10]~input_o\ : std_logic;
SIGNAL \LessThan1~2_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q\ : std_logic;
SIGNAL \ADDRESS[14]~input_o\ : std_logic;
SIGNAL \ADDRESS[13]~input_o\ : std_logic;
SIGNAL \ADDRESS[12]~input_o\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LOAD~input_o\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~2_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout\ : std_logic;
SIGNAL \S|Selector33~0_combout\ : std_logic;
SIGNAL \S|state.s_waitData~q\ : std_logic;
SIGNAL \S|state~7_combout\ : std_logic;
SIGNAL \S|state.s_load~q\ : std_logic;
SIGNAL \S|Selector32~0_combout\ : std_logic;
SIGNAL \S|PX_EN~q\ : std_logic;
SIGNAL \S|LCD|Selector25~0_combout\ : std_logic;
SIGNAL \S|LCD|state.s6~q\ : std_logic;
SIGNAL \S|LCD|state~41_combout\ : std_logic;
SIGNAL \S|LCD|state.s6d~q\ : std_logic;
SIGNAL \S|LCD|Selector26~0_combout\ : std_logic;
SIGNAL \S|LCD|state.s7~q\ : std_logic;
SIGNAL \S|LCD|state~42_combout\ : std_logic;
SIGNAL \S|LCD|state.s7d~q\ : std_logic;
SIGNAL \S|LCD|Selector27~0_combout\ : std_logic;
SIGNAL \S|LCD|state.s8~q\ : std_logic;
SIGNAL \S|LCD|state~36_combout\ : std_logic;
SIGNAL \S|LCD|state.s8d~q\ : std_logic;
SIGNAL \S|LCD|WideOr2~0_combout\ : std_logic;
SIGNAL \S|LCD|WideOr2~1_combout\ : std_logic;
SIGNAL \S|LCD|WideOr2~2_combout\ : std_logic;
SIGNAL \S|LCD|state.c3~q\ : std_logic;
SIGNAL \S|LCD|Selector17~2_combout\ : std_logic;
SIGNAL \S|LCD|Selector41~0_combout\ : std_logic;
SIGNAL \S|LCD|Selector50~0_combout\ : std_logic;
SIGNAL \S|LCD|Selector17~0_combout\ : std_logic;
SIGNAL \S|LCD|Selector17~3_combout\ : std_logic;
SIGNAL \S|LCD|delay_en~q\ : std_logic;
SIGNAL \S|LCD|Selector34~0_combout\ : std_logic;
SIGNAL \S|LCD|Selector23~1_combout\ : std_logic;
SIGNAL \S|LCD|state.c1~q\ : std_logic;
SIGNAL \INPUT[10]~input_o\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ : std_logic;
SIGNAL \INPUT[11]~input_o\ : std_logic;
SIGNAL \INPUT[8]~input_o\ : std_logic;
SIGNAL \INPUT[9]~input_o\ : std_logic;
SIGNAL \S|Mux0~2_combout\ : std_logic;
SIGNAL \INPUT[2]~input_o\ : std_logic;
SIGNAL \INPUT[3]~input_o\ : std_logic;
SIGNAL \INPUT[0]~input_o\ : std_logic;
SIGNAL \INPUT[1]~input_o\ : std_logic;
SIGNAL \S|Mux0~0_combout\ : std_logic;
SIGNAL \INPUT[4]~input_o\ : std_logic;
SIGNAL \INPUT[5]~input_o\ : std_logic;
SIGNAL \INPUT[6]~input_o\ : std_logic;
SIGNAL \INPUT[7]~input_o\ : std_logic;
SIGNAL \S|Mux0~1_combout\ : std_logic;
SIGNAL \INPUT[12]~input_o\ : std_logic;
SIGNAL \INPUT[13]~input_o\ : std_logic;
SIGNAL \INPUT[14]~input_o\ : std_logic;
SIGNAL \INPUT[15]~input_o\ : std_logic;
SIGNAL \S|Mux0~3_combout\ : std_logic;
SIGNAL \S|Mux0~4_combout\ : std_logic;
SIGNAL \S|PX_X[8]~1_combout\ : std_logic;
SIGNAL \S|LCD|Selector52~3_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~6\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~7\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~10\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~11\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~22\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~23\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~18\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~19\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[59]~114_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[59]~115_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[57]~84_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[57]~85_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_10~30\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[60]~92_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[60]~93_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[59]~105_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_10~29_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[58]~74_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[58]~75_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~30_cout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~34\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[75]~91_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[75]~94_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[74]~104_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~33_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[74]~106_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[73]~76_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[72]~58_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[72]~60_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[71]~45_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[70]~32_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~34_cout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~38\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[90]~90_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[90]~95_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[89]~107_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~37_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[88]~73_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[88]~77_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[87]~61_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[86]~43_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[86]~46_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[85]~33_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[84]~21_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~38_cout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~22\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~30\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~42\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~33_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[105]~89_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~34\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[105]~96_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[104]~103_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~41_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[104]~108_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[103]~78_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~29_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[102]~57_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[102]~62_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[101]~47_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[100]~31_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[100]~34_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[99]~22_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[98]~13_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~42_cout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~46\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[120]~88_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[120]~97_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[119]~109_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~45_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[118]~72_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[118]~79_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[117]~63_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[116]~42_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[116]~48_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[115]~35_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[114]~20_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[114]~23_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[113]~14_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[112]~6_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~46_cout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~50\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[135]~87_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[135]~98_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[134]~102_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~49_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[134]~110_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[133]~80_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[132]~56_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[132]~64_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[131]~49_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[130]~30_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[130]~36_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[129]~24_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[128]~12_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[128]~15_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[127]~7_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[126]~1_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~50_cout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~54\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[141]~2_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[140]~68_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~54_cout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[156]~3_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[156]~0_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[150]~86_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[150]~99_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[149]~111_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~53_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[148]~71_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[148]~81_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[146]~41_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[146]~50_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[145]~37_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[144]~19_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[144]~25_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[143]~16_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~58\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~50\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[155]~69_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[154]~53_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~58_cout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~38\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~46\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[165]~100_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~49_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[165]~101_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[164]~112_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~57_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[164]~113_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[163]~82_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[162]~66_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[161]~51_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[160]~29_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[160]~38_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[159]~26_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[158]~11_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[158]~17_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[157]~9_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~2\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~42\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~50\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~62_cout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~54_cout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[186]~4_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~45_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~37_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[184]~54_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[183]~40_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[182]~28_combout\ : std_logic;
SIGNAL \S|Add0~18\ : std_logic;
SIGNAL \S|Add0~26\ : std_logic;
SIGNAL \S|Add0~34\ : std_logic;
SIGNAL \S|Add0~42\ : std_logic;
SIGNAL \S|Add0~1_sumout\ : std_logic;
SIGNAL \S|LCD|Selector52~4_combout\ : std_logic;
SIGNAL \S|LCD|Selector42~0_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~14\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~15\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~22\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~23\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[27]~46_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[27]~45_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~21_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[25]~37_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~13_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_10~18_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_10~30\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_10~29_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[26]~43_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[25]~38_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[24]~30_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_11~18_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_11~29_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[33]~41_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_11~30\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_11~14_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[33]~44_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[32]~35_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[32]~39_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[31]~31_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[30]~20_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_12~22_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_12~18_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[36]~14_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_13~26_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_13~13_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[39]~34_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[39]~40_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[38]~29_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[38]~32_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[37]~21_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_13~14\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_13~30\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_13~22_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[50]~13_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[45]~28_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_13~29_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[45]~33_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[44]~22_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[43]~15_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[42]~8_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_14~30_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_14~22_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[49]~9_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[48]~2_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_3~30_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[51]~18_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[51]~23_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[57]~12_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[57]~17_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[56]~7_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[56]~10_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[55]~3_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[54]~25_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_4~30_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[69]~0_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[63]~6_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[63]~11_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[62]~1_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[62]~4_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[61]~26_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[60]~47_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_5~30_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[69]~5_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[68]~24_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[68]~27_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[67]~48_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|StageOut[66]~49_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_6~10_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \S|Add1~18\ : std_logic;
SIGNAL \S|Add1~26\ : std_logic;
SIGNAL \S|Add1~38\ : std_logic;
SIGNAL \S|Add1~42\ : std_logic;
SIGNAL \S|Add1~1_sumout\ : std_logic;
SIGNAL \S|LCD|Selector52~5_combout\ : std_logic;
SIGNAL \S|LCD|Mux9~0_combout\ : std_logic;
SIGNAL \S|LCD|Selector52~0_combout\ : std_logic;
SIGNAL \S|LCD|Selector52~1_combout\ : std_logic;
SIGNAL \S|LCD|Selector52~2_combout\ : std_logic;
SIGNAL \S|LCD|Selector52~6_combout\ : std_logic;
SIGNAL \S|LCD|LCD_D[0]~reg0_q\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[187]~10_combout\ : std_logic;
SIGNAL \S|Add0~2\ : std_logic;
SIGNAL \S|Add0~5_sumout\ : std_logic;
SIGNAL \S|LCD|Selector51~1_combout\ : std_logic;
SIGNAL \S|LCD|Selector51~4_combout\ : std_logic;
SIGNAL \S|LCD|Selector51~5_combout\ : std_logic;
SIGNAL \S|LCD|Selector51~6_combout\ : std_logic;
SIGNAL \S|Add1~2\ : std_logic;
SIGNAL \S|Add1~5_sumout\ : std_logic;
SIGNAL \S|LCD|Selector51~2_combout\ : std_logic;
SIGNAL \S|LCD|Selector51~0_combout\ : std_logic;
SIGNAL \S|LCD|Selector51~3_combout\ : std_logic;
SIGNAL \S|LCD|WideOr25~0_combout\ : std_logic;
SIGNAL \S|LCD|LCD_D[1]~0_combout\ : std_logic;
SIGNAL \S|LCD|LCD_D[1]~reg0_q\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[188]~18_combout\ : std_logic;
SIGNAL \S|Add0~6\ : std_logic;
SIGNAL \S|Add0~9_sumout\ : std_logic;
SIGNAL \S|LCD|Selector50~1_combout\ : std_logic;
SIGNAL \S|Add1~6\ : std_logic;
SIGNAL \S|Add1~9_sumout\ : std_logic;
SIGNAL \S|LCD|Selector50~2_combout\ : std_logic;
SIGNAL \S|LCD|Selector50~5_combout\ : std_logic;
SIGNAL \S|LCD|Selector50~4_combout\ : std_logic;
SIGNAL \S|LCD|Selector50~6_combout\ : std_logic;
SIGNAL \S|LCD|Selector50~3_combout\ : std_logic;
SIGNAL \S|LCD|LCD_D[2]~reg0_q\ : std_logic;
SIGNAL \S|LCD|Selector49~2_combout\ : std_logic;
SIGNAL \S|PX_Y[3]~feeder_combout\ : std_logic;
SIGNAL \S|Add1~10\ : std_logic;
SIGNAL \S|Add1~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[189]~27_combout\ : std_logic;
SIGNAL \S|Add0~10\ : std_logic;
SIGNAL \S|Add0~13_sumout\ : std_logic;
SIGNAL \S|LCD|Selector49~3_combout\ : std_logic;
SIGNAL \S|LCD|Selector47~0_combout\ : std_logic;
SIGNAL \S|LCD|Selector49~0_combout\ : std_logic;
SIGNAL \S|LCD|Selector49~1_combout\ : std_logic;
SIGNAL \S|LCD|Selector49~4_combout\ : std_logic;
SIGNAL \S|LCD|LCD_D[3]~reg0_q\ : std_logic;
SIGNAL \S|Add0~17_sumout\ : std_logic;
SIGNAL \S|Add1~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[190]~39_combout\ : std_logic;
SIGNAL \S|Add0~14\ : std_logic;
SIGNAL \S|Add0~21_sumout\ : std_logic;
SIGNAL \S|LCD|Selector48~1_combout\ : std_logic;
SIGNAL \S|LCD|Selector48~0_combout\ : std_logic;
SIGNAL \S|Add1~14\ : std_logic;
SIGNAL \S|Add1~21_sumout\ : std_logic;
SIGNAL \S|LCD|Selector48~2_combout\ : std_logic;
SIGNAL \S|LCD|Selector48~3_combout\ : std_logic;
SIGNAL \S|LCD|LCD_D[4]~reg0_q\ : std_logic;
SIGNAL \S|Add0~25_sumout\ : std_logic;
SIGNAL \S|LCD|Selector47~1_combout\ : std_logic;
SIGNAL \S|LCD|Selector47~2_combout\ : std_logic;
SIGNAL \S|Add1~22\ : std_logic;
SIGNAL \S|Add1~29_sumout\ : std_logic;
SIGNAL \S|Add1~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[191]~52_combout\ : std_logic;
SIGNAL \S|Add0~22\ : std_logic;
SIGNAL \S|Add0~29_sumout\ : std_logic;
SIGNAL \S|LCD|Selector47~3_combout\ : std_logic;
SIGNAL \S|LCD|Selector47~4_combout\ : std_logic;
SIGNAL \S|LCD|LCD_D[5]~reg0_q\ : std_logic;
SIGNAL \S|Add1~30\ : std_logic;
SIGNAL \S|Add1~33_sumout\ : std_logic;
SIGNAL \S|LCD|Selector46~1_combout\ : std_logic;
SIGNAL \S|LCD|Selector46~0_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~41_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[192]~67_combout\ : std_logic;
SIGNAL \S|Add0~30\ : std_logic;
SIGNAL \S|Add0~37_sumout\ : std_logic;
SIGNAL \S|Add0~33_sumout\ : std_logic;
SIGNAL \S|Add1~37_sumout\ : std_logic;
SIGNAL \S|LCD|Selector46~2_combout\ : std_logic;
SIGNAL \S|LCD|Selector46~3_combout\ : std_logic;
SIGNAL \S|LCD|LCD_D[6]~reg0_q\ : std_logic;
SIGNAL \S|Add1~41_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|op_6~49_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|StageOut[193]~83_combout\ : std_logic;
SIGNAL \S|Add0~38\ : std_logic;
SIGNAL \S|Add0~45_sumout\ : std_logic;
SIGNAL \S|Add0~41_sumout\ : std_logic;
SIGNAL \S|LCD|Selector45~1_combout\ : std_logic;
SIGNAL \S|LCD|Selector45~0_combout\ : std_logic;
SIGNAL \S|LCD|Selector45~2_combout\ : std_logic;
SIGNAL \S|LCD|LCD_D[7]~reg0_q\ : std_logic;
SIGNAL \S|LCD|Selector42~1_combout\ : std_logic;
SIGNAL \S|LCD|Selector42~2_combout\ : std_logic;
SIGNAL \S|LCD|Selector42~3_combout\ : std_logic;
SIGNAL \S|LCD|LCD_D[10]~reg0_q\ : std_logic;
SIGNAL \S|LCD|Selector41~2_combout\ : std_logic;
SIGNAL \S|LCD|LCD_D[11]~reg0feeder_combout\ : std_logic;
SIGNAL \S|LCD|LCD_D[11]~reg0_q\ : std_logic;
SIGNAL \S|LCD|LCD_D[15]~reg0_q\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \Mux|q[0]~0_combout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \Mux|q[1]~1_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \Mux|q[2]~2_combout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \Mux|q[3]~3_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \Mux|q[4]~4_combout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \Mux|q[5]~5_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \Mux|q[6]~6_combout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \Mux|q[7]~7_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \Mux|q[8]~8_combout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \Mux|q[9]~9_combout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \Mux|q[10]~10_combout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \Mux|q[11]~11_combout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \Mux|q[12]~12_combout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \Mux|q[13]~13_combout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \Mux|q[14]~14_combout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \Mux|q[15]~15_combout\ : std_logic;
SIGNAL \S|LCD|Selector35~0_combout\ : std_logic;
SIGNAL \S|LCD|Selector35~1_combout\ : std_logic;
SIGNAL \S|LCD|LCD_CS_N~q\ : std_logic;
SIGNAL \S|LCD|Selector18~0_combout\ : std_logic;
SIGNAL \S|LCD|LCD_RESET_N~q\ : std_logic;
SIGNAL \S|LCD|Selector41~1_combout\ : std_logic;
SIGNAL \S|LCD|Selector36~3_combout\ : std_logic;
SIGNAL \S|LCD|Selector36~2_combout\ : std_logic;
SIGNAL \S|LCD|Selector36~4_combout\ : std_logic;
SIGNAL \S|LCD|Selector36~0_combout\ : std_logic;
SIGNAL \S|LCD|Selector36~1_combout\ : std_logic;
SIGNAL \S|LCD|LCD_RS~q\ : std_logic;
SIGNAL \S|LCD|LCD_WR_N~0_combout\ : std_logic;
SIGNAL \S|LCD|LCD_WR_N~1_combout\ : std_logic;
SIGNAL \S|LCD|LCD_WR_N~2_combout\ : std_logic;
SIGNAL \S|LCD|LCD_WR_N~q\ : std_logic;
SIGNAL \R16|r1|binary1|flip|q~feeder_combout\ : std_logic;
SIGNAL \DMux|q1~0_combout\ : std_logic;
SIGNAL \R16|r1|binary1|flip|q~q\ : std_logic;
SIGNAL \R16|r1|binary2|flip|q~feeder_combout\ : std_logic;
SIGNAL \R16|r1|binary2|flip|q~q\ : std_logic;
SIGNAL \R16|r1|binary3|flip|q~q\ : std_logic;
SIGNAL \R16|r1|binary4|flip|q~feeder_combout\ : std_logic;
SIGNAL \R16|r1|binary4|flip|q~q\ : std_logic;
SIGNAL \R16|r1|binary5|flip|q~feeder_combout\ : std_logic;
SIGNAL \R16|r1|binary5|flip|q~q\ : std_logic;
SIGNAL \R16|r1|binary6|flip|q~feeder_combout\ : std_logic;
SIGNAL \R16|r1|binary6|flip|q~q\ : std_logic;
SIGNAL \R16|r1|binary7|flip|q~feeder_combout\ : std_logic;
SIGNAL \R16|r1|binary7|flip|q~q\ : std_logic;
SIGNAL \R16|r1|binary8|flip|q~feeder_combout\ : std_logic;
SIGNAL \R16|r1|binary8|flip|q~q\ : std_logic;
SIGNAL \R16|r2|binary1|flip|q~q\ : std_logic;
SIGNAL \R16|r2|binary2|flip|q~feeder_combout\ : std_logic;
SIGNAL \R16|r2|binary2|flip|q~q\ : std_logic;
SIGNAL \sel1[0]~0_combout\ : std_logic;
SIGNAL \sel1[1]~1_combout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\ : std_logic;
SIGNAL \S|pixel\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \S|LCD|cnt\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \S|LCD|counterClear\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \S|LCD|DELAY_MS\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \S|LCD|counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \S|PX_COLOR\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \RAM|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \S|PX_Y\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \S|PX_X\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \S|ALT_INV_state~6_combout\ : std_logic;
SIGNAL \S|ALT_INV_PX_X[8]~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector41~2_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector42~2_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector42~1_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector45~1_combout\ : std_logic;
SIGNAL \S|ALT_INV_PX_X\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \S|ALT_INV_PX_Y\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \S|LCD|ALT_INV_Selector45~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector46~2_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector46~1_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector46~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector47~3_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector47~2_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector47~1_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector48~2_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector48~1_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector48~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector49~3_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector49~2_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector49~1_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector47~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector49~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector50~2_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector50~1_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector51~2_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector51~1_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector51~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector52~5_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector52~4_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector52~3_combout\ : std_logic;
SIGNAL \S|ALT_INV_PX_COLOR\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \S|LCD|ALT_INV_Selector52~2_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector52~1_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector52~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~20_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~19_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~18_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~17_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~16_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~15_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~14_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~13_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~12_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~11_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~10_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~9_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~8_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~7_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~6_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~5_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~4_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~3_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_DELAY_MS\ : std_logic_vector(19 DOWNTO 9);
SIGNAL \S|LCD|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \S|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \S|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \S|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \S|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \S|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \S|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LCD_D[10]~reg0_q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LCD_D[0]~reg0_q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector17~2_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector17~1_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector17~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector22~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LCD_INIT_OK~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LCD_WR_N~1_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_WideOr25~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LCD_WR_N~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector36~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector41~1_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state~33_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector23~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector42~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector41~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector50~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_WideOr2~2_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_WideOr2~1_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_WideOr2~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector35~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_WideOr3~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan1~4_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan1~3_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector34~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LCD_WR_N~q\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \S|LCD|ALT_INV_counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~21_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~21_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~13_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~41_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~45_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~57_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~125_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~121_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~117_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~113_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \S|ALT_INV_pixel\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \S|ALT_INV_state.s_waitData~q\ : std_logic;
SIGNAL \S|ALT_INV_Add2~109_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~105_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~101_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~97_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~93_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~89_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~85_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~77_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \S|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \S|ALT_INV_state.s_pxWrite~q\ : std_logic;
SIGNAL \S|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \S|ALT_INV_state.s_load~q\ : std_logic;
SIGNAL \S|ALT_INV_state.s_pxUpdate~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_PX_RDY~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_delay~q\ : std_logic;
SIGNAL \S|ALT_INV_PX_EN~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_delay_en~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_cnt\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \S|LCD|ALT_INV_state.s9~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s6~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s11~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s10~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s8~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s7~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s13~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s12~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s14~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s13d~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s12d~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s11d~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s10d~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s7d~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s6d~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.c2~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s3n~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s14d~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s9d~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s8d~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.c3~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s3m~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s2~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s0~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s1~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_counterClear\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \S|LCD|ALT_INV_state.c1~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s3~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_state.s5~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LCD_INIT_OK~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LCD_RS~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LCD_RESET_N~q\ : std_logic;
SIGNAL \S|LCD|ALT_INV_LCD_CS_N~q\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a11~DUPLICATE_q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a10~DUPLICATE_q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~DUPLICATE_q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~DUPLICATE_q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_RST~input_o\ : std_logic;
SIGNAL \ALT_INV_INPUT[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_INPUT[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_INPUT[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_INPUT[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_INPUT[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_INPUT[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_INPUT[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_LOAD~input_o\ : std_logic;
SIGNAL \ALT_INV_INPUT[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_ADDRESS[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_ADDRESS[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_ADDRESS[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_ADDRESS[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_ADDRESS[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_ADDRESS[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_ADDRESS[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_ADDRESS[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_ADDRESS[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_ADDRESS[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_ADDRESS[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_ADDRESS[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_ADDRESS[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_ADDRESS[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_ADDRESS[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector36~4_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector36~3_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector36~2_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector51~6_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector51~5_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector51~4_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector50~6_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector50~5_combout\ : std_logic;
SIGNAL \S|LCD|ALT_INV_Selector50~4_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~49_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~4_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~115_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~114_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~48_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~47_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~113_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~112_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[149]~111_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~110_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[119]~109_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~108_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~107_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~106_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~105_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~104_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~103_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~102_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_sub_parity10a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~46_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~45_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~44_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~43_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~42_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~41_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~40_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~39_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~38_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~37_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~36_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~35_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~34_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~33_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~32_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~31_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~30_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~29_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~28_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~27_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~25_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~24_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~101_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~100_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~99_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~98_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~97_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~96_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~95_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~94_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~93_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~92_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~91_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~90_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~89_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~88_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~87_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~86_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~2_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_cntr_cout[3]~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~2_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity9~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_sub_parity7a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~85_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~84_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~23_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~22_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~21_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~19_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~17_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~15_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~13_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~12_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~11_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~10_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~9_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~8_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~7_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~6_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~5_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~4_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~3_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~2_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~1_combout\ : std_logic;
SIGNAL \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a6~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a9~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a8~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a11~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a10~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a12~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a5~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a4~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a7~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a0~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a3~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a2~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a1~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~4_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~3_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~2_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[193]~83_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[163]~82_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~81_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~80_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~79_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~78_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~77_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~76_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~75_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~74_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~73_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~72_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~71_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[185]~70_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[155]~69_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~68_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[192]~67_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~66_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[147]~65_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~64_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[117]~63_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~62_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~61_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~60_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~59_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~58_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~57_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~56_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~55_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[184]~54_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[154]~53_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[191]~52_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[161]~51_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~50_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~49_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~48_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~47_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~46_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~45_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~44_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~43_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~42_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~41_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[183]~40_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[190]~39_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~38_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[145]~37_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~36_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[115]~35_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~34_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~33_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~32_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~31_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~30_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~29_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[182]~28_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[189]~27_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[159]~26_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~25_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[129]~24_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~23_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~22_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~21_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~20_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~19_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[188]~18_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~17_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[143]~16_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~15_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~14_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~13_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~12_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~11_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[187]~10_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[157]~9_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~8_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[127]~7_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~6_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~5_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[186]~4_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~3_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[141]~2_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[126]~1_combout\ : std_logic;
SIGNAL \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_data_wire[2]~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a6~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe13a\ : std_logic_vector(9 DOWNTO 9);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a9~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a8~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a11~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a10~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a12~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a5~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a7~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\ : std_logic;
SIGNAL \S|ALT_INV_fifo_rdreq~q\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\ : std_logic;
SIGNAL \S|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \S|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \S|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \S|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~3_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~2_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~1_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_data_wire[2]~0_combout\ : std_logic;

BEGIN

ww_CLK_SLOW <= CLK_SLOW;
ww_CLK_FAST <= CLK_FAST;
ww_RST <= RST;
ww_ADDRESS <= ADDRESS;
ww_INPUT <= INPUT;
ww_LOAD <= LOAD;
OUTPUT <= ww_OUTPUT;
LCD_CS_N <= ww_LCD_CS_N;
LCD_RD_N <= ww_LCD_RD_N;
LCD_RESET_N <= ww_LCD_RESET_N;
LCD_RS <= ww_LCD_RS;
LCD_WR_N <= ww_LCD_WR_N;
LCD_ON <= ww_LCD_ON;
LCD_INIT_OK <= ww_LCD_INIT_OK;
ww_SW <= SW;
LED <= ww_LED;
selOut1 <= ww_selOut1;
selOut2 <= ww_selOut2;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \INPUT[0]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \INPUT[0]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \INPUT[1]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \INPUT[1]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \INPUT[2]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \INPUT[2]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \INPUT[3]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \INPUT[3]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \INPUT[4]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \INPUT[4]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \INPUT[5]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \INPUT[5]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \INPUT[6]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \INPUT[6]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \INPUT[7]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \INPUT[7]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \INPUT[8]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \INPUT[8]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \INPUT[9]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \INPUT[9]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \INPUT[10]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \INPUT[10]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \INPUT[11]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \INPUT[11]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \INPUT[12]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \INPUT[12]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \INPUT[13]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \INPUT[13]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \INPUT[14]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \INPUT[14]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \INPUT[15]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \INPUT[15]~input_o\;

\RAM|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\ADDRESS[12]~input_o\ & \ADDRESS[11]~input_o\ & \ADDRESS[10]~input_o\ & \ADDRESS[9]~input_o\ & \ADDRESS[8]~input_o\ & \ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\ & 
\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\ & \ADDRESS[3]~input_o\ & \ADDRESS[2]~input_o\ & \ADDRESS[1]~input_o\ & \ADDRESS[0]~input_o\);

\RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTADATAIN_bus\ <= (\INPUT[1]~input_o\ & \INPUT[0]~input_o\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTAADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\
& \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(16) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(17) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus\(1);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTADATAIN_bus\ <= (\INPUT[3]~input_o\ & \INPUT[2]~input_o\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTAADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\
& \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(18) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(19) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus\(1);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTADATAIN_bus\ <= (\INPUT[5]~input_o\ & \INPUT[4]~input_o\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTAADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\
& \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(20) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBDATAOUT_bus\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(21) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBDATAOUT_bus\(1);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTADATAIN_bus\ <= (\INPUT[7]~input_o\ & \INPUT[6]~input_o\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTAADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\
& \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(22) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBDATAOUT_bus\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(23) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBDATAOUT_bus\(1);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTADATAIN_bus\ <= (\INPUT[9]~input_o\ & \INPUT[8]~input_o\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTAADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTBADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\
& \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(24) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTBDATAOUT_bus\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(25) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTBDATAOUT_bus\(1);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a26_PORTADATAIN_bus\ <= (\INPUT[11]~input_o\ & \INPUT[10]~input_o\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a26_PORTAADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a26_PORTBADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\
& \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(26) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a26_PORTBDATAOUT_bus\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(27) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a26_PORTBDATAOUT_bus\(1);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a28_PORTADATAIN_bus\ <= (\INPUT[13]~input_o\ & \INPUT[12]~input_o\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a28_PORTAADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a28_PORTBADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\
& \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(28) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a28_PORTBDATAOUT_bus\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(29) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a28_PORTBDATAOUT_bus\(1);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a30_PORTADATAIN_bus\ <= (\INPUT[15]~input_o\ & \INPUT[14]~input_o\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a30_PORTAADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a30_PORTBADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\
& \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(30) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a30_PORTBDATAOUT_bus\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(31) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a30_PORTBDATAOUT_bus\(1);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTADATAIN_bus\ <= (\ADDRESS[5]~input_o\ & \ADDRESS[4]~input_o\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTAADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\
& \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus\(1);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTADATAIN_bus\ <= (\ADDRESS[7]~input_o\ & \ADDRESS[6]~input_o\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTAADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\
& \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(8) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(9) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus\(1);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTADATAIN_bus\ <= (\ADDRESS[8]~input_o\ & \ADDRESS[0]~input_o\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTAADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\
& \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(10) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus\(1);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTADATAIN_bus\ <= (\ADDRESS[9]~input_o\ & \ADDRESS[1]~input_o\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTAADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\
& \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(11) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus\(1);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTADATAIN_bus\ <= (\ADDRESS[10]~input_o\ & \ADDRESS[2]~input_o\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTAADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\
& \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(12) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus\(1);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTADATAIN_bus\ <= (\ADDRESS[11]~input_o\ & \ADDRESS[3]~input_o\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTAADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\
& \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(13) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus\(1);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTADATAIN_bus\ <= (\ADDRESS[13]~input_o\ & \ADDRESS[12]~input_o\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTAADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBADDR_bus\ <= (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\
& \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(14) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(15) <= \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus\(1);
\S|ALT_INV_state~6_combout\ <= NOT \S|state~6_combout\;
\S|ALT_INV_PX_X[8]~0_combout\ <= NOT \S|PX_X[8]~0_combout\;
\S|LCD|ALT_INV_Selector41~2_combout\ <= NOT \S|LCD|Selector41~2_combout\;
\S|LCD|ALT_INV_Selector42~2_combout\ <= NOT \S|LCD|Selector42~2_combout\;
\S|LCD|ALT_INV_Selector42~1_combout\ <= NOT \S|LCD|Selector42~1_combout\;
\S|LCD|ALT_INV_Selector45~1_combout\ <= NOT \S|LCD|Selector45~1_combout\;
\S|ALT_INV_PX_X\(7) <= NOT \S|PX_X\(7);
\S|ALT_INV_PX_Y\(15) <= NOT \S|PX_Y\(15);
\S|ALT_INV_PX_Y\(7) <= NOT \S|PX_Y\(7);
\S|LCD|ALT_INV_Selector45~0_combout\ <= NOT \S|LCD|Selector45~0_combout\;
\S|LCD|ALT_INV_Selector46~2_combout\ <= NOT \S|LCD|Selector46~2_combout\;
\S|ALT_INV_PX_X\(6) <= NOT \S|PX_X\(6);
\S|ALT_INV_PX_Y\(14) <= NOT \S|PX_Y\(14);
\S|ALT_INV_PX_Y\(6) <= NOT \S|PX_Y\(6);
\S|LCD|ALT_INV_Selector46~1_combout\ <= NOT \S|LCD|Selector46~1_combout\;
\S|ALT_INV_PX_X\(14) <= NOT \S|PX_X\(14);
\S|LCD|ALT_INV_Selector46~0_combout\ <= NOT \S|LCD|Selector46~0_combout\;
\S|LCD|ALT_INV_Selector47~3_combout\ <= NOT \S|LCD|Selector47~3_combout\;
\S|ALT_INV_PX_X\(13) <= NOT \S|PX_X\(13);
\S|ALT_INV_PX_X\(5) <= NOT \S|PX_X\(5);
\S|ALT_INV_PX_Y\(13) <= NOT \S|PX_Y\(13);
\S|ALT_INV_PX_Y\(5) <= NOT \S|PX_Y\(5);
\S|LCD|ALT_INV_Selector47~2_combout\ <= NOT \S|LCD|Selector47~2_combout\;
\S|LCD|ALT_INV_Selector47~1_combout\ <= NOT \S|LCD|Selector47~1_combout\;
\S|LCD|ALT_INV_Selector48~2_combout\ <= NOT \S|LCD|Selector48~2_combout\;
\S|ALT_INV_PX_X\(12) <= NOT \S|PX_X\(12);
\S|LCD|ALT_INV_Selector48~1_combout\ <= NOT \S|LCD|Selector48~1_combout\;
\S|ALT_INV_PX_X\(4) <= NOT \S|PX_X\(4);
\S|ALT_INV_PX_Y\(12) <= NOT \S|PX_Y\(12);
\S|ALT_INV_PX_Y\(4) <= NOT \S|PX_Y\(4);
\S|LCD|ALT_INV_Selector48~0_combout\ <= NOT \S|LCD|Selector48~0_combout\;
\S|LCD|ALT_INV_Selector49~3_combout\ <= NOT \S|LCD|Selector49~3_combout\;
\S|ALT_INV_PX_X\(11) <= NOT \S|PX_X\(11);
\S|ALT_INV_PX_X\(3) <= NOT \S|PX_X\(3);
\S|ALT_INV_PX_Y\(11) <= NOT \S|PX_Y\(11);
\S|LCD|ALT_INV_Selector49~2_combout\ <= NOT \S|LCD|Selector49~2_combout\;
\S|ALT_INV_PX_Y\(3) <= NOT \S|PX_Y\(3);
\S|LCD|ALT_INV_Selector49~1_combout\ <= NOT \S|LCD|Selector49~1_combout\;
\S|LCD|ALT_INV_Selector47~0_combout\ <= NOT \S|LCD|Selector47~0_combout\;
\S|LCD|ALT_INV_Selector49~0_combout\ <= NOT \S|LCD|Selector49~0_combout\;
\S|LCD|ALT_INV_Selector50~2_combout\ <= NOT \S|LCD|Selector50~2_combout\;
\S|ALT_INV_PX_X\(10) <= NOT \S|PX_X\(10);
\S|LCD|ALT_INV_Selector50~1_combout\ <= NOT \S|LCD|Selector50~1_combout\;
\S|ALT_INV_PX_X\(2) <= NOT \S|PX_X\(2);
\S|ALT_INV_PX_Y\(10) <= NOT \S|PX_Y\(10);
\S|ALT_INV_PX_Y\(2) <= NOT \S|PX_Y\(2);
\S|LCD|ALT_INV_Selector51~2_combout\ <= NOT \S|LCD|Selector51~2_combout\;
\S|ALT_INV_PX_X\(9) <= NOT \S|PX_X\(9);
\S|LCD|ALT_INV_Selector51~1_combout\ <= NOT \S|LCD|Selector51~1_combout\;
\S|ALT_INV_PX_X\(1) <= NOT \S|PX_X\(1);
\S|ALT_INV_PX_Y\(9) <= NOT \S|PX_Y\(9);
\S|ALT_INV_PX_Y\(1) <= NOT \S|PX_Y\(1);
\S|LCD|ALT_INV_Selector51~0_combout\ <= NOT \S|LCD|Selector51~0_combout\;
\S|LCD|ALT_INV_Selector52~5_combout\ <= NOT \S|LCD|Selector52~5_combout\;
\S|ALT_INV_PX_X\(8) <= NOT \S|PX_X\(8);
\S|ALT_INV_PX_X\(0) <= NOT \S|PX_X\(0);
\S|LCD|ALT_INV_Selector52~4_combout\ <= NOT \S|LCD|Selector52~4_combout\;
\S|ALT_INV_PX_Y\(8) <= NOT \S|PX_Y\(8);
\S|ALT_INV_PX_Y\(0) <= NOT \S|PX_Y\(0);
\S|LCD|ALT_INV_Selector52~3_combout\ <= NOT \S|LCD|Selector52~3_combout\;
\S|ALT_INV_PX_COLOR\(0) <= NOT \S|PX_COLOR\(0);
\S|LCD|ALT_INV_Selector52~2_combout\ <= NOT \S|LCD|Selector52~2_combout\;
\S|LCD|ALT_INV_Selector52~1_combout\ <= NOT \S|LCD|Selector52~1_combout\;
\S|LCD|ALT_INV_Selector52~0_combout\ <= NOT \S|LCD|Selector52~0_combout\;
\S|LCD|ALT_INV_Mux9~0_combout\ <= NOT \S|LCD|Mux9~0_combout\;
\S|LCD|ALT_INV_LessThan2~20_combout\ <= NOT \S|LCD|LessThan2~20_combout\;
\S|LCD|ALT_INV_LessThan2~19_combout\ <= NOT \S|LCD|LessThan2~19_combout\;
\S|LCD|ALT_INV_LessThan2~18_combout\ <= NOT \S|LCD|LessThan2~18_combout\;
\S|LCD|ALT_INV_LessThan2~17_combout\ <= NOT \S|LCD|LessThan2~17_combout\;
\S|LCD|ALT_INV_LessThan2~16_combout\ <= NOT \S|LCD|LessThan2~16_combout\;
\S|LCD|ALT_INV_LessThan2~15_combout\ <= NOT \S|LCD|LessThan2~15_combout\;
\S|LCD|ALT_INV_LessThan2~14_combout\ <= NOT \S|LCD|LessThan2~14_combout\;
\S|LCD|ALT_INV_LessThan2~13_combout\ <= NOT \S|LCD|LessThan2~13_combout\;
\S|LCD|ALT_INV_LessThan2~12_combout\ <= NOT \S|LCD|LessThan2~12_combout\;
\S|LCD|ALT_INV_LessThan2~11_combout\ <= NOT \S|LCD|LessThan2~11_combout\;
\S|LCD|ALT_INV_LessThan2~10_combout\ <= NOT \S|LCD|LessThan2~10_combout\;
\S|LCD|ALT_INV_LessThan2~9_combout\ <= NOT \S|LCD|LessThan2~9_combout\;
\S|LCD|ALT_INV_LessThan2~8_combout\ <= NOT \S|LCD|LessThan2~8_combout\;
\S|LCD|ALT_INV_LessThan2~7_combout\ <= NOT \S|LCD|LessThan2~7_combout\;
\S|LCD|ALT_INV_LessThan2~6_combout\ <= NOT \S|LCD|LessThan2~6_combout\;
\S|LCD|ALT_INV_LessThan2~5_combout\ <= NOT \S|LCD|LessThan2~5_combout\;
\S|LCD|ALT_INV_LessThan2~4_combout\ <= NOT \S|LCD|LessThan2~4_combout\;
\S|LCD|ALT_INV_LessThan2~3_combout\ <= NOT \S|LCD|LessThan2~3_combout\;
\S|LCD|ALT_INV_LessThan2~2_combout\ <= NOT \S|LCD|LessThan2~2_combout\;
\S|LCD|ALT_INV_LessThan2~1_combout\ <= NOT \S|LCD|LessThan2~1_combout\;
\S|LCD|ALT_INV_DELAY_MS\(19) <= NOT \S|LCD|DELAY_MS\(19);
\S|LCD|ALT_INV_LessThan2~0_combout\ <= NOT \S|LCD|LessThan2~0_combout\;
\S|ALT_INV_LessThan0~5_combout\ <= NOT \S|LessThan0~5_combout\;
\S|ALT_INV_LessThan0~4_combout\ <= NOT \S|LessThan0~4_combout\;
\S|ALT_INV_LessThan0~3_combout\ <= NOT \S|LessThan0~3_combout\;
\S|ALT_INV_LessThan0~2_combout\ <= NOT \S|LessThan0~2_combout\;
\S|ALT_INV_LessThan0~1_combout\ <= NOT \S|LessThan0~1_combout\;
\S|ALT_INV_LessThan0~0_combout\ <= NOT \S|LessThan0~0_combout\;
\S|LCD|ALT_INV_LCD_D[10]~reg0_q\ <= NOT \S|LCD|LCD_D[10]~reg0_q\;
\S|LCD|ALT_INV_LCD_D[0]~reg0_q\ <= NOT \S|LCD|LCD_D[0]~reg0_q\;
\S|LCD|ALT_INV_Selector17~2_combout\ <= NOT \S|LCD|Selector17~2_combout\;
\S|LCD|ALT_INV_Selector17~1_combout\ <= NOT \S|LCD|Selector17~1_combout\;
\S|LCD|ALT_INV_Selector17~0_combout\ <= NOT \S|LCD|Selector17~0_combout\;
\S|LCD|ALT_INV_Selector22~0_combout\ <= NOT \S|LCD|Selector22~0_combout\;
\S|LCD|ALT_INV_LCD_INIT_OK~0_combout\ <= NOT \S|LCD|LCD_INIT_OK~0_combout\;
\S|LCD|ALT_INV_LCD_WR_N~1_combout\ <= NOT \S|LCD|LCD_WR_N~1_combout\;
\S|LCD|ALT_INV_WideOr25~0_combout\ <= NOT \S|LCD|WideOr25~0_combout\;
\S|LCD|ALT_INV_LCD_WR_N~0_combout\ <= NOT \S|LCD|LCD_WR_N~0_combout\;
\S|LCD|ALT_INV_Selector36~0_combout\ <= NOT \S|LCD|Selector36~0_combout\;
\S|LCD|ALT_INV_Selector41~1_combout\ <= NOT \S|LCD|Selector41~1_combout\;
\S|LCD|ALT_INV_state~33_combout\ <= NOT \S|LCD|state~33_combout\;
\S|LCD|ALT_INV_Selector23~0_combout\ <= NOT \S|LCD|Selector23~0_combout\;
\S|LCD|ALT_INV_Selector42~0_combout\ <= NOT \S|LCD|Selector42~0_combout\;
\S|LCD|ALT_INV_Selector41~0_combout\ <= NOT \S|LCD|Selector41~0_combout\;
\S|LCD|ALT_INV_Selector50~0_combout\ <= NOT \S|LCD|Selector50~0_combout\;
\S|LCD|ALT_INV_WideOr2~2_combout\ <= NOT \S|LCD|WideOr2~2_combout\;
\S|LCD|ALT_INV_WideOr2~1_combout\ <= NOT \S|LCD|WideOr2~1_combout\;
\S|LCD|ALT_INV_WideOr2~0_combout\ <= NOT \S|LCD|WideOr2~0_combout\;
\S|LCD|ALT_INV_Selector35~0_combout\ <= NOT \S|LCD|Selector35~0_combout\;
\S|LCD|ALT_INV_WideOr3~0_combout\ <= NOT \S|LCD|WideOr3~0_combout\;
\S|LCD|ALT_INV_LessThan1~4_combout\ <= NOT \S|LCD|LessThan1~4_combout\;
\S|LCD|ALT_INV_LessThan1~3_combout\ <= NOT \S|LCD|LessThan1~3_combout\;
\S|LCD|ALT_INV_LessThan1~2_combout\ <= NOT \S|LCD|LessThan1~2_combout\;
\S|LCD|ALT_INV_LessThan1~1_combout\ <= NOT \S|LCD|LessThan1~1_combout\;
\S|LCD|ALT_INV_LessThan1~0_combout\ <= NOT \S|LCD|LessThan1~0_combout\;
\S|LCD|ALT_INV_Selector34~0_combout\ <= NOT \S|LCD|Selector34~0_combout\;
\ALT_INV_LessThan1~2_combout\ <= NOT \LessThan1~2_combout\;
\ALT_INV_LessThan1~1_combout\ <= NOT \LessThan1~1_combout\;
\ALT_INV_LessThan1~0_combout\ <= NOT \LessThan1~0_combout\;
\ALT_INV_LessThan0~0_combout\ <= NOT \LessThan0~0_combout\;
\S|LCD|ALT_INV_LCD_WR_N~q\ <= NOT \S|LCD|LCD_WR_N~q\;
\RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0) <= NOT \RAM|altsyncram_component|auto_generated|out_address_reg_a\(0);
\S|LCD|ALT_INV_counter\(0) <= NOT \S|LCD|counter\(0);
\S|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_5~25_sumout\;
\S|LCD|ALT_INV_counter\(1) <= NOT \S|LCD|counter\(1);
\S|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_5~21_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_4~25_sumout\;
\S|LCD|ALT_INV_counter\(2) <= NOT \S|LCD|counter\(2);
\S|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_3~25_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_5~17_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_4~21_sumout\;
\S|LCD|ALT_INV_counter\(3) <= NOT \S|LCD|counter\(3);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(15) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(15);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(14) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(14);
\S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~21_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~21_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_11~29_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_10~29_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_10~25_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_12~29_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_11~25_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~21_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~21_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_10~21_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~13_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~13_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_11~21_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_13~29_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_12~25_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_10~29_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_11~33_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_12~37_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~41_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_13~41_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_10~13_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_14~25_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_3~21_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_5~13_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_4~17_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~45_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_14~45_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_3~49_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_4~53_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~57_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_5~57_sumout\;
\S|LCD|ALT_INV_counter\(4) <= NOT \S|LCD|counter\(4);
\S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~17_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~17_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_10~21_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_11~9_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_10~9_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_12~13_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_14~17_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_13~17_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_11~25_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_12~9_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_11~5_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_13~13_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_3~17_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_14~13_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_12~29_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_13~9_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_12~5_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_14~9_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_4~13_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_3~13_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_13~33_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_14~5_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_13~5_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_3~9_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_5~9_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_4~9_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_14~37_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_3~41_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_4~45_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_5~49_sumout\;
\S|LCD|ALT_INV_counter\(5) <= NOT \S|LCD|counter\(5);
\S|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_11~1_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_6~49_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_5~45_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_10~17_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_12~25_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_11~21_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_14~33_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_13~29_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_4~41_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_3~37_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_6~45_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_5~41_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_4~37_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_3~33_sumout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(13) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(13);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(5) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(5);
\S|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_12~1_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_6~41_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~9_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~9_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_11~17_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_10~13_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_13~25_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_12~21_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_3~29_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_14~29_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_5~37_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_4~33_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_6~37_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_5~33_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_4~29_sumout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(12) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(12);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(4) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(4);
\S|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_13~1_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_6~33_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_5~29_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_10~9_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~5_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_12~17_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_11~13_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_14~25_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_13~21_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_4~25_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_3~25_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_6~29_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_5~25_sumout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(11) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(11);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(3) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(3);
\S|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_14~1_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_6~25_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_11~9_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_10~5_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_10~1_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_13~17_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_12~13_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_3~21_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_14~21_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_5~21_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_4~21_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_6~21_sumout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(10) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(10);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(2) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(2);
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_6~17_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_5~17_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_12~9_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_11~5_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_11~1_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_14~17_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_13~13_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_4~17_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_3~17_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_6~13_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_13~9_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_12~5_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_12~1_sumout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(9) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(9);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(8) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(8);
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_3~13_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_14~13_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_5~13_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_4~13_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_6~9_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_5~9_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_14~9_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_13~5_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_13~1_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_4~9_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_3~9_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_10~1_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_6~1_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_3~5_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_14~5_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_14~1_sumout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(7) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(7);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(6) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(6);
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_5~5_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_4~5_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_4~1_sumout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \S|Mod0|auto_generated|divider|divider|op_5~1_sumout\;
\S|ALT_INV_Add2~125_sumout\ <= NOT \S|Add2~125_sumout\;
\S|ALT_INV_Add2~121_sumout\ <= NOT \S|Add2~121_sumout\;
\S|ALT_INV_Add2~117_sumout\ <= NOT \S|Add2~117_sumout\;
\S|ALT_INV_Add2~113_sumout\ <= NOT \S|Add2~113_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_3~1_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_4~1_sumout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \S|Div0|auto_generated|divider|divider|op_5~1_sumout\;
\S|ALT_INV_pixel\(3) <= NOT \S|pixel\(3);
\S|ALT_INV_pixel\(2) <= NOT \S|pixel\(2);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(31) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(31);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(30) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(30);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(29) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(29);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(28) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(28);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(27) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(27);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(26) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(26);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(25) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(25);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(24) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(24);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(23) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(23);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(22) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(22);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(21) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(21);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(20) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(20);
\S|ALT_INV_pixel\(1) <= NOT \S|pixel\(1);
\S|ALT_INV_pixel\(0) <= NOT \S|pixel\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(19) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(19);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(18) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(18);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(17) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(17);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(16) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(16);
\S|ALT_INV_state.s_waitData~q\ <= NOT \S|state.s_waitData~q\;
\S|ALT_INV_Add2~109_sumout\ <= NOT \S|Add2~109_sumout\;
\S|ALT_INV_Add2~105_sumout\ <= NOT \S|Add2~105_sumout\;
\S|ALT_INV_Add2~101_sumout\ <= NOT \S|Add2~101_sumout\;
\S|ALT_INV_Add2~97_sumout\ <= NOT \S|Add2~97_sumout\;
\S|ALT_INV_Add2~93_sumout\ <= NOT \S|Add2~93_sumout\;
\S|ALT_INV_Add2~89_sumout\ <= NOT \S|Add2~89_sumout\;
\S|ALT_INV_Add2~85_sumout\ <= NOT \S|Add2~85_sumout\;
\S|ALT_INV_Add2~81_sumout\ <= NOT \S|Add2~81_sumout\;
\S|ALT_INV_Add2~77_sumout\ <= NOT \S|Add2~77_sumout\;
\S|ALT_INV_Add2~73_sumout\ <= NOT \S|Add2~73_sumout\;
\S|ALT_INV_Add2~69_sumout\ <= NOT \S|Add2~69_sumout\;
\S|ALT_INV_Add2~65_sumout\ <= NOT \S|Add2~65_sumout\;
\S|ALT_INV_Add2~61_sumout\ <= NOT \S|Add2~61_sumout\;
\S|ALT_INV_Add2~57_sumout\ <= NOT \S|Add2~57_sumout\;
\S|ALT_INV_Add2~53_sumout\ <= NOT \S|Add2~53_sumout\;
\S|ALT_INV_Add2~49_sumout\ <= NOT \S|Add2~49_sumout\;
\S|ALT_INV_Add2~45_sumout\ <= NOT \S|Add2~45_sumout\;
\S|ALT_INV_Add2~41_sumout\ <= NOT \S|Add2~41_sumout\;
\S|ALT_INV_Add2~37_sumout\ <= NOT \S|Add2~37_sumout\;
\S|ALT_INV_Add2~33_sumout\ <= NOT \S|Add2~33_sumout\;
\S|ALT_INV_Add2~29_sumout\ <= NOT \S|Add2~29_sumout\;
\S|ALT_INV_Add2~25_sumout\ <= NOT \S|Add2~25_sumout\;
\S|ALT_INV_Add2~21_sumout\ <= NOT \S|Add2~21_sumout\;
\S|ALT_INV_Add2~17_sumout\ <= NOT \S|Add2~17_sumout\;
\S|ALT_INV_Add2~13_sumout\ <= NOT \S|Add2~13_sumout\;
\S|ALT_INV_Add2~9_sumout\ <= NOT \S|Add2~9_sumout\;
\S|ALT_INV_Add2~5_sumout\ <= NOT \S|Add2~5_sumout\;
\S|ALT_INV_state.s_pxWrite~q\ <= NOT \S|state.s_pxWrite~q\;
\S|ALT_INV_Add2~1_sumout\ <= NOT \S|Add2~1_sumout\;
\S|LCD|ALT_INV_counter\(27) <= NOT \S|LCD|counter\(27);
\S|LCD|ALT_INV_counter\(28) <= NOT \S|LCD|counter\(28);
\S|LCD|ALT_INV_counter\(29) <= NOT \S|LCD|counter\(29);
\S|LCD|ALT_INV_counter\(30) <= NOT \S|LCD|counter\(30);
\S|LCD|ALT_INV_counter\(26) <= NOT \S|LCD|counter\(26);
\S|LCD|ALT_INV_counter\(25) <= NOT \S|LCD|counter\(25);
\S|LCD|ALT_INV_counter\(22) <= NOT \S|LCD|counter\(22);
\S|LCD|ALT_INV_counter\(17) <= NOT \S|LCD|counter\(17);
\S|LCD|ALT_INV_counter\(16) <= NOT \S|LCD|counter\(16);
\S|LCD|ALT_INV_counter\(13) <= NOT \S|LCD|counter\(13);
\S|LCD|ALT_INV_counter\(8) <= NOT \S|LCD|counter\(8);
\S|LCD|ALT_INV_counter\(6) <= NOT \S|LCD|counter\(6);
\S|LCD|ALT_INV_counter\(7) <= NOT \S|LCD|counter\(7);
\S|LCD|ALT_INV_DELAY_MS\(9) <= NOT \S|LCD|DELAY_MS\(9);
\S|LCD|ALT_INV_counter\(9) <= NOT \S|LCD|counter\(9);
\S|LCD|ALT_INV_DELAY_MS\(10) <= NOT \S|LCD|DELAY_MS\(10);
\S|LCD|ALT_INV_counter\(10) <= NOT \S|LCD|counter\(10);
\S|LCD|ALT_INV_counter\(11) <= NOT \S|LCD|counter\(11);
\S|LCD|ALT_INV_counter\(12) <= NOT \S|LCD|counter\(12);
\S|LCD|ALT_INV_counter\(14) <= NOT \S|LCD|counter\(14);
\S|LCD|ALT_INV_DELAY_MS\(14) <= NOT \S|LCD|DELAY_MS\(14);
\S|LCD|ALT_INV_counter\(15) <= NOT \S|LCD|counter\(15);
\S|LCD|ALT_INV_counter\(18) <= NOT \S|LCD|counter\(18);
\S|LCD|ALT_INV_DELAY_MS\(16) <= NOT \S|LCD|DELAY_MS\(16);
\S|LCD|ALT_INV_counter\(19) <= NOT \S|LCD|counter\(19);
\S|LCD|ALT_INV_counter\(20) <= NOT \S|LCD|counter\(20);
\S|LCD|ALT_INV_counter\(21) <= NOT \S|LCD|counter\(21);
\S|LCD|ALT_INV_counter\(23) <= NOT \S|LCD|counter\(23);
\S|LCD|ALT_INV_DELAY_MS\(12) <= NOT \S|LCD|DELAY_MS\(12);
\S|LCD|ALT_INV_counter\(24) <= NOT \S|LCD|counter\(24);
\S|LCD|ALT_INV_DELAY_MS\(11) <= NOT \S|LCD|DELAY_MS\(11);
\S|ALT_INV_state.s_load~q\ <= NOT \S|state.s_load~q\;
\S|ALT_INV_state.s_pxUpdate~q\ <= NOT \S|state.s_pxUpdate~q\;
\S|ALT_INV_pixel\(6) <= NOT \S|pixel\(6);
\S|ALT_INV_pixel\(4) <= NOT \S|pixel\(4);
\S|ALT_INV_pixel\(7) <= NOT \S|pixel\(7);
\S|ALT_INV_pixel\(5) <= NOT \S|pixel\(5);
\S|ALT_INV_pixel\(18) <= NOT \S|pixel\(18);
\S|ALT_INV_pixel\(12) <= NOT \S|pixel\(12);
\S|ALT_INV_pixel\(22) <= NOT \S|pixel\(22);
\S|ALT_INV_pixel\(19) <= NOT \S|pixel\(19);
\S|ALT_INV_pixel\(23) <= NOT \S|pixel\(23);
\S|ALT_INV_pixel\(20) <= NOT \S|pixel\(20);
\S|ALT_INV_pixel\(24) <= NOT \S|pixel\(24);
\S|ALT_INV_pixel\(17) <= NOT \S|pixel\(17);
\S|ALT_INV_pixel\(30) <= NOT \S|pixel\(30);
\S|ALT_INV_pixel\(21) <= NOT \S|pixel\(21);
\S|ALT_INV_pixel\(11) <= NOT \S|pixel\(11);
\S|ALT_INV_pixel\(10) <= NOT \S|pixel\(10);
\S|ALT_INV_pixel\(9) <= NOT \S|pixel\(9);
\S|ALT_INV_pixel\(8) <= NOT \S|pixel\(8);
\S|ALT_INV_pixel\(15) <= NOT \S|pixel\(15);
\S|ALT_INV_pixel\(27) <= NOT \S|pixel\(27);
\S|ALT_INV_pixel\(14) <= NOT \S|pixel\(14);
\S|ALT_INV_pixel\(28) <= NOT \S|pixel\(28);
\S|ALT_INV_pixel\(13) <= NOT \S|pixel\(13);
\S|ALT_INV_pixel\(29) <= NOT \S|pixel\(29);
\S|ALT_INV_pixel\(25) <= NOT \S|pixel\(25);
\S|ALT_INV_pixel\(16) <= NOT \S|pixel\(16);
\S|ALT_INV_pixel\(26) <= NOT \S|pixel\(26);
\S|ALT_INV_pixel\(31) <= NOT \S|pixel\(31);
\S|LCD|ALT_INV_PX_RDY~q\ <= NOT \S|LCD|PX_RDY~q\;
\S|LCD|ALT_INV_delay~q\ <= NOT \S|LCD|delay~q\;
\S|ALT_INV_PX_EN~q\ <= NOT \S|PX_EN~q\;
\S|LCD|ALT_INV_delay_en~q\ <= NOT \S|LCD|delay_en~q\;
\S|LCD|ALT_INV_cnt\(2) <= NOT \S|LCD|cnt\(2);
\S|LCD|ALT_INV_cnt\(1) <= NOT \S|LCD|cnt\(1);
\S|LCD|ALT_INV_cnt\(0) <= NOT \S|LCD|cnt\(0);
\S|LCD|ALT_INV_state.s9~q\ <= NOT \S|LCD|state.s9~q\;
\S|LCD|ALT_INV_state.s6~q\ <= NOT \S|LCD|state.s6~q\;
\S|LCD|ALT_INV_state.s11~q\ <= NOT \S|LCD|state.s11~q\;
\S|LCD|ALT_INV_state.s10~q\ <= NOT \S|LCD|state.s10~q\;
\S|LCD|ALT_INV_state.s8~q\ <= NOT \S|LCD|state.s8~q\;
\S|LCD|ALT_INV_state.s7~q\ <= NOT \S|LCD|state.s7~q\;
\S|LCD|ALT_INV_state.s13~q\ <= NOT \S|LCD|state.s13~q\;
\S|LCD|ALT_INV_state.s12~q\ <= NOT \S|LCD|state.s12~q\;
\S|LCD|ALT_INV_state.s14~q\ <= NOT \S|LCD|state.s14~q\;
\S|LCD|ALT_INV_state.s13d~q\ <= NOT \S|LCD|state.s13d~q\;
\S|LCD|ALT_INV_state.s12d~q\ <= NOT \S|LCD|state.s12d~q\;
\S|LCD|ALT_INV_state.s11d~q\ <= NOT \S|LCD|state.s11d~q\;
\S|LCD|ALT_INV_state.s10d~q\ <= NOT \S|LCD|state.s10d~q\;
\S|LCD|ALT_INV_state.s7d~q\ <= NOT \S|LCD|state.s7d~q\;
\S|LCD|ALT_INV_state.s6d~q\ <= NOT \S|LCD|state.s6d~q\;
\S|LCD|ALT_INV_state.c2~q\ <= NOT \S|LCD|state.c2~q\;
\S|LCD|ALT_INV_state.s3n~q\ <= NOT \S|LCD|state.s3n~q\;
\S|LCD|ALT_INV_state.s14d~q\ <= NOT \S|LCD|state.s14d~q\;
\S|LCD|ALT_INV_state.s9d~q\ <= NOT \S|LCD|state.s9d~q\;
\S|LCD|ALT_INV_state.s8d~q\ <= NOT \S|LCD|state.s8d~q\;
\S|LCD|ALT_INV_state.c3~q\ <= NOT \S|LCD|state.c3~q\;
\S|LCD|ALT_INV_state.s3m~q\ <= NOT \S|LCD|state.s3m~q\;
\S|LCD|ALT_INV_state.s2~q\ <= NOT \S|LCD|state.s2~q\;
\S|LCD|ALT_INV_state.s0~q\ <= NOT \S|LCD|state.s0~q\;
\S|LCD|ALT_INV_state.s1~q\ <= NOT \S|LCD|state.s1~q\;
\S|LCD|ALT_INV_counterClear\(15) <= NOT \S|LCD|counterClear\(15);
\S|LCD|ALT_INV_counterClear\(14) <= NOT \S|LCD|counterClear\(14);
\S|LCD|ALT_INV_counterClear\(11) <= NOT \S|LCD|counterClear\(11);
\S|LCD|ALT_INV_counterClear\(10) <= NOT \S|LCD|counterClear\(10);
\S|LCD|ALT_INV_counterClear\(3) <= NOT \S|LCD|counterClear\(3);
\S|LCD|ALT_INV_counterClear\(2) <= NOT \S|LCD|counterClear\(2);
\S|LCD|ALT_INV_counterClear\(0) <= NOT \S|LCD|counterClear\(0);
\S|LCD|ALT_INV_counterClear\(1) <= NOT \S|LCD|counterClear\(1);
\S|LCD|ALT_INV_counterClear\(9) <= NOT \S|LCD|counterClear\(9);
\S|LCD|ALT_INV_counterClear\(8) <= NOT \S|LCD|counterClear\(8);
\S|LCD|ALT_INV_counterClear\(7) <= NOT \S|LCD|counterClear\(7);
\S|LCD|ALT_INV_counterClear\(6) <= NOT \S|LCD|counterClear\(6);
\S|LCD|ALT_INV_counterClear\(5) <= NOT \S|LCD|counterClear\(5);
\S|LCD|ALT_INV_counterClear\(4) <= NOT \S|LCD|counterClear\(4);
\S|LCD|ALT_INV_counterClear\(12) <= NOT \S|LCD|counterClear\(12);
\S|LCD|ALT_INV_counterClear\(13) <= NOT \S|LCD|counterClear\(13);
\S|LCD|ALT_INV_counterClear\(16) <= NOT \S|LCD|counterClear\(16);
\S|LCD|ALT_INV_state.c1~q\ <= NOT \S|LCD|state.c1~q\;
\S|LCD|ALT_INV_cnt\(3) <= NOT \S|LCD|cnt\(3);
\S|LCD|ALT_INV_cnt\(5) <= NOT \S|LCD|cnt\(5);
\S|LCD|ALT_INV_cnt\(4) <= NOT \S|LCD|cnt\(4);
\S|LCD|ALT_INV_cnt\(6) <= NOT \S|LCD|cnt\(6);
\S|LCD|ALT_INV_state.s3~q\ <= NOT \S|LCD|state.s3~q\;
\S|LCD|ALT_INV_state.s5~q\ <= NOT \S|LCD|state.s5~q\;
\S|LCD|ALT_INV_LCD_INIT_OK~q\ <= NOT \S|LCD|LCD_INIT_OK~q\;
\S|LCD|ALT_INV_LCD_RS~q\ <= NOT \S|LCD|LCD_RS~q\;
\S|LCD|ALT_INV_LCD_RESET_N~q\ <= NOT \S|LCD|LCD_RESET_N~q\;
\S|LCD|ALT_INV_LCD_CS_N~q\ <= NOT \S|LCD|LCD_CS_N~q\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a11~DUPLICATE_q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~DUPLICATE_q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a10~DUPLICATE_q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~DUPLICATE_q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~DUPLICATE_q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~DUPLICATE_q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\;
\ALT_INV_RST~input_o\ <= NOT \RST~input_o\;
\ALT_INV_INPUT[9]~input_o\ <= NOT \INPUT[9]~input_o\;
\ALT_INV_INPUT[7]~input_o\ <= NOT \INPUT[7]~input_o\;
\ALT_INV_INPUT[6]~input_o\ <= NOT \INPUT[6]~input_o\;
\ALT_INV_INPUT[5]~input_o\ <= NOT \INPUT[5]~input_o\;
\ALT_INV_INPUT[4]~input_o\ <= NOT \INPUT[4]~input_o\;
\ALT_INV_INPUT[3]~input_o\ <= NOT \INPUT[3]~input_o\;
\ALT_INV_INPUT[1]~input_o\ <= NOT \INPUT[1]~input_o\;
\ALT_INV_LOAD~input_o\ <= NOT \LOAD~input_o\;
\ALT_INV_INPUT[0]~input_o\ <= NOT \INPUT[0]~input_o\;
\ALT_INV_ADDRESS[5]~input_o\ <= NOT \ADDRESS[5]~input_o\;
\ALT_INV_ADDRESS[4]~input_o\ <= NOT \ADDRESS[4]~input_o\;
\ALT_INV_ADDRESS[3]~input_o\ <= NOT \ADDRESS[3]~input_o\;
\ALT_INV_ADDRESS[2]~input_o\ <= NOT \ADDRESS[2]~input_o\;
\ALT_INV_ADDRESS[1]~input_o\ <= NOT \ADDRESS[1]~input_o\;
\ALT_INV_ADDRESS[0]~input_o\ <= NOT \ADDRESS[0]~input_o\;
\ALT_INV_ADDRESS[7]~input_o\ <= NOT \ADDRESS[7]~input_o\;
\ALT_INV_ADDRESS[6]~input_o\ <= NOT \ADDRESS[6]~input_o\;
\ALT_INV_ADDRESS[8]~input_o\ <= NOT \ADDRESS[8]~input_o\;
\ALT_INV_ADDRESS[9]~input_o\ <= NOT \ADDRESS[9]~input_o\;
\ALT_INV_ADDRESS[10]~input_o\ <= NOT \ADDRESS[10]~input_o\;
\ALT_INV_ADDRESS[12]~input_o\ <= NOT \ADDRESS[12]~input_o\;
\ALT_INV_ADDRESS[11]~input_o\ <= NOT \ADDRESS[11]~input_o\;
\ALT_INV_SW[9]~input_o\ <= NOT \SW[9]~input_o\;
\ALT_INV_SW[8]~input_o\ <= NOT \SW[8]~input_o\;
\ALT_INV_SW[7]~input_o\ <= NOT \SW[7]~input_o\;
\ALT_INV_SW[6]~input_o\ <= NOT \SW[6]~input_o\;
\ALT_INV_SW[5]~input_o\ <= NOT \SW[5]~input_o\;
\ALT_INV_SW[4]~input_o\ <= NOT \SW[4]~input_o\;
\ALT_INV_SW[3]~input_o\ <= NOT \SW[3]~input_o\;
\ALT_INV_SW[2]~input_o\ <= NOT \SW[2]~input_o\;
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_ADDRESS[14]~input_o\ <= NOT \ADDRESS[14]~input_o\;
\ALT_INV_ADDRESS[13]~input_o\ <= NOT \ADDRESS[13]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g[0]~0_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\;
\S|LCD|ALT_INV_Selector36~4_combout\ <= NOT \S|LCD|Selector36~4_combout\;
\S|LCD|ALT_INV_Selector36~3_combout\ <= NOT \S|LCD|Selector36~3_combout\;
\S|LCD|ALT_INV_Selector36~2_combout\ <= NOT \S|LCD|Selector36~2_combout\;
\S|LCD|ALT_INV_Selector51~6_combout\ <= NOT \S|LCD|Selector51~6_combout\;
\S|LCD|ALT_INV_Selector51~5_combout\ <= NOT \S|LCD|Selector51~5_combout\;
\S|LCD|ALT_INV_Selector51~4_combout\ <= NOT \S|LCD|Selector51~4_combout\;
\S|LCD|ALT_INV_Selector50~6_combout\ <= NOT \S|LCD|Selector50~6_combout\;
\S|LCD|ALT_INV_Selector50~5_combout\ <= NOT \S|LCD|Selector50~5_combout\;
\S|LCD|ALT_INV_Selector50~4_combout\ <= NOT \S|LCD|Selector50~4_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~49_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[66]~49_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~4_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~115_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[59]~115_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~114_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[59]~114_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~48_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[67]~48_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~47_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[60]~47_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~113_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[164]~113_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~112_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[164]~112_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[149]~111_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[149]~111_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~110_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[134]~110_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[119]~109_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[119]~109_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~108_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[104]~108_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~107_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[89]~107_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~106_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[74]~106_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~105_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[59]~105_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~104_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[74]~104_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~103_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[104]~103_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~102_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[134]~102_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_sub_parity10a\(0) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_sub_parity10a\(1) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_sub_parity10a\(2) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2);
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~46_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[27]~46_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~45_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[27]~45_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~44_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[33]~44_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~43_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[26]~43_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~42_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~41_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[33]~41_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~40_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[39]~40_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~39_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[32]~39_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~38_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[25]~38_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~37_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[25]~37_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~36_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~35_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[32]~35_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~34_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[39]~34_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~33_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[45]~33_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~32_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[38]~32_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~31_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[31]~31_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~30_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[24]~30_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~29_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[38]~29_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~28_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[45]~28_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~27_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[68]~27_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[61]~26_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~25_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[54]~25_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~24_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[68]~24_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~101_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[165]~101_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~100_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[165]~100_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~99_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[150]~99_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~98_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[135]~98_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~97_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[120]~97_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~96_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[105]~96_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~95_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[90]~95_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~94_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[75]~94_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~93_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[60]~93_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~92_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[60]~92_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~91_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[75]~91_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~90_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[90]~90_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~89_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[105]~89_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~88_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[120]~88_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~87_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[135]~87_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~86_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[150]~86_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~2_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_cntr_cout[3]~0_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~0_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~2_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~2_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity9~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_sub_parity7a\(0) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_sub_parity7a\(1) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_sub_parity7a\(2) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2);
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~85_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[57]~85_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~84_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[57]~84_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~23_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[51]~23_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~22_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[44]~22_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~21_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[37]~21_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[30]~20_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~19_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[51]~18_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~17_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[57]~17_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~15_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[43]~15_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[36]~14_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~13_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[50]~13_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~12_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[57]~12_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~11_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[63]~11_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~10_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[56]~10_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~9_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[49]~9_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~8_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[42]~8_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~7_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[56]~7_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~6_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[63]~6_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~5_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[69]~5_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~4_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[62]~4_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~3_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[55]~3_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~2_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[48]~2_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~1_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[62]~1_combout\;
\S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~0_combout\ <= NOT \S|Div0|auto_generated|divider|divider|StageOut[69]~0_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a6~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a9~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a8~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a11~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a10~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a12~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a5~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a4~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a7~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a0~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a3~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a2~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a1~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~4_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(10) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(10);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~3_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(5) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(5);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(4) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(4);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~2_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(0) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(2) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(2);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(1) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(1);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[193]~83_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[193]~83_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[163]~82_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[163]~82_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~81_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[148]~81_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~80_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[133]~80_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~79_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[118]~79_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~78_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[103]~78_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~77_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[88]~77_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~76_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[73]~76_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~75_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[58]~75_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~74_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[58]~74_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~73_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[88]~73_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~72_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[118]~72_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~71_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[148]~71_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[185]~70_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[155]~69_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[155]~69_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~68_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[140]~68_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[192]~67_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[192]~67_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~66_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[162]~66_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[147]~65_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~64_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[132]~64_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[117]~63_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[117]~63_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~62_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[102]~62_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~61_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[87]~61_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~60_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[72]~60_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~59_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~58_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[72]~58_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~57_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[102]~57_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~56_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[132]~56_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~55_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[184]~54_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[184]~54_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[154]~53_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[154]~53_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[191]~52_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[191]~52_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[161]~51_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[161]~51_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~50_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[146]~50_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~49_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[131]~49_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~48_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[116]~48_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~47_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[101]~47_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~46_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[86]~46_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~45_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[71]~45_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~44_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~43_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[86]~43_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~42_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[116]~42_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~41_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[146]~41_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[183]~40_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[183]~40_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[190]~39_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[190]~39_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~38_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[160]~38_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[145]~37_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[145]~37_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~36_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[130]~36_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[115]~35_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[115]~35_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~34_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[100]~34_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~33_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[85]~33_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~32_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[70]~32_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~31_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[100]~31_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~30_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[130]~30_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~29_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[160]~29_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[182]~28_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[182]~28_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[189]~27_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[189]~27_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[159]~26_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[159]~26_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~25_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[144]~25_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[129]~24_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[129]~24_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~23_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[114]~23_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~22_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[99]~22_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~21_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[84]~21_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~20_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[114]~20_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~19_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[144]~19_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[188]~18_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[188]~18_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~17_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[158]~17_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[143]~16_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[143]~16_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~15_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[128]~15_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~14_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[113]~14_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~13_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[98]~13_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~12_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[128]~12_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~11_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[158]~11_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[187]~10_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[187]~10_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[157]~9_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[157]~9_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~8_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[127]~7_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[127]~7_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~6_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[112]~6_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~5_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[186]~4_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[186]~4_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~3_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[156]~3_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[141]~2_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[141]~2_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[126]~1_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[126]~1_combout\;
\S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~0_combout\ <= NOT \S|Mod0|auto_generated|divider|divider|StageOut[156]~0_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire\(0) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~3_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(6) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(6);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(6) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(9) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(9);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(9) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(8) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(8);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(8) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~2_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(11) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(11);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(11) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(11);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(10) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(10);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(10) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(12) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(12);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(12) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(12);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~1_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(5) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(5);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(5) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(4) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(4);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(4) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(7) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(7);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(7) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(0) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(0) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(3) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(3);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(3) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(2) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(2);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(2) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_data_wire[2]~0_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(1) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(1);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(1) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a6~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe13a\(9) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(9);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a9~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a8~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a11~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a10~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a12~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a5~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a7~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\;
\S|ALT_INV_fifo_rdreq~q\ <= NOT \S|fifo_rdreq~q\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\;
\S|ALT_INV_Mux0~3_combout\ <= NOT \S|Mux0~3_combout\;
\S|ALT_INV_Mux0~2_combout\ <= NOT \S|Mux0~2_combout\;
\S|ALT_INV_Mux0~1_combout\ <= NOT \S|Mux0~1_combout\;
\S|ALT_INV_Mux0~0_combout\ <= NOT \S|Mux0~0_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire\(0) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~3_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(6) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(6);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(6) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(6);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(9) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(9);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(9) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(9);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(8) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(8);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(8) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(8);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~2_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(11) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(11);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(11) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(11);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(10) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(10);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(10) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(10);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(12) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(12);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(12) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(12);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~1_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(5) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(5);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(5) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(5);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(4) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(4);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(4) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(4);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(7) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(7);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(7) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(7);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(0) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(0) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(0);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(3) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(3);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(3) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(3);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(2) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(2);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(2) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(2);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_data_wire[2]~0_combout\ <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout\;
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(1) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(1);
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(1) <= NOT \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(1);

-- Location: IOOBUF_X38_Y0_N36
\OUTPUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(0));

-- Location: IOOBUF_X29_Y0_N36
\OUTPUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(1));

-- Location: IOOBUF_X48_Y0_N93
\OUTPUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(2));

-- Location: IOOBUF_X38_Y0_N53
\OUTPUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(3));

-- Location: IOOBUF_X40_Y0_N93
\OUTPUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(4));

-- Location: IOOBUF_X38_Y0_N19
\OUTPUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(5));

-- Location: IOOBUF_X40_Y0_N42
\OUTPUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(6));

-- Location: IOOBUF_X40_Y0_N59
\OUTPUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(7));

-- Location: IOOBUF_X43_Y0_N19
\OUTPUT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[8]~8_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(8));

-- Location: IOOBUF_X40_Y0_N76
\OUTPUT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[9]~9_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(9));

-- Location: IOOBUF_X25_Y0_N36
\OUTPUT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[10]~10_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(10));

-- Location: IOOBUF_X0_Y18_N45
\OUTPUT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[11]~11_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(11));

-- Location: IOOBUF_X25_Y0_N19
\OUTPUT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[12]~12_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(12));

-- Location: IOOBUF_X29_Y0_N2
\OUTPUT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[13]~13_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(13));

-- Location: IOOBUF_X48_Y0_N59
\OUTPUT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[14]~14_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(14));

-- Location: IOOBUF_X25_Y0_N2
\OUTPUT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Mux|q[15]~15_combout\,
	devoe => ww_devoe,
	o => ww_OUTPUT(15));

-- Location: IOOBUF_X18_Y0_N2
\LCD_CS_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_CS_N~q\,
	devoe => ww_devoe,
	o => ww_LCD_CS_N);

-- Location: IOOBUF_X54_Y19_N39
\LCD_RD_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LCD_RD_N);

-- Location: IOOBUF_X19_Y0_N53
\LCD_RESET_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_RESET_N~q\,
	devoe => ww_devoe,
	o => ww_LCD_RESET_N);

-- Location: IOOBUF_X18_Y0_N36
\LCD_RS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_RS~q\,
	devoe => ww_devoe,
	o => ww_LCD_RS);

-- Location: IOOBUF_X22_Y0_N36
\LCD_WR_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|ALT_INV_LCD_WR_N~q\,
	devoe => ww_devoe,
	o => ww_LCD_WR_N);

-- Location: IOOBUF_X22_Y45_N53
\LCD_ON~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LCD_ON);

-- Location: IOOBUF_X10_Y0_N93
\LCD_INIT_OK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_INIT_OK~q\,
	devoe => ww_devoe,
	o => ww_LCD_INIT_OK);

-- Location: IOOBUF_X24_Y0_N19
\LED[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \R16|r1|binary1|flip|q~q\,
	devoe => ww_devoe,
	o => ww_LED(0));

-- Location: IOOBUF_X23_Y0_N76
\LED[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \R16|r1|binary2|flip|q~q\,
	devoe => ww_devoe,
	o => ww_LED(1));

-- Location: IOOBUF_X23_Y0_N93
\LED[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \R16|r1|binary3|flip|q~q\,
	devoe => ww_devoe,
	o => ww_LED(2));

-- Location: IOOBUF_X22_Y0_N2
\LED[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \R16|r1|binary4|flip|q~q\,
	devoe => ww_devoe,
	o => ww_LED(3));

-- Location: IOOBUF_X24_Y0_N53
\LED[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \R16|r1|binary5|flip|q~q\,
	devoe => ww_devoe,
	o => ww_LED(4));

-- Location: IOOBUF_X24_Y0_N36
\LED[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \R16|r1|binary6|flip|q~q\,
	devoe => ww_devoe,
	o => ww_LED(5));

-- Location: IOOBUF_X22_Y0_N53
\LED[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \R16|r1|binary7|flip|q~q\,
	devoe => ww_devoe,
	o => ww_LED(6));

-- Location: IOOBUF_X22_Y0_N19
\LED[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \R16|r1|binary8|flip|q~q\,
	devoe => ww_devoe,
	o => ww_LED(7));

-- Location: IOOBUF_X23_Y0_N59
\LED[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \R16|r2|binary1|flip|q~q\,
	devoe => ww_devoe,
	o => ww_LED(8));

-- Location: IOOBUF_X24_Y0_N2
\LED[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \R16|r2|binary2|flip|q~q\,
	devoe => ww_devoe,
	o => ww_LED(9));

-- Location: IOOBUF_X29_Y0_N19
\selOut1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sel1[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_selOut1(0));

-- Location: IOOBUF_X29_Y0_N53
\selOut1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sel1[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_selOut1(1));

-- Location: IOOBUF_X38_Y0_N2
\selOut2~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_selOut2);

-- Location: IOOBUF_X18_Y0_N19
\LCD_D[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[0]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(0));

-- Location: IOOBUF_X14_Y0_N53
\LCD_D[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[1]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(1));

-- Location: IOOBUF_X14_Y0_N2
\LCD_D[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[2]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(2));

-- Location: IOOBUF_X16_Y0_N93
\LCD_D[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[3]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(3));

-- Location: IOOBUF_X12_Y0_N2
\LCD_D[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[4]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(4));

-- Location: IOOBUF_X16_Y0_N42
\LCD_D[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[5]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(5));

-- Location: IOOBUF_X14_Y0_N19
\LCD_D[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[6]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(6));

-- Location: IOOBUF_X14_Y0_N36
\LCD_D[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[7]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(7));

-- Location: IOOBUF_X48_Y0_N76
\LCD_D[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[10]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(8));

-- Location: IOOBUF_X50_Y0_N53
\LCD_D[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[10]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(9));

-- Location: IOOBUF_X50_Y0_N2
\LCD_D[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[10]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(10));

-- Location: IOOBUF_X51_Y0_N2
\LCD_D[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[11]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(11));

-- Location: IOOBUF_X50_Y0_N36
\LCD_D[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[11]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(12));

-- Location: IOOBUF_X51_Y0_N36
\LCD_D[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[11]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(13));

-- Location: IOOBUF_X51_Y0_N53
\LCD_D[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[11]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(14));

-- Location: IOOBUF_X23_Y0_N42
\LCD_D[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \S|LCD|LCD_D[15]~reg0_q\,
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_D(15));

-- Location: IOIBUF_X54_Y18_N61
\CLK_FAST~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK_FAST,
	o => \CLK_FAST~input_o\);

-- Location: CLKCTRL_G10
\CLK_FAST~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLK_FAST~input_o\,
	outclk => \CLK_FAST~inputCLKENA0_outclk\);

-- Location: LABCELL_X19_Y2_N0
\S|LCD|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~41_sumout\ = SUM(( \S|LCD|counterClear\(0) ) + ( VCC ) + ( !VCC ))
-- \S|LCD|Add1~42\ = CARRY(( \S|LCD|counterClear\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counterClear\(0),
	cin => GND,
	sumout => \S|LCD|Add1~41_sumout\,
	cout => \S|LCD|Add1~42\);

-- Location: IOIBUF_X16_Y0_N75
\RST~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RST,
	o => \RST~input_o\);

-- Location: LABCELL_X19_Y2_N3
\S|LCD|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~37_sumout\ = SUM(( \S|LCD|counterClear\(1) ) + ( GND ) + ( \S|LCD|Add1~42\ ))
-- \S|LCD|Add1~38\ = CARRY(( \S|LCD|counterClear\(1) ) + ( GND ) + ( \S|LCD|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counterClear\(1),
	cin => \S|LCD|Add1~42\,
	sumout => \S|LCD|Add1~37_sumout\,
	cout => \S|LCD|Add1~38\);

-- Location: FF_X19_Y2_N5
\S|LCD|counterClear[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~37_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(1));

-- Location: LABCELL_X19_Y2_N6
\S|LCD|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~45_sumout\ = SUM(( \S|LCD|counterClear\(2) ) + ( GND ) + ( \S|LCD|Add1~38\ ))
-- \S|LCD|Add1~46\ = CARRY(( \S|LCD|counterClear\(2) ) + ( GND ) + ( \S|LCD|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_counterClear\(2),
	cin => \S|LCD|Add1~38\,
	sumout => \S|LCD|Add1~45_sumout\,
	cout => \S|LCD|Add1~46\);

-- Location: FF_X19_Y2_N8
\S|LCD|counterClear[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~45_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(2));

-- Location: LABCELL_X19_Y2_N9
\S|LCD|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~49_sumout\ = SUM(( \S|LCD|counterClear\(3) ) + ( GND ) + ( \S|LCD|Add1~46\ ))
-- \S|LCD|Add1~50\ = CARRY(( \S|LCD|counterClear\(3) ) + ( GND ) + ( \S|LCD|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counterClear\(3),
	cin => \S|LCD|Add1~46\,
	sumout => \S|LCD|Add1~49_sumout\,
	cout => \S|LCD|Add1~50\);

-- Location: FF_X19_Y2_N11
\S|LCD|counterClear[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~49_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(3));

-- Location: LABCELL_X19_Y2_N12
\S|LCD|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~13_sumout\ = SUM(( \S|LCD|counterClear\(4) ) + ( GND ) + ( \S|LCD|Add1~50\ ))
-- \S|LCD|Add1~14\ = CARRY(( \S|LCD|counterClear\(4) ) + ( GND ) + ( \S|LCD|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_counterClear\(4),
	cin => \S|LCD|Add1~50\,
	sumout => \S|LCD|Add1~13_sumout\,
	cout => \S|LCD|Add1~14\);

-- Location: FF_X19_Y2_N14
\S|LCD|counterClear[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~13_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(4));

-- Location: LABCELL_X19_Y2_N15
\S|LCD|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~17_sumout\ = SUM(( \S|LCD|counterClear\(5) ) + ( GND ) + ( \S|LCD|Add1~14\ ))
-- \S|LCD|Add1~18\ = CARRY(( \S|LCD|counterClear\(5) ) + ( GND ) + ( \S|LCD|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counterClear\(5),
	cin => \S|LCD|Add1~14\,
	sumout => \S|LCD|Add1~17_sumout\,
	cout => \S|LCD|Add1~18\);

-- Location: FF_X19_Y2_N17
\S|LCD|counterClear[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~17_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(5));

-- Location: LABCELL_X19_Y2_N18
\S|LCD|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~21_sumout\ = SUM(( \S|LCD|counterClear\(6) ) + ( GND ) + ( \S|LCD|Add1~18\ ))
-- \S|LCD|Add1~22\ = CARRY(( \S|LCD|counterClear\(6) ) + ( GND ) + ( \S|LCD|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counterClear\(6),
	cin => \S|LCD|Add1~18\,
	sumout => \S|LCD|Add1~21_sumout\,
	cout => \S|LCD|Add1~22\);

-- Location: FF_X19_Y2_N20
\S|LCD|counterClear[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~21_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(6));

-- Location: LABCELL_X19_Y2_N21
\S|LCD|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~25_sumout\ = SUM(( \S|LCD|counterClear\(7) ) + ( GND ) + ( \S|LCD|Add1~22\ ))
-- \S|LCD|Add1~26\ = CARRY(( \S|LCD|counterClear\(7) ) + ( GND ) + ( \S|LCD|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counterClear\(7),
	cin => \S|LCD|Add1~22\,
	sumout => \S|LCD|Add1~25_sumout\,
	cout => \S|LCD|Add1~26\);

-- Location: FF_X19_Y2_N23
\S|LCD|counterClear[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~25_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(7));

-- Location: LABCELL_X19_Y2_N24
\S|LCD|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~29_sumout\ = SUM(( \S|LCD|counterClear\(8) ) + ( GND ) + ( \S|LCD|Add1~26\ ))
-- \S|LCD|Add1~30\ = CARRY(( \S|LCD|counterClear\(8) ) + ( GND ) + ( \S|LCD|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counterClear\(8),
	cin => \S|LCD|Add1~26\,
	sumout => \S|LCD|Add1~29_sumout\,
	cout => \S|LCD|Add1~30\);

-- Location: FF_X19_Y2_N26
\S|LCD|counterClear[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~29_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(8));

-- Location: LABCELL_X19_Y2_N27
\S|LCD|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~33_sumout\ = SUM(( \S|LCD|counterClear\(9) ) + ( GND ) + ( \S|LCD|Add1~30\ ))
-- \S|LCD|Add1~34\ = CARRY(( \S|LCD|counterClear\(9) ) + ( GND ) + ( \S|LCD|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counterClear\(9),
	cin => \S|LCD|Add1~30\,
	sumout => \S|LCD|Add1~33_sumout\,
	cout => \S|LCD|Add1~34\);

-- Location: FF_X19_Y2_N29
\S|LCD|counterClear[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~33_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(9));

-- Location: LABCELL_X19_Y2_N30
\S|LCD|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~53_sumout\ = SUM(( \S|LCD|counterClear\(10) ) + ( GND ) + ( \S|LCD|Add1~34\ ))
-- \S|LCD|Add1~54\ = CARRY(( \S|LCD|counterClear\(10) ) + ( GND ) + ( \S|LCD|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_counterClear\(10),
	cin => \S|LCD|Add1~34\,
	sumout => \S|LCD|Add1~53_sumout\,
	cout => \S|LCD|Add1~54\);

-- Location: FF_X19_Y2_N32
\S|LCD|counterClear[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~53_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(10));

-- Location: LABCELL_X19_Y2_N33
\S|LCD|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~57_sumout\ = SUM(( \S|LCD|counterClear\(11) ) + ( GND ) + ( \S|LCD|Add1~54\ ))
-- \S|LCD|Add1~58\ = CARRY(( \S|LCD|counterClear\(11) ) + ( GND ) + ( \S|LCD|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counterClear\(11),
	cin => \S|LCD|Add1~54\,
	sumout => \S|LCD|Add1~57_sumout\,
	cout => \S|LCD|Add1~58\);

-- Location: FF_X19_Y2_N35
\S|LCD|counterClear[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~57_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(11));

-- Location: LABCELL_X19_Y2_N36
\S|LCD|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~9_sumout\ = SUM(( \S|LCD|counterClear\(12) ) + ( GND ) + ( \S|LCD|Add1~58\ ))
-- \S|LCD|Add1~10\ = CARRY(( \S|LCD|counterClear\(12) ) + ( GND ) + ( \S|LCD|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counterClear\(12),
	cin => \S|LCD|Add1~58\,
	sumout => \S|LCD|Add1~9_sumout\,
	cout => \S|LCD|Add1~10\);

-- Location: FF_X19_Y2_N38
\S|LCD|counterClear[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~9_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(12));

-- Location: LABCELL_X19_Y2_N39
\S|LCD|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~5_sumout\ = SUM(( \S|LCD|counterClear\(13) ) + ( GND ) + ( \S|LCD|Add1~10\ ))
-- \S|LCD|Add1~6\ = CARRY(( \S|LCD|counterClear\(13) ) + ( GND ) + ( \S|LCD|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counterClear\(13),
	cin => \S|LCD|Add1~10\,
	sumout => \S|LCD|Add1~5_sumout\,
	cout => \S|LCD|Add1~6\);

-- Location: FF_X19_Y2_N41
\S|LCD|counterClear[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~5_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(13));

-- Location: LABCELL_X19_Y2_N42
\S|LCD|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~61_sumout\ = SUM(( \S|LCD|counterClear\(14) ) + ( GND ) + ( \S|LCD|Add1~6\ ))
-- \S|LCD|Add1~62\ = CARRY(( \S|LCD|counterClear\(14) ) + ( GND ) + ( \S|LCD|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_counterClear\(14),
	cin => \S|LCD|Add1~6\,
	sumout => \S|LCD|Add1~61_sumout\,
	cout => \S|LCD|Add1~62\);

-- Location: FF_X19_Y2_N44
\S|LCD|counterClear[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~61_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(14));

-- Location: LABCELL_X19_Y2_N45
\S|LCD|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~65_sumout\ = SUM(( \S|LCD|counterClear\(15) ) + ( GND ) + ( \S|LCD|Add1~62\ ))
-- \S|LCD|Add1~66\ = CARRY(( \S|LCD|counterClear\(15) ) + ( GND ) + ( \S|LCD|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counterClear\(15),
	cin => \S|LCD|Add1~62\,
	sumout => \S|LCD|Add1~65_sumout\,
	cout => \S|LCD|Add1~66\);

-- Location: FF_X19_Y2_N47
\S|LCD|counterClear[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~65_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(15));

-- Location: LABCELL_X19_Y2_N48
\S|LCD|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add1~1_sumout\ = SUM(( \S|LCD|counterClear\(16) ) + ( GND ) + ( \S|LCD|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counterClear\(16),
	cin => \S|LCD|Add1~66\,
	sumout => \S|LCD|Add1~1_sumout\);

-- Location: FF_X19_Y2_N50
\S|LCD|counterClear[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~1_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(16));

-- Location: LABCELL_X21_Y2_N39
\S|LCD|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector23~0_combout\ = ( \S|LCD|LessThan1~4_combout\ & ( \S|LCD|state.c1~q\ ) ) # ( !\S|LCD|LessThan1~4_combout\ & ( (\S|LCD|state.c1~q\ & !\S|LCD|counterClear\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.c1~q\,
	datac => \S|LCD|ALT_INV_counterClear\(16),
	dataf => \S|LCD|ALT_INV_LessThan1~4_combout\,
	combout => \S|LCD|Selector23~0_combout\);

-- Location: LABCELL_X20_Y2_N45
\S|LCD|state~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|state~40_combout\ = ( \S|LCD|delay_en~q\ & ( \S|LCD|Selector23~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_Selector23~0_combout\,
	dataf => \S|LCD|ALT_INV_delay_en~q\,
	combout => \S|LCD|state~40_combout\);

-- Location: FF_X20_Y2_N47
\S|LCD|state.c2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|state~40_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.c2~q\);

-- Location: MLABCELL_X18_Y2_N21
\S|LCD|counterClear[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|counterClear[4]~0_combout\ = ( \S|LCD|state.c2~q\ ) # ( !\S|LCD|state.c2~q\ & ( \RST~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RST~input_o\,
	datae => \S|LCD|ALT_INV_state.c2~q\,
	combout => \S|LCD|counterClear[4]~0_combout\);

-- Location: FF_X19_Y2_N2
\S|LCD|counterClear[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add1~41_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|counterClear[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counterClear\(0));

-- Location: MLABCELL_X18_Y2_N24
\S|LCD|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan1~1_combout\ = ( !\S|LCD|counterClear\(1) & ( !\S|LCD|counterClear\(3) & ( (!\S|LCD|counterClear\(0) & !\S|LCD|counterClear\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counterClear\(0),
	datac => \S|LCD|ALT_INV_counterClear\(2),
	datae => \S|LCD|ALT_INV_counterClear\(1),
	dataf => \S|LCD|ALT_INV_counterClear\(3),
	combout => \S|LCD|LessThan1~1_combout\);

-- Location: MLABCELL_X18_Y2_N30
\S|LCD|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan1~2_combout\ = ( \S|LCD|counterClear\(10) & ( \S|LCD|counterClear\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counterClear\(11),
	dataf => \S|LCD|ALT_INV_counterClear\(10),
	combout => \S|LCD|LessThan1~2_combout\);

-- Location: MLABCELL_X18_Y2_N33
\S|LCD|LessThan1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan1~3_combout\ = ( !\S|LCD|counterClear\(15) & ( !\S|LCD|counterClear\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counterClear\(14),
	dataf => \S|LCD|ALT_INV_counterClear\(15),
	combout => \S|LCD|LessThan1~3_combout\);

-- Location: LABCELL_X19_Y2_N54
\S|LCD|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan1~0_combout\ = ( !\S|LCD|counterClear\(7) & ( !\S|LCD|counterClear\(6) & ( (!\S|LCD|counterClear\(8) & (!\S|LCD|counterClear\(5) & (!\S|LCD|counterClear\(9) & !\S|LCD|counterClear\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counterClear\(8),
	datab => \S|LCD|ALT_INV_counterClear\(5),
	datac => \S|LCD|ALT_INV_counterClear\(9),
	datad => \S|LCD|ALT_INV_counterClear\(4),
	datae => \S|LCD|ALT_INV_counterClear\(7),
	dataf => \S|LCD|ALT_INV_counterClear\(6),
	combout => \S|LCD|LessThan1~0_combout\);

-- Location: MLABCELL_X18_Y2_N36
\S|LCD|LessThan1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan1~4_combout\ = ( !\S|LCD|counterClear\(12) & ( \S|LCD|counterClear\(13) & ( (\S|LCD|LessThan1~3_combout\ & ((!\S|LCD|LessThan1~2_combout\) # ((\S|LCD|LessThan1~1_combout\ & \S|LCD|LessThan1~0_combout\)))) ) ) ) # ( \S|LCD|counterClear\(12) 
-- & ( !\S|LCD|counterClear\(13) & ( \S|LCD|LessThan1~3_combout\ ) ) ) # ( !\S|LCD|counterClear\(12) & ( !\S|LCD|counterClear\(13) & ( \S|LCD|LessThan1~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100000011010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_LessThan1~1_combout\,
	datab => \S|LCD|ALT_INV_LessThan1~2_combout\,
	datac => \S|LCD|ALT_INV_LessThan1~3_combout\,
	datad => \S|LCD|ALT_INV_LessThan1~0_combout\,
	datae => \S|LCD|ALT_INV_counterClear\(12),
	dataf => \S|LCD|ALT_INV_counterClear\(13),
	combout => \S|LCD|LessThan1~4_combout\);

-- Location: LABCELL_X16_Y2_N0
\S|LCD|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add0~17_sumout\ = SUM(( \S|LCD|cnt\(0) ) + ( \S|LCD|delay_en~q\ ) + ( !VCC ))
-- \S|LCD|Add0~18\ = CARRY(( \S|LCD|cnt\(0) ) + ( \S|LCD|delay_en~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_delay_en~q\,
	datad => \S|LCD|ALT_INV_cnt\(0),
	cin => GND,
	sumout => \S|LCD|Add0~17_sumout\,
	cout => \S|LCD|Add0~18\);

-- Location: LABCELL_X20_Y4_N0
\S|LCD|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~121_sumout\ = SUM(( \S|LCD|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \S|LCD|Add2~122\ = CARRY(( \S|LCD|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(0),
	cin => GND,
	sumout => \S|LCD|Add2~121_sumout\,
	cout => \S|LCD|Add2~122\);

-- Location: LABCELL_X20_Y2_N51
\S|LCD|Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector19~0_combout\ = (\S|LCD|state.s0~q\) # (\S|LCD|delay~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_delay~q\,
	datad => \S|LCD|ALT_INV_state.s0~q\,
	combout => \S|LCD|Selector19~0_combout\);

-- Location: FF_X20_Y2_N53
\S|LCD|state.s0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector19~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s0~q\);

-- Location: LABCELL_X20_Y2_N57
\S|LCD|state~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|state~34_combout\ = ( \S|LCD|state.s0~q\ & ( (!\S|LCD|delay~q\ & \S|LCD|state.s1~q\) ) ) # ( !\S|LCD|state.s0~q\ & ( (\S|LCD|state.s1~q\) # (\S|LCD|delay~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_delay~q\,
	datad => \S|LCD|ALT_INV_state.s1~q\,
	dataf => \S|LCD|ALT_INV_state.s0~q\,
	combout => \S|LCD|state~34_combout\);

-- Location: FF_X20_Y2_N59
\S|LCD|state.s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|state~34_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s1~q\);

-- Location: LABCELL_X20_Y2_N3
\S|LCD|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|WideOr3~0_combout\ = ( \S|LCD|state.s0~q\ & ( (!\S|LCD|state.s1~q\ & !\S|LCD|state.s2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_state.s1~q\,
	datad => \S|LCD|ALT_INV_state.s2~q\,
	dataf => \S|LCD|ALT_INV_state.s0~q\,
	combout => \S|LCD|WideOr3~0_combout\);

-- Location: LABCELL_X19_Y4_N48
\S|LCD|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector13~0_combout\ = ( \S|LCD|delay~q\ & ( (\S|LCD|WideOr3~0_combout\ & \S|LCD|DELAY_MS\(11)) ) ) # ( !\S|LCD|delay~q\ & ( ((\S|LCD|WideOr3~0_combout\ & \S|LCD|DELAY_MS\(11))) # (\S|LCD|state.s2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_state.s2~q\,
	datac => \S|LCD|ALT_INV_WideOr3~0_combout\,
	datad => \S|LCD|ALT_INV_DELAY_MS\(11),
	dataf => \S|LCD|ALT_INV_delay~q\,
	combout => \S|LCD|Selector13~0_combout\);

-- Location: FF_X19_Y4_N50
\S|LCD|DELAY_MS[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector13~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|DELAY_MS\(11));

-- Location: LABCELL_X20_Y3_N39
\S|LCD|LessThan2~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~19_combout\ = ( \S|LCD|counter\(25) & ( (\S|LCD|counter\(26) & \S|LCD|DELAY_MS\(11)) ) ) # ( !\S|LCD|counter\(25) & ( (!\S|LCD|counter\(26) & !\S|LCD|DELAY_MS\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(26),
	datac => \S|LCD|ALT_INV_DELAY_MS\(11),
	dataf => \S|LCD|ALT_INV_counter\(25),
	combout => \S|LCD|LessThan2~19_combout\);

-- Location: LABCELL_X20_Y3_N48
\S|LCD|LessThan2~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~18_combout\ = ( \S|LCD|counter\(25) & ( (\S|LCD|DELAY_MS\(11) & !\S|LCD|counter\(26)) ) ) # ( !\S|LCD|counter\(25) & ( \S|LCD|DELAY_MS\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_DELAY_MS\(11),
	datac => \S|LCD|ALT_INV_counter\(26),
	dataf => \S|LCD|ALT_INV_counter\(25),
	combout => \S|LCD|LessThan2~18_combout\);

-- Location: LABCELL_X20_Y2_N18
\S|LCD|DELAY_MS[19]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|DELAY_MS[19]~2_combout\ = ( \S|LCD|DELAY_MS\(19) & ( \S|LCD|state.s2~q\ & ( (!\RST~input_o\ & \S|LCD|delay~q\) ) ) ) # ( !\S|LCD|DELAY_MS\(19) & ( \S|LCD|state.s2~q\ & ( (!\RST~input_o\ & \S|LCD|delay~q\) ) ) ) # ( \S|LCD|DELAY_MS\(19) & ( 
-- !\S|LCD|state.s2~q\ & ( !\RST~input_o\ ) ) ) # ( !\S|LCD|DELAY_MS\(19) & ( !\S|LCD|state.s2~q\ & ( (!\RST~input_o\ & ((!\S|LCD|state.s0~q\) # (\S|LCD|state.s1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010101010101010101010101000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RST~input_o\,
	datab => \S|LCD|ALT_INV_delay~q\,
	datac => \S|LCD|ALT_INV_state.s0~q\,
	datad => \S|LCD|ALT_INV_state.s1~q\,
	datae => \S|LCD|ALT_INV_DELAY_MS\(19),
	dataf => \S|LCD|ALT_INV_state.s2~q\,
	combout => \S|LCD|DELAY_MS[19]~2_combout\);

-- Location: FF_X20_Y2_N19
\S|LCD|DELAY_MS[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|DELAY_MS[19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|DELAY_MS\(19));

-- Location: LABCELL_X19_Y4_N18
\S|LCD|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector9~0_combout\ = ( \S|LCD|state.s2~q\ ) # ( !\S|LCD|state.s2~q\ & ( (\S|LCD|WideOr3~0_combout\ & \S|LCD|DELAY_MS\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_WideOr3~0_combout\,
	datad => \S|LCD|ALT_INV_DELAY_MS\(16),
	dataf => \S|LCD|ALT_INV_state.s2~q\,
	combout => \S|LCD|Selector9~0_combout\);

-- Location: FF_X19_Y4_N20
\S|LCD|DELAY_MS[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector9~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|DELAY_MS\(16));

-- Location: MLABCELL_X18_Y4_N33
\S|LCD|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~1_combout\ = (!\S|LCD|counter\(18) & \S|LCD|DELAY_MS\(16))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(18),
	datab => \S|LCD|ALT_INV_DELAY_MS\(16),
	combout => \S|LCD|LessThan2~1_combout\);

-- Location: LABCELL_X19_Y4_N51
\S|LCD|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector12~0_combout\ = ( \S|LCD|state.s0~q\ & ( ((!\S|LCD|state.s2~q\ & \S|LCD|DELAY_MS\(12))) # (\S|LCD|state.s1~q\) ) ) # ( !\S|LCD|state.s0~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111110011110000111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_state.s2~q\,
	datac => \S|LCD|ALT_INV_state.s1~q\,
	datad => \S|LCD|ALT_INV_DELAY_MS\(12),
	dataf => \S|LCD|ALT_INV_state.s0~q\,
	combout => \S|LCD|Selector12~0_combout\);

-- Location: FF_X19_Y4_N53
\S|LCD|DELAY_MS[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector12~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|DELAY_MS\(12));

-- Location: MLABCELL_X18_Y4_N30
\S|LCD|LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~2_combout\ = !\S|LCD|counter\(18) $ (!\S|LCD|DELAY_MS\(16))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(18),
	datab => \S|LCD|ALT_INV_DELAY_MS\(16),
	combout => \S|LCD|LessThan2~2_combout\);

-- Location: LABCELL_X19_Y4_N36
\S|LCD|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector11~0_combout\ = (!\S|LCD|Selector22~0_combout\) # ((\S|LCD|WideOr3~0_combout\ & \S|LCD|DELAY_MS\(14)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001111110011001100111111001100110011111100110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_Selector22~0_combout\,
	datac => \S|LCD|ALT_INV_WideOr3~0_combout\,
	datad => \S|LCD|ALT_INV_DELAY_MS\(14),
	combout => \S|LCD|Selector11~0_combout\);

-- Location: FF_X19_Y4_N38
\S|LCD|DELAY_MS[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector11~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|DELAY_MS\(14));

-- Location: LABCELL_X19_Y4_N27
\S|LCD|LessThan2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~10_combout\ = ( !\S|LCD|counter\(13) & ( !\S|LCD|DELAY_MS\(14) $ (\S|LCD|counter\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_DELAY_MS\(14),
	datab => \S|LCD|ALT_INV_counter\(14),
	dataf => \S|LCD|ALT_INV_counter\(13),
	combout => \S|LCD|LessThan2~10_combout\);

-- Location: LABCELL_X19_Y4_N21
\S|LCD|DELAY_MS~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|DELAY_MS~4_combout\ = (!\S|LCD|WideOr3~0_combout\) # (\S|LCD|DELAY_MS\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_WideOr3~0_combout\,
	datad => \S|LCD|ALT_INV_DELAY_MS\(9),
	combout => \S|LCD|DELAY_MS~4_combout\);

-- Location: FF_X19_Y4_N23
\S|LCD|DELAY_MS[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|DELAY_MS~4_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|DELAY_MS\(9));

-- Location: LABCELL_X19_Y4_N3
\S|LCD|LessThan2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~6_combout\ = (!\S|LCD|counter\(9) & \S|LCD|DELAY_MS\(9))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(9),
	datad => \S|LCD|ALT_INV_DELAY_MS\(9),
	combout => \S|LCD|LessThan2~6_combout\);

-- Location: LABCELL_X19_Y4_N6
\S|LCD|DELAY_MS[19]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|DELAY_MS[19]~3_combout\ = ( \S|LCD|state.s2~q\ ) # ( !\S|LCD|state.s2~q\ & ( ((!\S|LCD|state.s0~q\) # (\RST~input_o\)) # (\S|LCD|state.s1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100111111111111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_state.s1~q\,
	datac => \ALT_INV_RST~input_o\,
	datad => \S|LCD|ALT_INV_state.s0~q\,
	dataf => \S|LCD|ALT_INV_state.s2~q\,
	combout => \S|LCD|DELAY_MS[19]~3_combout\);

-- Location: FF_X19_Y4_N8
\S|LCD|DELAY_MS[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|LCD|Selector22~0_combout\,
	sclr => \RST~input_o\,
	sload => VCC,
	ena => \S|LCD|DELAY_MS[19]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|DELAY_MS\(10));

-- Location: LABCELL_X19_Y4_N0
\S|LCD|LessThan2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~8_combout\ = ( !\S|LCD|counter\(8) & ( !\S|LCD|counter\(9) $ (\S|LCD|DELAY_MS\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101101001011010010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(9),
	datac => \S|LCD|ALT_INV_DELAY_MS\(9),
	dataf => \S|LCD|ALT_INV_counter\(8),
	combout => \S|LCD|LessThan2~8_combout\);

-- Location: LABCELL_X19_Y4_N57
\S|LCD|LessThan2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~5_combout\ = ( \S|LCD|counter\(11) & ( !\S|LCD|DELAY_MS\(11) ) ) # ( !\S|LCD|counter\(11) & ( \S|LCD|DELAY_MS\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_DELAY_MS\(11),
	dataf => \S|LCD|ALT_INV_counter\(11),
	combout => \S|LCD|LessThan2~5_combout\);

-- Location: LABCELL_X19_Y4_N54
\S|LCD|LessThan2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~7_combout\ = ( \S|LCD|DELAY_MS\(12) & ( (!\S|LCD|counter\(7)) # ((!\S|LCD|counter\(6) & \S|LCD|DELAY_MS\(14))) ) ) # ( !\S|LCD|DELAY_MS\(12) & ( (!\S|LCD|counter\(6) & (\S|LCD|DELAY_MS\(14) & !\S|LCD|counter\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000011111111000011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_counter\(6),
	datac => \S|LCD|ALT_INV_DELAY_MS\(14),
	datad => \S|LCD|ALT_INV_counter\(7),
	dataf => \S|LCD|ALT_INV_DELAY_MS\(12),
	combout => \S|LCD|LessThan2~7_combout\);

-- Location: LABCELL_X19_Y4_N30
\S|LCD|LessThan2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~9_combout\ = ( \S|LCD|LessThan2~7_combout\ & ( \S|LCD|counter\(10) & ( (\S|LCD|DELAY_MS\(10) & (!\S|LCD|LessThan2~5_combout\ & ((\S|LCD|LessThan2~8_combout\) # (\S|LCD|LessThan2~6_combout\)))) ) ) ) # ( !\S|LCD|LessThan2~7_combout\ & ( 
-- \S|LCD|counter\(10) & ( (\S|LCD|LessThan2~6_combout\ & (\S|LCD|DELAY_MS\(10) & !\S|LCD|LessThan2~5_combout\)) ) ) ) # ( \S|LCD|LessThan2~7_combout\ & ( !\S|LCD|counter\(10) & ( (!\S|LCD|LessThan2~5_combout\ & (((\S|LCD|LessThan2~8_combout\) # 
-- (\S|LCD|DELAY_MS\(10))) # (\S|LCD|LessThan2~6_combout\))) ) ) ) # ( !\S|LCD|LessThan2~7_combout\ & ( !\S|LCD|counter\(10) & ( (!\S|LCD|LessThan2~5_combout\ & ((\S|LCD|DELAY_MS\(10)) # (\S|LCD|LessThan2~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100000000011111110000000000010001000000000001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_LessThan2~6_combout\,
	datab => \S|LCD|ALT_INV_DELAY_MS\(10),
	datac => \S|LCD|ALT_INV_LessThan2~8_combout\,
	datad => \S|LCD|ALT_INV_LessThan2~5_combout\,
	datae => \S|LCD|ALT_INV_LessThan2~7_combout\,
	dataf => \S|LCD|ALT_INV_counter\(10),
	combout => \S|LCD|LessThan2~9_combout\);

-- Location: LABCELL_X19_Y4_N9
\S|LCD|LessThan2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~4_combout\ = (!\S|LCD|counter\(11) & \S|LCD|DELAY_MS\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(11),
	datac => \S|LCD|ALT_INV_DELAY_MS\(11),
	combout => \S|LCD|LessThan2~4_combout\);

-- Location: LABCELL_X19_Y4_N24
\S|LCD|LessThan2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~3_combout\ = (\S|LCD|DELAY_MS\(14) & !\S|LCD|counter\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_DELAY_MS\(14),
	datab => \S|LCD|ALT_INV_counter\(14),
	combout => \S|LCD|LessThan2~3_combout\);

-- Location: LABCELL_X19_Y4_N12
\S|LCD|LessThan2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~11_combout\ = ( \S|LCD|counter\(12) & ( !\S|LCD|LessThan2~3_combout\ & ( (!\S|LCD|LessThan2~10_combout\) # ((!\S|LCD|DELAY_MS\(12)) # ((!\S|LCD|LessThan2~9_combout\ & !\S|LCD|LessThan2~4_combout\))) ) ) ) # ( !\S|LCD|counter\(12) & ( 
-- !\S|LCD|LessThan2~3_combout\ & ( (!\S|LCD|LessThan2~10_combout\) # ((!\S|LCD|LessThan2~9_combout\ & (!\S|LCD|DELAY_MS\(12) & !\S|LCD|LessThan2~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101010101010111111101111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_LessThan2~10_combout\,
	datab => \S|LCD|ALT_INV_LessThan2~9_combout\,
	datac => \S|LCD|ALT_INV_DELAY_MS\(12),
	datad => \S|LCD|ALT_INV_LessThan2~4_combout\,
	datae => \S|LCD|ALT_INV_counter\(12),
	dataf => \S|LCD|ALT_INV_LessThan2~3_combout\,
	combout => \S|LCD|LessThan2~11_combout\);

-- Location: MLABCELL_X18_Y4_N0
\S|LCD|LessThan2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~12_combout\ = ( \S|LCD|counter\(17) & ( (!\S|LCD|counter\(16) & \S|LCD|DELAY_MS\(16)) ) ) # ( !\S|LCD|counter\(17) & ( \S|LCD|DELAY_MS\(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(16),
	datab => \S|LCD|ALT_INV_DELAY_MS\(16),
	dataf => \S|LCD|ALT_INV_counter\(17),
	combout => \S|LCD|LessThan2~12_combout\);

-- Location: MLABCELL_X18_Y4_N3
\S|LCD|LessThan2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~13_combout\ = ( \S|LCD|counter\(17) & ( (\S|LCD|counter\(16) & \S|LCD|DELAY_MS\(16)) ) ) # ( !\S|LCD|counter\(17) & ( (!\S|LCD|counter\(16) & !\S|LCD|DELAY_MS\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(16),
	datab => \S|LCD|ALT_INV_DELAY_MS\(16),
	dataf => \S|LCD|ALT_INV_counter\(17),
	combout => \S|LCD|LessThan2~13_combout\);

-- Location: LABCELL_X19_Y4_N42
\S|LCD|LessThan2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~14_combout\ = ( \S|LCD|LessThan2~13_combout\ & ( \S|LCD|counter\(15) & ( (!\S|LCD|LessThan2~2_combout\ & (((!\S|LCD|LessThan2~11_combout\ & \S|LCD|DELAY_MS\(12))) # (\S|LCD|LessThan2~12_combout\))) ) ) ) # ( !\S|LCD|LessThan2~13_combout\ 
-- & ( \S|LCD|counter\(15) & ( (!\S|LCD|LessThan2~2_combout\ & \S|LCD|LessThan2~12_combout\) ) ) ) # ( \S|LCD|LessThan2~13_combout\ & ( !\S|LCD|counter\(15) & ( (!\S|LCD|LessThan2~2_combout\ & ((!\S|LCD|LessThan2~11_combout\) # 
-- ((\S|LCD|LessThan2~12_combout\) # (\S|LCD|DELAY_MS\(12))))) ) ) ) # ( !\S|LCD|LessThan2~13_combout\ & ( !\S|LCD|counter\(15) & ( (!\S|LCD|LessThan2~2_combout\ & \S|LCD|LessThan2~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010100010101010101000000000101010100000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_LessThan2~2_combout\,
	datab => \S|LCD|ALT_INV_LessThan2~11_combout\,
	datac => \S|LCD|ALT_INV_DELAY_MS\(12),
	datad => \S|LCD|ALT_INV_LessThan2~12_combout\,
	datae => \S|LCD|ALT_INV_LessThan2~13_combout\,
	dataf => \S|LCD|ALT_INV_counter\(15),
	combout => \S|LCD|LessThan2~14_combout\);

-- Location: LABCELL_X20_Y3_N54
\S|LCD|LessThan2~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~15_combout\ = ( \S|LCD|counter\(20) & ( \S|LCD|counter\(19) & ( (!\S|LCD|DELAY_MS\(19)) # ((!\S|LCD|DELAY_MS\(12)) # ((!\S|LCD|LessThan2~1_combout\ & !\S|LCD|LessThan2~14_combout\))) ) ) ) # ( !\S|LCD|counter\(20) & ( \S|LCD|counter\(19) 
-- & ( (!\S|LCD|DELAY_MS\(12) & ((!\S|LCD|DELAY_MS\(19)) # ((!\S|LCD|LessThan2~1_combout\ & !\S|LCD|LessThan2~14_combout\)))) ) ) ) # ( \S|LCD|counter\(20) & ( !\S|LCD|counter\(19) & ( (!\S|LCD|DELAY_MS\(12)) # ((!\S|LCD|DELAY_MS\(19) & 
-- (!\S|LCD|LessThan2~1_combout\ & !\S|LCD|LessThan2~14_combout\))) ) ) ) # ( !\S|LCD|counter\(20) & ( !\S|LCD|counter\(19) & ( (!\S|LCD|DELAY_MS\(19) & (!\S|LCD|LessThan2~1_combout\ & (!\S|LCD|DELAY_MS\(12) & !\S|LCD|LessThan2~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000111110001111000011100000101000001111111011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_DELAY_MS\(19),
	datab => \S|LCD|ALT_INV_LessThan2~1_combout\,
	datac => \S|LCD|ALT_INV_DELAY_MS\(12),
	datad => \S|LCD|ALT_INV_LessThan2~14_combout\,
	datae => \S|LCD|ALT_INV_counter\(20),
	dataf => \S|LCD|ALT_INV_counter\(19),
	combout => \S|LCD|LessThan2~15_combout\);

-- Location: LABCELL_X20_Y3_N36
\S|LCD|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~0_combout\ = ( !\S|LCD|counter\(23) & ( \S|LCD|DELAY_MS\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_DELAY_MS\(12),
	dataf => \S|LCD|ALT_INV_counter\(23),
	combout => \S|LCD|LessThan2~0_combout\);

-- Location: LABCELL_X20_Y3_N51
\S|LCD|LessThan2~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~16_combout\ = ( \S|LCD|counter\(23) & ( (\S|LCD|DELAY_MS\(12) & !\S|LCD|counter\(22)) ) ) # ( !\S|LCD|counter\(23) & ( (!\S|LCD|DELAY_MS\(12) & !\S|LCD|counter\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_DELAY_MS\(12),
	datac => \S|LCD|ALT_INV_counter\(22),
	dataf => \S|LCD|ALT_INV_counter\(23),
	combout => \S|LCD|LessThan2~16_combout\);

-- Location: LABCELL_X20_Y3_N42
\S|LCD|LessThan2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~17_combout\ = ( \S|LCD|LessThan2~0_combout\ & ( \S|LCD|LessThan2~16_combout\ & ( (!\S|LCD|DELAY_MS\(11) & \S|LCD|counter\(24)) ) ) ) # ( !\S|LCD|LessThan2~0_combout\ & ( \S|LCD|LessThan2~16_combout\ & ( (!\S|LCD|LessThan2~15_combout\ & 
-- (!\S|LCD|DELAY_MS\(11) & ((\S|LCD|counter\(24)) # (\S|LCD|counter\(21))))) # (\S|LCD|LessThan2~15_combout\ & ((!\S|LCD|DELAY_MS\(11)) # ((\S|LCD|counter\(21) & \S|LCD|counter\(24))))) ) ) ) # ( \S|LCD|LessThan2~0_combout\ & ( !\S|LCD|LessThan2~16_combout\ 
-- & ( (!\S|LCD|DELAY_MS\(11) & \S|LCD|counter\(24)) ) ) ) # ( !\S|LCD|LessThan2~0_combout\ & ( !\S|LCD|LessThan2~16_combout\ & ( (!\S|LCD|DELAY_MS\(11)) # (\S|LCD|counter\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111000000001100110001001100110011010000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_LessThan2~15_combout\,
	datab => \S|LCD|ALT_INV_DELAY_MS\(11),
	datac => \S|LCD|ALT_INV_counter\(21),
	datad => \S|LCD|ALT_INV_counter\(24),
	datae => \S|LCD|ALT_INV_LessThan2~0_combout\,
	dataf => \S|LCD|ALT_INV_LessThan2~16_combout\,
	combout => \S|LCD|LessThan2~17_combout\);

-- Location: LABCELL_X20_Y2_N6
\S|LCD|counter[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|counter[6]~0_combout\ = ( \S|LCD|LessThan2~18_combout\ & ( \S|LCD|LessThan2~17_combout\ & ( (!\S|LCD|LessThan2~20_combout\) # ((!\S|LCD|delay_en~q\) # (\RST~input_o\)) ) ) ) # ( !\S|LCD|LessThan2~18_combout\ & ( \S|LCD|LessThan2~17_combout\ ) ) # ( 
-- \S|LCD|LessThan2~18_combout\ & ( !\S|LCD|LessThan2~17_combout\ & ( (!\S|LCD|LessThan2~20_combout\) # ((!\S|LCD|delay_en~q\) # (\RST~input_o\)) ) ) ) # ( !\S|LCD|LessThan2~18_combout\ & ( !\S|LCD|LessThan2~17_combout\ & ( (!\S|LCD|LessThan2~20_combout\) # 
-- ((!\S|LCD|LessThan2~19_combout\) # ((!\S|LCD|delay_en~q\) # (\RST~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111111111110101111111111111111111111111111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_LessThan2~20_combout\,
	datab => \S|LCD|ALT_INV_LessThan2~19_combout\,
	datac => \S|LCD|ALT_INV_delay_en~q\,
	datad => \ALT_INV_RST~input_o\,
	datae => \S|LCD|ALT_INV_LessThan2~18_combout\,
	dataf => \S|LCD|ALT_INV_LessThan2~17_combout\,
	combout => \S|LCD|counter[6]~0_combout\);

-- Location: FF_X20_Y4_N2
\S|LCD|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~121_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(0));

-- Location: LABCELL_X20_Y4_N3
\S|LCD|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~117_sumout\ = SUM(( \S|LCD|counter\(1) ) + ( GND ) + ( \S|LCD|Add2~122\ ))
-- \S|LCD|Add2~118\ = CARRY(( \S|LCD|counter\(1) ) + ( GND ) + ( \S|LCD|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(1),
	cin => \S|LCD|Add2~122\,
	sumout => \S|LCD|Add2~117_sumout\,
	cout => \S|LCD|Add2~118\);

-- Location: FF_X20_Y4_N5
\S|LCD|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~117_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(1));

-- Location: LABCELL_X20_Y4_N6
\S|LCD|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~113_sumout\ = SUM(( \S|LCD|counter\(2) ) + ( GND ) + ( \S|LCD|Add2~118\ ))
-- \S|LCD|Add2~114\ = CARRY(( \S|LCD|counter\(2) ) + ( GND ) + ( \S|LCD|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_counter\(2),
	cin => \S|LCD|Add2~118\,
	sumout => \S|LCD|Add2~113_sumout\,
	cout => \S|LCD|Add2~114\);

-- Location: FF_X20_Y4_N8
\S|LCD|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~113_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(2));

-- Location: LABCELL_X20_Y4_N9
\S|LCD|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~109_sumout\ = SUM(( \S|LCD|counter\(3) ) + ( GND ) + ( \S|LCD|Add2~114\ ))
-- \S|LCD|Add2~110\ = CARRY(( \S|LCD|counter\(3) ) + ( GND ) + ( \S|LCD|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(3),
	cin => \S|LCD|Add2~114\,
	sumout => \S|LCD|Add2~109_sumout\,
	cout => \S|LCD|Add2~110\);

-- Location: FF_X20_Y4_N11
\S|LCD|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~109_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(3));

-- Location: LABCELL_X20_Y4_N12
\S|LCD|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~105_sumout\ = SUM(( \S|LCD|counter\(4) ) + ( GND ) + ( \S|LCD|Add2~110\ ))
-- \S|LCD|Add2~106\ = CARRY(( \S|LCD|counter\(4) ) + ( GND ) + ( \S|LCD|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_counter\(4),
	cin => \S|LCD|Add2~110\,
	sumout => \S|LCD|Add2~105_sumout\,
	cout => \S|LCD|Add2~106\);

-- Location: FF_X20_Y4_N14
\S|LCD|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~105_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(4));

-- Location: LABCELL_X20_Y4_N15
\S|LCD|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~101_sumout\ = SUM(( \S|LCD|counter\(5) ) + ( GND ) + ( \S|LCD|Add2~106\ ))
-- \S|LCD|Add2~102\ = CARRY(( \S|LCD|counter\(5) ) + ( GND ) + ( \S|LCD|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(5),
	cin => \S|LCD|Add2~106\,
	sumout => \S|LCD|Add2~101_sumout\,
	cout => \S|LCD|Add2~102\);

-- Location: FF_X20_Y4_N17
\S|LCD|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~101_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(5));

-- Location: LABCELL_X20_Y4_N18
\S|LCD|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~53_sumout\ = SUM(( \S|LCD|counter\(6) ) + ( GND ) + ( \S|LCD|Add2~102\ ))
-- \S|LCD|Add2~54\ = CARRY(( \S|LCD|counter\(6) ) + ( GND ) + ( \S|LCD|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(6),
	cin => \S|LCD|Add2~102\,
	sumout => \S|LCD|Add2~53_sumout\,
	cout => \S|LCD|Add2~54\);

-- Location: FF_X20_Y4_N20
\S|LCD|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~53_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(6));

-- Location: LABCELL_X20_Y4_N21
\S|LCD|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~49_sumout\ = SUM(( \S|LCD|counter\(7) ) + ( GND ) + ( \S|LCD|Add2~54\ ))
-- \S|LCD|Add2~50\ = CARRY(( \S|LCD|counter\(7) ) + ( GND ) + ( \S|LCD|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(7),
	cin => \S|LCD|Add2~54\,
	sumout => \S|LCD|Add2~49_sumout\,
	cout => \S|LCD|Add2~50\);

-- Location: FF_X20_Y4_N23
\S|LCD|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~49_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(7));

-- Location: LABCELL_X20_Y4_N24
\S|LCD|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~57_sumout\ = SUM(( \S|LCD|counter\(8) ) + ( GND ) + ( \S|LCD|Add2~50\ ))
-- \S|LCD|Add2~58\ = CARRY(( \S|LCD|counter\(8) ) + ( GND ) + ( \S|LCD|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(8),
	cin => \S|LCD|Add2~50\,
	sumout => \S|LCD|Add2~57_sumout\,
	cout => \S|LCD|Add2~58\);

-- Location: FF_X20_Y4_N26
\S|LCD|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~57_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(8));

-- Location: LABCELL_X20_Y4_N27
\S|LCD|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~45_sumout\ = SUM(( \S|LCD|counter\(9) ) + ( GND ) + ( \S|LCD|Add2~58\ ))
-- \S|LCD|Add2~46\ = CARRY(( \S|LCD|counter\(9) ) + ( GND ) + ( \S|LCD|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(9),
	cin => \S|LCD|Add2~58\,
	sumout => \S|LCD|Add2~45_sumout\,
	cout => \S|LCD|Add2~46\);

-- Location: FF_X20_Y4_N29
\S|LCD|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~45_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(9));

-- Location: LABCELL_X20_Y4_N30
\S|LCD|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~41_sumout\ = SUM(( \S|LCD|counter\(10) ) + ( GND ) + ( \S|LCD|Add2~46\ ))
-- \S|LCD|Add2~42\ = CARRY(( \S|LCD|counter\(10) ) + ( GND ) + ( \S|LCD|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_counter\(10),
	cin => \S|LCD|Add2~46\,
	sumout => \S|LCD|Add2~41_sumout\,
	cout => \S|LCD|Add2~42\);

-- Location: FF_X20_Y4_N32
\S|LCD|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~41_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(10));

-- Location: LABCELL_X20_Y4_N33
\S|LCD|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~37_sumout\ = SUM(( \S|LCD|counter\(11) ) + ( GND ) + ( \S|LCD|Add2~42\ ))
-- \S|LCD|Add2~38\ = CARRY(( \S|LCD|counter\(11) ) + ( GND ) + ( \S|LCD|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(11),
	cin => \S|LCD|Add2~42\,
	sumout => \S|LCD|Add2~37_sumout\,
	cout => \S|LCD|Add2~38\);

-- Location: FF_X20_Y4_N35
\S|LCD|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~37_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(11));

-- Location: LABCELL_X20_Y4_N36
\S|LCD|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~33_sumout\ = SUM(( \S|LCD|counter\(12) ) + ( GND ) + ( \S|LCD|Add2~38\ ))
-- \S|LCD|Add2~34\ = CARRY(( \S|LCD|counter\(12) ) + ( GND ) + ( \S|LCD|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(12),
	cin => \S|LCD|Add2~38\,
	sumout => \S|LCD|Add2~33_sumout\,
	cout => \S|LCD|Add2~34\);

-- Location: FF_X20_Y4_N38
\S|LCD|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~33_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(12));

-- Location: LABCELL_X20_Y4_N39
\S|LCD|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~61_sumout\ = SUM(( \S|LCD|counter\(13) ) + ( GND ) + ( \S|LCD|Add2~34\ ))
-- \S|LCD|Add2~62\ = CARRY(( \S|LCD|counter\(13) ) + ( GND ) + ( \S|LCD|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(13),
	cin => \S|LCD|Add2~34\,
	sumout => \S|LCD|Add2~61_sumout\,
	cout => \S|LCD|Add2~62\);

-- Location: FF_X20_Y4_N41
\S|LCD|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~61_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(13));

-- Location: LABCELL_X20_Y4_N42
\S|LCD|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~29_sumout\ = SUM(( \S|LCD|counter\(14) ) + ( GND ) + ( \S|LCD|Add2~62\ ))
-- \S|LCD|Add2~30\ = CARRY(( \S|LCD|counter\(14) ) + ( GND ) + ( \S|LCD|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_counter\(14),
	cin => \S|LCD|Add2~62\,
	sumout => \S|LCD|Add2~29_sumout\,
	cout => \S|LCD|Add2~30\);

-- Location: FF_X20_Y4_N44
\S|LCD|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~29_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(14));

-- Location: LABCELL_X20_Y4_N45
\S|LCD|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~25_sumout\ = SUM(( \S|LCD|counter\(15) ) + ( GND ) + ( \S|LCD|Add2~30\ ))
-- \S|LCD|Add2~26\ = CARRY(( \S|LCD|counter\(15) ) + ( GND ) + ( \S|LCD|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(15),
	cin => \S|LCD|Add2~30\,
	sumout => \S|LCD|Add2~25_sumout\,
	cout => \S|LCD|Add2~26\);

-- Location: FF_X20_Y4_N47
\S|LCD|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~25_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(15));

-- Location: LABCELL_X20_Y4_N48
\S|LCD|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~65_sumout\ = SUM(( \S|LCD|counter\(16) ) + ( GND ) + ( \S|LCD|Add2~26\ ))
-- \S|LCD|Add2~66\ = CARRY(( \S|LCD|counter\(16) ) + ( GND ) + ( \S|LCD|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(16),
	cin => \S|LCD|Add2~26\,
	sumout => \S|LCD|Add2~65_sumout\,
	cout => \S|LCD|Add2~66\);

-- Location: FF_X20_Y4_N50
\S|LCD|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~65_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(16));

-- Location: LABCELL_X20_Y4_N51
\S|LCD|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~69_sumout\ = SUM(( \S|LCD|counter\(17) ) + ( GND ) + ( \S|LCD|Add2~66\ ))
-- \S|LCD|Add2~70\ = CARRY(( \S|LCD|counter\(17) ) + ( GND ) + ( \S|LCD|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(17),
	cin => \S|LCD|Add2~66\,
	sumout => \S|LCD|Add2~69_sumout\,
	cout => \S|LCD|Add2~70\);

-- Location: FF_X20_Y4_N53
\S|LCD|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~69_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(17));

-- Location: LABCELL_X20_Y4_N54
\S|LCD|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~21_sumout\ = SUM(( \S|LCD|counter\(18) ) + ( GND ) + ( \S|LCD|Add2~70\ ))
-- \S|LCD|Add2~22\ = CARRY(( \S|LCD|counter\(18) ) + ( GND ) + ( \S|LCD|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(18),
	cin => \S|LCD|Add2~70\,
	sumout => \S|LCD|Add2~21_sumout\,
	cout => \S|LCD|Add2~22\);

-- Location: FF_X20_Y4_N56
\S|LCD|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~21_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(18));

-- Location: LABCELL_X20_Y4_N57
\S|LCD|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~17_sumout\ = SUM(( \S|LCD|counter\(19) ) + ( GND ) + ( \S|LCD|Add2~22\ ))
-- \S|LCD|Add2~18\ = CARRY(( \S|LCD|counter\(19) ) + ( GND ) + ( \S|LCD|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(19),
	cin => \S|LCD|Add2~22\,
	sumout => \S|LCD|Add2~17_sumout\,
	cout => \S|LCD|Add2~18\);

-- Location: FF_X20_Y4_N59
\S|LCD|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~17_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(19));

-- Location: LABCELL_X20_Y3_N0
\S|LCD|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~13_sumout\ = SUM(( \S|LCD|counter\(20) ) + ( GND ) + ( \S|LCD|Add2~18\ ))
-- \S|LCD|Add2~14\ = CARRY(( \S|LCD|counter\(20) ) + ( GND ) + ( \S|LCD|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(20),
	cin => \S|LCD|Add2~18\,
	sumout => \S|LCD|Add2~13_sumout\,
	cout => \S|LCD|Add2~14\);

-- Location: FF_X20_Y3_N2
\S|LCD|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~13_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(20));

-- Location: LABCELL_X20_Y3_N3
\S|LCD|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~9_sumout\ = SUM(( \S|LCD|counter\(21) ) + ( GND ) + ( \S|LCD|Add2~14\ ))
-- \S|LCD|Add2~10\ = CARRY(( \S|LCD|counter\(21) ) + ( GND ) + ( \S|LCD|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(21),
	cin => \S|LCD|Add2~14\,
	sumout => \S|LCD|Add2~9_sumout\,
	cout => \S|LCD|Add2~10\);

-- Location: FF_X20_Y3_N5
\S|LCD|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~9_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(21));

-- Location: LABCELL_X20_Y3_N6
\S|LCD|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~73_sumout\ = SUM(( \S|LCD|counter\(22) ) + ( GND ) + ( \S|LCD|Add2~10\ ))
-- \S|LCD|Add2~74\ = CARRY(( \S|LCD|counter\(22) ) + ( GND ) + ( \S|LCD|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_counter\(22),
	cin => \S|LCD|Add2~10\,
	sumout => \S|LCD|Add2~73_sumout\,
	cout => \S|LCD|Add2~74\);

-- Location: FF_X20_Y3_N8
\S|LCD|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~73_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(22));

-- Location: LABCELL_X20_Y3_N9
\S|LCD|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~5_sumout\ = SUM(( \S|LCD|counter\(23) ) + ( GND ) + ( \S|LCD|Add2~74\ ))
-- \S|LCD|Add2~6\ = CARRY(( \S|LCD|counter\(23) ) + ( GND ) + ( \S|LCD|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(23),
	cin => \S|LCD|Add2~74\,
	sumout => \S|LCD|Add2~5_sumout\,
	cout => \S|LCD|Add2~6\);

-- Location: FF_X20_Y3_N11
\S|LCD|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~5_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(23));

-- Location: LABCELL_X20_Y3_N12
\S|LCD|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~1_sumout\ = SUM(( \S|LCD|counter\(24) ) + ( GND ) + ( \S|LCD|Add2~6\ ))
-- \S|LCD|Add2~2\ = CARRY(( \S|LCD|counter\(24) ) + ( GND ) + ( \S|LCD|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_counter\(24),
	cin => \S|LCD|Add2~6\,
	sumout => \S|LCD|Add2~1_sumout\,
	cout => \S|LCD|Add2~2\);

-- Location: FF_X20_Y3_N14
\S|LCD|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~1_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(24));

-- Location: LABCELL_X20_Y3_N15
\S|LCD|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~77_sumout\ = SUM(( \S|LCD|counter\(25) ) + ( GND ) + ( \S|LCD|Add2~2\ ))
-- \S|LCD|Add2~78\ = CARRY(( \S|LCD|counter\(25) ) + ( GND ) + ( \S|LCD|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(25),
	cin => \S|LCD|Add2~2\,
	sumout => \S|LCD|Add2~77_sumout\,
	cout => \S|LCD|Add2~78\);

-- Location: FF_X20_Y3_N17
\S|LCD|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~77_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(25));

-- Location: LABCELL_X20_Y3_N18
\S|LCD|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~81_sumout\ = SUM(( \S|LCD|counter\(26) ) + ( GND ) + ( \S|LCD|Add2~78\ ))
-- \S|LCD|Add2~82\ = CARRY(( \S|LCD|counter\(26) ) + ( GND ) + ( \S|LCD|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(26),
	cin => \S|LCD|Add2~78\,
	sumout => \S|LCD|Add2~81_sumout\,
	cout => \S|LCD|Add2~82\);

-- Location: FF_X20_Y3_N20
\S|LCD|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~81_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(26));

-- Location: LABCELL_X20_Y3_N21
\S|LCD|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~97_sumout\ = SUM(( \S|LCD|counter\(27) ) + ( GND ) + ( \S|LCD|Add2~82\ ))
-- \S|LCD|Add2~98\ = CARRY(( \S|LCD|counter\(27) ) + ( GND ) + ( \S|LCD|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(27),
	cin => \S|LCD|Add2~82\,
	sumout => \S|LCD|Add2~97_sumout\,
	cout => \S|LCD|Add2~98\);

-- Location: FF_X20_Y3_N23
\S|LCD|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~97_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(27));

-- Location: LABCELL_X20_Y3_N24
\S|LCD|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~93_sumout\ = SUM(( \S|LCD|counter\(28) ) + ( GND ) + ( \S|LCD|Add2~98\ ))
-- \S|LCD|Add2~94\ = CARRY(( \S|LCD|counter\(28) ) + ( GND ) + ( \S|LCD|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_counter\(28),
	cin => \S|LCD|Add2~98\,
	sumout => \S|LCD|Add2~93_sumout\,
	cout => \S|LCD|Add2~94\);

-- Location: FF_X20_Y3_N26
\S|LCD|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~93_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(28));

-- Location: LABCELL_X20_Y3_N27
\S|LCD|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~89_sumout\ = SUM(( \S|LCD|counter\(29) ) + ( GND ) + ( \S|LCD|Add2~94\ ))
-- \S|LCD|Add2~90\ = CARRY(( \S|LCD|counter\(29) ) + ( GND ) + ( \S|LCD|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(29),
	cin => \S|LCD|Add2~94\,
	sumout => \S|LCD|Add2~89_sumout\,
	cout => \S|LCD|Add2~90\);

-- Location: FF_X20_Y3_N29
\S|LCD|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~89_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(29));

-- Location: LABCELL_X20_Y3_N30
\S|LCD|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add2~85_sumout\ = SUM(( \S|LCD|counter\(30) ) + ( GND ) + ( \S|LCD|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_counter\(30),
	cin => \S|LCD|Add2~90\,
	sumout => \S|LCD|Add2~85_sumout\);

-- Location: FF_X20_Y3_N32
\S|LCD|counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add2~85_sumout\,
	sclr => \S|LCD|counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|counter\(30));

-- Location: LABCELL_X19_Y3_N48
\S|LCD|LessThan2~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LessThan2~20_combout\ = ( !\S|LCD|counter\(29) & ( (!\S|LCD|counter\(27) & (!\S|LCD|counter\(28) & !\S|LCD|counter\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000010000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_counter\(27),
	datab => \S|LCD|ALT_INV_counter\(28),
	datac => \S|LCD|ALT_INV_counter\(30),
	datae => \S|LCD|ALT_INV_counter\(29),
	combout => \S|LCD|LessThan2~20_combout\);

-- Location: LABCELL_X20_Y2_N42
\S|LCD|delay~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|delay~0_combout\ = ( \S|LCD|delay_en~q\ & ( (!\S|LCD|LessThan2~20_combout\) # ((!\S|LCD|LessThan2~18_combout\ & ((!\S|LCD|LessThan2~19_combout\) # (\S|LCD|LessThan2~17_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101111101010101110111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_LessThan2~20_combout\,
	datab => \S|LCD|ALT_INV_LessThan2~19_combout\,
	datac => \S|LCD|ALT_INV_LessThan2~17_combout\,
	datad => \S|LCD|ALT_INV_LessThan2~18_combout\,
	dataf => \S|LCD|ALT_INV_delay_en~q\,
	combout => \S|LCD|delay~0_combout\);

-- Location: FF_X20_Y2_N44
\S|LCD|delay\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|delay~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|delay~q\);

-- Location: LABCELL_X20_Y2_N0
\S|LCD|state~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|state~35_combout\ = ( \S|LCD|state.s1~q\ & ( (\S|LCD|state.s2~q\) # (\S|LCD|delay~q\) ) ) # ( !\S|LCD|state.s1~q\ & ( (!\S|LCD|delay~q\ & \S|LCD|state.s2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_delay~q\,
	datad => \S|LCD|ALT_INV_state.s2~q\,
	dataf => \S|LCD|ALT_INV_state.s1~q\,
	combout => \S|LCD|state~35_combout\);

-- Location: FF_X20_Y2_N2
\S|LCD|state.s2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|state~35_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s2~q\);

-- Location: LABCELL_X19_Y4_N39
\S|LCD|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector22~0_combout\ = ( \S|LCD|delay~q\ & ( !\S|LCD|state.s2~q\ ) ) # ( !\S|LCD|delay~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_state.s2~q\,
	dataf => \S|LCD|ALT_INV_delay~q\,
	combout => \S|LCD|Selector22~0_combout\);

-- Location: LABCELL_X20_Y2_N33
\S|LCD|Selector22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector22~1_combout\ = ( \S|LCD|delay_en~q\ & ( (!\S|LCD|Selector22~0_combout\) # (\S|LCD|state.s3m~q\) ) ) # ( !\S|LCD|delay_en~q\ & ( ((!\S|LCD|Selector22~0_combout\) # (\S|LCD|state~33_combout\)) # (\S|LCD|state.s3m~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100111111111111110011111111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_state.s3m~q\,
	datac => \S|LCD|ALT_INV_state~33_combout\,
	datad => \S|LCD|ALT_INV_Selector22~0_combout\,
	dataf => \S|LCD|ALT_INV_delay_en~q\,
	combout => \S|LCD|Selector22~1_combout\);

-- Location: FF_X20_Y2_N35
\S|LCD|state.s3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector22~1_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s3~q\);

-- Location: LABCELL_X16_Y2_N54
\S|LCD|cnt[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|cnt[2]~0_combout\ = ( \S|LCD|state.s3~q\ & ( \S|LCD|cnt\(4) & ( (!\S|LCD|cnt\(6)) # (\RST~input_o\) ) ) ) # ( !\S|LCD|state.s3~q\ & ( \S|LCD|cnt\(4) & ( \RST~input_o\ ) ) ) # ( \S|LCD|state.s3~q\ & ( !\S|LCD|cnt\(4) & ( (!\S|LCD|cnt\(6)) # 
-- (((!\S|LCD|cnt\(5) & !\S|LCD|cnt\(3))) # (\RST~input_o\)) ) ) ) # ( !\S|LCD|state.s3~q\ & ( !\S|LCD|cnt\(4) & ( \RST~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111011111010111100001111000011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(6),
	datab => \S|LCD|ALT_INV_cnt\(5),
	datac => \ALT_INV_RST~input_o\,
	datad => \S|LCD|ALT_INV_cnt\(3),
	datae => \S|LCD|ALT_INV_state.s3~q\,
	dataf => \S|LCD|ALT_INV_cnt\(4),
	combout => \S|LCD|cnt[2]~0_combout\);

-- Location: FF_X16_Y2_N2
\S|LCD|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add0~17_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|cnt\(0));

-- Location: LABCELL_X16_Y2_N3
\S|LCD|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add0~21_sumout\ = SUM(( \S|LCD|cnt\(1) ) + ( GND ) + ( \S|LCD|Add0~18\ ))
-- \S|LCD|Add0~22\ = CARRY(( \S|LCD|cnt\(1) ) + ( GND ) + ( \S|LCD|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|LCD|ALT_INV_cnt\(1),
	cin => \S|LCD|Add0~18\,
	sumout => \S|LCD|Add0~21_sumout\,
	cout => \S|LCD|Add0~22\);

-- Location: FF_X16_Y2_N5
\S|LCD|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add0~21_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|cnt\(1));

-- Location: LABCELL_X16_Y2_N6
\S|LCD|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add0~25_sumout\ = SUM(( \S|LCD|cnt\(2) ) + ( GND ) + ( \S|LCD|Add0~22\ ))
-- \S|LCD|Add0~26\ = CARRY(( \S|LCD|cnt\(2) ) + ( GND ) + ( \S|LCD|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|LCD|ALT_INV_cnt\(2),
	cin => \S|LCD|Add0~22\,
	sumout => \S|LCD|Add0~25_sumout\,
	cout => \S|LCD|Add0~26\);

-- Location: FF_X16_Y2_N8
\S|LCD|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add0~25_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|cnt\(2));

-- Location: LABCELL_X16_Y2_N9
\S|LCD|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add0~13_sumout\ = SUM(( \S|LCD|cnt\(3) ) + ( GND ) + ( \S|LCD|Add0~26\ ))
-- \S|LCD|Add0~14\ = CARRY(( \S|LCD|cnt\(3) ) + ( GND ) + ( \S|LCD|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|LCD|ALT_INV_cnt\(3),
	cin => \S|LCD|Add0~26\,
	sumout => \S|LCD|Add0~13_sumout\,
	cout => \S|LCD|Add0~14\);

-- Location: FF_X16_Y2_N11
\S|LCD|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add0~13_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|cnt\(3));

-- Location: LABCELL_X16_Y2_N12
\S|LCD|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add0~5_sumout\ = SUM(( \S|LCD|cnt\(4) ) + ( GND ) + ( \S|LCD|Add0~14\ ))
-- \S|LCD|Add0~6\ = CARRY(( \S|LCD|cnt\(4) ) + ( GND ) + ( \S|LCD|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|LCD|ALT_INV_cnt\(4),
	cin => \S|LCD|Add0~14\,
	sumout => \S|LCD|Add0~5_sumout\,
	cout => \S|LCD|Add0~6\);

-- Location: FF_X16_Y2_N14
\S|LCD|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add0~5_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|cnt\(4));

-- Location: LABCELL_X16_Y2_N15
\S|LCD|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add0~9_sumout\ = SUM(( \S|LCD|cnt\(5) ) + ( GND ) + ( \S|LCD|Add0~6\ ))
-- \S|LCD|Add0~10\ = CARRY(( \S|LCD|cnt\(5) ) + ( GND ) + ( \S|LCD|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|LCD|ALT_INV_cnt\(5),
	cin => \S|LCD|Add0~6\,
	sumout => \S|LCD|Add0~9_sumout\,
	cout => \S|LCD|Add0~10\);

-- Location: FF_X16_Y2_N17
\S|LCD|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add0~9_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|cnt\(5));

-- Location: LABCELL_X16_Y2_N18
\S|LCD|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Add0~1_sumout\ = SUM(( \S|LCD|cnt\(6) ) + ( GND ) + ( \S|LCD|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|LCD|ALT_INV_cnt\(6),
	cin => \S|LCD|Add0~10\,
	sumout => \S|LCD|Add0~1_sumout\);

-- Location: FF_X16_Y2_N20
\S|LCD|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Add0~1_sumout\,
	sclr => \RST~input_o\,
	ena => \S|LCD|cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|cnt\(6));

-- Location: LABCELL_X16_Y2_N39
\S|LCD|state~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|state~33_combout\ = ( \S|LCD|cnt\(5) & ( (!\S|LCD|cnt\(6) & \S|LCD|state.s3~q\) ) ) # ( !\S|LCD|cnt\(5) & ( (\S|LCD|state.s3~q\ & ((!\S|LCD|cnt\(6)) # ((!\S|LCD|cnt\(4) & !\S|LCD|cnt\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000100010001100100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(6),
	datab => \S|LCD|ALT_INV_state.s3~q\,
	datac => \S|LCD|ALT_INV_cnt\(4),
	datad => \S|LCD|ALT_INV_cnt\(3),
	dataf => \S|LCD|ALT_INV_cnt\(5),
	combout => \S|LCD|state~33_combout\);

-- Location: LABCELL_X17_Y4_N6
\S|LCD|state~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|state~39_combout\ = ( \S|LCD|state~33_combout\ & ( \S|LCD|delay_en~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|LCD|ALT_INV_delay_en~q\,
	dataf => \S|LCD|ALT_INV_state~33_combout\,
	combout => \S|LCD|state~39_combout\);

-- Location: FF_X17_Y4_N8
\S|LCD|state.s3n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|state~39_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s3n~q\);

-- Location: FF_X20_Y2_N11
\S|LCD|state.s3m\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|LCD|state.s3n~q\,
	sclr => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s3m~q\);

-- Location: LABCELL_X20_Y2_N54
\S|LCD|Selector17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector17~1_combout\ = (!\S|LCD|delay~q\ & ((!\S|LCD|state.s0~q\) # ((\S|LCD|state.s2~q\) # (\S|LCD|state.s1~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011001100100011001100110010001100110011001000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s0~q\,
	datab => \S|LCD|ALT_INV_delay~q\,
	datac => \S|LCD|ALT_INV_state.s1~q\,
	datad => \S|LCD|ALT_INV_state.s2~q\,
	combout => \S|LCD|Selector17~1_combout\);

-- Location: LABCELL_X20_Y2_N36
\S|LCD|LCD_INIT_OK~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LCD_INIT_OK~0_combout\ = ( \S|LCD|counterClear\(16) & ( (\S|LCD|state.c1~q\ & !\S|LCD|LessThan1~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_state.c1~q\,
	datac => \S|LCD|ALT_INV_LessThan1~4_combout\,
	dataf => \S|LCD|ALT_INV_counterClear\(16),
	combout => \S|LCD|LCD_INIT_OK~0_combout\);

-- Location: LABCELL_X16_Y4_N36
\S|LCD|LCD_INIT_OK~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LCD_INIT_OK~1_combout\ = ( \S|LCD|LCD_INIT_OK~0_combout\ ) # ( !\S|LCD|LCD_INIT_OK~0_combout\ & ( \S|LCD|LCD_INIT_OK~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|LCD|ALT_INV_LCD_INIT_OK~q\,
	dataf => \S|LCD|ALT_INV_LCD_INIT_OK~0_combout\,
	combout => \S|LCD|LCD_INIT_OK~1_combout\);

-- Location: FF_X16_Y4_N38
\S|LCD|LCD_INIT_OK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|LCD_INIT_OK~1_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_INIT_OK~q\);

-- Location: LABCELL_X17_Y4_N3
\S|LCD|Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector28~0_combout\ = ((!\S|LCD|delay_en~q\ & \S|LCD|state.s9~q\)) # (\S|LCD|state.s8d~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110101010101011111010101010101111101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s8d~q\,
	datac => \S|LCD|ALT_INV_delay_en~q\,
	datad => \S|LCD|ALT_INV_state.s9~q\,
	combout => \S|LCD|Selector28~0_combout\);

-- Location: FF_X17_Y4_N5
\S|LCD|state.s9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector28~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s9~q\);

-- Location: LABCELL_X16_Y4_N24
\S|LCD|state~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|state~37_combout\ = ( \S|LCD|state.s9~q\ & ( \S|LCD|delay_en~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_delay_en~q\,
	dataf => \S|LCD|ALT_INV_state.s9~q\,
	combout => \S|LCD|state~37_combout\);

-- Location: FF_X16_Y4_N26
\S|LCD|state.s9d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|state~37_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s9d~q\);

-- Location: MLABCELL_X18_Y4_N39
\S|LCD|Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector29~0_combout\ = ( \S|LCD|state.s10~q\ & ( (!\S|LCD|delay_en~q\) # (\S|LCD|state.s9d~q\) ) ) # ( !\S|LCD|state.s10~q\ & ( \S|LCD|state.s9d~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_delay_en~q\,
	datac => \S|LCD|ALT_INV_state.s9d~q\,
	dataf => \S|LCD|ALT_INV_state.s10~q\,
	combout => \S|LCD|Selector29~0_combout\);

-- Location: FF_X17_Y4_N2
\S|LCD|state.s10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|LCD|Selector29~0_combout\,
	sclr => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s10~q\);

-- Location: MLABCELL_X18_Y4_N42
\S|LCD|state~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|state~43_combout\ = ( \S|LCD|state.s10~q\ & ( \S|LCD|delay_en~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_delay_en~q\,
	dataf => \S|LCD|ALT_INV_state.s10~q\,
	combout => \S|LCD|state~43_combout\);

-- Location: FF_X18_Y4_N44
\S|LCD|state.s10d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|state~43_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s10d~q\);

-- Location: MLABCELL_X18_Y4_N21
\S|LCD|Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector30~0_combout\ = ( \S|LCD|state.s10d~q\ ) # ( !\S|LCD|state.s10d~q\ & ( (!\S|LCD|delay_en~q\ & \S|LCD|state.s11~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_delay_en~q\,
	datad => \S|LCD|ALT_INV_state.s11~q\,
	dataf => \S|LCD|ALT_INV_state.s10d~q\,
	combout => \S|LCD|Selector30~0_combout\);

-- Location: FF_X18_Y4_N23
\S|LCD|state.s11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector30~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s11~q\);

-- Location: MLABCELL_X18_Y4_N36
\S|LCD|state~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|state~44_combout\ = (\S|LCD|delay_en~q\ & \S|LCD|state.s11~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_delay_en~q\,
	datac => \S|LCD|ALT_INV_state.s11~q\,
	combout => \S|LCD|state~44_combout\);

-- Location: FF_X18_Y4_N38
\S|LCD|state.s11d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|state~44_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s11d~q\);

-- Location: LABCELL_X16_Y4_N30
\S|LCD|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector31~0_combout\ = ( \S|LCD|delay_en~q\ & ( \S|LCD|state.s11d~q\ ) ) # ( !\S|LCD|delay_en~q\ & ( (\S|LCD|state.s12~q\) # (\S|LCD|state.s11d~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_state.s11d~q\,
	datad => \S|LCD|ALT_INV_state.s12~q\,
	dataf => \S|LCD|ALT_INV_delay_en~q\,
	combout => \S|LCD|Selector31~0_combout\);

-- Location: FF_X16_Y4_N32
\S|LCD|state.s12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector31~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s12~q\);

-- Location: MLABCELL_X18_Y4_N6
\S|LCD|state~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|state~45_combout\ = ( \S|LCD|delay_en~q\ & ( \S|LCD|state.s12~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_state.s12~q\,
	dataf => \S|LCD|ALT_INV_delay_en~q\,
	combout => \S|LCD|state~45_combout\);

-- Location: FF_X18_Y4_N8
\S|LCD|state.s12d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|state~45_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s12d~q\);

-- Location: MLABCELL_X18_Y4_N51
\S|LCD|Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector32~0_combout\ = ((!\S|LCD|delay_en~q\ & \S|LCD|state.s13~q\)) # (\S|LCD|state.s12d~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101111000011111010111100001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_delay_en~q\,
	datac => \S|LCD|ALT_INV_state.s12d~q\,
	datad => \S|LCD|ALT_INV_state.s13~q\,
	combout => \S|LCD|Selector32~0_combout\);

-- Location: FF_X18_Y4_N53
\S|LCD|state.s13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector32~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s13~q\);

-- Location: MLABCELL_X18_Y4_N48
\S|LCD|state~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|state~46_combout\ = ( \S|LCD|state.s13~q\ & ( \S|LCD|delay_en~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_delay_en~q\,
	dataf => \S|LCD|ALT_INV_state.s13~q\,
	combout => \S|LCD|state~46_combout\);

-- Location: FF_X18_Y4_N50
\S|LCD|state.s13d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|state~46_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s13d~q\);

-- Location: MLABCELL_X18_Y4_N45
\S|LCD|Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector33~0_combout\ = ( \S|LCD|state.s13d~q\ ) # ( !\S|LCD|state.s13d~q\ & ( (!\S|LCD|delay_en~q\ & \S|LCD|state.s14~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_delay_en~q\,
	datad => \S|LCD|ALT_INV_state.s14~q\,
	dataf => \S|LCD|ALT_INV_state.s13d~q\,
	combout => \S|LCD|Selector33~0_combout\);

-- Location: FF_X18_Y4_N47
\S|LCD|state.s14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector33~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s14~q\);

-- Location: LABCELL_X17_Y4_N33
\S|LCD|state~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|state~38_combout\ = ( \S|LCD|state.s14~q\ & ( \S|LCD|delay_en~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_delay_en~q\,
	dataf => \S|LCD|ALT_INV_state.s14~q\,
	combout => \S|LCD|state~38_combout\);

-- Location: FF_X17_Y4_N35
\S|LCD|state.s14d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|state~38_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s14d~q\);

-- Location: LABCELL_X17_Y4_N57
\S|LCD|Selector24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector24~0_combout\ = (((!\S|PX_EN~q\ & \S|LCD|state.s5~q\)) # (\S|LCD|LCD_INIT_OK~0_combout\)) # (\S|LCD|state.s14d~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011111110111011101111111011101110111111101110111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s14d~q\,
	datab => \S|LCD|ALT_INV_LCD_INIT_OK~0_combout\,
	datac => \S|ALT_INV_PX_EN~q\,
	datad => \S|LCD|ALT_INV_state.s5~q\,
	combout => \S|LCD|Selector24~0_combout\);

-- Location: FF_X17_Y4_N59
\S|LCD|state.s5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector24~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s5~q\);

-- Location: LABCELL_X17_Y4_N30
\S|LCD|PX_RDY~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|PX_RDY~0_combout\ = ( \S|LCD|state.s5~q\ & ( !\S|PX_EN~q\ ) ) # ( !\S|LCD|state.s5~q\ & ( \S|LCD|PX_RDY~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_PX_EN~q\,
	datad => \S|LCD|ALT_INV_PX_RDY~q\,
	dataf => \S|LCD|ALT_INV_state.s5~q\,
	combout => \S|LCD|PX_RDY~0_combout\);

-- Location: FF_X17_Y4_N32
\S|LCD|PX_RDY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|PX_RDY~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|PX_RDY~q\);

-- Location: LABCELL_X10_Y3_N48
\S|state~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|state~8_combout\ = ( \S|LCD|PX_RDY~q\ & ( \S|PX_X[8]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	dataf => \S|LCD|ALT_INV_PX_RDY~q\,
	combout => \S|state~8_combout\);

-- Location: FF_X10_Y3_N50
\S|state.s_pxWrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|state~8_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|state.s_pxWrite~q\);

-- Location: LABCELL_X10_Y3_N39
\S|state~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|state~6_combout\ = ( !\S|state.s_pxWrite~q\ & ( !\S|state.s_load~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state.s_load~q\,
	dataf => \S|ALT_INV_state.s_pxWrite~q\,
	combout => \S|state~6_combout\);

-- Location: MLABCELL_X13_Y5_N0
\S|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~117_sumout\ = SUM(( \S|LCD|PX_RDY~q\ ) + ( \S|pixel\(0) ) + ( !VCC ))
-- \S|Add2~118\ = CARRY(( \S|LCD|PX_RDY~q\ ) + ( \S|pixel\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_PX_RDY~q\,
	datac => \S|ALT_INV_pixel\(0),
	cin => GND,
	sumout => \S|Add2~117_sumout\,
	cout => \S|Add2~118\);

-- Location: LABCELL_X12_Y5_N39
\S|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector31~0_combout\ = ( \S|pixel\(0) & ( \S|PX_X[8]~0_combout\ & ( (!\S|state~6_combout\) # (\S|Add2~117_sumout\) ) ) ) # ( !\S|pixel\(0) & ( \S|PX_X[8]~0_combout\ & ( \S|Add2~117_sumout\ ) ) ) # ( \S|pixel\(0) & ( !\S|PX_X[8]~0_combout\ & ( 
-- !\S|state~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000110011001100111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_Add2~117_sumout\,
	datae => \S|ALT_INV_pixel\(0),
	dataf => \S|ALT_INV_PX_X[8]~0_combout\,
	combout => \S|Selector31~0_combout\);

-- Location: FF_X12_Y5_N41
\S|pixel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector31~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(0));

-- Location: MLABCELL_X13_Y5_N3
\S|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~121_sumout\ = SUM(( \S|pixel\(1) ) + ( GND ) + ( \S|Add2~118\ ))
-- \S|Add2~122\ = CARRY(( \S|pixel\(1) ) + ( GND ) + ( \S|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(1),
	cin => \S|Add2~118\,
	sumout => \S|Add2~121_sumout\,
	cout => \S|Add2~122\);

-- Location: LABCELL_X12_Y5_N48
\S|Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector30~0_combout\ = ( \S|PX_X[8]~0_combout\ & ( ((!\S|state~6_combout\ & \S|pixel\(1))) # (\S|Add2~121_sumout\) ) ) # ( !\S|PX_X[8]~0_combout\ & ( (!\S|state~6_combout\ & \S|pixel\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datac => \S|ALT_INV_Add2~121_sumout\,
	datad => \S|ALT_INV_pixel\(1),
	dataf => \S|ALT_INV_PX_X[8]~0_combout\,
	combout => \S|Selector30~0_combout\);

-- Location: FF_X12_Y5_N50
\S|pixel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector30~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(1));

-- Location: MLABCELL_X13_Y5_N6
\S|Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~125_sumout\ = SUM(( \S|pixel\(2) ) + ( GND ) + ( \S|Add2~122\ ))
-- \S|Add2~126\ = CARRY(( \S|pixel\(2) ) + ( GND ) + ( \S|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(2),
	cin => \S|Add2~122\,
	sumout => \S|Add2~125_sumout\,
	cout => \S|Add2~126\);

-- Location: LABCELL_X12_Y5_N18
\S|Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector29~0_combout\ = ( \S|pixel\(2) & ( \S|PX_X[8]~0_combout\ & ( (!\S|state~6_combout\) # (\S|Add2~125_sumout\) ) ) ) # ( !\S|pixel\(2) & ( \S|PX_X[8]~0_combout\ & ( \S|Add2~125_sumout\ ) ) ) # ( \S|pixel\(2) & ( !\S|PX_X[8]~0_combout\ & ( 
-- !\S|state~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000001010101010101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_Add2~125_sumout\,
	datac => \S|ALT_INV_state~6_combout\,
	datae => \S|ALT_INV_pixel\(2),
	dataf => \S|ALT_INV_PX_X[8]~0_combout\,
	combout => \S|Selector29~0_combout\);

-- Location: FF_X12_Y5_N20
\S|pixel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector29~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(2));

-- Location: MLABCELL_X13_Y5_N9
\S|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~113_sumout\ = SUM(( \S|pixel\(3) ) + ( GND ) + ( \S|Add2~126\ ))
-- \S|Add2~114\ = CARRY(( \S|pixel\(3) ) + ( GND ) + ( \S|Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(3),
	cin => \S|Add2~126\,
	sumout => \S|Add2~113_sumout\,
	cout => \S|Add2~114\);

-- Location: LABCELL_X14_Y5_N33
\S|Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector28~0_combout\ = ( \S|Add2~113_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(3))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~113_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datad => \S|ALT_INV_pixel\(3),
	dataf => \S|ALT_INV_Add2~113_sumout\,
	combout => \S|Selector28~0_combout\);

-- Location: FF_X14_Y5_N35
\S|pixel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector28~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(3));

-- Location: MLABCELL_X13_Y5_N12
\S|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~105_sumout\ = SUM(( \S|pixel\(4) ) + ( GND ) + ( \S|Add2~114\ ))
-- \S|Add2~106\ = CARRY(( \S|pixel\(4) ) + ( GND ) + ( \S|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(4),
	cin => \S|Add2~114\,
	sumout => \S|Add2~105_sumout\,
	cout => \S|Add2~106\);

-- Location: LABCELL_X14_Y5_N6
\S|Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector27~0_combout\ = (!\S|state~6_combout\ & (((\S|PX_X[8]~0_combout\ & \S|Add2~105_sumout\)) # (\S|pixel\(4)))) # (\S|state~6_combout\ & (\S|PX_X[8]~0_combout\ & (\S|Add2~105_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110101011000000111010101100000011101010110000001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datac => \S|ALT_INV_Add2~105_sumout\,
	datad => \S|ALT_INV_pixel\(4),
	combout => \S|Selector27~0_combout\);

-- Location: FF_X14_Y5_N8
\S|pixel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector27~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(4));

-- Location: MLABCELL_X13_Y5_N15
\S|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~97_sumout\ = SUM(( \S|pixel\(5) ) + ( GND ) + ( \S|Add2~106\ ))
-- \S|Add2~98\ = CARRY(( \S|pixel\(5) ) + ( GND ) + ( \S|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(5),
	cin => \S|Add2~106\,
	sumout => \S|Add2~97_sumout\,
	cout => \S|Add2~98\);

-- Location: LABCELL_X14_Y5_N0
\S|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector26~0_combout\ = ( \S|Add2~97_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(5))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~97_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datad => \S|ALT_INV_pixel\(5),
	dataf => \S|ALT_INV_Add2~97_sumout\,
	combout => \S|Selector26~0_combout\);

-- Location: FF_X14_Y5_N2
\S|pixel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector26~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(5));

-- Location: MLABCELL_X13_Y5_N18
\S|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~109_sumout\ = SUM(( \S|pixel\(6) ) + ( GND ) + ( \S|Add2~98\ ))
-- \S|Add2~110\ = CARRY(( \S|pixel\(6) ) + ( GND ) + ( \S|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_pixel\(6),
	cin => \S|Add2~98\,
	sumout => \S|Add2~109_sumout\,
	cout => \S|Add2~110\);

-- Location: LABCELL_X14_Y5_N42
\S|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector25~0_combout\ = ( \S|Add2~109_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(6))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~109_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datad => \S|ALT_INV_pixel\(6),
	dataf => \S|ALT_INV_Add2~109_sumout\,
	combout => \S|Selector25~0_combout\);

-- Location: FF_X14_Y5_N44
\S|pixel[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector25~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(6));

-- Location: MLABCELL_X13_Y5_N21
\S|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~101_sumout\ = SUM(( \S|pixel\(7) ) + ( GND ) + ( \S|Add2~110\ ))
-- \S|Add2~102\ = CARRY(( \S|pixel\(7) ) + ( GND ) + ( \S|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(7),
	cin => \S|Add2~110\,
	sumout => \S|Add2~101_sumout\,
	cout => \S|Add2~102\);

-- Location: LABCELL_X14_Y5_N9
\S|Selector24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector24~0_combout\ = (!\S|state~6_combout\ & (((\S|PX_X[8]~0_combout\ & \S|Add2~101_sumout\)) # (\S|pixel\(7)))) # (\S|state~6_combout\ & (\S|PX_X[8]~0_combout\ & (\S|Add2~101_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110101011000000111010101100000011101010110000001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datac => \S|ALT_INV_Add2~101_sumout\,
	datad => \S|ALT_INV_pixel\(7),
	combout => \S|Selector24~0_combout\);

-- Location: FF_X14_Y5_N11
\S|pixel[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector24~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(7));

-- Location: MLABCELL_X13_Y5_N24
\S|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~41_sumout\ = SUM(( \S|pixel\(8) ) + ( GND ) + ( \S|Add2~102\ ))
-- \S|Add2~42\ = CARRY(( \S|pixel\(8) ) + ( GND ) + ( \S|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_pixel\(8),
	cin => \S|Add2~102\,
	sumout => \S|Add2~41_sumout\,
	cout => \S|Add2~42\);

-- Location: LABCELL_X14_Y5_N57
\S|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector23~0_combout\ = (!\S|state~6_combout\ & (((\S|PX_X[8]~0_combout\ & \S|Add2~41_sumout\)) # (\S|pixel\(8)))) # (\S|state~6_combout\ & (\S|PX_X[8]~0_combout\ & (\S|Add2~41_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110101011000000111010101100000011101010110000001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datac => \S|ALT_INV_Add2~41_sumout\,
	datad => \S|ALT_INV_pixel\(8),
	combout => \S|Selector23~0_combout\);

-- Location: FF_X14_Y5_N59
\S|pixel[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector23~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(8));

-- Location: MLABCELL_X13_Y5_N27
\S|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~45_sumout\ = SUM(( \S|pixel\(9) ) + ( GND ) + ( \S|Add2~42\ ))
-- \S|Add2~46\ = CARRY(( \S|pixel\(9) ) + ( GND ) + ( \S|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(9),
	cin => \S|Add2~42\,
	sumout => \S|Add2~45_sumout\,
	cout => \S|Add2~46\);

-- Location: LABCELL_X12_Y5_N51
\S|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector22~0_combout\ = ( \S|PX_X[8]~0_combout\ & ( ((!\S|state~6_combout\ & \S|pixel\(9))) # (\S|Add2~45_sumout\) ) ) # ( !\S|PX_X[8]~0_combout\ & ( (!\S|state~6_combout\ & \S|pixel\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datac => \S|ALT_INV_Add2~45_sumout\,
	datad => \S|ALT_INV_pixel\(9),
	dataf => \S|ALT_INV_PX_X[8]~0_combout\,
	combout => \S|Selector22~0_combout\);

-- Location: FF_X12_Y5_N53
\S|pixel[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector22~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(9));

-- Location: MLABCELL_X13_Y5_N30
\S|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~49_sumout\ = SUM(( \S|pixel\(10) ) + ( GND ) + ( \S|Add2~46\ ))
-- \S|Add2~50\ = CARRY(( \S|pixel\(10) ) + ( GND ) + ( \S|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(10),
	cin => \S|Add2~46\,
	sumout => \S|Add2~49_sumout\,
	cout => \S|Add2~50\);

-- Location: LABCELL_X14_Y5_N15
\S|Selector21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector21~0_combout\ = ( \S|pixel\(10) & ( \S|Add2~49_sumout\ & ( (!\S|state~6_combout\) # (\S|PX_X[8]~0_combout\) ) ) ) # ( !\S|pixel\(10) & ( \S|Add2~49_sumout\ & ( \S|PX_X[8]~0_combout\ ) ) ) # ( \S|pixel\(10) & ( !\S|Add2~49_sumout\ & ( 
-- !\S|state~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000001111000011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datac => \S|ALT_INV_PX_X[8]~0_combout\,
	datae => \S|ALT_INV_pixel\(10),
	dataf => \S|ALT_INV_Add2~49_sumout\,
	combout => \S|Selector21~0_combout\);

-- Location: FF_X14_Y5_N17
\S|pixel[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector21~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(10));

-- Location: MLABCELL_X13_Y5_N33
\S|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~53_sumout\ = SUM(( \S|pixel\(11) ) + ( GND ) + ( \S|Add2~50\ ))
-- \S|Add2~54\ = CARRY(( \S|pixel\(11) ) + ( GND ) + ( \S|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(11),
	cin => \S|Add2~50\,
	sumout => \S|Add2~53_sumout\,
	cout => \S|Add2~54\);

-- Location: LABCELL_X14_Y5_N54
\S|Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector20~0_combout\ = ( \S|Add2~53_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(11))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~53_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datad => \S|ALT_INV_pixel\(11),
	dataf => \S|ALT_INV_Add2~53_sumout\,
	combout => \S|Selector20~0_combout\);

-- Location: FF_X14_Y5_N56
\S|pixel[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector20~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(11));

-- Location: MLABCELL_X13_Y5_N36
\S|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~89_sumout\ = SUM(( \S|pixel\(12) ) + ( GND ) + ( \S|Add2~54\ ))
-- \S|Add2~90\ = CARRY(( \S|pixel\(12) ) + ( GND ) + ( \S|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(12),
	cin => \S|Add2~54\,
	sumout => \S|Add2~89_sumout\,
	cout => \S|Add2~90\);

-- Location: LABCELL_X14_Y5_N45
\S|Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector19~0_combout\ = ( \S|Add2~89_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(12))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~89_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datad => \S|ALT_INV_pixel\(12),
	dataf => \S|ALT_INV_Add2~89_sumout\,
	combout => \S|Selector19~0_combout\);

-- Location: FF_X14_Y5_N47
\S|pixel[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector19~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(12));

-- Location: MLABCELL_X13_Y5_N39
\S|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~21_sumout\ = SUM(( \S|pixel\(13) ) + ( GND ) + ( \S|Add2~90\ ))
-- \S|Add2~22\ = CARRY(( \S|pixel\(13) ) + ( GND ) + ( \S|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(13),
	cin => \S|Add2~90\,
	sumout => \S|Add2~21_sumout\,
	cout => \S|Add2~22\);

-- Location: LABCELL_X14_Y5_N24
\S|Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector18~0_combout\ = ( \S|Add2~21_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(13))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~21_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110011111100110011001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datac => \S|ALT_INV_state~6_combout\,
	datad => \S|ALT_INV_pixel\(13),
	dataf => \S|ALT_INV_Add2~21_sumout\,
	combout => \S|Selector18~0_combout\);

-- Location: FF_X14_Y5_N26
\S|pixel[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector18~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(13));

-- Location: MLABCELL_X13_Y5_N42
\S|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~29_sumout\ = SUM(( \S|pixel\(14) ) + ( GND ) + ( \S|Add2~22\ ))
-- \S|Add2~30\ = CARRY(( \S|pixel\(14) ) + ( GND ) + ( \S|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_pixel\(14),
	cin => \S|Add2~22\,
	sumout => \S|Add2~29_sumout\,
	cout => \S|Add2~30\);

-- Location: LABCELL_X12_Y4_N18
\S|Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector17~0_combout\ = ( \S|Add2~29_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(14))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~29_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110001010101110111010101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_PX_X[8]~0_combout\,
	datab => \S|ALT_INV_state~6_combout\,
	datad => \S|ALT_INV_pixel\(14),
	dataf => \S|ALT_INV_Add2~29_sumout\,
	combout => \S|Selector17~0_combout\);

-- Location: FF_X12_Y4_N20
\S|pixel[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector17~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(14));

-- Location: MLABCELL_X13_Y5_N45
\S|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~37_sumout\ = SUM(( \S|pixel\(15) ) + ( GND ) + ( \S|Add2~30\ ))
-- \S|Add2~38\ = CARRY(( \S|pixel\(15) ) + ( GND ) + ( \S|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(15),
	cin => \S|Add2~30\,
	sumout => \S|Add2~37_sumout\,
	cout => \S|Add2~38\);

-- Location: LABCELL_X14_Y5_N51
\S|Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector16~0_combout\ = ( \S|Add2~37_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(15))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~37_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datac => \S|ALT_INV_PX_X[8]~0_combout\,
	datad => \S|ALT_INV_pixel\(15),
	dataf => \S|ALT_INV_Add2~37_sumout\,
	combout => \S|Selector16~0_combout\);

-- Location: FF_X14_Y5_N53
\S|pixel[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector16~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(15));

-- Location: MLABCELL_X13_Y5_N48
\S|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~9_sumout\ = SUM(( \S|pixel\(16) ) + ( GND ) + ( \S|Add2~38\ ))
-- \S|Add2~10\ = CARRY(( \S|pixel\(16) ) + ( GND ) + ( \S|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(16),
	cin => \S|Add2~38\,
	sumout => \S|Add2~9_sumout\,
	cout => \S|Add2~10\);

-- Location: LABCELL_X14_Y5_N30
\S|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector15~0_combout\ = ( \S|Add2~9_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(16))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~9_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datad => \S|ALT_INV_pixel\(16),
	dataf => \S|ALT_INV_Add2~9_sumout\,
	combout => \S|Selector15~0_combout\);

-- Location: FF_X14_Y5_N32
\S|pixel[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector15~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(16));

-- Location: MLABCELL_X13_Y5_N51
\S|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~65_sumout\ = SUM(( \S|pixel\(17) ) + ( GND ) + ( \S|Add2~10\ ))
-- \S|Add2~66\ = CARRY(( \S|pixel\(17) ) + ( GND ) + ( \S|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(17),
	cin => \S|Add2~10\,
	sumout => \S|Add2~65_sumout\,
	cout => \S|Add2~66\);

-- Location: LABCELL_X14_Y5_N21
\S|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector14~0_combout\ = ( \S|pixel\(17) & ( \S|Add2~65_sumout\ & ( (!\S|state~6_combout\) # (\S|PX_X[8]~0_combout\) ) ) ) # ( !\S|pixel\(17) & ( \S|Add2~65_sumout\ & ( \S|PX_X[8]~0_combout\ ) ) ) # ( \S|pixel\(17) & ( !\S|Add2~65_sumout\ & ( 
-- !\S|state~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000001111000011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datac => \S|ALT_INV_PX_X[8]~0_combout\,
	datae => \S|ALT_INV_pixel\(17),
	dataf => \S|ALT_INV_Add2~65_sumout\,
	combout => \S|Selector14~0_combout\);

-- Location: FF_X14_Y5_N23
\S|pixel[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector14~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(17));

-- Location: MLABCELL_X13_Y5_N54
\S|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~93_sumout\ = SUM(( \S|pixel\(18) ) + ( GND ) + ( \S|Add2~66\ ))
-- \S|Add2~94\ = CARRY(( \S|pixel\(18) ) + ( GND ) + ( \S|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(18),
	cin => \S|Add2~66\,
	sumout => \S|Add2~93_sumout\,
	cout => \S|Add2~94\);

-- Location: LABCELL_X14_Y5_N3
\S|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector13~0_combout\ = ( \S|Add2~93_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(18))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~93_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datad => \S|ALT_INV_pixel\(18),
	dataf => \S|ALT_INV_Add2~93_sumout\,
	combout => \S|Selector13~0_combout\);

-- Location: FF_X14_Y5_N5
\S|pixel[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector13~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(18));

-- Location: MLABCELL_X13_Y5_N57
\S|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~81_sumout\ = SUM(( \S|pixel\(19) ) + ( GND ) + ( \S|Add2~94\ ))
-- \S|Add2~82\ = CARRY(( \S|pixel\(19) ) + ( GND ) + ( \S|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(19),
	cin => \S|Add2~94\,
	sumout => \S|Add2~81_sumout\,
	cout => \S|Add2~82\);

-- Location: LABCELL_X12_Y5_N9
\S|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector12~0_combout\ = ( \S|pixel\(19) & ( \S|PX_X[8]~0_combout\ & ( (!\S|state~6_combout\) # (\S|Add2~81_sumout\) ) ) ) # ( !\S|pixel\(19) & ( \S|PX_X[8]~0_combout\ & ( \S|Add2~81_sumout\ ) ) ) # ( \S|pixel\(19) & ( !\S|PX_X[8]~0_combout\ & ( 
-- !\S|state~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000110011001100111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_Add2~81_sumout\,
	datae => \S|ALT_INV_pixel\(19),
	dataf => \S|ALT_INV_PX_X[8]~0_combout\,
	combout => \S|Selector12~0_combout\);

-- Location: FF_X12_Y5_N11
\S|pixel[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector12~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(19));

-- Location: MLABCELL_X13_Y4_N0
\S|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~73_sumout\ = SUM(( \S|pixel\(20) ) + ( GND ) + ( \S|Add2~82\ ))
-- \S|Add2~74\ = CARRY(( \S|pixel\(20) ) + ( GND ) + ( \S|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_pixel\(20),
	cin => \S|Add2~82\,
	sumout => \S|Add2~73_sumout\,
	cout => \S|Add2~74\);

-- Location: LABCELL_X12_Y4_N54
\S|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector11~0_combout\ = ( \S|pixel\(20) & ( \S|PX_X[8]~0_combout\ & ( (!\S|state~6_combout\) # (\S|Add2~73_sumout\) ) ) ) # ( !\S|pixel\(20) & ( \S|PX_X[8]~0_combout\ & ( \S|Add2~73_sumout\ ) ) ) # ( \S|pixel\(20) & ( !\S|PX_X[8]~0_combout\ & ( 
-- !\S|state~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110001010101010101011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_Add2~73_sumout\,
	datab => \S|ALT_INV_state~6_combout\,
	datae => \S|ALT_INV_pixel\(20),
	dataf => \S|ALT_INV_PX_X[8]~0_combout\,
	combout => \S|Selector11~0_combout\);

-- Location: FF_X12_Y4_N56
\S|pixel[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector11~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(20));

-- Location: MLABCELL_X13_Y4_N3
\S|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~57_sumout\ = SUM(( \S|pixel\(21) ) + ( GND ) + ( \S|Add2~74\ ))
-- \S|Add2~58\ = CARRY(( \S|pixel\(21) ) + ( GND ) + ( \S|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(21),
	cin => \S|Add2~74\,
	sumout => \S|Add2~57_sumout\,
	cout => \S|Add2~58\);

-- Location: MLABCELL_X13_Y4_N48
\S|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector10~0_combout\ = (!\S|state~6_combout\ & (((\S|PX_X[8]~0_combout\ & \S|Add2~57_sumout\)) # (\S|pixel\(21)))) # (\S|state~6_combout\ & (\S|PX_X[8]~0_combout\ & (\S|Add2~57_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110101011000000111010101100000011101010110000001110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datac => \S|ALT_INV_Add2~57_sumout\,
	datad => \S|ALT_INV_pixel\(21),
	combout => \S|Selector10~0_combout\);

-- Location: FF_X13_Y4_N50
\S|pixel[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector10~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(21));

-- Location: MLABCELL_X13_Y4_N6
\S|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~85_sumout\ = SUM(( \S|pixel\(22) ) + ( GND ) + ( \S|Add2~58\ ))
-- \S|Add2~86\ = CARRY(( \S|pixel\(22) ) + ( GND ) + ( \S|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_pixel\(22),
	cin => \S|Add2~58\,
	sumout => \S|Add2~85_sumout\,
	cout => \S|Add2~86\);

-- Location: LABCELL_X12_Y4_N3
\S|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector9~0_combout\ = ( \S|pixel\(22) & ( (!\S|state~6_combout\) # ((\S|PX_X[8]~0_combout\ & \S|Add2~85_sumout\)) ) ) # ( !\S|pixel\(22) & ( (\S|PX_X[8]~0_combout\ & \S|Add2~85_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111100001111001100000000001100111111000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datac => \S|ALT_INV_state~6_combout\,
	datad => \S|ALT_INV_Add2~85_sumout\,
	datae => \S|ALT_INV_pixel\(22),
	combout => \S|Selector9~0_combout\);

-- Location: FF_X12_Y4_N5
\S|pixel[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector9~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(22));

-- Location: MLABCELL_X13_Y4_N9
\S|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~77_sumout\ = SUM(( \S|pixel\(23) ) + ( GND ) + ( \S|Add2~86\ ))
-- \S|Add2~78\ = CARRY(( \S|pixel\(23) ) + ( GND ) + ( \S|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(23),
	cin => \S|Add2~86\,
	sumout => \S|Add2~77_sumout\,
	cout => \S|Add2~78\);

-- Location: LABCELL_X12_Y4_N27
\S|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector8~0_combout\ = ( \S|Add2~77_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(23))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~77_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000001010101111101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_PX_X[8]~0_combout\,
	datac => \S|ALT_INV_state~6_combout\,
	datad => \S|ALT_INV_pixel\(23),
	dataf => \S|ALT_INV_Add2~77_sumout\,
	combout => \S|Selector8~0_combout\);

-- Location: FF_X12_Y4_N29
\S|pixel[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector8~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(23));

-- Location: MLABCELL_X13_Y4_N12
\S|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~69_sumout\ = SUM(( \S|pixel\(24) ) + ( GND ) + ( \S|Add2~78\ ))
-- \S|Add2~70\ = CARRY(( \S|pixel\(24) ) + ( GND ) + ( \S|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(24),
	cin => \S|Add2~78\,
	sumout => \S|Add2~69_sumout\,
	cout => \S|Add2~70\);

-- Location: MLABCELL_X13_Y4_N54
\S|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector7~0_combout\ = ( \S|Add2~69_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(24))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~69_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datad => \S|ALT_INV_pixel\(24),
	dataf => \S|ALT_INV_Add2~69_sumout\,
	combout => \S|Selector7~0_combout\);

-- Location: FF_X13_Y4_N56
\S|pixel[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector7~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(24));

-- Location: LABCELL_X12_Y4_N48
\S|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LessThan0~3_combout\ = ( !\S|pixel\(20) & ( !\S|pixel\(17) & ( (!\S|pixel\(23) & (!\S|pixel\(19) & (!\S|pixel\(22) & !\S|pixel\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(23),
	datab => \S|ALT_INV_pixel\(19),
	datac => \S|ALT_INV_pixel\(22),
	datad => \S|ALT_INV_pixel\(24),
	datae => \S|ALT_INV_pixel\(20),
	dataf => \S|ALT_INV_pixel\(17),
	combout => \S|LessThan0~3_combout\);

-- Location: MLABCELL_X13_Y4_N15
\S|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~13_sumout\ = SUM(( \S|pixel\(25) ) + ( GND ) + ( \S|Add2~70\ ))
-- \S|Add2~14\ = CARRY(( \S|pixel\(25) ) + ( GND ) + ( \S|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(25),
	cin => \S|Add2~70\,
	sumout => \S|Add2~13_sumout\,
	cout => \S|Add2~14\);

-- Location: MLABCELL_X13_Y4_N51
\S|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector6~0_combout\ = ( \S|Add2~13_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(25))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~13_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datad => \S|ALT_INV_pixel\(25),
	dataf => \S|ALT_INV_Add2~13_sumout\,
	combout => \S|Selector6~0_combout\);

-- Location: FF_X13_Y4_N53
\S|pixel[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector6~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(25));

-- Location: MLABCELL_X13_Y4_N18
\S|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~5_sumout\ = SUM(( \S|pixel\(26) ) + ( GND ) + ( \S|Add2~14\ ))
-- \S|Add2~6\ = CARRY(( \S|pixel\(26) ) + ( GND ) + ( \S|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_pixel\(26),
	cin => \S|Add2~14\,
	sumout => \S|Add2~5_sumout\,
	cout => \S|Add2~6\);

-- Location: MLABCELL_X13_Y4_N57
\S|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector5~0_combout\ = ( \S|Add2~5_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(26))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~5_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datad => \S|ALT_INV_pixel\(26),
	dataf => \S|ALT_INV_Add2~5_sumout\,
	combout => \S|Selector5~0_combout\);

-- Location: FF_X13_Y4_N59
\S|pixel[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector5~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(26));

-- Location: MLABCELL_X13_Y4_N21
\S|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~33_sumout\ = SUM(( \S|pixel\(27) ) + ( GND ) + ( \S|Add2~6\ ))
-- \S|Add2~34\ = CARRY(( \S|pixel\(27) ) + ( GND ) + ( \S|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(27),
	cin => \S|Add2~6\,
	sumout => \S|Add2~33_sumout\,
	cout => \S|Add2~34\);

-- Location: LABCELL_X12_Y4_N12
\S|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector4~0_combout\ = ( \S|pixel\(27) & ( \S|PX_X[8]~0_combout\ & ( (!\S|state~6_combout\) # (\S|Add2~33_sumout\) ) ) ) # ( !\S|pixel\(27) & ( \S|PX_X[8]~0_combout\ & ( \S|Add2~33_sumout\ ) ) ) # ( \S|pixel\(27) & ( !\S|PX_X[8]~0_combout\ & ( 
-- !\S|state~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110001010101010101011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_Add2~33_sumout\,
	datab => \S|ALT_INV_state~6_combout\,
	datae => \S|ALT_INV_pixel\(27),
	dataf => \S|ALT_INV_PX_X[8]~0_combout\,
	combout => \S|Selector4~0_combout\);

-- Location: FF_X12_Y4_N14
\S|pixel[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector4~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(27));

-- Location: MLABCELL_X13_Y4_N24
\S|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~25_sumout\ = SUM(( \S|pixel\(28) ) + ( GND ) + ( \S|Add2~34\ ))
-- \S|Add2~26\ = CARRY(( \S|pixel\(28) ) + ( GND ) + ( \S|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(28),
	cin => \S|Add2~34\,
	sumout => \S|Add2~25_sumout\,
	cout => \S|Add2~26\);

-- Location: LABCELL_X12_Y4_N24
\S|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector3~0_combout\ = ( \S|Add2~25_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(28))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~25_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110001010101110111010101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_PX_X[8]~0_combout\,
	datab => \S|ALT_INV_state~6_combout\,
	datad => \S|ALT_INV_pixel\(28),
	dataf => \S|ALT_INV_Add2~25_sumout\,
	combout => \S|Selector3~0_combout\);

-- Location: FF_X12_Y4_N26
\S|pixel[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector3~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(28));

-- Location: MLABCELL_X13_Y4_N27
\S|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~17_sumout\ = SUM(( \S|pixel\(29) ) + ( GND ) + ( \S|Add2~26\ ))
-- \S|Add2~18\ = CARRY(( \S|pixel\(29) ) + ( GND ) + ( \S|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(29),
	cin => \S|Add2~26\,
	sumout => \S|Add2~17_sumout\,
	cout => \S|Add2~18\);

-- Location: MLABCELL_X13_Y4_N45
\S|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector2~0_combout\ = ( \S|state~6_combout\ & ( (\S|Add2~17_sumout\ & \S|PX_X[8]~0_combout\) ) ) # ( !\S|state~6_combout\ & ( ((\S|Add2~17_sumout\ & \S|PX_X[8]~0_combout\)) # (\S|pixel\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_Add2~17_sumout\,
	datac => \S|ALT_INV_PX_X[8]~0_combout\,
	datad => \S|ALT_INV_pixel\(29),
	dataf => \S|ALT_INV_state~6_combout\,
	combout => \S|Selector2~0_combout\);

-- Location: FF_X13_Y4_N47
\S|pixel[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector2~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(29));

-- Location: LABCELL_X12_Y4_N42
\S|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LessThan0~1_combout\ = ( !\S|pixel\(15) & ( !\S|pixel\(14) & ( (!\S|pixel\(28) & (!\S|pixel\(13) & (!\S|pixel\(29) & !\S|pixel\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(28),
	datab => \S|ALT_INV_pixel\(13),
	datac => \S|ALT_INV_pixel\(29),
	datad => \S|ALT_INV_pixel\(27),
	datae => \S|ALT_INV_pixel\(15),
	dataf => \S|ALT_INV_pixel\(14),
	combout => \S|LessThan0~1_combout\);

-- Location: MLABCELL_X13_Y4_N30
\S|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~61_sumout\ = SUM(( \S|pixel\(30) ) + ( GND ) + ( \S|Add2~18\ ))
-- \S|Add2~62\ = CARRY(( \S|pixel\(30) ) + ( GND ) + ( \S|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_pixel\(30),
	cin => \S|Add2~18\,
	sumout => \S|Add2~61_sumout\,
	cout => \S|Add2~62\);

-- Location: MLABCELL_X13_Y4_N39
\S|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector1~0_combout\ = ( \S|Add2~61_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(30))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~61_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state~6_combout\,
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datad => \S|ALT_INV_pixel\(30),
	dataf => \S|ALT_INV_Add2~61_sumout\,
	combout => \S|Selector1~0_combout\);

-- Location: FF_X13_Y4_N41
\S|pixel[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector1~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(30));

-- Location: LABCELL_X12_Y5_N12
\S|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LessThan0~2_combout\ = ( !\S|pixel\(10) & ( !\S|pixel\(11) & ( (!\S|pixel\(9) & (!\S|pixel\(30) & (!\S|pixel\(8) & !\S|pixel\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(9),
	datab => \S|ALT_INV_pixel\(30),
	datac => \S|ALT_INV_pixel\(8),
	datad => \S|ALT_INV_pixel\(21),
	datae => \S|ALT_INV_pixel\(10),
	dataf => \S|ALT_INV_pixel\(11),
	combout => \S|LessThan0~2_combout\);

-- Location: MLABCELL_X13_Y4_N42
\S|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LessThan0~0_combout\ = ( !\S|pixel\(25) & ( (!\S|pixel\(16) & !\S|pixel\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_pixel\(16),
	datad => \S|ALT_INV_pixel\(26),
	dataf => \S|ALT_INV_pixel\(25),
	combout => \S|LessThan0~0_combout\);

-- Location: MLABCELL_X13_Y4_N33
\S|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add2~1_sumout\ = SUM(( \S|pixel\(31) ) + ( GND ) + ( \S|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(31),
	cin => \S|Add2~62\,
	sumout => \S|Add2~1_sumout\);

-- Location: MLABCELL_X13_Y4_N36
\S|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector0~0_combout\ = ( \S|Add2~1_sumout\ & ( ((!\S|state~6_combout\ & \S|pixel\(31))) # (\S|PX_X[8]~0_combout\) ) ) # ( !\S|Add2~1_sumout\ & ( (!\S|state~6_combout\ & \S|pixel\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110011111100110011001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_PX_X[8]~0_combout\,
	datac => \S|ALT_INV_state~6_combout\,
	datad => \S|ALT_INV_pixel\(31),
	dataf => \S|ALT_INV_Add2~1_sumout\,
	combout => \S|Selector0~0_combout\);

-- Location: FF_X13_Y4_N38
\S|pixel[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector0~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|pixel\(31));

-- Location: LABCELL_X14_Y5_N36
\S|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LessThan0~4_combout\ = ( !\S|pixel\(12) & ( !\S|pixel\(4) & ( (!\S|pixel\(18) & (!\S|pixel\(7) & (!\S|pixel\(5) & !\S|pixel\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(18),
	datab => \S|ALT_INV_pixel\(7),
	datac => \S|ALT_INV_pixel\(5),
	datad => \S|ALT_INV_pixel\(6),
	datae => \S|ALT_INV_pixel\(12),
	dataf => \S|ALT_INV_pixel\(4),
	combout => \S|LessThan0~4_combout\);

-- Location: LABCELL_X12_Y4_N30
\S|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LessThan0~5_combout\ = ( !\S|pixel\(31) & ( \S|LessThan0~4_combout\ & ( (!\S|LessThan0~3_combout\) # ((!\S|LessThan0~1_combout\) # ((!\S|LessThan0~2_combout\) # (!\S|LessThan0~0_combout\))) ) ) ) # ( !\S|pixel\(31) & ( !\S|LessThan0~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_LessThan0~3_combout\,
	datab => \S|ALT_INV_LessThan0~1_combout\,
	datac => \S|ALT_INV_LessThan0~2_combout\,
	datad => \S|ALT_INV_LessThan0~0_combout\,
	datae => \S|ALT_INV_pixel\(31),
	dataf => \S|ALT_INV_LessThan0~4_combout\,
	combout => \S|LessThan0~5_combout\);

-- Location: LABCELL_X10_Y3_N45
\S|PX_X[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|PX_X[8]~0_combout\ = ( !\S|LessThan0~5_combout\ & ( \S|state.s_pxUpdate~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state.s_pxUpdate~q\,
	datae => \S|ALT_INV_LessThan0~5_combout\,
	combout => \S|PX_X[8]~0_combout\);

-- Location: LABCELL_X12_Y4_N21
\S|Selector34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector34~0_combout\ = ( \S|LCD|PX_RDY~q\ & ( !\S|state~6_combout\ ) ) # ( !\S|LCD|PX_RDY~q\ & ( (!\S|state~6_combout\) # (\S|PX_X[8]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_PX_X[8]~0_combout\,
	datac => \S|ALT_INV_state~6_combout\,
	dataf => \S|LCD|ALT_INV_PX_RDY~q\,
	combout => \S|Selector34~0_combout\);

-- Location: FF_X12_Y4_N23
\S|state.s_pxUpdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector34~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|state.s_pxUpdate~q\);

-- Location: LABCELL_X10_Y3_N54
\S|Selector35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector35~0_combout\ = ( \S|fifo_rdreq~q\ & ( \S|state.s_pxWrite~q\ ) ) # ( !\S|fifo_rdreq~q\ & ( \S|state.s_pxWrite~q\ & ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0) & (\S|LCD|LCD_INIT_OK~q\ & 
-- !\S|state.s_waitData~q\)) ) ) ) # ( \S|fifo_rdreq~q\ & ( !\S|state.s_pxWrite~q\ & ( (!\S|state.s_waitData~q\) # (\S|state.s_pxUpdate~q\) ) ) ) # ( !\S|fifo_rdreq~q\ & ( !\S|state.s_pxWrite~q\ & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0) & (\S|LCD|LCD_INIT_OK~q\ & !\S|state.s_waitData~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000111111110101010100001100000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state.s_pxUpdate~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire\(0),
	datac => \S|LCD|ALT_INV_LCD_INIT_OK~q\,
	datad => \S|ALT_INV_state.s_waitData~q\,
	datae => \S|ALT_INV_fifo_rdreq~q\,
	dataf => \S|ALT_INV_state.s_pxWrite~q\,
	combout => \S|Selector35~0_combout\);

-- Location: FF_X10_Y3_N55
\S|fifo_rdreq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector35~0_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|fifo_rdreq~q\);

-- Location: LABCELL_X10_Y4_N12
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ $ 
-- (((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\) # ((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\)))) ) ) 
-- # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010000111011110001000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~DUPLICATE_q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\);

-- Location: FF_X10_Y4_N14
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\);

-- Location: FF_X10_Y4_N19
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\);

-- Location: LABCELL_X10_Y4_N3
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & ( 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~DUPLICATE_q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LABCELL_X10_Y4_N54
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a5~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\);

-- Location: FF_X10_Y4_N55
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\);

-- Location: LABCELL_X10_Y4_N30
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\))) ) ) ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001101001011010011001011001101001100101101001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~DUPLICATE_q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a5~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: FF_X10_Y4_N32
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0));

-- Location: MLABCELL_X9_Y4_N9
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ ) ) ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ $ ((((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\)) # 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011111000011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a6~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a5~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a8~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a7~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\);

-- Location: FF_X9_Y4_N22
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\);

-- Location: MLABCELL_X9_Y4_N42
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a7~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a8~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a5~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a6~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: MLABCELL_X9_Y4_N12
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ ) ) ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~3_combout\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a10~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a9~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\);

-- Location: FF_X9_Y4_N14
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\);

-- Location: FF_X9_Y4_N55
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~DUPLICATE_q\);

-- Location: MLABCELL_X9_Y4_N27
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~DUPLICATE_q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~DUPLICATE_q\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\))) ) ) ) # ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~DUPLICATE_q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\))) ) ) ) # ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~DUPLICATE_q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110100101100110100110010110011010010110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a7~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a9~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a10~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a6~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a11~DUPLICATE_q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a8~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: FF_X9_Y4_N28
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1));

-- Location: MLABCELL_X9_Y4_N57
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ $ 
-- (((\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\))) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110100000010111111010000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a9~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a10~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a12~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~3_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout\);

-- Location: FF_X9_Y4_N58
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\);

-- Location: FF_X10_Y4_N34
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2));

-- Location: LABCELL_X10_Y4_N27
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0) $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1)) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(2) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(0) $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_sub_parity7a\(0),
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_sub_parity7a\(1),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_sub_parity7a\(2),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: FF_X10_Y4_N28
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\);

-- Location: LABCELL_X10_Y4_N18
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & ( 
-- ((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\) # ((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\))) # 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\))) ) ) ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000001000001111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\);

-- Location: FF_X10_Y4_N20
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\);

-- Location: LABCELL_X10_Y4_N51
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: FF_X10_Y4_N13
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\);

-- Location: MLABCELL_X9_Y6_N48
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ ) 
-- ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\) # (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ 
-- & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & ( (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q\ & 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111110101111101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~DUPLICATE_q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~2_combout\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~DUPLICATE_q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\);

-- Location: FF_X9_Y6_N49
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\);

-- Location: MLABCELL_X9_Y4_N18
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\) ) ) ) # ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001010000010101111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a6~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a5~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\);

-- Location: FF_X9_Y4_N19
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\);

-- Location: MLABCELL_X9_Y4_N33
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ ) ) # ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\) # 
-- ((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\)) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & ( (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000111110101111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a6~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a7~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a5~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\);

-- Location: FF_X10_Y4_N17
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\);

-- Location: LABCELL_X10_Y4_N9
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\ & !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a6~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a5~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LABCELL_X10_Y4_N6
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ $ 
-- (((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\))) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001100111100110000110011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a7~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a8~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a9~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~4_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\);

-- Location: FF_X10_Y4_N7
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\);

-- Location: MLABCELL_X9_Y4_N54
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ $ 
-- (((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~q\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\))) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100100010110111010010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a9~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a10~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a11~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~3_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout\);

-- Location: FF_X9_Y4_N56
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\);

-- Location: FF_X9_Y4_N49
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(11));

-- Location: FF_X10_Y4_N43
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(12));

-- Location: IOIBUF_X54_Y18_N44
\CLK_SLOW~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK_SLOW,
	o => \CLK_SLOW~input_o\);

-- Location: CLKCTRL_G8
\CLK_SLOW~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLK_SLOW~input_o\,
	outclk => \CLK_SLOW~inputCLKENA0_outclk\);

-- Location: IOIBUF_X10_Y0_N58
\ADDRESS[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADDRESS(2),
	o => \ADDRESS[2]~input_o\);

-- Location: IOIBUF_X43_Y0_N52
\ADDRESS[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADDRESS(5),
	o => \ADDRESS[5]~input_o\);

-- Location: IOIBUF_X43_Y0_N35
\ADDRESS[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADDRESS(3),
	o => \ADDRESS[3]~input_o\);

-- Location: IOIBUF_X44_Y0_N35
\ADDRESS[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADDRESS(1),
	o => \ADDRESS[1]~input_o\);

-- Location: IOIBUF_X11_Y0_N18
\ADDRESS[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADDRESS(4),
	o => \ADDRESS[4]~input_o\);

-- Location: IOIBUF_X46_Y0_N18
\ADDRESS[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADDRESS(0),
	o => \ADDRESS[0]~input_o\);

-- Location: LABCELL_X29_Y4_N51
\LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~1_combout\ = ( !\ADDRESS[4]~input_o\ & ( !\ADDRESS[0]~input_o\ & ( (!\ADDRESS[2]~input_o\ & (!\ADDRESS[5]~input_o\ & (!\ADDRESS[3]~input_o\ & !\ADDRESS[1]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADDRESS[2]~input_o\,
	datab => \ALT_INV_ADDRESS[5]~input_o\,
	datac => \ALT_INV_ADDRESS[3]~input_o\,
	datad => \ALT_INV_ADDRESS[1]~input_o\,
	datae => \ALT_INV_ADDRESS[4]~input_o\,
	dataf => \ALT_INV_ADDRESS[0]~input_o\,
	combout => \LessThan1~1_combout\);

-- Location: IOIBUF_X44_Y0_N18
\ADDRESS[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADDRESS(9),
	o => \ADDRESS[9]~input_o\);

-- Location: IOIBUF_X46_Y0_N1
\ADDRESS[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADDRESS(6),
	o => \ADDRESS[6]~input_o\);

-- Location: IOIBUF_X11_Y0_N52
\ADDRESS[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADDRESS(7),
	o => \ADDRESS[7]~input_o\);

-- Location: MLABCELL_X28_Y4_N3
\LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = (\ADDRESS[6]~input_o\ & \ADDRESS[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADDRESS[6]~input_o\,
	datab => \ALT_INV_ADDRESS[7]~input_o\,
	combout => \LessThan1~0_combout\);

-- Location: IOIBUF_X11_Y0_N35
\ADDRESS[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADDRESS(8),
	o => \ADDRESS[8]~input_o\);

-- Location: IOIBUF_X43_Y0_N1
\ADDRESS[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADDRESS(11),
	o => \ADDRESS[11]~input_o\);

-- Location: IOIBUF_X10_Y0_N75
\ADDRESS[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADDRESS(10),
	o => \ADDRESS[10]~input_o\);

-- Location: MLABCELL_X28_Y4_N36
\LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~2_combout\ = ( !\ADDRESS[11]~input_o\ & ( !\ADDRESS[10]~input_o\ & ( (!\ADDRESS[9]~input_o\) # ((!\ADDRESS[8]~input_o\ & ((!\LessThan1~0_combout\) # (\LessThan1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~1_combout\,
	datab => \ALT_INV_ADDRESS[9]~input_o\,
	datac => \ALT_INV_LessThan1~0_combout\,
	datad => \ALT_INV_ADDRESS[8]~input_o\,
	datae => \ALT_INV_ADDRESS[11]~input_o\,
	dataf => \ALT_INV_ADDRESS[10]~input_o\,
	combout => \LessThan1~2_combout\);

-- Location: LABCELL_X7_Y4_N42
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ & ( 
-- (((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\)) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\)) # 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ & 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\))) ) ) ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000100000001111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a7~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a9~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a8~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a10~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a11~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~2_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout\);

-- Location: FF_X7_Y4_N44
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q\);

-- Location: IOIBUF_X36_Y0_N1
\ADDRESS[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADDRESS(14),
	o => \ADDRESS[14]~input_o\);

-- Location: IOIBUF_X44_Y0_N52
\ADDRESS[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADDRESS(13),
	o => \ADDRESS[13]~input_o\);

-- Location: IOIBUF_X44_Y0_N1
\ADDRESS[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADDRESS(12),
	o => \ADDRESS[12]~input_o\);

-- Location: MLABCELL_X28_Y4_N0
\LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = ( \ADDRESS[8]~input_o\ & ( (!\ADDRESS[10]~input_o\ & !\ADDRESS[9]~input_o\) ) ) # ( !\ADDRESS[8]~input_o\ & ( (!\ADDRESS[10]~input_o\ & ((!\ADDRESS[6]~input_o\) # ((!\ADDRESS[7]~input_o\) # (!\ADDRESS[9]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100000111100001110000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADDRESS[6]~input_o\,
	datab => \ALT_INV_ADDRESS[7]~input_o\,
	datac => \ALT_INV_ADDRESS[10]~input_o\,
	datad => \ALT_INV_ADDRESS[9]~input_o\,
	dataf => \ALT_INV_ADDRESS[8]~input_o\,
	combout => \LessThan0~0_combout\);

-- Location: IOIBUF_X36_Y0_N18
\LOAD~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LOAD,
	o => \LOAD~input_o\);

-- Location: MLABCELL_X28_Y4_N15
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = ( \LOAD~input_o\ & ( (\ADDRESS[14]~input_o\ & (!\ADDRESS[13]~input_o\ & (\ADDRESS[12]~input_o\ & !\LessThan0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADDRESS[14]~input_o\,
	datab => \ALT_INV_ADDRESS[13]~input_o\,
	datac => \ALT_INV_ADDRESS[12]~input_o\,
	datad => \ALT_INV_LessThan0~0_combout\,
	dataf => \ALT_INV_LOAD~input_o\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: FF_X9_Y4_N43
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: FF_X6_Y4_N8
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(9));

-- Location: FF_X6_Y4_N2
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(9));

-- Location: FF_X6_Y4_N59
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8));

-- Location: FF_X6_Y4_N20
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9));

-- Location: LABCELL_X7_Y5_N42
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a8~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\);

-- Location: FF_X7_Y5_N43
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: FF_X7_Y4_N50
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(8));

-- Location: FF_X6_Y4_N41
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(8));

-- Location: LABCELL_X7_Y4_N24
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire\(0) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & ( 
-- (\LessThan1~2_combout\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~2_combout\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity9~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a0~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire\(0),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a1~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: LABCELL_X7_Y4_N12
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a2~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a3~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~0_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\);

-- Location: FF_X7_Y4_N14
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\);

-- Location: LABCELL_X7_Y4_N54
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ ) ) # ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ $ (((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\) # 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111100000000111111110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a3~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~0_combout\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a4~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a2~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\);

-- Location: FF_X7_Y4_N56
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\);

-- Location: LABCELL_X7_Y4_N39
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ ) ) # ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\ $ (((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\) # 
-- ((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011101111000100001110111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a4~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~0_combout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a3~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a5~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a2~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\);

-- Location: FF_X7_Y4_N41
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\);

-- Location: LABCELL_X7_Y4_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ ) ) # ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\) # 
-- (((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\)) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\)) ) ) ) # ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & ( (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000111111111011111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~0_combout\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a3~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a4~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a5~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a6~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a2~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\);

-- Location: FF_X7_Y4_N2
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\);

-- Location: FF_X6_Y4_N47
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6));

-- Location: MLABCELL_X9_Y4_N3
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a6~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\);

-- Location: FF_X9_Y4_N4
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: FF_X7_Y4_N31
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(6));

-- Location: FF_X6_Y4_N14
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(6));

-- Location: LABCELL_X6_Y4_N36
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(6) & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(9) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(8))))) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(9) & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(8))))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6) & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(6) & ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(9) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(8))))) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(9) & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001000000000000000000000000000000001000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(9),
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(8),
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(9),
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(8),
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(6),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(6),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: FF_X5_Y4_N23
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: FF_X5_Y4_N31
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(1));

-- Location: FF_X5_Y4_N17
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(1));

-- Location: LABCELL_X5_Y4_N24
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\ = ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(1) ) ) # ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(1),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(1),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\);

-- Location: FF_X9_Y4_N1
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: FF_X4_Y4_N16
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(2));

-- Location: FF_X7_Y4_N11
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(2));

-- Location: FF_X9_Y4_N46
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: FF_X7_Y4_N34
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(3));

-- Location: FF_X7_Y4_N46
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(3));

-- Location: LABCELL_X5_Y4_N15
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a0~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: LABCELL_X5_Y4_N36
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[0]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g[0]~0_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[0]~feeder_combout\);

-- Location: FF_X5_Y4_N37
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[0]~feeder_combout\,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: FF_X6_Y4_N32
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: LABCELL_X10_Y4_N45
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~DUPLICATE_q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X10_Y4_N46
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: FF_X5_Y4_N26
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(0));

-- Location: FF_X6_Y4_N26
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(0));

-- Location: FF_X5_Y4_N56
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: LABCELL_X6_Y4_N24
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(0) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & ( 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(2) & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(3) $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3))))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(0) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & ( 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(2) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(3) $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3))))) ) ) ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(0) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(2) & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(3) $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3))))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(0) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(2) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(3) $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000000010000000001001000000000100000000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(2),
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(3),
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(0),
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(3),
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(0),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(2),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: LABCELL_X7_Y5_N12
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\);

-- Location: FF_X7_Y5_N13
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout\,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: FF_X4_Y4_N25
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(4));

-- Location: FF_X6_Y4_N10
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(4));

-- Location: FF_X9_Y4_N25
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: FF_X5_Y4_N14
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(7));

-- Location: FF_X6_Y4_N17
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(7));

-- Location: FF_X6_Y4_N23
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: FF_X6_Y4_N44
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7));

-- Location: FF_X7_Y4_N23
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: FF_X10_Y4_N40
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: FF_X7_Y4_N4
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(5));

-- Location: FF_X7_Y4_N53
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(5));

-- Location: LABCELL_X6_Y4_N30
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(5) & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(4) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(7) $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7))))) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(4) & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(7) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7))))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(5) & ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(4) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(7) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7))))) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(4) & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(7) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001000000000000000000000000000000001000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(4),
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(7),
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(4),
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(7),
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(5),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(5),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: LABCELL_X6_Y4_N48
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire\(0) = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\ & ( 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~3_combout\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_data_wire[2]~0_combout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~0_combout\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~2_combout\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~1_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire\(0));

-- Location: LABCELL_X6_Y4_N51
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\ = ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire\(0) & ( (\LessThan1~2_combout\ & 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_LessThan1~2_combout\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire\(0),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\);

-- Location: FF_X6_Y4_N35
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(11));

-- Location: FF_X9_Y4_N13
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\);

-- Location: MLABCELL_X9_Y4_N51
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a10~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a10~DUPLICATE_q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\);

-- Location: FF_X9_Y4_N52
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[10]~feeder_combout\,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(10));

-- Location: FF_X7_Y4_N13
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(10));

-- Location: FF_X6_Y4_N37
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(10));

-- Location: FF_X10_Y4_N52
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(12));

-- Location: FF_X6_Y4_N28
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(12));

-- Location: FF_X6_Y4_N56
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(12));

-- Location: FF_X5_Y4_N29
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(11));

-- Location: FF_X5_Y4_N46
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(11));

-- Location: LABCELL_X6_Y4_N3
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(11) & 
-- ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(11) & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(10) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(12) $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(12))))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(11) & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(11) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(10) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(12) $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(12))))) ) ) ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(11) & ( 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(11) & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(10) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(12) $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(12))))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(11) & ( 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(11) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(10) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a\(12) $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000000000000010001000000001000100000000000001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(11),
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(10),
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(12),
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(12),
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(10),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|ALT_INV_dffe17a\(11),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: LABCELL_X6_Y4_N18
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~2_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ & ( (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- ((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout\) # ((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout\) # 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout\)))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout\ ) ) ) # ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout\ ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~2_combout\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~1_combout\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_data_wire[2]~0_combout\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~3_combout\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~2_combout\);

-- Location: LABCELL_X6_Y4_N6
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\) # (((!\LessThan1~2_combout\) # (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~2_combout\)) # 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\)) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & ( 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ & (\LessThan1~2_combout\ & 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~2_combout\))) ) ) ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000001001111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a0~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity9~q\,
	datac => \ALT_INV_LessThan1~2_combout\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~2_combout\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a2~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a1~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\);

-- Location: FF_X6_Y4_N7
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\);

-- Location: LABCELL_X7_Y4_N18
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ & 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a2~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a3~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a4~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a5~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a6~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~0_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: LABCELL_X7_Y4_N57
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ $ 
-- (((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\))) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010000101011110101000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a8~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a7~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a9~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~2_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\);

-- Location: FF_X7_Y4_N59
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\);

-- Location: LABCELL_X7_Y4_N48
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ & ( 
-- (((\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\)) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\)) # 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ & 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\))) ) ) ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111110000000000000000111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a7~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a9~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a8~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a10~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a12~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~2_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout\);

-- Location: FF_X7_Y4_N49
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q\);

-- Location: FF_X5_Y4_N38
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a12~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2));

-- Location: LABCELL_X6_Y4_N12
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q\))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q\))) ) ) ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q\))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\ $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a11~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110100101100110100110010110011010010110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a10~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a8~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a9~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a11~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a6~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a7~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: LABCELL_X5_Y4_N39
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~4_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]~feeder_combout\);

-- Location: FF_X5_Y4_N41
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]~feeder_combout\,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1));

-- Location: LABCELL_X5_Y4_N57
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\))) ) ) ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ $ (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001101001011010011001011001101001100101101001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a3~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a0~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a4~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a5~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a1~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a2~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: FF_X5_Y4_N58
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0));

-- Location: LABCELL_X5_Y4_N18
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2) $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1)) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(0) & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(2) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_sub_parity10a\(2),
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_sub_parity10a\(1),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_sub_parity10a\(0),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: FF_X5_Y4_N20
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\);

-- Location: MLABCELL_X4_Y4_N21
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ ) ) # ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a0~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity9~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: FF_X4_Y4_N23
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\);

-- Location: LABCELL_X7_Y4_N6
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & ( 
-- (((!\LessThan1~2_combout\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire\(0))) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\)) # 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\ & (\LessThan1~2_combout\ & 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire\(0)))) ) ) ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001000000000001111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a0~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity9~q\,
	datac => \ALT_INV_LessThan1~2_combout\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrfull_eq_comp|ALT_INV_aneb_result_wire\(0),
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a1~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\);

-- Location: FF_X7_Y4_N8
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\);

-- Location: LABCELL_X6_Y4_N42
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~2_combout\ & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q\ & (\LessThan1~2_combout\ & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q\ & 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a1~q\,
	datab => \ALT_INV_LessThan1~2_combout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a2~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity9~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a0~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~2_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout\);

-- Location: LABCELL_X7_Y4_N30
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ ) ) # ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ & ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout\) # 
-- (((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\)) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\)) ) ) ) # ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q\ & ( (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[3]~0_combout\ & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q\ & !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000111110111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_cntr_cout[3]~0_combout\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a3~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a6~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a5~q\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a7~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a4~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\);

-- Location: FF_X7_Y4_N32
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\);

-- Location: LABCELL_X7_Y4_N36
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\ $ 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a7~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a8~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~2_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\);

-- Location: FF_X7_Y4_N38
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\);

-- Location: LABCELL_X7_Y4_N15
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ $ 
-- ((((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q\)) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q\))) ) ) # ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100100000110111110010000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a8~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a9~q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a7~q\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter8a10~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~2_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\);

-- Location: FF_X7_Y4_N17
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\);

-- Location: FF_X7_Y4_N29
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a10~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10));

-- Location: FF_X5_Y4_N44
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(10));

-- Location: LABCELL_X5_Y4_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(10),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout\);

-- Location: FF_X5_Y4_N2
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(10));

-- Location: FF_X5_Y4_N5
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(10));

-- Location: LABCELL_X5_Y4_N33
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(11),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout\);

-- Location: FF_X5_Y4_N34
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(11));

-- Location: FF_X5_Y4_N53
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(11));

-- Location: FF_X5_Y4_N50
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(11));

-- Location: FF_X9_Y4_N7
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(12));

-- Location: FF_X9_Y4_N32
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(12));

-- Location: FF_X9_Y4_N35
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(12));

-- Location: LABCELL_X5_Y4_N48
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(11) & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(12) & ( (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(11) & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(12) & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(10) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(10))))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(11) & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(12) & ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(11) & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(12) & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(10) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(10))))) ) ) ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(11) & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(12) & ( (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(11) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(12) & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(10) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(10))))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(11) & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(12) & ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(11) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(12) & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(10) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000010000000000010000100000000000100001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(11),
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(12),
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(10),
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(10),
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(11),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(12),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\);

-- Location: MLABCELL_X4_Y6_N9
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(4),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\);

-- Location: FF_X4_Y6_N11
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: MLABCELL_X4_Y6_N27
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(4),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout\);

-- Location: FF_X4_Y6_N29
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(4));

-- Location: FF_X4_Y6_N16
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(4));

-- Location: FF_X4_Y4_N8
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: FF_X4_Y4_N38
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(7));

-- Location: FF_X4_Y4_N59
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(7));

-- Location: MLABCELL_X4_Y4_N42
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(5),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: FF_X4_Y4_N44
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: MLABCELL_X4_Y4_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(5),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout\);

-- Location: FF_X4_Y4_N2
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(5));

-- Location: FF_X4_Y4_N32
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(5));

-- Location: MLABCELL_X4_Y4_N30
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(5) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(5) & 
-- ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(7) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(7) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(4) $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(4))))) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(7) & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(7) & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(4) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(4))))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(5) & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(5) & ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(7) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(7) & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(4) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(4))))) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(7) & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(7) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(4) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001000000000000000000000000000000001000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(7),
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(4),
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(4),
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(7),
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(5),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(5),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\);

-- Location: MLABCELL_X4_Y4_N45
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(8),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\);

-- Location: FF_X4_Y4_N47
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: FF_X4_Y4_N5
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(8));

-- Location: FF_X4_Y4_N41
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(8));

-- Location: FF_X6_Y4_N5
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: FF_X5_Y4_N8
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(9));

-- Location: LABCELL_X5_Y4_N9
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout\ = \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe13a\(9),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout\);

-- Location: FF_X5_Y4_N10
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(9));

-- Location: FF_X9_Y4_N38
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: FF_X9_Y4_N16
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(6));

-- Location: FF_X4_Y4_N56
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(6));

-- Location: MLABCELL_X4_Y4_N54
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(6) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(9) & 
-- ( (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(6) & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(9) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(8))))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(6) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(9) & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(6) & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(9) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(8))))) ) ) ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(6) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(9) & ( 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(6) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(9) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(8))))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(6) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(9) & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(6) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(9) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(8) $ 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000010010000000000000000100100000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(8),
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(8),
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(6),
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(9),
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(6),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(9),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\);

-- Location: FF_X10_Y4_N49
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: FF_X10_Y4_N22
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(3));

-- Location: FF_X4_Y4_N52
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(3));

-- Location: FF_X2_Y4_N11
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LABCELL_X2_Y4_N48
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(0),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout\);

-- Location: FF_X2_Y4_N49
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(0));

-- Location: FF_X4_Y4_N50
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(0));

-- Location: LABCELL_X7_Y5_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(2),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\);

-- Location: FF_X7_Y5_N1
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LABCELL_X5_Y5_N12
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(2),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout\);

-- Location: FF_X5_Y5_N13
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(2));

-- Location: FF_X4_Y4_N35
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(2));

-- Location: MLABCELL_X4_Y4_N48
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(0) & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(2) & ( (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(2) & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(3) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(3))))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(0) & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(2) & ( (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(2) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(3) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(3))))) ) ) ) # ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(0) & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(2) & ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(2) & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(3) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(3))))) ) ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(0) & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(2) & ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(2) & (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(0) & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(3) $ (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000000000001000001001000001000000000000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(2),
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(3),
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(3),
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(0),
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(0),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(2),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\);

-- Location: MLABCELL_X4_Y4_N9
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ & ( (\S|fifo_rdreq~q\ & ((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\) # 
-- ((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout\)))) ) ) ) # ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ & ( \S|fifo_rdreq~q\ ) ) ) # ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ & ( \S|fifo_rdreq~q\ ) ) ) # ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ & ( \S|fifo_rdreq~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_fifo_rdreq~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~2_combout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~1_combout\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_data_wire[2]~0_combout\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~3_combout\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: FF_X10_Y4_N25
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\);

-- Location: LABCELL_X10_Y4_N24
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ ) ) # ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: FF_X10_Y4_N26
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\);

-- Location: LABCELL_X10_Y4_N57
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ ) ) # ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ (((!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\) # 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011110101000010101111010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~DUPLICATE_q\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\);

-- Location: FF_X10_Y4_N58
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\);

-- Location: FF_X10_Y4_N1
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	sload => VCC,
	ena => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: MLABCELL_X4_Y5_N24
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(1),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: FF_X4_Y5_N26
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: MLABCELL_X4_Y5_N9
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|delayed_wrptr_g\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(1),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout\);

-- Location: FF_X4_Y5_N11
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(1));

-- Location: FF_X4_Y5_N50
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(1));

-- Location: MLABCELL_X4_Y4_N27
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout\ = ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(1) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(1) ) ) # ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g\(1) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(1),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|ALT_INV_dffe14a\(1),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout\);

-- Location: MLABCELL_X4_Y4_N36
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0) = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout\ & ( (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout\ & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_data_wire[2]~0_combout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~3_combout\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~1_combout\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~2_combout\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire[0]~0_combout\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0));

-- Location: LABCELL_X10_Y3_N30
\S|Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector33~0_combout\ = ( \S|state.s_waitData~q\ & ( \S|LessThan0~5_combout\ & ( !\S|state.s_pxUpdate~q\ ) ) ) # ( !\S|state.s_waitData~q\ & ( \S|LessThan0~5_combout\ & ( (!\S|state.s_pxUpdate~q\ & 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0) & \S|LCD|LCD_INIT_OK~q\)) ) ) ) # ( \S|state.s_waitData~q\ & ( !\S|LessThan0~5_combout\ ) ) # ( !\S|state.s_waitData~q\ & ( !\S|LessThan0~5_combout\ & ( 
-- (!\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0) & \S|LCD|LCD_INIT_OK~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100111111111111111100001000000010001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state.s_pxUpdate~q\,
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire\(0),
	datac => \S|LCD|ALT_INV_LCD_INIT_OK~q\,
	datae => \S|ALT_INV_state.s_waitData~q\,
	dataf => \S|ALT_INV_LessThan0~5_combout\,
	combout => \S|Selector33~0_combout\);

-- Location: FF_X10_Y3_N32
\S|state.s_waitData\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector33~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|state.s_waitData~q\);

-- Location: LABCELL_X10_Y3_N51
\S|state~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|state~7_combout\ = ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire\(0) & ( (\S|LCD|LCD_INIT_OK~q\ & !\S|state.s_waitData~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_LCD_INIT_OK~q\,
	datac => \S|ALT_INV_state.s_waitData~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdempty_eq_comp|ALT_INV_aneb_result_wire\(0),
	combout => \S|state~7_combout\);

-- Location: FF_X10_Y3_N53
\S|state.s_load\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|state~7_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|state.s_load~q\);

-- Location: LABCELL_X10_Y3_N36
\S|Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Selector32~0_combout\ = ( \S|state.s_pxUpdate~q\ & ( (!\S|LessThan0~5_combout\ & (((\S|state.s_load~q\ & \S|PX_EN~q\)) # (\S|LCD|PX_RDY~q\))) # (\S|LessThan0~5_combout\ & (((\S|PX_EN~q\)))) ) ) # ( !\S|state.s_pxUpdate~q\ & ( (\S|state.s_load~q\ & 
-- \S|PX_EN~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001100011111110000110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_state.s_load~q\,
	datab => \S|ALT_INV_LessThan0~5_combout\,
	datac => \S|LCD|ALT_INV_PX_RDY~q\,
	datad => \S|ALT_INV_PX_EN~q\,
	dataf => \S|ALT_INV_state.s_pxUpdate~q\,
	combout => \S|Selector32~0_combout\);

-- Location: FF_X10_Y3_N38
\S|PX_EN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Selector32~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_EN~q\);

-- Location: LABCELL_X17_Y4_N45
\S|LCD|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector25~0_combout\ = ( \S|LCD|state.s5~q\ & ( ((!\S|LCD|delay_en~q\ & \S|LCD|state.s6~q\)) # (\S|PX_EN~q\) ) ) # ( !\S|LCD|state.s5~q\ & ( (!\S|LCD|delay_en~q\ & \S|LCD|state.s6~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_delay_en~q\,
	datac => \S|ALT_INV_PX_EN~q\,
	datad => \S|LCD|ALT_INV_state.s6~q\,
	dataf => \S|LCD|ALT_INV_state.s5~q\,
	combout => \S|LCD|Selector25~0_combout\);

-- Location: FF_X17_Y4_N47
\S|LCD|state.s6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector25~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s6~q\);

-- Location: LABCELL_X17_Y4_N21
\S|LCD|state~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|state~41_combout\ = (\S|LCD|delay_en~q\ & \S|LCD|state.s6~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_delay_en~q\,
	datac => \S|LCD|ALT_INV_state.s6~q\,
	combout => \S|LCD|state~41_combout\);

-- Location: FF_X17_Y4_N23
\S|LCD|state.s6d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|state~41_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s6d~q\);

-- Location: LABCELL_X17_Y4_N18
\S|LCD|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector26~0_combout\ = ((!\S|LCD|delay_en~q\ & \S|LCD|state.s7~q\)) # (\S|LCD|state.s6d~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111001111000011111100111100001111110011110000111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_delay_en~q\,
	datac => \S|LCD|ALT_INV_state.s6d~q\,
	datad => \S|LCD|ALT_INV_state.s7~q\,
	combout => \S|LCD|Selector26~0_combout\);

-- Location: FF_X17_Y4_N20
\S|LCD|state.s7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector26~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s7~q\);

-- Location: MLABCELL_X18_Y4_N24
\S|LCD|state~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|state~42_combout\ = ( \S|LCD|delay_en~q\ & ( \S|LCD|state.s7~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_state.s7~q\,
	dataf => \S|LCD|ALT_INV_delay_en~q\,
	combout => \S|LCD|state~42_combout\);

-- Location: FF_X18_Y4_N26
\S|LCD|state.s7d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|state~42_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s7d~q\);

-- Location: LABCELL_X17_Y4_N51
\S|LCD|Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector27~0_combout\ = ( \S|LCD|state.s7d~q\ ) # ( !\S|LCD|state.s7d~q\ & ( (!\S|LCD|delay_en~q\ & \S|LCD|state.s8~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_delay_en~q\,
	datad => \S|LCD|ALT_INV_state.s8~q\,
	dataf => \S|LCD|ALT_INV_state.s7d~q\,
	combout => \S|LCD|Selector27~0_combout\);

-- Location: FF_X17_Y4_N53
\S|LCD|state.s8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector27~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s8~q\);

-- Location: LABCELL_X17_Y4_N27
\S|LCD|state~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|state~36_combout\ = ( \S|LCD|state.s8~q\ & ( \S|LCD|delay_en~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_delay_en~q\,
	dataf => \S|LCD|ALT_INV_state.s8~q\,
	combout => \S|LCD|state~36_combout\);

-- Location: FF_X17_Y4_N29
\S|LCD|state.s8d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|state~36_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.s8d~q\);

-- Location: LABCELL_X17_Y4_N9
\S|LCD|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|WideOr2~0_combout\ = ( !\S|LCD|state.s7d~q\ & ( (!\S|LCD|state.c2~q\ & (!\S|LCD|state.s3n~q\ & !\S|LCD|state.s6d~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.c2~q\,
	datac => \S|LCD|ALT_INV_state.s3n~q\,
	datad => \S|LCD|ALT_INV_state.s6d~q\,
	dataf => \S|LCD|ALT_INV_state.s7d~q\,
	combout => \S|LCD|WideOr2~0_combout\);

-- Location: MLABCELL_X18_Y4_N18
\S|LCD|WideOr2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|WideOr2~1_combout\ = ( !\S|LCD|state.s13d~q\ & ( (!\S|LCD|state.s10d~q\ & (!\S|LCD|state.s12d~q\ & !\S|LCD|state.s11d~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s10d~q\,
	datab => \S|LCD|ALT_INV_state.s12d~q\,
	datac => \S|LCD|ALT_INV_state.s11d~q\,
	dataf => \S|LCD|ALT_INV_state.s13d~q\,
	combout => \S|LCD|WideOr2~1_combout\);

-- Location: LABCELL_X17_Y4_N0
\S|LCD|WideOr2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|WideOr2~2_combout\ = ( !\S|LCD|state.s14d~q\ & ( (!\S|LCD|state.s8d~q\ & (!\S|LCD|state.s9d~q\ & (\S|LCD|WideOr2~0_combout\ & \S|LCD|WideOr2~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s8d~q\,
	datab => \S|LCD|ALT_INV_state.s9d~q\,
	datac => \S|LCD|ALT_INV_WideOr2~0_combout\,
	datad => \S|LCD|ALT_INV_WideOr2~1_combout\,
	dataf => \S|LCD|ALT_INV_state.s14d~q\,
	combout => \S|LCD|WideOr2~2_combout\);

-- Location: FF_X20_Y2_N29
\S|LCD|state.c3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|LCD|state.c2~q\,
	sclr => \RST~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.c3~q\);

-- Location: LABCELL_X20_Y2_N30
\S|LCD|Selector17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector17~2_combout\ = ( \S|LCD|state.c3~q\ & ( (!\S|LCD|delay_en~q\ & !\S|LCD|Selector17~1_combout\) ) ) # ( !\S|LCD|state.c3~q\ & ( (!\S|LCD|Selector17~1_combout\ & ((!\S|LCD|delay_en~q\) # ((!\S|LCD|state.s3m~q\ & \S|LCD|WideOr2~2_combout\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011100000101000001110000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_delay_en~q\,
	datab => \S|LCD|ALT_INV_state.s3m~q\,
	datac => \S|LCD|ALT_INV_Selector17~1_combout\,
	datad => \S|LCD|ALT_INV_WideOr2~2_combout\,
	dataf => \S|LCD|ALT_INV_state.c3~q\,
	combout => \S|LCD|Selector17~2_combout\);

-- Location: LABCELL_X17_Y4_N36
\S|LCD|Selector41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector41~0_combout\ = ( !\S|LCD|state.s9~q\ & ( !\S|LCD|state.s8~q\ & ( (!\S|LCD|state.s7~q\ & (!\S|LCD|state.s6~q\ & (!\S|LCD|state.s10~q\ & !\S|LCD|state.s11~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s7~q\,
	datab => \S|LCD|ALT_INV_state.s6~q\,
	datac => \S|LCD|ALT_INV_state.s10~q\,
	datad => \S|LCD|ALT_INV_state.s11~q\,
	datae => \S|LCD|ALT_INV_state.s9~q\,
	dataf => \S|LCD|ALT_INV_state.s8~q\,
	combout => \S|LCD|Selector41~0_combout\);

-- Location: MLABCELL_X18_Y4_N15
\S|LCD|Selector50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector50~0_combout\ = ( !\S|LCD|state.s13~q\ & ( !\S|LCD|state.s12~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s12~q\,
	dataf => \S|LCD|ALT_INV_state.s13~q\,
	combout => \S|LCD|Selector50~0_combout\);

-- Location: LABCELL_X21_Y2_N15
\S|LCD|Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector17~0_combout\ = ( \S|LCD|Selector50~0_combout\ & ( !\S|LCD|state.s14~q\ & ( (\S|LCD|Selector41~0_combout\ & !\S|LCD|state~33_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_Selector41~0_combout\,
	datac => \S|LCD|ALT_INV_state~33_combout\,
	datae => \S|LCD|ALT_INV_Selector50~0_combout\,
	dataf => \S|LCD|ALT_INV_state.s14~q\,
	combout => \S|LCD|Selector17~0_combout\);

-- Location: LABCELL_X20_Y2_N24
\S|LCD|Selector17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector17~3_combout\ = ( \S|LCD|delay_en~q\ & ( \S|LCD|state.c1~q\ & ( (!\S|LCD|Selector17~2_combout\) # ((!\S|LCD|LessThan1~4_combout\ & \S|LCD|counterClear\(16))) ) ) ) # ( !\S|LCD|delay_en~q\ & ( \S|LCD|state.c1~q\ & ( 
-- ((!\S|LCD|Selector17~2_combout\) # ((!\S|LCD|counterClear\(16)) # (!\S|LCD|Selector17~0_combout\))) # (\S|LCD|LessThan1~4_combout\) ) ) ) # ( \S|LCD|delay_en~q\ & ( !\S|LCD|state.c1~q\ & ( !\S|LCD|Selector17~2_combout\ ) ) ) # ( !\S|LCD|delay_en~q\ & ( 
-- !\S|LCD|state.c1~q\ & ( (!\S|LCD|Selector17~2_combout\) # (!\S|LCD|Selector17~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100110011001100110011111111111111011100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_LessThan1~4_combout\,
	datab => \S|LCD|ALT_INV_Selector17~2_combout\,
	datac => \S|LCD|ALT_INV_counterClear\(16),
	datad => \S|LCD|ALT_INV_Selector17~0_combout\,
	datae => \S|LCD|ALT_INV_delay_en~q\,
	dataf => \S|LCD|ALT_INV_state.c1~q\,
	combout => \S|LCD|Selector17~3_combout\);

-- Location: FF_X20_Y2_N26
\S|LCD|delay_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector17~3_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|delay_en~q\);

-- Location: LABCELL_X14_Y2_N12
\S|LCD|Selector34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector34~0_combout\ = ( \S|LCD|cnt\(4) & ( (\S|LCD|state.s3~q\ & \S|LCD|cnt\(6)) ) ) # ( !\S|LCD|cnt\(4) & ( (\S|LCD|state.s3~q\ & (\S|LCD|cnt\(6) & ((\S|LCD|cnt\(5)) # (\S|LCD|cnt\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000000010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s3~q\,
	datab => \S|LCD|ALT_INV_cnt\(6),
	datac => \S|LCD|ALT_INV_cnt\(3),
	datad => \S|LCD|ALT_INV_cnt\(5),
	dataf => \S|LCD|ALT_INV_cnt\(4),
	combout => \S|LCD|Selector34~0_combout\);

-- Location: LABCELL_X20_Y2_N39
\S|LCD|Selector23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector23~1_combout\ = ( \S|LCD|state.c3~q\ ) # ( !\S|LCD|state.c3~q\ & ( ((!\S|LCD|delay_en~q\ & \S|LCD|Selector23~0_combout\)) # (\S|LCD|Selector34~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_delay_en~q\,
	datac => \S|LCD|ALT_INV_Selector23~0_combout\,
	datad => \S|LCD|ALT_INV_Selector34~0_combout\,
	dataf => \S|LCD|ALT_INV_state.c3~q\,
	combout => \S|LCD|Selector23~1_combout\);

-- Location: FF_X20_Y2_N41
\S|LCD|state.c1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector23~1_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|state.c1~q\);

-- Location: IOIBUF_X12_Y0_N35
\INPUT[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(10),
	o => \INPUT[10]~input_o\);

-- Location: LABCELL_X6_Y4_N54
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11) = ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(12) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(11) ) ) # ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(12) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|wrptr_g\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(12),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(11),
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_a\(11));

-- Location: LABCELL_X10_Y4_N15
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ = ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~DUPLICATE_q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

-- Location: MLABCELL_X9_Y4_N39
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11) = ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ ) ) # ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a11~q\ & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a12~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a11~q\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a12~q\,
	combout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ram_address_b\(11));

-- Location: IOIBUF_X10_Y0_N41
\INPUT[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(11),
	o => \INPUT[11]~input_o\);

-- Location: M10K_X3_Y7_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Screen:S|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \CLK_SLOW~inputCLKENA0_outclk\,
	clk1 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	portadatain => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a26_PORTADATAIN_bus\,
	portaaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a26_PORTAADDR_bus\,
	portbaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a26_PORTBDATAOUT_bus\);

-- Location: IOIBUF_X48_Y0_N41
\INPUT[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(8),
	o => \INPUT[8]~input_o\);

-- Location: IOIBUF_X11_Y0_N1
\INPUT[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(9),
	o => \INPUT[9]~input_o\);

-- Location: M10K_X3_Y6_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Screen:S|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \CLK_SLOW~inputCLKENA0_outclk\,
	clk1 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	portadatain => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTADATAIN_bus\,
	portaaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTAADDR_bus\,
	portbaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X4_Y6_N30
\S|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mux0~2_combout\ = ( \S|pixel\(0) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(27) & ( (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(25)) # (\S|pixel\(1)) ) ) ) # ( !\S|pixel\(0) & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(27) & ( (!\S|pixel\(1) & ((\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(24)))) # (\S|pixel\(1) & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(26))) ) ) ) # ( \S|pixel\(0) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(27) & ( (!\S|pixel\(1) & 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(25)) ) ) ) # ( !\S|pixel\(0) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(27) & ( (!\S|pixel\(1) & 
-- ((\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(24)))) # (\S|pixel\(1) & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(26))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000000110101001101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(26),
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(24),
	datac => \S|ALT_INV_pixel\(1),
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(25),
	datae => \S|ALT_INV_pixel\(0),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(27),
	combout => \S|Mux0~2_combout\);

-- Location: IOIBUF_X46_Y0_N52
\INPUT[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(2),
	o => \INPUT[2]~input_o\);

-- Location: IOIBUF_X18_Y0_N52
\INPUT[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(3),
	o => \INPUT[3]~input_o\);

-- Location: M10K_X11_Y1_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Screen:S|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \CLK_SLOW~inputCLKENA0_outclk\,
	clk1 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	portadatain => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTADATAIN_bus\,
	portaaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTAADDR_bus\,
	portbaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus\);

-- Location: IOIBUF_X19_Y0_N18
\INPUT[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(0),
	o => \INPUT[0]~input_o\);

-- Location: IOIBUF_X46_Y0_N35
\INPUT[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(1),
	o => \INPUT[1]~input_o\);

-- Location: M10K_X11_Y7_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Screen:S|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \CLK_SLOW~inputCLKENA0_outclk\,
	clk1 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	portadatain => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTADATAIN_bus\,
	portaaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTAADDR_bus\,
	portbaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a16_PORTBDATAOUT_bus\);

-- Location: LABCELL_X12_Y5_N30
\S|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mux0~0_combout\ = ( \S|pixel\(0) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(16) & ( (!\S|pixel\(1) & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(17))) # (\S|pixel\(1) & 
-- ((\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(19)))) ) ) ) # ( !\S|pixel\(0) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(16) & ( (!\S|pixel\(1)) # 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(18)) ) ) ) # ( \S|pixel\(0) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(16) & ( (!\S|pixel\(1) & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(17))) # (\S|pixel\(1) & ((\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(19)))) ) ) ) # ( !\S|pixel\(0) & ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(16) & ( (\S|pixel\(1) & \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100101111110111011101110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(1),
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(18),
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(17),
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(19),
	datae => \S|ALT_INV_pixel\(0),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(16),
	combout => \S|Mux0~0_combout\);

-- Location: IOIBUF_X25_Y0_N52
\INPUT[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(4),
	o => \INPUT[4]~input_o\);

-- Location: IOIBUF_X19_Y0_N35
\INPUT[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(5),
	o => \INPUT[5]~input_o\);

-- Location: M10K_X11_Y2_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Screen:S|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \CLK_SLOW~inputCLKENA0_outclk\,
	clk1 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	portadatain => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTADATAIN_bus\,
	portaaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTAADDR_bus\,
	portbaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a20_PORTBDATAOUT_bus\);

-- Location: IOIBUF_X19_Y0_N1
\INPUT[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(6),
	o => \INPUT[6]~input_o\);

-- Location: IOIBUF_X16_Y0_N58
\INPUT[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(7),
	o => \INPUT[7]~input_o\);

-- Location: M10K_X11_Y4_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Screen:S|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 22,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \CLK_SLOW~inputCLKENA0_outclk\,
	clk1 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	portadatain => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTADATAIN_bus\,
	portaaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTAADDR_bus\,
	portbaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a22_PORTBDATAOUT_bus\);

-- Location: LABCELL_X12_Y5_N0
\S|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mux0~1_combout\ = ( \S|pixel\(0) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(23) & ( (\S|pixel\(1)) # (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(21)) ) ) ) # ( !\S|pixel\(0) & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(23) & ( (!\S|pixel\(1) & ((\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(20)))) # (\S|pixel\(1) & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(22))) ) ) ) # ( \S|pixel\(0) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(23) & ( (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(21) & 
-- !\S|pixel\(1)) ) ) ) # ( !\S|pixel\(0) & ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(23) & ( (!\S|pixel\(1) & ((\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(20)))) # (\S|pixel\(1) & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(22))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(21),
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(22),
	datac => \S|ALT_INV_pixel\(1),
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(20),
	datae => \S|ALT_INV_pixel\(0),
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(23),
	combout => \S|Mux0~1_combout\);

-- Location: IOIBUF_X0_Y18_N78
\INPUT[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(12),
	o => \INPUT[12]~input_o\);

-- Location: IOIBUF_X0_Y18_N61
\INPUT[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(13),
	o => \INPUT[13]~input_o\);

-- Location: M10K_X3_Y8_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Screen:S|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \CLK_SLOW~inputCLKENA0_outclk\,
	clk1 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	portadatain => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a28_PORTADATAIN_bus\,
	portaaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a28_PORTAADDR_bus\,
	portbaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a28_PORTBDATAOUT_bus\);

-- Location: IOIBUF_X12_Y0_N52
\INPUT[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(14),
	o => \INPUT[14]~input_o\);

-- Location: IOIBUF_X12_Y0_N18
\INPUT[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT(15),
	o => \INPUT[15]~input_o\);

-- Location: M10K_X11_Y5_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Screen:S|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 30,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \CLK_SLOW~inputCLKENA0_outclk\,
	clk1 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	portadatain => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a30_PORTADATAIN_bus\,
	portaaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a30_PORTAADDR_bus\,
	portbaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a30_PORTBDATAOUT_bus\);

-- Location: LABCELL_X12_Y5_N42
\S|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mux0~3_combout\ = ( \S|pixel\(0) & ( \S|pixel\(1) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(31) ) ) ) # ( !\S|pixel\(0) & ( \S|pixel\(1) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(30) ) ) ) # ( 
-- \S|pixel\(0) & ( !\S|pixel\(1) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(29) ) ) ) # ( !\S|pixel\(0) & ( !\S|pixel\(1) & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(28) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(29),
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(28),
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(30),
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(31),
	datae => \S|ALT_INV_pixel\(0),
	dataf => \S|ALT_INV_pixel\(1),
	combout => \S|Mux0~3_combout\);

-- Location: LABCELL_X12_Y5_N54
\S|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mux0~4_combout\ = ( \S|Mux0~1_combout\ & ( \S|Mux0~3_combout\ & ( (!\S|pixel\(2) & ((!\S|pixel\(3) & ((!\S|Mux0~0_combout\))) # (\S|pixel\(3) & (!\S|Mux0~2_combout\)))) ) ) ) # ( !\S|Mux0~1_combout\ & ( \S|Mux0~3_combout\ & ( (!\S|pixel\(3) & 
-- (((!\S|Mux0~0_combout\) # (\S|pixel\(2))))) # (\S|pixel\(3) & (!\S|Mux0~2_combout\ & (!\S|pixel\(2)))) ) ) ) # ( \S|Mux0~1_combout\ & ( !\S|Mux0~3_combout\ & ( (!\S|pixel\(3) & (((!\S|pixel\(2) & !\S|Mux0~0_combout\)))) # (\S|pixel\(3) & 
-- ((!\S|Mux0~2_combout\) # ((\S|pixel\(2))))) ) ) ) # ( !\S|Mux0~1_combout\ & ( !\S|Mux0~3_combout\ & ( ((!\S|pixel\(3) & ((!\S|Mux0~0_combout\))) # (\S|pixel\(3) & (!\S|Mux0~2_combout\))) # (\S|pixel\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111101001111111001010100010111101010010010101110000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(3),
	datab => \S|ALT_INV_Mux0~2_combout\,
	datac => \S|ALT_INV_pixel\(2),
	datad => \S|ALT_INV_Mux0~0_combout\,
	datae => \S|ALT_INV_Mux0~1_combout\,
	dataf => \S|ALT_INV_Mux0~3_combout\,
	combout => \S|Mux0~4_combout\);

-- Location: LABCELL_X12_Y4_N36
\S|PX_X[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|PX_X[8]~1_combout\ = ( !\RST~input_o\ & ( !\S|LessThan0~5_combout\ & ( \S|state.s_pxUpdate~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_state.s_pxUpdate~q\,
	datae => \ALT_INV_RST~input_o\,
	dataf => \S|ALT_INV_LessThan0~5_combout\,
	combout => \S|PX_X[8]~1_combout\);

-- Location: FF_X12_Y5_N56
\S|PX_COLOR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Mux0~4_combout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_COLOR\(0));

-- Location: LABCELL_X21_Y2_N51
\S|LCD|Selector52~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector52~3_combout\ = ( \S|PX_COLOR\(0) & ( (!\S|LCD|state.s14~q\ & ((!\S|LCD|state.c1~q\) # ((\S|LCD|counterClear\(16) & !\S|LCD|LessThan1~4_combout\)))) ) ) # ( !\S|PX_COLOR\(0) & ( (!\S|LCD|state.c1~q\) # ((\S|LCD|counterClear\(16) & 
-- !\S|LCD|LessThan1~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101010111010101110101011101010111010000000001011101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.c1~q\,
	datab => \S|LCD|ALT_INV_counterClear\(16),
	datac => \S|LCD|ALT_INV_LessThan1~4_combout\,
	datad => \S|LCD|ALT_INV_state.s14~q\,
	dataf => \S|ALT_INV_PX_COLOR\(0),
	combout => \S|LCD|Selector52~3_combout\);

-- Location: M10K_X3_Y3_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Screen:S|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \CLK_SLOW~inputCLKENA0_outclk\,
	clk1 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	portadatain => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTADATAIN_bus\,
	portaaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTAADDR_bus\,
	portbaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a14_PORTBDATAOUT_bus\);

-- Location: M10K_X3_Y4_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Screen:S|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \CLK_SLOW~inputCLKENA0_outclk\,
	clk1 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	portadatain => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTADATAIN_bus\,
	portaaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTAADDR_bus\,
	portbaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a5_PORTBDATAOUT_bus\);

-- Location: M10K_X3_Y2_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Screen:S|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \CLK_SLOW~inputCLKENA0_outclk\,
	clk1 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	portadatain => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTADATAIN_bus\,
	portaaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTAADDR_bus\,
	portbaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a4_PORTBDATAOUT_bus\);

-- Location: M10K_X3_Y5_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Screen:S|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \CLK_SLOW~inputCLKENA0_outclk\,
	clk1 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	portadatain => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTADATAIN_bus\,
	portaaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTAADDR_bus\,
	portbaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a3_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X4_Y3_N0
\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(11) ) + ( !VCC ) + ( !VCC ))
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~6\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(11) ) + ( !VCC ) + ( !VCC ))
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(11),
	cin => GND,
	sharein => GND,
	sumout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~6\,
	shareout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~7\);

-- Location: MLABCELL_X4_Y3_N3
\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~9_sumout\ = SUM(( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(12) ) + ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~7\ ) + ( 
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~6\ ))
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~10\ = CARRY(( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(12) ) + ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~7\ ) + ( 
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~6\ ))
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~11\ = SHARE(\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(12),
	cin => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~6\,
	sharein => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~7\,
	sumout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~9_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~10\,
	shareout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~11\);

-- Location: MLABCELL_X4_Y3_N6
\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(13) ) + ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~11\ ) + ( 
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~10\ ))
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(13) ) + ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~11\ ) + ( 
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~10\ ))
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(13),
	cin => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~10\,
	sharein => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~11\,
	sumout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\,
	shareout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\);

-- Location: MLABCELL_X4_Y3_N9
\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~21_sumout\ = SUM(( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(14) ) + ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ ) + ( 
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ ))
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~22\ = CARRY(( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(14) ) + ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\ ) + ( 
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\ ))
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~23\ = SHARE(\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(14),
	cin => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~14\,
	sharein => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~15\,
	sumout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~21_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~22\,
	shareout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~23\);

-- Location: MLABCELL_X4_Y3_N12
\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~17_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(15) ) + ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~23\ ) + ( 
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~22\ ))
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~18\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(15) ) + ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~23\ ) + ( 
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~22\ ))
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(15),
	cin => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~22\,
	sharein => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~23\,
	sumout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~17_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~18\,
	shareout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~19\);

-- Location: MLABCELL_X4_Y3_N15
\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ = SUM(( VCC ) + ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~19\ ) + ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~18\,
	sharein => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~19\,
	sumout => \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\);

-- Location: MLABCELL_X4_Y3_N54
\S|Mod0|auto_generated|divider|divider|StageOut[59]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[59]~114_combout\ = ( !\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~21_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[59]~114_combout\);

-- Location: MLABCELL_X4_Y3_N21
\S|Mod0|auto_generated|divider|divider|StageOut[59]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[59]~115_combout\ = ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(14),
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[59]~115_combout\);

-- Location: MLABCELL_X4_Y3_N57
\S|Mod0|auto_generated|divider|divider|StageOut[57]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[57]~84_combout\ = ( !\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~9_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[57]~84_combout\);

-- Location: MLABCELL_X4_Y3_N51
\S|Mod0|auto_generated|divider|divider|StageOut[57]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[57]~85_combout\ = ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(12),
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[57]~85_combout\);

-- Location: M10K_X3_Y1_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Screen:S|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \CLK_SLOW~inputCLKENA0_outclk\,
	clk1 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	portadatain => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTADATAIN_bus\,
	portaaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTAADDR_bus\,
	portbaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X4_Y3_N24
\S|Mod0|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Mod0|auto_generated|divider|divider|op_10~26_cout\);

-- Location: MLABCELL_X4_Y3_N27
\S|Mod0|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(10) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_10~26_cout\ ))
-- \S|Mod0|auto_generated|divider|divider|op_10~6\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(10) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(10),
	cin => \S|Mod0|auto_generated|divider|divider|op_10~26_cout\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_10~6\);

-- Location: MLABCELL_X4_Y3_N30
\S|Mod0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5_sumout\))) # 
-- (\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(11))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_10~6\ ))
-- \S|Mod0|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5_sumout\))) # 
-- (\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(11))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(11),
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~5_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_10~6\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_10~10\);

-- Location: MLABCELL_X4_Y3_N33
\S|Mod0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (\S|Mod0|auto_generated|divider|divider|StageOut[57]~85_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[57]~84_combout\) ) + ( GND ) + ( 
-- \S|Mod0|auto_generated|divider|divider|op_10~10\ ))
-- \S|Mod0|auto_generated|divider|divider|op_10~14\ = CARRY(( (\S|Mod0|auto_generated|divider|divider|StageOut[57]~85_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[57]~84_combout\) ) + ( GND ) + ( 
-- \S|Mod0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~84_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~85_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_10~10\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_10~14\);

-- Location: MLABCELL_X4_Y3_N36
\S|Mod0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\))) # 
-- (\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(13))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_10~14\ ))
-- \S|Mod0|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\))) # 
-- (\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(13))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(13),
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_10~14\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_10~18\);

-- Location: MLABCELL_X4_Y3_N39
\S|Mod0|auto_generated|divider|divider|op_10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_10~29_sumout\ = SUM(( (\S|Mod0|auto_generated|divider|divider|StageOut[59]~115_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[59]~114_combout\) ) + ( GND ) + ( 
-- \S|Mod0|auto_generated|divider|divider|op_10~18\ ))
-- \S|Mod0|auto_generated|divider|divider|op_10~30\ = CARRY(( (\S|Mod0|auto_generated|divider|divider|StageOut[59]~115_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[59]~114_combout\) ) + ( GND ) + ( 
-- \S|Mod0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~114_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~115_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_10~18\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_10~29_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_10~30\);

-- Location: MLABCELL_X4_Y3_N42
\S|Mod0|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~17_sumout\))) # 
-- (\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(15))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_10~30\ ))
-- \S|Mod0|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~17_sumout\))) # 
-- (\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(15))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(15),
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~17_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_10~30\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_10~22\);

-- Location: MLABCELL_X4_Y3_N45
\S|Mod0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Mod0|auto_generated|divider|divider|op_10~22\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: MLABCELL_X4_Y3_N48
\S|Mod0|auto_generated|divider|divider|StageOut[60]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[60]~92_combout\ = ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~17_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~17_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[60]~92_combout\);

-- Location: MLABCELL_X4_Y3_N18
\S|Mod0|auto_generated|divider|divider|StageOut[60]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[60]~93_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(15) & ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(15),
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[60]~93_combout\);

-- Location: MLABCELL_X9_Y3_N33
\S|Mod0|auto_generated|divider|divider|StageOut[59]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[59]~105_combout\ = ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~21_sumout\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(14) ) ) ) # ( !\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~21_sumout\ ) ) # ( 
-- \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~21_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(14),
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~21_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[59]~105_combout\);

-- Location: LABCELL_X7_Y3_N0
\S|Mod0|auto_generated|divider|divider|StageOut[58]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[58]~74_combout\ = ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~13_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~13_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[58]~74_combout\);

-- Location: LABCELL_X7_Y3_N3
\S|Mod0|auto_generated|divider|divider|StageOut[58]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[58]~75_combout\ = ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(13),
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[58]~75_combout\);

-- Location: LABCELL_X7_Y3_N18
\S|Mod0|auto_generated|divider|divider|StageOut[57]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\ = ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(12) ) ) # ( 
-- !\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~9_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(12),
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\);

-- Location: LABCELL_X7_Y3_N27
\S|Mod0|auto_generated|divider|divider|StageOut[56]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\ = ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(11) ) ) # ( 
-- !\S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(11),
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~5_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\);

-- Location: M10K_X11_Y3_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Screen:S|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \CLK_SLOW~inputCLKENA0_outclk\,
	clk1 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	portadatain => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTADATAIN_bus\,
	portaaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTAADDR_bus\,
	portbaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a8_PORTBDATAOUT_bus\);

-- Location: LABCELL_X5_Y3_N0
\S|Mod0|auto_generated|divider|divider|op_11~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_11~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Mod0|auto_generated|divider|divider|op_11~30_cout\);

-- Location: LABCELL_X5_Y3_N3
\S|Mod0|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(9) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_11~30_cout\ ))
-- \S|Mod0|auto_generated|divider|divider|op_11~6\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(9) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_11~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(9),
	cin => \S|Mod0|auto_generated|divider|divider|op_11~30_cout\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_11~6\);

-- Location: LABCELL_X5_Y3_N6
\S|Mod0|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_10~5_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(10))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_11~6\ ))
-- \S|Mod0|auto_generated|divider|divider|op_11~10\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_10~5_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(10))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(10),
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_11~6\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X5_Y3_N9
\S|Mod0|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_10~9_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\)) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_11~10\ ))
-- \S|Mod0|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_10~9_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\)) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~44_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_11~10\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X5_Y3_N12
\S|Mod0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_10~13_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_11~14\ ))
-- \S|Mod0|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_10~13_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~59_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_11~14\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X5_Y3_N15
\S|Mod0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_10~17_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[58]~75_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[58]~74_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_11~18\ ))
-- \S|Mod0|auto_generated|divider|divider|op_11~22\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_10~17_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[58]~75_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[58]~74_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~74_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~75_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_11~18\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X5_Y3_N18
\S|Mod0|auto_generated|divider|divider|op_11~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_11~33_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_10~29_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[59]~105_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_11~22\ ))
-- \S|Mod0|auto_generated|divider|divider|op_11~34\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_10~29_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[59]~105_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~105_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_11~22\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_11~33_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_11~34\);

-- Location: LABCELL_X5_Y3_N21
\S|Mod0|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_10~21_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[60]~93_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[60]~92_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_11~34\ ))
-- \S|Mod0|auto_generated|divider|divider|op_11~26\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_10~21_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[60]~93_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[60]~92_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_11~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~92_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~93_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_11~34\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X6_Y3_N57
\S|Mod0|auto_generated|divider|divider|StageOut[75]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[75]~91_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_10~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[75]~91_combout\);

-- Location: LABCELL_X5_Y3_N24
\S|Mod0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Mod0|auto_generated|divider|divider|op_11~26\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X6_Y3_N3
\S|Mod0|auto_generated|divider|divider|StageOut[75]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[75]~94_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[60]~92_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[60]~93_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~93_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~92_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[75]~94_combout\);

-- Location: LABCELL_X2_Y3_N6
\S|Mod0|auto_generated|divider|divider|StageOut[74]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[74]~104_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_10~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[74]~104_combout\);

-- Location: MLABCELL_X9_Y3_N51
\S|Mod0|auto_generated|divider|divider|StageOut[74]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[74]~106_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[59]~105_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~105_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[74]~106_combout\);

-- Location: LABCELL_X7_Y3_N24
\S|Mod0|auto_generated|divider|divider|StageOut[73]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[73]~76_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[58]~75_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[58]~74_combout\) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_10~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~74_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~75_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[73]~76_combout\);

-- Location: LABCELL_X7_Y3_N12
\S|Mod0|auto_generated|divider|divider|StageOut[72]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[72]~58_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_10~13_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[72]~58_combout\);

-- Location: LABCELL_X7_Y3_N15
\S|Mod0|auto_generated|divider|divider|StageOut[72]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[72]~60_combout\ = ( \S|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\ & ( \S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~59_combout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[72]~60_combout\);

-- Location: LABCELL_X7_Y3_N21
\S|Mod0|auto_generated|divider|divider|StageOut[71]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[71]~45_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[56]~44_combout\ ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ 
-- & ( \S|Mod0|auto_generated|divider|divider|op_10~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~44_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[71]~45_combout\);

-- Location: LABCELL_X6_Y3_N51
\S|Mod0|auto_generated|divider|divider|StageOut[70]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[70]~32_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(10) ) ) # ( 
-- !\S|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_10~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(10),
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[70]~32_combout\);

-- Location: LABCELL_X5_Y3_N30
\S|Mod0|auto_generated|divider|divider|op_12~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_12~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Mod0|auto_generated|divider|divider|op_12~34_cout\);

-- Location: LABCELL_X5_Y3_N33
\S|Mod0|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(8) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_12~34_cout\ ))
-- \S|Mod0|auto_generated|divider|divider|op_12~6\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(8) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_12~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(8),
	cin => \S|Mod0|auto_generated|divider|divider|op_12~34_cout\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X5_Y3_N36
\S|Mod0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_11~5_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(9))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_12~6\ ))
-- \S|Mod0|auto_generated|divider|divider|op_12~10\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_11~5_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(9))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(9),
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_12~6\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X5_Y3_N39
\S|Mod0|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_11~9_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[70]~32_combout\)) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_12~10\ ))
-- \S|Mod0|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_11~9_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[70]~32_combout\)) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~32_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_12~10\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X5_Y3_N42
\S|Mod0|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_11~13_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[71]~45_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_12~14\ ))
-- \S|Mod0|auto_generated|divider|divider|op_12~18\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_11~13_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[71]~45_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~45_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_12~14\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X5_Y3_N45
\S|Mod0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_11~17_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[72]~60_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[72]~58_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_12~18\ ))
-- \S|Mod0|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_11~17_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[72]~60_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[72]~58_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~58_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~60_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_12~18\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X5_Y3_N48
\S|Mod0|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_11~21_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[73]~76_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_12~22\ ))
-- \S|Mod0|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_11~21_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[73]~76_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~76_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_12~22\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X5_Y3_N51
\S|Mod0|auto_generated|divider|divider|op_12~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_12~37_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_11~33_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[74]~106_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[74]~104_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_12~26\ ))
-- \S|Mod0|auto_generated|divider|divider|op_12~38\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_11~33_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[74]~106_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[74]~104_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~104_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~106_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_12~26\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_12~37_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_12~38\);

-- Location: LABCELL_X5_Y3_N54
\S|Mod0|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_11~25_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[75]~94_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[75]~91_combout\)))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_12~38\ ))
-- \S|Mod0|auto_generated|divider|divider|op_12~30\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_11~25_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[75]~94_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[75]~91_combout\)))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_12~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~91_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~94_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_12~38\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_12~30\);

-- Location: LABCELL_X5_Y3_N57
\S|Mod0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Mod0|auto_generated|divider|divider|op_12~30\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X6_Y3_N48
\S|Mod0|auto_generated|divider|divider|StageOut[90]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[90]~90_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_11~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[90]~90_combout\);

-- Location: LABCELL_X6_Y3_N45
\S|Mod0|auto_generated|divider|divider|StageOut[90]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[90]~95_combout\ = ( \S|Mod0|auto_generated|divider|divider|StageOut[75]~91_combout\ & ( \S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ ) ) # ( 
-- !\S|Mod0|auto_generated|divider|divider|StageOut[75]~91_combout\ & ( (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & \S|Mod0|auto_generated|divider|divider|StageOut[75]~94_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~94_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~91_combout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[90]~95_combout\);

-- Location: LABCELL_X6_Y3_N42
\S|Mod0|auto_generated|divider|divider|StageOut[89]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[89]~107_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_11~33_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\) # 
-- ((\S|Mod0|auto_generated|divider|divider|StageOut[74]~104_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[74]~106_combout\)) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_11~33_sumout\ & ( 
-- (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|StageOut[74]~104_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[74]~106_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~106_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~104_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[89]~107_combout\);

-- Location: LABCELL_X7_Y3_N54
\S|Mod0|auto_generated|divider|divider|StageOut[88]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[88]~73_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_11~21_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[88]~73_combout\);

-- Location: LABCELL_X7_Y3_N9
\S|Mod0|auto_generated|divider|divider|StageOut[88]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[88]~77_combout\ = ( \S|Mod0|auto_generated|divider|divider|StageOut[73]~76_combout\ & ( \S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~76_combout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[88]~77_combout\);

-- Location: LABCELL_X6_Y3_N0
\S|Mod0|auto_generated|divider|divider|StageOut[87]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[87]~61_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[72]~60_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[72]~58_combout\) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_11~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~58_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~60_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[87]~61_combout\);

-- Location: MLABCELL_X9_Y3_N0
\S|Mod0|auto_generated|divider|divider|StageOut[86]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[86]~43_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_11~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[86]~43_combout\);

-- Location: LABCELL_X7_Y3_N6
\S|Mod0|auto_generated|divider|divider|StageOut[86]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[86]~46_combout\ = (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & \S|Mod0|auto_generated|divider|divider|StageOut[71]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[71]~45_combout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[86]~46_combout\);

-- Location: LABCELL_X6_Y3_N54
\S|Mod0|auto_generated|divider|divider|StageOut[85]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[85]~33_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[70]~32_combout\ ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ 
-- & ( \S|Mod0|auto_generated|divider|divider|op_11~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[70]~32_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[85]~33_combout\);

-- Location: LABCELL_X7_Y3_N57
\S|Mod0|auto_generated|divider|divider|StageOut[84]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[84]~21_combout\ = (!\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_11~5_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(9),
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[84]~21_combout\);

-- Location: M10K_X11_Y6_N0
\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Screen:S|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	portbre => VCC,
	portbaddrstall => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \CLK_SLOW~inputCLKENA0_outclk\,
	clk1 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	ena1 => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	portadatain => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTADATAIN_bus\,
	portaaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTAADDR_bus\,
	portbaddr => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a6_PORTBDATAOUT_bus\);

-- Location: LABCELL_X6_Y3_N6
\S|Mod0|auto_generated|divider|divider|op_13~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_13~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Mod0|auto_generated|divider|divider|op_13~38_cout\);

-- Location: LABCELL_X6_Y3_N9
\S|Mod0|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(7) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_13~38_cout\ ))
-- \S|Mod0|auto_generated|divider|divider|op_13~6\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(7) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_13~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(7),
	cin => \S|Mod0|auto_generated|divider|divider|op_13~38_cout\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X6_Y3_N12
\S|Mod0|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( VCC ) + ( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_12~5_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(8))) ) + ( \S|Mod0|auto_generated|divider|divider|op_13~6\ ))
-- \S|Mod0|auto_generated|divider|divider|op_13~10\ = CARRY(( VCC ) + ( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_12~5_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(8))) ) + ( \S|Mod0|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(8),
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_13~6\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X6_Y3_N15
\S|Mod0|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_12~9_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\S|Mod0|auto_generated|divider|divider|StageOut[84]~21_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_13~10\ ))
-- \S|Mod0|auto_generated|divider|divider|op_13~14\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_12~9_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\S|Mod0|auto_generated|divider|divider|StageOut[84]~21_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~21_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_13~10\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X6_Y3_N18
\S|Mod0|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_12~13_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[85]~33_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_13~14\ ))
-- \S|Mod0|auto_generated|divider|divider|op_13~18\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_12~13_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[85]~33_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~33_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_13~14\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_13~18\);

-- Location: LABCELL_X6_Y3_N21
\S|Mod0|auto_generated|divider|divider|op_13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_13~21_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_12~17_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[86]~46_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[86]~43_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_13~18\ ))
-- \S|Mod0|auto_generated|divider|divider|op_13~22\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_12~17_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[86]~46_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[86]~43_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~43_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~46_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_13~18\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_13~21_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_13~22\);

-- Location: LABCELL_X6_Y3_N24
\S|Mod0|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_12~21_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[87]~61_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_13~22\ ))
-- \S|Mod0|auto_generated|divider|divider|op_13~26\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_12~21_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[87]~61_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~61_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_13~22\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X6_Y3_N27
\S|Mod0|auto_generated|divider|divider|op_13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_13~29_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_12~25_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[88]~77_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[88]~73_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_13~26\ ))
-- \S|Mod0|auto_generated|divider|divider|op_13~30\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_12~25_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[88]~77_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[88]~73_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~73_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~77_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_13~26\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_13~29_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_13~30\);

-- Location: LABCELL_X6_Y3_N30
\S|Mod0|auto_generated|divider|divider|op_13~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_13~41_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_12~37_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[89]~107_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_13~30\ ))
-- \S|Mod0|auto_generated|divider|divider|op_13~42\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_12~37_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[89]~107_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~107_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_13~30\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_13~41_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_13~42\);

-- Location: LABCELL_X6_Y3_N33
\S|Mod0|auto_generated|divider|divider|op_13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_13~33_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_12~29_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[90]~95_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[90]~90_combout\)))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_13~42\ ))
-- \S|Mod0|auto_generated|divider|divider|op_13~34\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_12~29_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[90]~95_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[90]~90_combout\)))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_13~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~90_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~95_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_13~42\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_13~33_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_13~34\);

-- Location: MLABCELL_X13_Y3_N12
\S|Mod0|auto_generated|divider|divider|StageOut[105]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[105]~89_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_12~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[105]~89_combout\);

-- Location: LABCELL_X6_Y3_N36
\S|Mod0|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_13~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Mod0|auto_generated|divider|divider|op_13~34\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: MLABCELL_X13_Y3_N9
\S|Mod0|auto_generated|divider|divider|StageOut[105]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[105]~96_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[90]~95_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[90]~90_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~90_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~95_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[105]~96_combout\);

-- Location: LABCELL_X12_Y3_N27
\S|Mod0|auto_generated|divider|divider|StageOut[104]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[104]~103_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_12~37_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[104]~103_combout\);

-- Location: LABCELL_X12_Y3_N48
\S|Mod0|auto_generated|divider|divider|StageOut[104]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[104]~108_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[89]~107_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[89]~107_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[104]~108_combout\);

-- Location: LABCELL_X12_Y3_N36
\S|Mod0|auto_generated|divider|divider|StageOut[103]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[103]~78_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[88]~77_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[88]~73_combout\) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_12~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~73_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[88]~77_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[103]~78_combout\);

-- Location: LABCELL_X12_Y3_N18
\S|Mod0|auto_generated|divider|divider|StageOut[102]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[102]~57_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_12~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[102]~57_combout\);

-- Location: LABCELL_X12_Y3_N24
\S|Mod0|auto_generated|divider|divider|StageOut[102]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[102]~62_combout\ = ( \S|Mod0|auto_generated|divider|divider|StageOut[87]~61_combout\ & ( \S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~61_combout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[102]~62_combout\);

-- Location: LABCELL_X12_Y3_N45
\S|Mod0|auto_generated|divider|divider|StageOut[101]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[101]~47_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[86]~43_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[86]~46_combout\) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_12~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~46_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~43_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[101]~47_combout\);

-- Location: LABCELL_X7_Y3_N36
\S|Mod0|auto_generated|divider|divider|StageOut[100]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[100]~31_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_12~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[100]~31_combout\);

-- Location: LABCELL_X7_Y3_N51
\S|Mod0|auto_generated|divider|divider|StageOut[100]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[100]~34_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[85]~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~33_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[100]~34_combout\);

-- Location: LABCELL_X12_Y3_N54
\S|Mod0|auto_generated|divider|divider|StageOut[99]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[99]~22_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[84]~21_combout\ ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ 
-- & ( \S|Mod0|auto_generated|divider|divider|op_12~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~21_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[99]~22_combout\);

-- Location: LABCELL_X12_Y3_N51
\S|Mod0|auto_generated|divider|divider|StageOut[98]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[98]~13_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(8) ) ) # ( 
-- !\S|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_12~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(8),
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[98]~13_combout\);

-- Location: MLABCELL_X13_Y3_N18
\S|Mod0|auto_generated|divider|divider|op_14~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_14~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Mod0|auto_generated|divider|divider|op_14~42_cout\);

-- Location: MLABCELL_X13_Y3_N21
\S|Mod0|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(6) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_14~42_cout\ ))
-- \S|Mod0|auto_generated|divider|divider|op_14~6\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(6) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_14~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(6),
	cin => \S|Mod0|auto_generated|divider|divider|op_14~42_cout\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_14~6\);

-- Location: MLABCELL_X13_Y3_N24
\S|Mod0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( VCC ) + ( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_13~5_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(7))) ) + ( \S|Mod0|auto_generated|divider|divider|op_14~6\ ))
-- \S|Mod0|auto_generated|divider|divider|op_14~10\ = CARRY(( VCC ) + ( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_13~5_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(7))) ) + ( \S|Mod0|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(7),
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_14~6\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_14~10\);

-- Location: MLABCELL_X13_Y3_N27
\S|Mod0|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_13~9_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[98]~13_combout\)) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_14~10\ ))
-- \S|Mod0|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_13~9_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[98]~13_combout\)) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~13_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_14~10\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_14~14\);

-- Location: MLABCELL_X13_Y3_N30
\S|Mod0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_13~13_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[99]~22_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_14~14\ ))
-- \S|Mod0|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_13~13_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[99]~22_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~22_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_14~14\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_14~18\);

-- Location: MLABCELL_X13_Y3_N33
\S|Mod0|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_13~17_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[100]~34_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[100]~31_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_14~18\ ))
-- \S|Mod0|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_13~17_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[100]~34_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[100]~31_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~31_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~34_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_14~18\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_14~22\);

-- Location: MLABCELL_X13_Y3_N36
\S|Mod0|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_13~21_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[101]~47_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_14~22\ ))
-- \S|Mod0|auto_generated|divider|divider|op_14~26\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_13~21_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[101]~47_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~47_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_14~22\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_14~26\);

-- Location: MLABCELL_X13_Y3_N39
\S|Mod0|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_13~25_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[102]~62_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[102]~57_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_14~26\ ))
-- \S|Mod0|auto_generated|divider|divider|op_14~30\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_13~25_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[102]~62_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[102]~57_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~57_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~62_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_14~26\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_14~30\);

-- Location: MLABCELL_X13_Y3_N42
\S|Mod0|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_13~29_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[103]~78_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_14~30\ ))
-- \S|Mod0|auto_generated|divider|divider|op_14~34\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_13~29_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[103]~78_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~78_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_14~30\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_14~34\);

-- Location: MLABCELL_X13_Y3_N45
\S|Mod0|auto_generated|divider|divider|op_14~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_14~45_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_13~41_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[104]~108_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[104]~103_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_14~34\ ))
-- \S|Mod0|auto_generated|divider|divider|op_14~46\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_13~41_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[104]~108_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[104]~103_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~103_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~41_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~108_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_14~34\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_14~45_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_14~46\);

-- Location: MLABCELL_X13_Y3_N48
\S|Mod0|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_13~33_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[105]~96_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[105]~89_combout\)))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_14~46\ ))
-- \S|Mod0|auto_generated|divider|divider|op_14~38\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_13~33_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[105]~96_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[105]~89_combout\)))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_14~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~89_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~96_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_14~46\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_14~38\);

-- Location: MLABCELL_X13_Y3_N51
\S|Mod0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Mod0|auto_generated|divider|divider|op_14~38\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X14_Y3_N54
\S|Mod0|auto_generated|divider|divider|StageOut[120]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[120]~88_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_13~33_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[120]~88_combout\);

-- Location: LABCELL_X14_Y3_N48
\S|Mod0|auto_generated|divider|divider|StageOut[120]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[120]~97_combout\ = ( \S|Mod0|auto_generated|divider|divider|StageOut[105]~96_combout\ & ( \S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ ) ) # ( 
-- !\S|Mod0|auto_generated|divider|divider|StageOut[105]~96_combout\ & ( (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & \S|Mod0|auto_generated|divider|divider|StageOut[105]~89_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~89_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~96_combout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[120]~97_combout\);

-- Location: MLABCELL_X13_Y3_N3
\S|Mod0|auto_generated|divider|divider|StageOut[119]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[119]~109_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[104]~108_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[104]~103_combout\) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_13~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~103_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~108_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~41_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[119]~109_combout\);

-- Location: LABCELL_X7_Y3_N45
\S|Mod0|auto_generated|divider|divider|StageOut[118]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[118]~72_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_13~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[118]~72_combout\);

-- Location: MLABCELL_X13_Y3_N6
\S|Mod0|auto_generated|divider|divider|StageOut[118]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[118]~79_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[103]~78_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~78_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[118]~79_combout\);

-- Location: MLABCELL_X13_Y3_N54
\S|Mod0|auto_generated|divider|divider|StageOut[117]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[117]~63_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_13~25_sumout\ & ( ((!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[102]~62_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[102]~57_combout\) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_13~25_sumout\ & ( 
-- (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|StageOut[102]~62_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[102]~57_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~57_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~62_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[117]~63_combout\);

-- Location: LABCELL_X7_Y3_N48
\S|Mod0|auto_generated|divider|divider|StageOut[116]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[116]~42_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_13~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[116]~42_combout\);

-- Location: LABCELL_X12_Y3_N3
\S|Mod0|auto_generated|divider|divider|StageOut[116]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[116]~48_combout\ = (\S|Mod0|auto_generated|divider|divider|StageOut[101]~47_combout\ & \S|Mod0|auto_generated|divider|divider|op_13~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~47_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[116]~48_combout\);

-- Location: LABCELL_X7_Y3_N30
\S|Mod0|auto_generated|divider|divider|StageOut[115]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[115]~35_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[100]~31_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[100]~34_combout\) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_13~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~34_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~31_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[115]~35_combout\);

-- Location: LABCELL_X10_Y3_N6
\S|Mod0|auto_generated|divider|divider|StageOut[114]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[114]~20_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_13~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[114]~20_combout\);

-- Location: LABCELL_X12_Y3_N15
\S|Mod0|auto_generated|divider|divider|StageOut[114]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[114]~23_combout\ = (\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & \S|Mod0|auto_generated|divider|divider|StageOut[99]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~22_combout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[114]~23_combout\);

-- Location: LABCELL_X12_Y3_N12
\S|Mod0|auto_generated|divider|divider|StageOut[113]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[113]~14_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_13~9_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[98]~13_combout\) ) 
-- ) # ( !\S|Mod0|auto_generated|divider|divider|op_13~9_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[98]~13_combout\ & \S|Mod0|auto_generated|divider|divider|op_13~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[98]~13_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[113]~14_combout\);

-- Location: LABCELL_X10_Y3_N15
\S|Mod0|auto_generated|divider|divider|StageOut[112]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[112]~6_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_13~5_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(7) 
-- ) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_13~5_sumout\ ) ) # ( \S|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_13~5_sumout\ & ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(7),
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[112]~6_combout\);

-- Location: LABCELL_X14_Y3_N6
\S|Mod0|auto_generated|divider|divider|op_3~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_3~46_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Mod0|auto_generated|divider|divider|op_3~46_cout\);

-- Location: LABCELL_X14_Y3_N9
\S|Mod0|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(5) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_3~46_cout\ ))
-- \S|Mod0|auto_generated|divider|divider|op_3~34\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(5) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_3~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(5),
	cin => \S|Mod0|auto_generated|divider|divider|op_3~46_cout\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X14_Y3_N12
\S|Mod0|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_14~5_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(6))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_3~34\ ))
-- \S|Mod0|auto_generated|divider|divider|op_3~6\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_14~5_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(6))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(6),
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_3~34\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X14_Y3_N15
\S|Mod0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_14~9_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[112]~6_combout\)) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_3~6\ ))
-- \S|Mod0|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_14~9_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[112]~6_combout\)) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~6_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_3~6\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X14_Y3_N18
\S|Mod0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_14~13_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[113]~14_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_3~10\ ))
-- \S|Mod0|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_14~13_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[113]~14_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~14_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_3~10\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X14_Y3_N21
\S|Mod0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_14~17_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[114]~23_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[114]~20_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_3~14\ ))
-- \S|Mod0|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_14~17_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[114]~23_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[114]~20_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~20_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~23_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_3~14\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X14_Y3_N24
\S|Mod0|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_14~21_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[115]~35_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_3~18\ ))
-- \S|Mod0|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_14~21_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[115]~35_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[115]~35_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_3~18\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X14_Y3_N27
\S|Mod0|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_14~25_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[116]~48_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[116]~42_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_3~22\ ))
-- \S|Mod0|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_14~25_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[116]~48_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[116]~42_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~42_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~48_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_3~22\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X14_Y3_N30
\S|Mod0|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( VCC ) + ( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_14~29_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[117]~63_combout\)) ) + ( \S|Mod0|auto_generated|divider|divider|op_3~26\ ))
-- \S|Mod0|auto_generated|divider|divider|op_3~30\ = CARRY(( VCC ) + ( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_14~29_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[117]~63_combout\)) ) + ( \S|Mod0|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[117]~63_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_3~26\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X14_Y3_N33
\S|Mod0|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_14~33_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[118]~79_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[118]~72_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_3~30\ ))
-- \S|Mod0|auto_generated|divider|divider|op_3~38\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_14~33_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[118]~79_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[118]~72_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~72_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~79_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_3~30\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_3~38\);

-- Location: LABCELL_X14_Y3_N36
\S|Mod0|auto_generated|divider|divider|op_3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_3~49_sumout\ = SUM(( VCC ) + ( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_14~45_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[119]~109_combout\)) ) + ( \S|Mod0|auto_generated|divider|divider|op_3~38\ ))
-- \S|Mod0|auto_generated|divider|divider|op_3~50\ = CARRY(( VCC ) + ( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_14~45_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[119]~109_combout\)) ) + ( \S|Mod0|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[119]~109_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~45_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_3~38\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_3~49_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_3~50\);

-- Location: LABCELL_X14_Y3_N39
\S|Mod0|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_14~37_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[120]~97_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[120]~88_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_3~50\ ))
-- \S|Mod0|auto_generated|divider|divider|op_3~42\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_14~37_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[120]~97_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[120]~88_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~88_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~97_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_3~50\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_3~42\);

-- Location: LABCELL_X14_Y3_N42
\S|Mod0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Mod0|auto_generated|divider|divider|op_3~42\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X16_Y3_N12
\S|Mod0|auto_generated|divider|divider|StageOut[135]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[135]~87_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_14~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[135]~87_combout\);

-- Location: LABCELL_X16_Y3_N3
\S|Mod0|auto_generated|divider|divider|StageOut[135]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[135]~98_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[120]~97_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[120]~88_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~88_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[120]~97_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[135]~98_combout\);

-- Location: MLABCELL_X13_Y3_N0
\S|Mod0|auto_generated|divider|divider|StageOut[134]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[134]~102_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_14~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~45_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[134]~102_combout\);

-- Location: LABCELL_X17_Y3_N3
\S|Mod0|auto_generated|divider|divider|StageOut[134]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[134]~110_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[119]~109_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[119]~109_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[134]~110_combout\);

-- Location: MLABCELL_X13_Y3_N57
\S|Mod0|auto_generated|divider|divider|StageOut[133]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[133]~80_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[118]~79_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[118]~72_combout\) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_14~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~72_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[118]~79_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[133]~80_combout\);

-- Location: LABCELL_X12_Y3_N9
\S|Mod0|auto_generated|divider|divider|StageOut[132]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[132]~56_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_14~29_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[132]~56_combout\);

-- Location: MLABCELL_X18_Y3_N9
\S|Mod0|auto_generated|divider|divider|StageOut[132]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[132]~64_combout\ = ( \S|Mod0|auto_generated|divider|divider|StageOut[117]~63_combout\ & ( \S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[117]~63_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[132]~64_combout\);

-- Location: LABCELL_X12_Y3_N0
\S|Mod0|auto_generated|divider|divider|StageOut[131]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[131]~49_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[116]~42_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[116]~48_combout\) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_14~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~48_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[116]~42_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[131]~49_combout\);

-- Location: MLABCELL_X13_Y3_N15
\S|Mod0|auto_generated|divider|divider|StageOut[130]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[130]~30_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_14~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[130]~30_combout\);

-- Location: LABCELL_X7_Y3_N33
\S|Mod0|auto_generated|divider|divider|StageOut[130]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[130]~36_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[115]~35_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[115]~35_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[130]~36_combout\);

-- Location: LABCELL_X12_Y3_N30
\S|Mod0|auto_generated|divider|divider|StageOut[129]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[129]~24_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[114]~20_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[114]~23_combout\) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_14~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~23_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~20_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[129]~24_combout\);

-- Location: LABCELL_X14_Y5_N48
\S|Mod0|auto_generated|divider|divider|StageOut[128]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[128]~12_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_14~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[128]~12_combout\);

-- Location: LABCELL_X12_Y3_N39
\S|Mod0|auto_generated|divider|divider|StageOut[128]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[128]~15_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[113]~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~14_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[128]~15_combout\);

-- Location: LABCELL_X12_Y3_N6
\S|Mod0|auto_generated|divider|divider|StageOut[127]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[127]~7_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_14~9_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[112]~6_combout\) ) 
-- ) # ( !\S|Mod0|auto_generated|divider|divider|op_14~9_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & \S|Mod0|auto_generated|divider|divider|StageOut[112]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~6_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[127]~7_combout\);

-- Location: MLABCELL_X18_Y5_N21
\S|Mod0|auto_generated|divider|divider|StageOut[126]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[126]~1_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_14~5_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(6) 
-- ) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_14~5_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(6) ) ) ) # ( 
-- \S|Mod0|auto_generated|divider|divider|op_14~5_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(6),
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[126]~1_combout\);

-- Location: LABCELL_X16_Y3_N18
\S|Mod0|auto_generated|divider|divider|op_4~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_4~50_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Mod0|auto_generated|divider|divider|op_4~50_cout\);

-- Location: LABCELL_X16_Y3_N21
\S|Mod0|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(4) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~50_cout\ ))
-- \S|Mod0|auto_generated|divider|divider|op_4~30\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(4) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~50_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(4),
	cin => \S|Mod0|auto_generated|divider|divider|op_4~50_cout\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_4~30\);

-- Location: LABCELL_X16_Y3_N24
\S|Mod0|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_3~33_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(5))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~30\ ))
-- \S|Mod0|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_3~33_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(5))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(5),
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_4~30\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_4~38\);

-- Location: LABCELL_X16_Y3_N27
\S|Mod0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_3~5_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[126]~1_combout\)) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_4~38\ ))
-- \S|Mod0|auto_generated|divider|divider|op_4~6\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_3~5_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[126]~1_combout\)) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[126]~1_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_4~38\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X16_Y3_N30
\S|Mod0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_3~9_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[127]~7_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~6\ ))
-- \S|Mod0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_3~9_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[127]~7_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[127]~7_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_4~6\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X16_Y3_N33
\S|Mod0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_3~13_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[128]~15_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[128]~12_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_4~10\ ))
-- \S|Mod0|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_3~13_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[128]~15_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[128]~12_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~12_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~15_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_4~10\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X16_Y3_N36
\S|Mod0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_3~17_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[129]~24_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~14\ ))
-- \S|Mod0|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_3~17_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[129]~24_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[129]~24_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_4~14\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X16_Y3_N39
\S|Mod0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_3~21_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[130]~36_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[130]~30_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~18\ ))
-- \S|Mod0|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_3~21_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[130]~36_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[130]~30_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~30_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~36_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_4~18\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X16_Y3_N42
\S|Mod0|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_3~25_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[131]~49_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~22\ ))
-- \S|Mod0|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_3~25_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[131]~49_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~49_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_4~22\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_4~26\);

-- Location: LABCELL_X16_Y3_N45
\S|Mod0|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_3~29_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[132]~64_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[132]~56_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~26\ ))
-- \S|Mod0|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_3~29_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[132]~64_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[132]~56_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~56_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~64_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_4~26\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_4~34\);

-- Location: LABCELL_X16_Y3_N48
\S|Mod0|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( VCC ) + ( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_3~37_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[133]~80_combout\)) ) + ( \S|Mod0|auto_generated|divider|divider|op_4~34\ ))
-- \S|Mod0|auto_generated|divider|divider|op_4~42\ = CARRY(( VCC ) + ( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_3~37_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[133]~80_combout\)) ) + ( \S|Mod0|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~80_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_4~34\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_4~42\);

-- Location: LABCELL_X16_Y3_N51
\S|Mod0|auto_generated|divider|divider|op_4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_4~53_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_3~49_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[134]~110_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[134]~102_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~42\ ))
-- \S|Mod0|auto_generated|divider|divider|op_4~54\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_3~49_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[134]~110_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[134]~102_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~102_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~110_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_4~42\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_4~53_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_4~54\);

-- Location: LABCELL_X16_Y3_N54
\S|Mod0|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_3~41_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[135]~98_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[135]~87_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~54\ ))
-- \S|Mod0|auto_generated|divider|divider|op_4~46\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_3~41_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[135]~98_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[135]~87_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~87_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~98_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_4~54\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_4~46\);

-- Location: LABCELL_X16_Y3_N57
\S|Mod0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Mod0|auto_generated|divider|divider|op_4~46\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: MLABCELL_X18_Y5_N36
\S|Mod0|auto_generated|divider|divider|StageOut[141]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[141]~2_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_3~5_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[126]~1_combout\ ) ) ) # 
-- ( !\S|Mod0|auto_generated|divider|divider|op_3~5_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[126]~1_combout\ ) ) ) # ( \S|Mod0|auto_generated|divider|divider|op_3~5_sumout\ & ( 
-- !\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[126]~1_combout\,
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[141]~2_combout\);

-- Location: MLABCELL_X18_Y3_N30
\S|Mod0|auto_generated|divider|divider|StageOut[140]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[140]~68_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_3~33_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(5) 
-- ) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_3~33_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(5) ) ) ) # ( 
-- \S|Mod0|auto_generated|divider|divider|op_3~33_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(5),
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[140]~68_combout\);

-- Location: LABCELL_X17_Y3_N6
\S|Mod0|auto_generated|divider|divider|op_5~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_5~54_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Mod0|auto_generated|divider|divider|op_5~54_cout\);

-- Location: LABCELL_X17_Y3_N9
\S|Mod0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(3) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~54_cout\ ))
-- \S|Mod0|auto_generated|divider|divider|op_5~26\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(3) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(3),
	cin => \S|Mod0|auto_generated|divider|divider|op_5~54_cout\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X17_Y3_N12
\S|Mod0|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_4~29_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(4))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~26\ ))
-- \S|Mod0|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_4~29_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(4))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(4),
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_5~26\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X17_Y3_N15
\S|Mod0|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_4~37_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[140]~68_combout\)) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_5~34\ ))
-- \S|Mod0|auto_generated|divider|divider|op_5~42\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_4~37_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[140]~68_combout\)) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~68_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_5~34\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_5~42\);

-- Location: LABCELL_X17_Y3_N18
\S|Mod0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[141]~2_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~42\ ))
-- \S|Mod0|auto_generated|divider|divider|op_5~6\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[141]~2_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[141]~2_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_5~42\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_5~6\);

-- Location: MLABCELL_X18_Y5_N15
\S|Mod0|auto_generated|divider|divider|StageOut[156]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[156]~3_combout\ = ( \S|Mod0|auto_generated|divider|divider|StageOut[141]~2_combout\ & ( \S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[141]~2_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[156]~3_combout\);

-- Location: LABCELL_X17_Y4_N54
\S|Mod0|auto_generated|divider|divider|StageOut[156]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[156]~0_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_4~5_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[156]~0_combout\);

-- Location: LABCELL_X14_Y3_N3
\S|Mod0|auto_generated|divider|divider|StageOut[150]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[150]~86_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_3~41_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[150]~86_combout\);

-- Location: LABCELL_X17_Y3_N54
\S|Mod0|auto_generated|divider|divider|StageOut[150]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[150]~99_combout\ = ( \S|Mod0|auto_generated|divider|divider|StageOut[135]~98_combout\ & ( \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( 
-- !\S|Mod0|auto_generated|divider|divider|StageOut[135]~98_combout\ & ( (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & \S|Mod0|auto_generated|divider|divider|StageOut[135]~87_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~87_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[135]~98_combout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[150]~99_combout\);

-- Location: LABCELL_X17_Y3_N57
\S|Mod0|auto_generated|divider|divider|StageOut[149]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[149]~111_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_3~49_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\) # 
-- ((\S|Mod0|auto_generated|divider|divider|StageOut[134]~110_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[134]~102_combout\)) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_3~49_sumout\ & ( 
-- (\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|StageOut[134]~110_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[134]~102_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~102_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[134]~110_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~49_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[149]~111_combout\);

-- Location: LABCELL_X14_Y3_N57
\S|Mod0|auto_generated|divider|divider|StageOut[148]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[148]~71_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_3~37_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[148]~71_combout\);

-- Location: LABCELL_X12_Y3_N21
\S|Mod0|auto_generated|divider|divider|StageOut[148]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[148]~81_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[133]~80_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[133]~80_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[148]~81_combout\);

-- Location: MLABCELL_X18_Y3_N3
\S|Mod0|auto_generated|divider|divider|StageOut[147]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_3~29_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[132]~56_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[132]~64_combout\) ) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_3~29_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[132]~56_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[132]~64_combout\) ) ) ) # ( \S|Mod0|auto_generated|divider|divider|op_3~29_sumout\ & ( 
-- !\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~64_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[132]~56_combout\,
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout\);

-- Location: LABCELL_X14_Y3_N51
\S|Mod0|auto_generated|divider|divider|StageOut[146]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[146]~41_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_3~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[146]~41_combout\);

-- Location: LABCELL_X12_Y3_N42
\S|Mod0|auto_generated|divider|divider|StageOut[146]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[146]~50_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[131]~49_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[131]~49_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[146]~50_combout\);

-- Location: LABCELL_X7_Y3_N39
\S|Mod0|auto_generated|divider|divider|StageOut[145]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[145]~37_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[130]~30_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[130]~36_combout\) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_3~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~36_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[130]~30_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[145]~37_combout\);

-- Location: LABCELL_X14_Y3_N0
\S|Mod0|auto_generated|divider|divider|StageOut[144]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[144]~19_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_3~17_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[144]~19_combout\);

-- Location: LABCELL_X12_Y3_N33
\S|Mod0|auto_generated|divider|divider|StageOut[144]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[144]~25_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[129]~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[129]~24_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[144]~25_combout\);

-- Location: MLABCELL_X18_Y5_N48
\S|Mod0|auto_generated|divider|divider|StageOut[143]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[143]~16_combout\ = ( \S|Mod0|auto_generated|divider|divider|StageOut[128]~12_combout\ & ( \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) ) # ( 
-- !\S|Mod0|auto_generated|divider|divider|StageOut[128]~12_combout\ & ( \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[128]~15_combout\ ) ) ) # ( 
-- \S|Mod0|auto_generated|divider|divider|StageOut[128]~12_combout\ & ( !\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_3~13_sumout\ ) ) ) # ( 
-- !\S|Mod0|auto_generated|divider|divider|StageOut[128]~12_combout\ & ( !\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_3~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~15_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[128]~12_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[143]~16_combout\);

-- Location: MLABCELL_X18_Y3_N57
\S|Mod0|auto_generated|divider|divider|StageOut[142]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_3~9_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout\);

-- Location: LABCELL_X17_Y4_N12
\S|Mod0|auto_generated|divider|divider|StageOut[142]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[127]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[127]~7_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout\);

-- Location: LABCELL_X17_Y3_N21
\S|Mod0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_4~9_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout\)))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_5~6\ ))
-- \S|Mod0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_4~9_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout\)))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~5_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~8_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_5~6\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X17_Y3_N24
\S|Mod0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_4~13_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[143]~16_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~10\ ))
-- \S|Mod0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_4~13_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[143]~16_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[143]~16_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_5~10\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X17_Y3_N27
\S|Mod0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_4~17_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[144]~25_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[144]~19_combout\)))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~14\ ))
-- \S|Mod0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_4~17_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[144]~25_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[144]~19_combout\)))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~19_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~25_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_5~14\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X17_Y3_N30
\S|Mod0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_4~21_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[145]~37_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~18\ ))
-- \S|Mod0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_4~21_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[145]~37_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[145]~37_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_5~18\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X17_Y3_N33
\S|Mod0|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_4~25_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[146]~50_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[146]~41_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~22\ ))
-- \S|Mod0|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_4~25_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[146]~50_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[146]~41_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~41_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~50_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_5~22\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_5~30\);

-- Location: LABCELL_X17_Y3_N36
\S|Mod0|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_4~33_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~30\ ))
-- \S|Mod0|auto_generated|divider|divider|op_5~38\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_4~33_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[147]~65_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_5~30\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_5~38\);

-- Location: LABCELL_X17_Y3_N39
\S|Mod0|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_4~41_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[148]~81_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[148]~71_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~38\ ))
-- \S|Mod0|auto_generated|divider|divider|op_5~46\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_4~41_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[148]~81_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[148]~71_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~71_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~81_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_5~38\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_5~46\);

-- Location: LABCELL_X17_Y3_N42
\S|Mod0|auto_generated|divider|divider|op_5~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_5~57_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_4~53_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[149]~111_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~46\ ))
-- \S|Mod0|auto_generated|divider|divider|op_5~58\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_4~53_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[149]~111_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[149]~111_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_5~46\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_5~57_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_5~58\);

-- Location: LABCELL_X17_Y3_N45
\S|Mod0|auto_generated|divider|divider|op_5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_5~49_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_4~45_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[150]~99_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[150]~86_combout\)))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~58\ ))
-- \S|Mod0|auto_generated|divider|divider|op_5~50\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_4~45_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[150]~99_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[150]~86_combout\)))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_5~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~86_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~99_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_5~58\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_5~49_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_5~50\);

-- Location: LABCELL_X17_Y3_N48
\S|Mod0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Mod0|auto_generated|divider|divider|op_5~50\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: MLABCELL_X18_Y5_N30
\S|Mod0|auto_generated|divider|divider|StageOut[155]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[155]~69_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_4~37_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[140]~68_combout\ ) ) 
-- ) # ( !\S|Mod0|auto_generated|divider|divider|op_4~37_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[140]~68_combout\ ) ) ) # ( \S|Mod0|auto_generated|divider|divider|op_4~37_sumout\ & 
-- ( !\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[140]~68_combout\,
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[155]~69_combout\);

-- Location: MLABCELL_X18_Y5_N57
\S|Mod0|auto_generated|divider|divider|StageOut[154]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[154]~53_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(4) & ( \S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(4) & ( !\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_4~29_sumout\ ) ) ) # ( 
-- !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(4) & ( !\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_4~29_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	datae => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(4),
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[154]~53_combout\);

-- Location: LABCELL_X16_Y5_N0
\S|Mod0|auto_generated|divider|divider|op_6~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~58_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Mod0|auto_generated|divider|divider|op_6~58_cout\);

-- Location: LABCELL_X16_Y5_N3
\S|Mod0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(2) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~58_cout\ ))
-- \S|Mod0|auto_generated|divider|divider|op_6~22\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(2) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~58_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(2),
	cin => \S|Mod0|auto_generated|divider|divider|op_6~58_cout\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X16_Y5_N6
\S|Mod0|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~25_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(3))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~22\ ))
-- \S|Mod0|auto_generated|divider|divider|op_6~30\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~25_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(3))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(3),
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_6~22\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X16_Y5_N9
\S|Mod0|auto_generated|divider|divider|op_6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~37_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~33_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[154]~53_combout\)) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_6~30\ ))
-- \S|Mod0|auto_generated|divider|divider|op_6~38\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~33_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[154]~53_combout\)) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[154]~53_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_6~30\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_6~37_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_6~38\);

-- Location: LABCELL_X16_Y5_N12
\S|Mod0|auto_generated|divider|divider|op_6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~45_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~41_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[155]~69_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~38\ ))
-- \S|Mod0|auto_generated|divider|divider|op_6~46\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~41_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[155]~69_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[155]~69_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_6~38\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_6~45_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_6~46\);

-- Location: LABCELL_X16_Y5_N15
\S|Mod0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_5~5_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[156]~3_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[156]~0_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_6~46\ ))
-- \S|Mod0|auto_generated|divider|divider|op_6~2\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_5~5_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[156]~3_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[156]~0_combout\))) ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~0_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~3_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_6~46\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_6~1_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_6~2\);

-- Location: LABCELL_X16_Y3_N0
\S|Mod0|auto_generated|divider|divider|StageOut[165]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[165]~100_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_4~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[165]~100_combout\);

-- Location: LABCELL_X14_Y5_N27
\S|Mod0|auto_generated|divider|divider|StageOut[165]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[165]~101_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[150]~86_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[150]~99_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~99_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[150]~86_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[165]~101_combout\);

-- Location: LABCELL_X16_Y3_N9
\S|Mod0|auto_generated|divider|divider|StageOut[164]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[164]~112_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_4~53_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~53_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[164]~112_combout\);

-- Location: LABCELL_X16_Y4_N21
\S|Mod0|auto_generated|divider|divider|StageOut[164]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[164]~113_combout\ = ( \S|Mod0|auto_generated|divider|divider|StageOut[149]~111_combout\ & ( \S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[149]~111_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[164]~113_combout\);

-- Location: LABCELL_X17_Y3_N0
\S|Mod0|auto_generated|divider|divider|StageOut[163]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[163]~82_combout\ = ( \S|Mod0|auto_generated|divider|divider|StageOut[148]~71_combout\ & ( (\S|Mod0|auto_generated|divider|divider|op_4~41_sumout\) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\) ) 
-- ) # ( !\S|Mod0|auto_generated|divider|divider|StageOut[148]~71_combout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_4~41_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[148]~81_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~81_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[148]~71_combout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[163]~82_combout\);

-- Location: LABCELL_X16_Y3_N6
\S|Mod0|auto_generated|divider|divider|StageOut[162]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_4~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\);

-- Location: LABCELL_X17_Y4_N24
\S|Mod0|auto_generated|divider|divider|StageOut[162]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[162]~66_combout\ = ( \S|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout\ & ( \S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[147]~65_combout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[162]~66_combout\);

-- Location: LABCELL_X16_Y3_N15
\S|Mod0|auto_generated|divider|divider|StageOut[161]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[161]~51_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_4~25_sumout\ & ( ((!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[146]~41_combout\)) 
-- # (\S|Mod0|auto_generated|divider|divider|StageOut[146]~50_combout\) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_4~25_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\S|Mod0|auto_generated|divider|divider|StageOut[146]~41_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[146]~50_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~50_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[146]~41_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[161]~51_combout\);

-- Location: LABCELL_X16_Y4_N39
\S|Mod0|auto_generated|divider|divider|StageOut[160]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[160]~29_combout\ = ( !\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_4~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[160]~29_combout\);

-- Location: LABCELL_X7_Y3_N42
\S|Mod0|auto_generated|divider|divider|StageOut[160]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[160]~38_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[145]~37_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[145]~37_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[160]~38_combout\);

-- Location: LABCELL_X16_Y4_N42
\S|Mod0|auto_generated|divider|divider|StageOut[159]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[159]~26_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_4~17_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|StageOut[144]~25_combout\) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[144]~19_combout\) ) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_4~17_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[144]~25_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[144]~19_combout\) ) ) ) # ( \S|Mod0|auto_generated|divider|divider|op_4~17_sumout\ & ( 
-- !\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~19_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[144]~25_combout\,
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[159]~26_combout\);

-- Location: LABCELL_X16_Y4_N33
\S|Mod0|auto_generated|divider|divider|StageOut[158]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[158]~11_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_4~13_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[158]~11_combout\);

-- Location: MLABCELL_X18_Y5_N27
\S|Mod0|auto_generated|divider|divider|StageOut[158]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[158]~17_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[143]~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[143]~16_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[158]~17_combout\);

-- Location: LABCELL_X17_Y4_N42
\S|Mod0|auto_generated|divider|divider|StageOut[157]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[157]~9_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_4~9_sumout\ & ( ((!\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout\)) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout\) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_4~9_sumout\ & ( (\S|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\S|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~8_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[142]~5_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[157]~9_combout\);

-- Location: LABCELL_X16_Y5_N18
\S|Mod0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[157]~9_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~2\ ))
-- \S|Mod0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[157]~9_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[157]~9_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_6~2\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X16_Y5_N21
\S|Mod0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_5~13_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[158]~17_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[158]~11_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~10\ ))
-- \S|Mod0|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_5~13_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[158]~17_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[158]~11_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~11_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~17_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_6~10\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X16_Y5_N24
\S|Mod0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~17_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[159]~26_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~14\ ))
-- \S|Mod0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~17_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[159]~26_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[159]~26_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_6~14\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X16_Y5_N27
\S|Mod0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_5~21_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[160]~38_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[160]~29_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~18\ ))
-- \S|Mod0|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_5~21_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[160]~38_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[160]~29_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~29_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~38_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_6~18\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X16_Y5_N30
\S|Mod0|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~29_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[161]~51_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~26\ ))
-- \S|Mod0|auto_generated|divider|divider|op_6~34\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~29_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[161]~51_combout\)) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[161]~51_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_6~26\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_6~34\);

-- Location: LABCELL_X16_Y5_N33
\S|Mod0|auto_generated|divider|divider|op_6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~41_sumout\ = SUM(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_5~37_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[162]~66_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~34\ ))
-- \S|Mod0|auto_generated|divider|divider|op_6~42\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_5~37_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[162]~66_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~55_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~66_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_6~34\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_6~41_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_6~42\);

-- Location: LABCELL_X16_Y5_N36
\S|Mod0|auto_generated|divider|divider|op_6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~49_sumout\ = SUM(( VCC ) + ( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~45_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[163]~82_combout\)) ) + ( \S|Mod0|auto_generated|divider|divider|op_6~42\ ))
-- \S|Mod0|auto_generated|divider|divider|op_6~50\ = CARRY(( VCC ) + ( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~45_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[163]~82_combout\)) ) + ( \S|Mod0|auto_generated|divider|divider|op_6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[163]~82_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_6~42\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_6~49_sumout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_6~50\);

-- Location: LABCELL_X16_Y5_N39
\S|Mod0|auto_generated|divider|divider|op_6~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~62_cout\ = CARRY(( VCC ) + ( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_5~57_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[164]~113_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[164]~112_combout\))) ) + ( \S|Mod0|auto_generated|divider|divider|op_6~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~112_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~57_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[164]~113_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_6~50\,
	cout => \S|Mod0|auto_generated|divider|divider|op_6~62_cout\);

-- Location: LABCELL_X16_Y5_N42
\S|Mod0|auto_generated|divider|divider|op_6~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~54_cout\ = CARRY(( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_5~49_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|StageOut[165]~101_combout\)) # (\S|Mod0|auto_generated|divider|divider|StageOut[165]~100_combout\))) ) + ( VCC ) + ( \S|Mod0|auto_generated|divider|divider|op_6~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~100_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[165]~101_combout\,
	cin => \S|Mod0|auto_generated|divider|divider|op_6~62_cout\,
	cout => \S|Mod0|auto_generated|divider|divider|op_6~54_cout\);

-- Location: LABCELL_X16_Y5_N45
\S|Mod0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Mod0|auto_generated|divider|divider|op_6~54_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Mod0|auto_generated|divider|divider|op_6~54_cout\,
	sumout => \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\);

-- Location: MLABCELL_X18_Y5_N0
\S|Mod0|auto_generated|divider|divider|StageOut[186]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[186]~4_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|op_5~5_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|StageOut[156]~0_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[156]~3_combout\)))) 
-- ) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_5~5_sumout\)) # 
-- (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|StageOut[156]~0_combout\) # (\S|Mod0|auto_generated|divider|divider|StageOut[156]~3_combout\)))) ) ) ) # ( 
-- \S|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101001111110101010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~3_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[156]~0_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[186]~4_combout\);

-- Location: MLABCELL_X18_Y5_N6
\S|Mod0|auto_generated|divider|divider|StageOut[185]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( \S|Mod0|auto_generated|divider|divider|StageOut[155]~69_combout\ ) ) ) 
-- # ( !\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_5~41_sumout\ ) ) ) # ( \S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- !\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_6~45_sumout\ ) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( 
-- \S|Mod0|auto_generated|divider|divider|op_6~45_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[155]~69_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout\);

-- Location: MLABCELL_X18_Y5_N42
\S|Mod0|auto_generated|divider|divider|StageOut[184]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[184]~54_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_6~37_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|op_5~33_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|StageOut[154]~53_combout\))) ) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_6~37_sumout\ & 
-- ( \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_5~33_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\S|Mod0|auto_generated|divider|divider|StageOut[154]~53_combout\))) ) ) ) # ( \S|Mod0|auto_generated|divider|divider|op_6~37_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[154]~53_combout\,
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[184]~54_combout\);

-- Location: LABCELL_X16_Y5_N48
\S|Mod0|auto_generated|divider|divider|StageOut[183]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[183]~40_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_6~29_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\) # ((!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\S|Mod0|auto_generated|divider|divider|op_5~25_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(3)))) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_6~29_sumout\ 
-- & ( (\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ((!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~25_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(3),
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[183]~40_combout\);

-- Location: LABCELL_X17_Y5_N45
\S|Mod0|auto_generated|divider|divider|StageOut[182]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[182]~28_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(2) ) ) # ( 
-- !\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_6~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(2),
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[182]~28_combout\);

-- Location: LABCELL_X17_Y5_N0
\S|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add0~17_sumout\ = SUM(( \S|Mod0|auto_generated|divider|divider|StageOut[182]~28_combout\ ) + ( \S|pixel\(4) ) + ( !VCC ))
-- \S|Add0~18\ = CARRY(( \S|Mod0|auto_generated|divider|divider|StageOut[182]~28_combout\ ) + ( \S|pixel\(4) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_pixel\(4),
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[182]~28_combout\,
	cin => GND,
	sumout => \S|Add0~17_sumout\,
	cout => \S|Add0~18\);

-- Location: LABCELL_X17_Y5_N3
\S|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add0~25_sumout\ = SUM(( \S|Mod0|auto_generated|divider|divider|StageOut[183]~40_combout\ ) + ( \S|pixel\(5) ) + ( \S|Add0~18\ ))
-- \S|Add0~26\ = CARRY(( \S|Mod0|auto_generated|divider|divider|StageOut[183]~40_combout\ ) + ( \S|pixel\(5) ) + ( \S|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(5),
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[183]~40_combout\,
	cin => \S|Add0~18\,
	sumout => \S|Add0~25_sumout\,
	cout => \S|Add0~26\);

-- Location: LABCELL_X17_Y5_N6
\S|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add0~33_sumout\ = SUM(( \S|Mod0|auto_generated|divider|divider|StageOut[184]~54_combout\ ) + ( \S|pixel\(6) ) + ( \S|Add0~26\ ))
-- \S|Add0~34\ = CARRY(( \S|Mod0|auto_generated|divider|divider|StageOut[184]~54_combout\ ) + ( \S|pixel\(6) ) + ( \S|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(6),
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[184]~54_combout\,
	cin => \S|Add0~26\,
	sumout => \S|Add0~33_sumout\,
	cout => \S|Add0~34\);

-- Location: LABCELL_X17_Y5_N9
\S|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add0~41_sumout\ = SUM(( \S|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout\ ) + ( \S|pixel\(7) ) + ( \S|Add0~34\ ))
-- \S|Add0~42\ = CARRY(( \S|Mod0|auto_generated|divider|divider|StageOut[185]~70_combout\ ) + ( \S|pixel\(7) ) + ( \S|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(7),
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[185]~70_combout\,
	cin => \S|Add0~34\,
	sumout => \S|Add0~41_sumout\,
	cout => \S|Add0~42\);

-- Location: LABCELL_X17_Y5_N12
\S|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add0~1_sumout\ = SUM(( \S|Mod0|auto_generated|divider|divider|StageOut[186]~4_combout\ ) + ( \S|pixel\(8) ) + ( \S|Add0~42\ ))
-- \S|Add0~2\ = CARRY(( \S|Mod0|auto_generated|divider|divider|StageOut[186]~4_combout\ ) + ( \S|pixel\(8) ) + ( \S|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(8),
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[186]~4_combout\,
	cin => \S|Add0~42\,
	sumout => \S|Add0~1_sumout\,
	cout => \S|Add0~2\);

-- Location: FF_X17_Y5_N13
\S|PX_Y[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add0~1_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(8));

-- Location: FF_X14_Y4_N14
\S|PX_Y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|pixel\(0),
	sload => VCC,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(0));

-- Location: LABCELL_X14_Y4_N12
\S|LCD|Selector52~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector52~4_combout\ = ( \S|PX_Y\(0) & ( !\S|LCD|state.s9~q\ & ( (!\S|LCD|state.s11~q\ & ((!\S|PX_Y\(8)) # (!\S|LCD|state.s10~q\))) ) ) ) # ( !\S|PX_Y\(0) & ( !\S|LCD|state.s9~q\ & ( (!\S|PX_Y\(8)) # (!\S|LCD|state.s10~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_PX_Y\(8),
	datac => \S|LCD|ALT_INV_state.s10~q\,
	datad => \S|LCD|ALT_INV_state.s11~q\,
	datae => \S|ALT_INV_PX_Y\(0),
	dataf => \S|LCD|ALT_INV_state.s9~q\,
	combout => \S|LCD|Selector52~4_combout\);

-- Location: LABCELL_X21_Y2_N18
\S|LCD|Selector42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector42~0_combout\ = ( !\S|LCD|Selector34~0_combout\ & ( !\S|LCD|state.c1~q\ & ( (!\S|LCD|Selector50~0_combout\) # ((!\S|LCD|Selector41~0_combout\) # ((\S|LCD|state.s3~q\) # (\S|LCD|state.s14~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_Selector50~0_combout\,
	datab => \S|LCD|ALT_INV_Selector41~0_combout\,
	datac => \S|LCD|ALT_INV_state.s14~q\,
	datad => \S|LCD|ALT_INV_state.s3~q\,
	datae => \S|LCD|ALT_INV_Selector34~0_combout\,
	dataf => \S|LCD|ALT_INV_state.c1~q\,
	combout => \S|LCD|Selector42~0_combout\);

-- Location: MLABCELL_X4_Y2_N30
\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~13_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(11) ) + ( !VCC ) + ( !VCC ))
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~14\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(11) ) + ( !VCC ) + ( !VCC ))
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~15\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(11),
	cin => GND,
	sharein => GND,
	sumout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~13_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~14\,
	shareout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~15\);

-- Location: MLABCELL_X4_Y2_N33
\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ = SUM(( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(12) ) + ( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~15\ ) + ( 
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~14\ ))
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ = CARRY(( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(12) ) + ( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~15\ ) + ( 
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~14\ ))
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ = SHARE(\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(12),
	cin => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~14\,
	sharein => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~15\,
	sumout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~18\,
	shareout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~19\);

-- Location: MLABCELL_X4_Y2_N36
\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~21_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(13) ) + ( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ ) + ( 
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ ))
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~22\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(13) ) + ( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~19\ ) + ( 
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~18\ ))
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(13),
	cin => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~18\,
	sharein => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~19\,
	sumout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~21_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~22\,
	shareout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~23\);

-- Location: MLABCELL_X4_Y2_N39
\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\ = SUM(( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(14) ) + ( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~23\ ) + ( 
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~22\ ))
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ = CARRY(( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(14) ) + ( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~23\ ) + ( 
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~22\ ))
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ = SHARE(\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(14),
	cin => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~22\,
	sharein => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~23\,
	sumout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~10\,
	shareout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~11\);

-- Location: MLABCELL_X4_Y2_N42
\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(15) ) + ( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ ) + ( 
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ ))
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(15) ) + ( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~11\ ) + ( 
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~10\ ))
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(15),
	cin => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~10\,
	sharein => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~11\,
	sumout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\,
	shareout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: MLABCELL_X4_Y2_N45
\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ = SUM(( VCC ) + ( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ ) + ( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\,
	sharein => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	sumout => \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\);

-- Location: MLABCELL_X4_Y2_N54
\S|Div0|auto_generated|divider|divider|StageOut[27]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[27]~46_combout\ = ( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~9_sumout\ & ( !\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[3]~9_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[27]~46_combout\);

-- Location: MLABCELL_X4_Y2_N3
\S|Div0|auto_generated|divider|divider|StageOut[27]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[27]~45_combout\ = (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(14) & \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(14),
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[27]~45_combout\);

-- Location: MLABCELL_X4_Y2_N48
\S|Div0|auto_generated|divider|divider|StageOut[25]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\ = ( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~17_sumout\ & ( !\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[1]~17_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\);

-- Location: MLABCELL_X4_Y2_N51
\S|Div0|auto_generated|divider|divider|StageOut[25]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[25]~37_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(12) & ( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(12),
	combout => \S|Div0|auto_generated|divider|divider|StageOut[25]~37_combout\);

-- Location: MLABCELL_X4_Y2_N6
\S|Div0|auto_generated|divider|divider|op_10~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_10~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Div0|auto_generated|divider|divider|op_10~18_cout\);

-- Location: MLABCELL_X4_Y2_N9
\S|Div0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(10) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_10~18_cout\ ))
-- \S|Div0|auto_generated|divider|divider|op_10~10\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(10) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_10~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(10),
	cin => \S|Div0|auto_generated|divider|divider|op_10~18_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_10~10\);

-- Location: MLABCELL_X4_Y2_N12
\S|Div0|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( VCC ) + ( (!\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~13_sumout\))) # 
-- (\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(11))) ) + ( \S|Div0|auto_generated|divider|divider|op_10~10\ ))
-- \S|Div0|auto_generated|divider|divider|op_10~22\ = CARRY(( VCC ) + ( (!\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~13_sumout\))) # 
-- (\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(11))) ) + ( \S|Div0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(11),
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~13_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_10~10\,
	sumout => \S|Div0|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_10~22\);

-- Location: MLABCELL_X4_Y2_N15
\S|Div0|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( (\S|Div0|auto_generated|divider|divider|StageOut[25]~37_combout\) # (\S|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\) ) + ( GND ) + ( 
-- \S|Div0|auto_generated|divider|divider|op_10~22\ ))
-- \S|Div0|auto_generated|divider|divider|op_10~26\ = CARRY(( (\S|Div0|auto_generated|divider|divider|StageOut[25]~37_combout\) # (\S|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\) ) + ( GND ) + ( 
-- \S|Div0|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~36_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~37_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_10~22\,
	sumout => \S|Div0|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_10~26\);

-- Location: MLABCELL_X4_Y2_N18
\S|Div0|auto_generated|divider|divider|op_10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_10~29_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~21_sumout\))) # 
-- (\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(13))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_10~26\ ))
-- \S|Div0|auto_generated|divider|divider|op_10~30\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~21_sumout\))) # 
-- (\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(13))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(13),
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~21_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_10~26\,
	sumout => \S|Div0|auto_generated|divider|divider|op_10~29_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_10~30\);

-- Location: MLABCELL_X4_Y2_N21
\S|Div0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (\S|Div0|auto_generated|divider|divider|StageOut[27]~45_combout\) # (\S|Div0|auto_generated|divider|divider|StageOut[27]~46_combout\) ) + ( GND ) + ( 
-- \S|Div0|auto_generated|divider|divider|op_10~30\ ))
-- \S|Div0|auto_generated|divider|divider|op_10~14\ = CARRY(( (\S|Div0|auto_generated|divider|divider|StageOut[27]~45_combout\) # (\S|Div0|auto_generated|divider|divider|StageOut[27]~46_combout\) ) + ( GND ) + ( 
-- \S|Div0|auto_generated|divider|divider|op_10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~46_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~45_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_10~30\,
	sumout => \S|Div0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_10~14\);

-- Location: MLABCELL_X4_Y2_N24
\S|Div0|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~5_sumout\))) # 
-- (\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(15))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(15),
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[4]~5_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_10~14\,
	cout => \S|Div0|auto_generated|divider|divider|op_10~6_cout\);

-- Location: MLABCELL_X4_Y2_N27
\S|Div0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Div0|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: MLABCELL_X4_Y2_N57
\S|Div0|auto_generated|divider|divider|StageOut[26]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\ = (!\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[2]~21_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\);

-- Location: LABCELL_X5_Y2_N54
\S|Div0|auto_generated|divider|divider|StageOut[26]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[26]~43_combout\ = ( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(13),
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[26]~43_combout\);

-- Location: MLABCELL_X4_Y2_N0
\S|Div0|auto_generated|divider|divider|StageOut[25]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[25]~38_combout\ = ( \S|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\ ) # ( !\S|Div0|auto_generated|divider|divider|StageOut[25]~36_combout\ & ( 
-- \S|Div0|auto_generated|divider|divider|StageOut[25]~37_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~37_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~36_combout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[25]~38_combout\);

-- Location: LABCELL_X5_Y2_N9
\S|Div0|auto_generated|divider|divider|StageOut[24]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[24]~30_combout\ = ( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~13_sumout\ & ( (!\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\) # 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(11)) ) ) # ( !\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~13_sumout\ & ( (\S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ & 
-- \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(11),
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[0]~13_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[24]~30_combout\);

-- Location: LABCELL_X5_Y2_N24
\S|Div0|auto_generated|divider|divider|op_11~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_11~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Div0|auto_generated|divider|divider|op_11~18_cout\);

-- Location: LABCELL_X5_Y2_N27
\S|Div0|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(9) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_11~18_cout\ ))
-- \S|Div0|auto_generated|divider|divider|op_11~6\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(9) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_11~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(9),
	cin => \S|Div0|auto_generated|divider|divider|op_11~18_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_11~6\);

-- Location: LABCELL_X5_Y2_N30
\S|Div0|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_10~9_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(10))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_11~6\ ))
-- \S|Div0|auto_generated|divider|divider|op_11~10\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_10~9_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(10))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(10),
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_11~6\,
	sumout => \S|Div0|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X5_Y2_N33
\S|Div0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_10~21_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[24]~30_combout\)) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_11~10\ ))
-- \S|Div0|auto_generated|divider|divider|op_11~22\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_10~21_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[24]~30_combout\)) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~30_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_11~10\,
	sumout => \S|Div0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X5_Y2_N36
\S|Div0|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_10~25_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[25]~38_combout\)) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_11~22\ ))
-- \S|Div0|auto_generated|divider|divider|op_11~26\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_10~25_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[25]~38_combout\)) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~38_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_11~22\,
	sumout => \S|Div0|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X5_Y2_N39
\S|Div0|auto_generated|divider|divider|op_11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_11~29_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\S|Div0|auto_generated|divider|divider|op_10~29_sumout\)))) # (\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[26]~43_combout\)) # (\S|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\))) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_11~26\ ))
-- \S|Div0|auto_generated|divider|divider|op_11~30\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\S|Div0|auto_generated|divider|divider|op_10~29_sumout\)))) # (\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[26]~43_combout\)) # (\S|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\))) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~42_combout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~43_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_11~26\,
	sumout => \S|Div0|auto_generated|divider|divider|op_11~29_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_11~30\);

-- Location: LABCELL_X5_Y2_N3
\S|Div0|auto_generated|divider|divider|StageOut[33]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[33]~41_combout\ = ( !\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|op_10~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[33]~41_combout\);

-- Location: LABCELL_X5_Y2_N42
\S|Div0|auto_generated|divider|divider|op_11~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_11~14_cout\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\S|Div0|auto_generated|divider|divider|op_10~13_sumout\)))) # (\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[27]~45_combout\)) # (\S|Div0|auto_generated|divider|divider|StageOut[27]~46_combout\))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~46_combout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[27]~45_combout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_11~30\,
	cout => \S|Div0|auto_generated|divider|divider|op_11~14_cout\);

-- Location: LABCELL_X5_Y2_N45
\S|Div0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_11~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Div0|auto_generated|divider|divider|op_11~14_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X5_Y2_N57
\S|Div0|auto_generated|divider|divider|StageOut[33]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[33]~44_combout\ = (\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|StageOut[26]~42_combout\) # 
-- (\S|Div0|auto_generated|divider|divider|StageOut[26]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~43_combout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[26]~42_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[33]~44_combout\);

-- Location: LABCELL_X5_Y2_N48
\S|Div0|auto_generated|divider|divider|StageOut[32]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[32]~35_combout\ = ( !\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|op_10~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	datae => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[32]~35_combout\);

-- Location: LABCELL_X5_Y2_N21
\S|Div0|auto_generated|divider|divider|StageOut[32]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[32]~39_combout\ = ( \S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|StageOut[25]~38_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~38_combout\,
	datae => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[32]~39_combout\);

-- Location: LABCELL_X5_Y2_N6
\S|Div0|auto_generated|divider|divider|StageOut[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[31]~31_combout\ = ( \S|Div0|auto_generated|divider|divider|StageOut[24]~30_combout\ & ( (\S|Div0|auto_generated|divider|divider|op_10~21_sumout\) # (\S|Div0|auto_generated|divider|divider|op_10~1_sumout\) ) 
-- ) # ( !\S|Div0|auto_generated|divider|divider|StageOut[24]~30_combout\ & ( (!\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & \S|Div0|auto_generated|divider|divider|op_10~21_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~30_combout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[31]~31_combout\);

-- Location: LABCELL_X5_Y2_N15
\S|Div0|auto_generated|divider|divider|StageOut[30]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[30]~20_combout\ = (!\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\S|Div0|auto_generated|divider|divider|op_10~9_sumout\)) # (\S|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(10))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(10),
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[30]~20_combout\);

-- Location: LABCELL_X6_Y2_N30
\S|Div0|auto_generated|divider|divider|op_12~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_12~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Div0|auto_generated|divider|divider|op_12~22_cout\);

-- Location: LABCELL_X6_Y2_N33
\S|Div0|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(8) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_12~22_cout\ ))
-- \S|Div0|auto_generated|divider|divider|op_12~6\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(8) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_12~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(8),
	cin => \S|Div0|auto_generated|divider|divider|op_12~22_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X6_Y2_N36
\S|Div0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_11~5_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(9))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_12~6\ ))
-- \S|Div0|auto_generated|divider|divider|op_12~10\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_11~5_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(9))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(9),
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_12~6\,
	sumout => \S|Div0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X6_Y2_N39
\S|Div0|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( GND ) + ( (!\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_11~9_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[30]~20_combout\)) ) + ( \S|Div0|auto_generated|divider|divider|op_12~10\ ))
-- \S|Div0|auto_generated|divider|divider|op_12~14\ = CARRY(( GND ) + ( (!\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_11~9_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[30]~20_combout\)) ) + ( \S|Div0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_12~10\,
	sumout => \S|Div0|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X6_Y2_N42
\S|Div0|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_11~21_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[31]~31_combout\)) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_12~14\ ))
-- \S|Div0|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_11~21_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[31]~31_combout\)) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~31_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_12~14\,
	sumout => \S|Div0|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X6_Y2_N45
\S|Div0|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\S|Div0|auto_generated|divider|divider|op_11~25_sumout\)))) # (\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[32]~39_combout\)) # (\S|Div0|auto_generated|divider|divider|StageOut[32]~35_combout\))) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_12~26\ ))
-- \S|Div0|auto_generated|divider|divider|op_12~30\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\S|Div0|auto_generated|divider|divider|op_11~25_sumout\)))) # (\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[32]~39_combout\)) # (\S|Div0|auto_generated|divider|divider|StageOut[32]~35_combout\))) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~35_combout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~39_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_12~26\,
	sumout => \S|Div0|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_12~30\);

-- Location: LABCELL_X6_Y2_N48
\S|Div0|auto_generated|divider|divider|op_12~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_12~18_cout\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\S|Div0|auto_generated|divider|divider|op_11~29_sumout\)) # (\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[33]~44_combout\) # (\S|Div0|auto_generated|divider|divider|StageOut[33]~41_combout\)))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~41_combout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~44_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_12~30\,
	cout => \S|Div0|auto_generated|divider|divider|op_12~18_cout\);

-- Location: LABCELL_X6_Y2_N51
\S|Div0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_12~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Div0|auto_generated|divider|divider|op_12~18_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X6_Y2_N15
\S|Div0|auto_generated|divider|divider|StageOut[36]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[36]~14_combout\ = ( \S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(9) ) ) # ( 
-- !\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|op_11~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(9),
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[36]~14_combout\);

-- Location: LABCELL_X7_Y2_N24
\S|Div0|auto_generated|divider|divider|op_13~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_13~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Div0|auto_generated|divider|divider|op_13~26_cout\);

-- Location: LABCELL_X7_Y2_N27
\S|Div0|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(7) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_13~26_cout\ ))
-- \S|Div0|auto_generated|divider|divider|op_13~6\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(7) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_13~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(7),
	cin => \S|Div0|auto_generated|divider|divider|op_13~26_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X7_Y2_N30
\S|Div0|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_12~5_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(8))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_13~6\ ))
-- \S|Div0|auto_generated|divider|divider|op_13~10\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_12~5_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(8))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(8),
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_13~6\,
	sumout => \S|Div0|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X7_Y2_N33
\S|Div0|auto_generated|divider|divider|op_13~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_13~13_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_12~9_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[36]~14_combout\)) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_13~10\ ))
-- \S|Div0|auto_generated|divider|divider|op_13~14\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_12~9_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[36]~14_combout\)) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_13~10\,
	sumout => \S|Div0|auto_generated|divider|divider|op_13~13_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_13~14\);

-- Location: LABCELL_X6_Y2_N24
\S|Div0|auto_generated|divider|divider|StageOut[39]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[39]~34_combout\ = ( \S|Div0|auto_generated|divider|divider|op_11~25_sumout\ & ( !\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[39]~34_combout\);

-- Location: LABCELL_X6_Y2_N21
\S|Div0|auto_generated|divider|divider|StageOut[39]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[39]~40_combout\ = ( \S|Div0|auto_generated|divider|divider|StageOut[32]~39_combout\ & ( \S|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) ) # ( 
-- !\S|Div0|auto_generated|divider|divider|StageOut[32]~39_combout\ & ( \S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|StageOut[32]~35_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~35_combout\,
	datae => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~39_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[39]~40_combout\);

-- Location: LABCELL_X6_Y2_N3
\S|Div0|auto_generated|divider|divider|StageOut[38]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[38]~29_combout\ = ( !\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|op_11~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[38]~29_combout\);

-- Location: LABCELL_X5_Y2_N12
\S|Div0|auto_generated|divider|divider|StageOut[38]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[38]~32_combout\ = ( \S|Div0|auto_generated|divider|divider|StageOut[31]~31_combout\ & ( \S|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~31_combout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[38]~32_combout\);

-- Location: LABCELL_X6_Y2_N0
\S|Div0|auto_generated|divider|divider|StageOut[37]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[37]~21_combout\ = ( \S|Div0|auto_generated|divider|divider|StageOut[30]~20_combout\ & ( (\S|Div0|auto_generated|divider|divider|op_11~9_sumout\) # (\S|Div0|auto_generated|divider|divider|op_11~1_sumout\) ) ) 
-- # ( !\S|Div0|auto_generated|divider|divider|StageOut[30]~20_combout\ & ( (!\S|Div0|auto_generated|divider|divider|op_11~1_sumout\ & \S|Div0|auto_generated|divider|divider|op_11~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~20_combout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[37]~21_combout\);

-- Location: LABCELL_X7_Y2_N36
\S|Div0|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( VCC ) + ( (!\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_12~13_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[37]~21_combout\)) ) + ( \S|Div0|auto_generated|divider|divider|op_13~14\ ))
-- \S|Div0|auto_generated|divider|divider|op_13~18\ = CARRY(( VCC ) + ( (!\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_12~13_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[37]~21_combout\)) ) + ( \S|Div0|auto_generated|divider|divider|op_13~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~21_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_13~14\,
	sumout => \S|Div0|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_13~18\);

-- Location: LABCELL_X7_Y2_N39
\S|Div0|auto_generated|divider|divider|op_13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_13~29_sumout\ = SUM(( GND ) + ( (!\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\S|Div0|auto_generated|divider|divider|op_12~25_sumout\)) # (\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[38]~32_combout\) # (\S|Div0|auto_generated|divider|divider|StageOut[38]~29_combout\)))) ) + ( \S|Div0|auto_generated|divider|divider|op_13~18\ ))
-- \S|Div0|auto_generated|divider|divider|op_13~30\ = CARRY(( GND ) + ( (!\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\S|Div0|auto_generated|divider|divider|op_12~25_sumout\)) # (\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[38]~32_combout\) # (\S|Div0|auto_generated|divider|divider|StageOut[38]~29_combout\)))) ) + ( \S|Div0|auto_generated|divider|divider|op_13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~29_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~32_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_13~18\,
	sumout => \S|Div0|auto_generated|divider|divider|op_13~29_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_13~30\);

-- Location: LABCELL_X7_Y2_N42
\S|Div0|auto_generated|divider|divider|op_13~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_13~22_cout\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\S|Div0|auto_generated|divider|divider|op_12~29_sumout\)) # (\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[39]~40_combout\) # (\S|Div0|auto_generated|divider|divider|StageOut[39]~34_combout\)))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~34_combout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[39]~40_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_13~30\,
	cout => \S|Div0|auto_generated|divider|divider|op_13~22_cout\);

-- Location: LABCELL_X7_Y2_N45
\S|Div0|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_13~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Div0|auto_generated|divider|divider|op_13~22_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: MLABCELL_X9_Y2_N51
\S|Div0|auto_generated|divider|divider|StageOut[50]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[50]~13_combout\ = ( \S|Div0|auto_generated|divider|divider|op_13~13_sumout\ & ( !\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[50]~13_combout\);

-- Location: LABCELL_X7_Y2_N54
\S|Div0|auto_generated|divider|divider|StageOut[45]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[45]~28_combout\ = ( \S|Div0|auto_generated|divider|divider|op_12~25_sumout\ & ( !\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[45]~28_combout\);

-- Location: LABCELL_X7_Y2_N51
\S|Div0|auto_generated|divider|divider|StageOut[45]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[45]~33_combout\ = ( \S|Div0|auto_generated|divider|divider|StageOut[38]~29_combout\ & ( \S|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) ) # ( 
-- !\S|Div0|auto_generated|divider|divider|StageOut[38]~29_combout\ & ( (\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & \S|Div0|auto_generated|divider|divider|StageOut[38]~32_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~32_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[38]~29_combout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[45]~33_combout\);

-- Location: LABCELL_X6_Y2_N57
\S|Div0|auto_generated|divider|divider|StageOut[44]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\ = ( \S|Div0|auto_generated|divider|divider|op_12~13_sumout\ & ( !\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\);

-- Location: LABCELL_X6_Y2_N6
\S|Div0|auto_generated|divider|divider|StageOut[44]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[44]~22_combout\ = ( \S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|StageOut[37]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[37]~21_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[44]~22_combout\);

-- Location: LABCELL_X6_Y2_N54
\S|Div0|auto_generated|divider|divider|StageOut[43]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[43]~15_combout\ = ( \S|Div0|auto_generated|divider|divider|StageOut[36]~14_combout\ & ( (\S|Div0|auto_generated|divider|divider|op_12~9_sumout\) # (\S|Div0|auto_generated|divider|divider|op_12~1_sumout\) ) ) 
-- # ( !\S|Div0|auto_generated|divider|divider|StageOut[36]~14_combout\ & ( (!\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & \S|Div0|auto_generated|divider|divider|op_12~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[36]~14_combout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[43]~15_combout\);

-- Location: LABCELL_X7_Y2_N48
\S|Div0|auto_generated|divider|divider|StageOut[42]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[42]~8_combout\ = ( \S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(8) ) ) # ( 
-- !\S|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|op_12~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(8),
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[42]~8_combout\);

-- Location: LABCELL_X7_Y2_N0
\S|Div0|auto_generated|divider|divider|op_14~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_14~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Div0|auto_generated|divider|divider|op_14~30_cout\);

-- Location: LABCELL_X7_Y2_N3
\S|Div0|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(6) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_14~30_cout\ ))
-- \S|Div0|auto_generated|divider|divider|op_14~26\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(6) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_14~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(6),
	cin => \S|Div0|auto_generated|divider|divider|op_14~30_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X7_Y2_N6
\S|Div0|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_13~5_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(7))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_14~26\ ))
-- \S|Div0|auto_generated|divider|divider|op_14~6\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_13~5_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(7))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(7),
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_14~26\,
	sumout => \S|Div0|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X7_Y2_N9
\S|Div0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_13~9_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[42]~8_combout\)) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_14~6\ ))
-- \S|Div0|auto_generated|divider|divider|op_14~10\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_13~9_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[42]~8_combout\)) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~8_combout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_14~6\,
	sumout => \S|Div0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X7_Y2_N12
\S|Div0|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( VCC ) + ( (!\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_13~13_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[43]~15_combout\)) ) + ( \S|Div0|auto_generated|divider|divider|op_14~10\ ))
-- \S|Div0|auto_generated|divider|divider|op_14~14\ = CARRY(( VCC ) + ( (!\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_13~13_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[43]~15_combout\)) ) + ( \S|Div0|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~15_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~13_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_14~10\,
	sumout => \S|Div0|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X7_Y2_N15
\S|Div0|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\S|Div0|auto_generated|divider|divider|op_13~17_sumout\)) # (\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[44]~22_combout\) # (\S|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\)))) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_14~14\ ))
-- \S|Div0|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (\S|Div0|auto_generated|divider|divider|op_13~17_sumout\)) # (\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[44]~22_combout\) # (\S|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\)))) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~19_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~22_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_14~14\,
	sumout => \S|Div0|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X7_Y2_N18
\S|Div0|auto_generated|divider|divider|op_14~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_14~22_cout\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & (((\S|Div0|auto_generated|divider|divider|op_13~29_sumout\)))) # (\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[45]~33_combout\)) # (\S|Div0|auto_generated|divider|divider|StageOut[45]~28_combout\))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~28_combout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~33_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_14~18\,
	cout => \S|Div0|auto_generated|divider|divider|op_14~22_cout\);

-- Location: LABCELL_X7_Y2_N21
\S|Div0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_14~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Div0|auto_generated|divider|divider|op_14~22_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X6_Y2_N12
\S|Div0|auto_generated|divider|divider|StageOut[50]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\ = ( \S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|StageOut[43]~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~15_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\);

-- Location: MLABCELL_X9_Y2_N45
\S|Div0|auto_generated|divider|divider|StageOut[49]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[49]~9_combout\ = ( \S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|StageOut[42]~8_combout\ ) ) # ( !\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- ( \S|Div0|auto_generated|divider|divider|op_13~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~8_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[49]~9_combout\);

-- Location: MLABCELL_X9_Y2_N33
\S|Div0|auto_generated|divider|divider|StageOut[48]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[48]~2_combout\ = ( \S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(7) ) ) # ( 
-- !\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|op_13~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(7),
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[48]~2_combout\);

-- Location: LABCELL_X10_Y2_N36
\S|Div0|auto_generated|divider|divider|op_3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_3~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Div0|auto_generated|divider|divider|op_3~30_cout\);

-- Location: LABCELL_X10_Y2_N39
\S|Div0|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(5) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_3~30_cout\ ))
-- \S|Div0|auto_generated|divider|divider|op_3~26\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(5) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_3~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(5),
	cin => \S|Div0|auto_generated|divider|divider|op_3~30_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X10_Y2_N42
\S|Div0|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_14~25_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(6))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_3~26\ ))
-- \S|Div0|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_14~25_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(6))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(6),
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_3~26\,
	sumout => \S|Div0|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X10_Y2_N45
\S|Div0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_14~5_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[48]~2_combout\)) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_3~22\ ))
-- \S|Div0|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_14~5_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[48]~2_combout\)) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~2_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_3~22\,
	sumout => \S|Div0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X10_Y2_N48
\S|Div0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_14~9_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[49]~9_combout\)) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_3~10\ ))
-- \S|Div0|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_14~9_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[49]~9_combout\)) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~9_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_3~10\,
	sumout => \S|Div0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X10_Y2_N51
\S|Div0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\S|Div0|auto_generated|divider|divider|op_14~13_sumout\)))) # (\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\)) # (\S|Div0|auto_generated|divider|divider|StageOut[50]~13_combout\))) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_3~14\ ))
-- \S|Div0|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\S|Div0|auto_generated|divider|divider|op_14~13_sumout\)))) # (\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\)) # (\S|Div0|auto_generated|divider|divider|StageOut[50]~13_combout\))) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~13_combout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_3~14\,
	sumout => \S|Div0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_3~18\);

-- Location: MLABCELL_X9_Y2_N36
\S|Div0|auto_generated|divider|divider|StageOut[51]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[51]~18_combout\ = ( !\S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|op_13~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[51]~18_combout\);

-- Location: LABCELL_X6_Y2_N9
\S|Div0|auto_generated|divider|divider|StageOut[51]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[51]~23_combout\ = ( \S|Div0|auto_generated|divider|divider|op_13~1_sumout\ & ( (\S|Div0|auto_generated|divider|divider|StageOut[44]~19_combout\) # 
-- (\S|Div0|auto_generated|divider|divider|StageOut[44]~22_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~22_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~19_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[51]~23_combout\);

-- Location: LABCELL_X10_Y2_N54
\S|Div0|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & (((\S|Div0|auto_generated|divider|divider|op_14~17_sumout\)))) # (\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[51]~23_combout\)) # (\S|Div0|auto_generated|divider|divider|StageOut[51]~18_combout\))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~18_combout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[51]~23_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_3~18\,
	cout => \S|Div0|auto_generated|divider|divider|op_3~6_cout\);

-- Location: LABCELL_X10_Y2_N57
\S|Div0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Div0|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X10_Y2_N33
\S|Div0|auto_generated|divider|divider|StageOut[57]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[57]~12_combout\ = ( \S|Div0|auto_generated|divider|divider|op_14~13_sumout\ & ( !\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[57]~12_combout\);

-- Location: MLABCELL_X9_Y2_N6
\S|Div0|auto_generated|divider|divider|StageOut[57]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[57]~17_combout\ = ( \S|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\ & ( \S|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( 
-- !\S|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\ & ( \S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|StageOut[50]~13_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~13_combout\,
	datae => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[57]~17_combout\);

-- Location: MLABCELL_X9_Y2_N24
\S|Div0|auto_generated|divider|divider|StageOut[56]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[56]~7_combout\ = ( !\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|op_14~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[56]~7_combout\);

-- Location: MLABCELL_X9_Y2_N42
\S|Div0|auto_generated|divider|divider|StageOut[56]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[56]~10_combout\ = ( \S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|StageOut[49]~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[49]~9_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[56]~10_combout\);

-- Location: MLABCELL_X9_Y2_N12
\S|Div0|auto_generated|divider|divider|StageOut[55]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[55]~3_combout\ = ( \S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|StageOut[48]~2_combout\ ) ) # ( !\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & 
-- ( \S|Div0|auto_generated|divider|divider|op_14~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~2_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[55]~3_combout\);

-- Location: LABCELL_X10_Y2_N30
\S|Div0|auto_generated|divider|divider|StageOut[54]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[54]~25_combout\ = ( \S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(6) ) ) # ( 
-- !\S|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|op_14~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(6),
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[54]~25_combout\);

-- Location: LABCELL_X10_Y2_N0
\S|Div0|auto_generated|divider|divider|op_4~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_4~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Div0|auto_generated|divider|divider|op_4~30_cout\);

-- Location: LABCELL_X10_Y2_N3
\S|Div0|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(4) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_4~30_cout\ ))
-- \S|Div0|auto_generated|divider|divider|op_4~26\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(4) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_4~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(4),
	cin => \S|Div0|auto_generated|divider|divider|op_4~30_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_4~26\);

-- Location: LABCELL_X10_Y2_N6
\S|Div0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( VCC ) + ( (!\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_3~25_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(5))) ) + ( \S|Div0|auto_generated|divider|divider|op_4~26\ ))
-- \S|Div0|auto_generated|divider|divider|op_4~22\ = CARRY(( VCC ) + ( (!\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_3~25_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(5))) ) + ( \S|Div0|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(5),
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_4~26\,
	sumout => \S|Div0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X10_Y2_N9
\S|Div0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_3~21_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[54]~25_combout\)) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_4~22\ ))
-- \S|Div0|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_3~21_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[54]~25_combout\)) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~25_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_4~22\,
	sumout => \S|Div0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X10_Y2_N12
\S|Div0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_3~9_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[55]~3_combout\)) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_4~18\ ))
-- \S|Div0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_3~9_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[55]~3_combout\)) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~3_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_4~18\,
	sumout => \S|Div0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X10_Y2_N15
\S|Div0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\S|Div0|auto_generated|divider|divider|op_3~13_sumout\)) # (\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[56]~10_combout\) # (\S|Div0|auto_generated|divider|divider|StageOut[56]~7_combout\)))) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_4~10\ ))
-- \S|Div0|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\S|Div0|auto_generated|divider|divider|op_3~13_sumout\)) # (\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[56]~10_combout\) # (\S|Div0|auto_generated|divider|divider|StageOut[56]~7_combout\)))) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~7_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~10_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_4~10\,
	sumout => \S|Div0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X10_Y2_N18
\S|Div0|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\S|Div0|auto_generated|divider|divider|op_3~17_sumout\)) # (\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[57]~17_combout\) # (\S|Div0|auto_generated|divider|divider|StageOut[57]~12_combout\)))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~12_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[57]~17_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_4~14\,
	cout => \S|Div0|auto_generated|divider|divider|op_4~6_cout\);

-- Location: LABCELL_X10_Y2_N21
\S|Div0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Div0|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X12_Y2_N48
\S|Div0|auto_generated|divider|divider|StageOut[69]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[69]~0_combout\ = ( \S|Div0|auto_generated|divider|divider|op_4~9_sumout\ & ( !\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[69]~0_combout\);

-- Location: LABCELL_X10_Y2_N24
\S|Div0|auto_generated|divider|divider|StageOut[63]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[63]~6_combout\ = ( \S|Div0|auto_generated|divider|divider|op_3~13_sumout\ & ( !\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[63]~6_combout\);

-- Location: MLABCELL_X9_Y2_N27
\S|Div0|auto_generated|divider|divider|StageOut[63]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[63]~11_combout\ = ( \S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\S|Div0|auto_generated|divider|divider|StageOut[56]~10_combout\) # 
-- (\S|Div0|auto_generated|divider|divider|StageOut[56]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~7_combout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[56]~10_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[63]~11_combout\);

-- Location: MLABCELL_X9_Y2_N3
\S|Div0|auto_generated|divider|divider|StageOut[62]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[62]~1_combout\ = ( !\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|op_3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[62]~1_combout\);

-- Location: MLABCELL_X9_Y2_N30
\S|Div0|auto_generated|divider|divider|StageOut[62]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[62]~4_combout\ = ( \S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|StageOut[55]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[55]~3_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[62]~4_combout\);

-- Location: MLABCELL_X9_Y2_N21
\S|Div0|auto_generated|divider|divider|StageOut[61]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[61]~26_combout\ = ( \S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|StageOut[54]~25_combout\ ) ) # ( !\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ( \S|Div0|auto_generated|divider|divider|op_3~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[54]~25_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[61]~26_combout\);

-- Location: LABCELL_X10_Y2_N27
\S|Div0|auto_generated|divider|divider|StageOut[60]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[60]~47_combout\ = ( \S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(5) ) ) # ( 
-- !\S|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|op_3~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(5),
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[60]~47_combout\);

-- Location: LABCELL_X12_Y2_N24
\S|Div0|auto_generated|divider|divider|op_5~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_5~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Div0|auto_generated|divider|divider|op_5~30_cout\);

-- Location: LABCELL_X12_Y2_N27
\S|Div0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(3) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_5~30_cout\ ))
-- \S|Div0|auto_generated|divider|divider|op_5~26\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(3) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_5~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(3),
	cin => \S|Div0|auto_generated|divider|divider|op_5~30_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X12_Y2_N30
\S|Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( VCC ) + ( (!\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_4~25_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(4))) ) + ( \S|Div0|auto_generated|divider|divider|op_5~26\ ))
-- \S|Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( VCC ) + ( (!\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_4~25_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(4))) ) + ( \S|Div0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(4),
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_5~26\,
	sumout => \S|Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X12_Y2_N33
\S|Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_4~21_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[60]~47_combout\)) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_5~22\ ))
-- \S|Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_4~21_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[60]~47_combout\)) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~47_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \S|Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X12_Y2_N36
\S|Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_4~17_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[61]~26_combout\)) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_5~18\ ))
-- \S|Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_4~17_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[61]~26_combout\)) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \S|Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X12_Y2_N39
\S|Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\S|Div0|auto_generated|divider|divider|op_4~9_sumout\)))) # (\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[62]~4_combout\)) # (\S|Div0|auto_generated|divider|divider|StageOut[62]~1_combout\))) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_5~14\ ))
-- \S|Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\S|Div0|auto_generated|divider|divider|op_4~9_sumout\)))) # (\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[62]~4_combout\)) # (\S|Div0|auto_generated|divider|divider|StageOut[62]~1_combout\))) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~1_combout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~4_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \S|Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \S|Div0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X12_Y2_N42
\S|Div0|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\S|Div0|auto_generated|divider|divider|op_4~13_sumout\)) # (\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[63]~11_combout\) # (\S|Div0|auto_generated|divider|divider|StageOut[63]~6_combout\)))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~6_combout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[63]~11_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_5~10\,
	cout => \S|Div0|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X12_Y2_N45
\S|Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Div0|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: MLABCELL_X9_Y2_N57
\S|Div0|auto_generated|divider|divider|StageOut[69]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[69]~5_combout\ = ( \S|Div0|auto_generated|divider|divider|StageOut[62]~1_combout\ & ( \S|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( 
-- !\S|Div0|auto_generated|divider|divider|StageOut[62]~1_combout\ & ( \S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|StageOut[62]~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~4_combout\,
	datae => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[62]~1_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[69]~5_combout\);

-- Location: LABCELL_X12_Y2_N51
\S|Div0|auto_generated|divider|divider|StageOut[68]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[68]~24_combout\ = (!\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & \S|Div0|auto_generated|divider|divider|op_4~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[68]~24_combout\);

-- Location: MLABCELL_X9_Y2_N18
\S|Div0|auto_generated|divider|divider|StageOut[68]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[68]~27_combout\ = ( \S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \S|Div0|auto_generated|divider|divider|StageOut[61]~26_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[61]~26_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[68]~27_combout\);

-- Location: LABCELL_X12_Y2_N57
\S|Div0|auto_generated|divider|divider|StageOut[67]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[67]~48_combout\ = ( \S|Div0|auto_generated|divider|divider|op_4~21_sumout\ & ( (!\S|Div0|auto_generated|divider|divider|op_4~1_sumout\) # (\S|Div0|auto_generated|divider|divider|StageOut[60]~47_combout\) ) ) 
-- # ( !\S|Div0|auto_generated|divider|divider|op_4~21_sumout\ & ( (\S|Div0|auto_generated|divider|divider|op_4~1_sumout\ & \S|Div0|auto_generated|divider|divider|StageOut[60]~47_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[60]~47_combout\,
	dataf => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \S|Div0|auto_generated|divider|divider|StageOut[67]~48_combout\);

-- Location: LABCELL_X12_Y2_N54
\S|Div0|auto_generated|divider|divider|StageOut[66]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|StageOut[66]~49_combout\ = ( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(4) & ( (\S|Div0|auto_generated|divider|divider|op_4~1_sumout\) # (\S|Div0|auto_generated|divider|divider|op_4~25_sumout\) 
-- ) ) # ( !\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(4) & ( (\S|Div0|auto_generated|divider|divider|op_4~25_sumout\ & !\S|Div0|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(4),
	combout => \S|Div0|auto_generated|divider|divider|StageOut[66]~49_combout\);

-- Location: LABCELL_X12_Y2_N0
\S|Div0|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \S|Div0|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X12_Y2_N3
\S|Div0|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(2) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(2),
	cin => \S|Div0|auto_generated|divider|divider|op_6~30_cout\,
	cout => \S|Div0|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X12_Y2_N6
\S|Div0|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_5~25_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|q_b\(3))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|FIFO16x4096_inst|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(3),
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_6~26_cout\,
	cout => \S|Div0|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X12_Y2_N9
\S|Div0|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[66]~49_combout\)) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[66]~49_combout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_6~22_cout\,
	cout => \S|Div0|auto_generated|divider|divider|op_6~18_cout\);

-- Location: LABCELL_X12_Y2_N12
\S|Div0|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Div0|auto_generated|divider|divider|op_5~17_sumout\))) # (\S|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Div0|auto_generated|divider|divider|StageOut[67]~48_combout\)) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[67]~48_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \S|Div0|auto_generated|divider|divider|op_6~18_cout\,
	cout => \S|Div0|auto_generated|divider|divider|op_6~14_cout\);

-- Location: LABCELL_X12_Y2_N15
\S|Div0|auto_generated|divider|divider|op_6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_6~10_cout\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\S|Div0|auto_generated|divider|divider|op_5~13_sumout\)) # (\S|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[68]~27_combout\) # (\S|Div0|auto_generated|divider|divider|StageOut[68]~24_combout\)))) ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~24_combout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[68]~27_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_6~14_cout\,
	cout => \S|Div0|auto_generated|divider|divider|op_6~10_cout\);

-- Location: LABCELL_X12_Y2_N18
\S|Div0|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\S|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Div0|auto_generated|divider|divider|op_5~9_sumout\)))) # (\S|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Div0|auto_generated|divider|divider|StageOut[69]~5_combout\)) # (\S|Div0|auto_generated|divider|divider|StageOut[69]~0_combout\))) ) + ( VCC ) + ( \S|Div0|auto_generated|divider|divider|op_6~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~0_combout\,
	datab => \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_StageOut[69]~5_combout\,
	cin => \S|Div0|auto_generated|divider|divider|op_6~10_cout\,
	cout => \S|Div0|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X12_Y2_N21
\S|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Div0|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Div0|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \S|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: FF_X12_Y2_N22
\S|PX_X[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Div0|auto_generated|divider|divider|op_6~1_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_X\(0));

-- Location: MLABCELL_X13_Y2_N0
\S|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add1~17_sumout\ = SUM(( \S|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \S|Add1~18\ = CARRY(( \S|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => GND,
	sumout => \S|Add1~17_sumout\,
	cout => \S|Add1~18\);

-- Location: MLABCELL_X13_Y2_N3
\S|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add1~25_sumout\ = SUM(( \S|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) + ( VCC ) + ( \S|Add1~18\ ))
-- \S|Add1~26\ = CARRY(( \S|Div0|auto_generated|divider|divider|op_13~1_sumout\ ) + ( VCC ) + ( \S|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	cin => \S|Add1~18\,
	sumout => \S|Add1~25_sumout\,
	cout => \S|Add1~26\);

-- Location: MLABCELL_X13_Y2_N6
\S|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add1~37_sumout\ = SUM(( \S|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \S|Add1~26\ ))
-- \S|Add1~38\ = CARRY(( \S|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( VCC ) + ( \S|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \S|Add1~26\,
	sumout => \S|Add1~37_sumout\,
	cout => \S|Add1~38\);

-- Location: MLABCELL_X13_Y2_N9
\S|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add1~41_sumout\ = SUM(( \S|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( \S|Add1~38\ ))
-- \S|Add1~42\ = CARRY(( \S|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( VCC ) + ( \S|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => \S|Add1~38\,
	sumout => \S|Add1~41_sumout\,
	cout => \S|Add1~42\);

-- Location: MLABCELL_X13_Y2_N12
\S|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add1~1_sumout\ = SUM(( \S|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \S|Add1~42\ ))
-- \S|Add1~2\ = CARRY(( \S|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \S|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \S|Add1~42\,
	sumout => \S|Add1~1_sumout\,
	cout => \S|Add1~2\);

-- Location: FF_X13_Y2_N14
\S|PX_X[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add1~1_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_X\(8));

-- Location: MLABCELL_X13_Y2_N48
\S|LCD|Selector52~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector52~5_combout\ = ( \S|LCD|state.s8~q\ & ( ((\S|LCD|state.s7~q\ & \S|PX_X\(8))) # (\S|PX_X\(0)) ) ) # ( !\S|LCD|state.s8~q\ & ( (\S|LCD|state.s7~q\ & \S|PX_X\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s7~q\,
	datac => \S|ALT_INV_PX_X\(0),
	datad => \S|ALT_INV_PX_X\(8),
	dataf => \S|LCD|ALT_INV_state.s8~q\,
	combout => \S|LCD|Selector52~5_combout\);

-- Location: LABCELL_X17_Y2_N30
\S|LCD|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Mux9~0_combout\ = ( \S|LCD|cnt\(1) & ( (!\S|LCD|cnt\(5) & (!\S|LCD|cnt\(0) & ((!\S|LCD|cnt\(3)) # (!\S|LCD|cnt\(2))))) # (\S|LCD|cnt\(5) & (((\S|LCD|cnt\(0) & \S|LCD|cnt\(2))) # (\S|LCD|cnt\(3)))) ) ) # ( !\S|LCD|cnt\(1) & ( (!\S|LCD|cnt\(0) & 
-- (!\S|LCD|cnt\(3) $ (((!\S|LCD|cnt\(2)) # (\S|LCD|cnt\(5)))))) # (\S|LCD|cnt\(0) & (\S|LCD|cnt\(3) & (!\S|LCD|cnt\(5) $ (!\S|LCD|cnt\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101110000110000010111000011010001011100100111000101110010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(0),
	datab => \S|LCD|ALT_INV_cnt\(5),
	datac => \S|LCD|ALT_INV_cnt\(3),
	datad => \S|LCD|ALT_INV_cnt\(2),
	dataf => \S|LCD|ALT_INV_cnt\(1),
	combout => \S|LCD|Mux9~0_combout\);

-- Location: LABCELL_X17_Y2_N36
\S|LCD|Selector52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector52~0_combout\ = ( \S|LCD|cnt\(0) & ( \S|LCD|cnt\(1) & ( (\S|LCD|cnt\(6) & (!\S|LCD|cnt\(5) & (!\S|LCD|cnt\(2) & !\S|LCD|cnt\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(6),
	datab => \S|LCD|ALT_INV_cnt\(5),
	datac => \S|LCD|ALT_INV_cnt\(2),
	datad => \S|LCD|ALT_INV_cnt\(3),
	datae => \S|LCD|ALT_INV_cnt\(0),
	dataf => \S|LCD|ALT_INV_cnt\(1),
	combout => \S|LCD|Selector52~0_combout\);

-- Location: LABCELL_X17_Y2_N33
\S|LCD|Selector52~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector52~1_combout\ = ( \S|LCD|cnt\(1) & ( (!\S|LCD|cnt\(3) & (((\S|LCD|cnt\(5))))) # (\S|LCD|cnt\(3) & ((!\S|LCD|cnt\(0) & (\S|LCD|cnt\(5) & \S|LCD|cnt\(2))) # (\S|LCD|cnt\(0) & ((!\S|LCD|cnt\(2)))))) ) ) # ( !\S|LCD|cnt\(1) & ( (!\S|LCD|cnt\(0) 
-- & (!\S|LCD|cnt\(5) & (!\S|LCD|cnt\(3) & \S|LCD|cnt\(2)))) # (\S|LCD|cnt\(0) & (((\S|LCD|cnt\(3) & !\S|LCD|cnt\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110000000000001011000000000110101001100100011010100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(0),
	datab => \S|LCD|ALT_INV_cnt\(5),
	datac => \S|LCD|ALT_INV_cnt\(3),
	datad => \S|LCD|ALT_INV_cnt\(2),
	dataf => \S|LCD|ALT_INV_cnt\(1),
	combout => \S|LCD|Selector52~1_combout\);

-- Location: LABCELL_X17_Y2_N6
\S|LCD|Selector52~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector52~2_combout\ = ( \S|LCD|cnt\(6) & ( \S|LCD|Selector52~1_combout\ & ( (!\S|LCD|cnt\(4) & (\S|LCD|state~33_combout\ & \S|LCD|Selector52~0_combout\)) ) ) ) # ( !\S|LCD|cnt\(6) & ( \S|LCD|Selector52~1_combout\ & ( (\S|LCD|state~33_combout\ & 
-- (((!\S|LCD|Mux9~0_combout\) # (\S|LCD|Selector52~0_combout\)) # (\S|LCD|cnt\(4)))) ) ) ) # ( \S|LCD|cnt\(6) & ( !\S|LCD|Selector52~1_combout\ & ( (!\S|LCD|cnt\(4) & (\S|LCD|state~33_combout\ & \S|LCD|Selector52~0_combout\)) ) ) ) # ( !\S|LCD|cnt\(6) & ( 
-- !\S|LCD|Selector52~1_combout\ & ( (!\S|LCD|cnt\(4) & (\S|LCD|state~33_combout\ & ((!\S|LCD|Mux9~0_combout\) # (\S|LCD|Selector52~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100010000000000010001000110001001100110000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(4),
	datab => \S|LCD|ALT_INV_state~33_combout\,
	datac => \S|LCD|ALT_INV_Mux9~0_combout\,
	datad => \S|LCD|ALT_INV_Selector52~0_combout\,
	datae => \S|LCD|ALT_INV_cnt\(6),
	dataf => \S|LCD|ALT_INV_Selector52~1_combout\,
	combout => \S|LCD|Selector52~2_combout\);

-- Location: MLABCELL_X18_Y2_N15
\S|LCD|Selector52~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector52~6_combout\ = ( \S|LCD|LCD_D[0]~reg0_q\ & ( \S|LCD|Selector52~2_combout\ ) ) # ( !\S|LCD|LCD_D[0]~reg0_q\ & ( \S|LCD|Selector52~2_combout\ ) ) # ( \S|LCD|LCD_D[0]~reg0_q\ & ( !\S|LCD|Selector52~2_combout\ & ( 
-- (!\S|LCD|Selector52~3_combout\) # ((!\S|LCD|Selector52~4_combout\) # ((!\S|LCD|Selector42~0_combout\) # (\S|LCD|Selector52~5_combout\))) ) ) ) # ( !\S|LCD|LCD_D[0]~reg0_q\ & ( !\S|LCD|Selector52~2_combout\ & ( (!\S|LCD|Selector52~3_combout\) # 
-- ((!\S|LCD|Selector52~4_combout\) # (\S|LCD|Selector52~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011111111111111101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_Selector52~3_combout\,
	datab => \S|LCD|ALT_INV_Selector52~4_combout\,
	datac => \S|LCD|ALT_INV_Selector42~0_combout\,
	datad => \S|LCD|ALT_INV_Selector52~5_combout\,
	datae => \S|LCD|ALT_INV_LCD_D[0]~reg0_q\,
	dataf => \S|LCD|ALT_INV_Selector52~2_combout\,
	combout => \S|LCD|Selector52~6_combout\);

-- Location: FF_X18_Y2_N16
\S|LCD|LCD_D[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector52~6_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_D[0]~reg0_q\);

-- Location: FF_X12_Y2_N46
\S|PX_X[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Div0|auto_generated|divider|divider|op_5~1_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_X\(1));

-- Location: FF_X14_Y4_N32
\S|PX_Y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|pixel\(1),
	sload => VCC,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(1));

-- Location: LABCELL_X16_Y5_N54
\S|Mod0|auto_generated|divider|divider|StageOut[187]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[187]~10_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_6~9_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\) # ((!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\S|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|StageOut[157]~9_combout\))) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_6~9_sumout\ & ( 
-- (\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ((!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[157]~9_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[157]~9_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[187]~10_combout\);

-- Location: LABCELL_X17_Y5_N15
\S|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add0~5_sumout\ = SUM(( \S|pixel\(9) ) + ( \S|Mod0|auto_generated|divider|divider|StageOut[187]~10_combout\ ) + ( \S|Add0~2\ ))
-- \S|Add0~6\ = CARRY(( \S|pixel\(9) ) + ( \S|Mod0|auto_generated|divider|divider|StageOut[187]~10_combout\ ) + ( \S|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[187]~10_combout\,
	datab => \S|ALT_INV_pixel\(9),
	cin => \S|Add0~2\,
	sumout => \S|Add0~5_sumout\,
	cout => \S|Add0~6\);

-- Location: FF_X17_Y5_N17
\S|PX_Y[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add0~5_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(9));

-- Location: LABCELL_X14_Y4_N30
\S|LCD|Selector51~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector51~1_combout\ = ( \S|PX_Y\(1) & ( \S|PX_Y\(9) & ( (!\S|LCD|state.s10~q\ & (!\S|LCD|state.s11~q\ & ((!\S|PX_X\(1)) # (!\S|LCD|state.s8~q\)))) ) ) ) # ( !\S|PX_Y\(1) & ( \S|PX_Y\(9) & ( (!\S|LCD|state.s10~q\ & ((!\S|PX_X\(1)) # 
-- (!\S|LCD|state.s8~q\))) ) ) ) # ( \S|PX_Y\(1) & ( !\S|PX_Y\(9) & ( (!\S|LCD|state.s11~q\ & ((!\S|PX_X\(1)) # (!\S|LCD|state.s8~q\))) ) ) ) # ( !\S|PX_Y\(1) & ( !\S|PX_Y\(9) & ( (!\S|PX_X\(1)) # (!\S|LCD|state.s8~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111000000000010101000101010001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s10~q\,
	datab => \S|ALT_INV_PX_X\(1),
	datac => \S|LCD|ALT_INV_state.s8~q\,
	datad => \S|LCD|ALT_INV_state.s11~q\,
	datae => \S|ALT_INV_PX_Y\(1),
	dataf => \S|ALT_INV_PX_Y\(9),
	combout => \S|LCD|Selector51~1_combout\);

-- Location: LABCELL_X17_Y2_N42
\S|LCD|Selector51~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector51~4_combout\ = ( \S|LCD|cnt\(2) & ( \S|LCD|cnt\(5) & ( (!\S|LCD|cnt\(4) & (!\S|LCD|cnt\(6) & (!\S|LCD|cnt\(0) & \S|LCD|cnt\(3)))) ) ) ) # ( !\S|LCD|cnt\(2) & ( \S|LCD|cnt\(5) & ( (!\S|LCD|cnt\(0) & ((\S|LCD|cnt\(3)) # (\S|LCD|cnt\(6)))) ) 
-- ) ) # ( \S|LCD|cnt\(2) & ( !\S|LCD|cnt\(5) & ( (\S|LCD|cnt\(4) & ((!\S|LCD|cnt\(0) & (!\S|LCD|cnt\(6))) # (\S|LCD|cnt\(0) & ((\S|LCD|cnt\(3)))))) ) ) ) # ( !\S|LCD|cnt\(2) & ( !\S|LCD|cnt\(5) & ( (!\S|LCD|cnt\(6) & (!\S|LCD|cnt\(4) & (!\S|LCD|cnt\(0) $ 
-- (!\S|LCD|cnt\(3))))) # (\S|LCD|cnt\(6) & (((!\S|LCD|cnt\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100010110000010000000100010100110000111100000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(4),
	datab => \S|LCD|ALT_INV_cnt\(6),
	datac => \S|LCD|ALT_INV_cnt\(0),
	datad => \S|LCD|ALT_INV_cnt\(3),
	datae => \S|LCD|ALT_INV_cnt\(2),
	dataf => \S|LCD|ALT_INV_cnt\(5),
	combout => \S|LCD|Selector51~4_combout\);

-- Location: LABCELL_X14_Y2_N54
\S|LCD|Selector51~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector51~5_combout\ = ( \S|LCD|cnt\(5) & ( \S|LCD|cnt\(0) & ( (!\S|LCD|cnt\(6) & (!\S|LCD|cnt\(3) & ((\S|LCD|cnt\(4)) # (\S|LCD|cnt\(2))))) # (\S|LCD|cnt\(6) & (!\S|LCD|cnt\(2))) ) ) ) # ( !\S|LCD|cnt\(5) & ( \S|LCD|cnt\(0) & ( (!\S|LCD|cnt\(2) & 
-- (((\S|LCD|cnt\(4))) # (\S|LCD|cnt\(6)))) # (\S|LCD|cnt\(2) & (!\S|LCD|cnt\(6) & (!\S|LCD|cnt\(3) & !\S|LCD|cnt\(4)))) ) ) ) # ( \S|LCD|cnt\(5) & ( !\S|LCD|cnt\(0) & ( (!\S|LCD|cnt\(6) & ((!\S|LCD|cnt\(2) & ((\S|LCD|cnt\(4)) # (\S|LCD|cnt\(3)))) # 
-- (\S|LCD|cnt\(2) & ((!\S|LCD|cnt\(4)))))) ) ) ) # ( !\S|LCD|cnt\(5) & ( !\S|LCD|cnt\(0) & ( (\S|LCD|cnt\(2) & (!\S|LCD|cnt\(6) & ((\S|LCD|cnt\(4)) # (\S|LCD|cnt\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000100010011001000100001100010101010100110001011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(2),
	datab => \S|LCD|ALT_INV_cnt\(6),
	datac => \S|LCD|ALT_INV_cnt\(3),
	datad => \S|LCD|ALT_INV_cnt\(4),
	datae => \S|LCD|ALT_INV_cnt\(5),
	dataf => \S|LCD|ALT_INV_cnt\(0),
	combout => \S|LCD|Selector51~5_combout\);

-- Location: LABCELL_X14_Y2_N6
\S|LCD|Selector51~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector51~6_combout\ = ( \S|LCD|cnt\(1) & ( \S|LCD|Selector51~5_combout\ ) ) # ( !\S|LCD|cnt\(1) & ( \S|LCD|Selector51~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_Selector51~4_combout\,
	datad => \S|LCD|ALT_INV_Selector51~5_combout\,
	dataf => \S|LCD|ALT_INV_cnt\(1),
	combout => \S|LCD|Selector51~6_combout\);

-- Location: MLABCELL_X13_Y2_N15
\S|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add1~5_sumout\ = SUM(( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) + ( GND ) + ( \S|Add1~2\ ))
-- \S|Add1~6\ = CARRY(( \S|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~1_sumout\ ) + ( GND ) + ( \S|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|Div0|auto_generated|divider|divider|ALT_INV_add_sub_4_result_int[5]~1_sumout\,
	cin => \S|Add1~2\,
	sumout => \S|Add1~5_sumout\,
	cout => \S|Add1~6\);

-- Location: FF_X13_Y2_N16
\S|PX_X[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add1~5_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_X\(9));

-- Location: LABCELL_X17_Y4_N48
\S|LCD|Selector51~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector51~2_combout\ = ( \S|LCD|state.s7~q\ & ( (!\S|PX_X\(9) & (!\S|LCD|state.s6~q\ & !\S|LCD|state.s9~q\)) ) ) # ( !\S|LCD|state.s7~q\ & ( (!\S|LCD|state.s6~q\ & !\S|LCD|state.s9~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_PX_X\(9),
	datab => \S|LCD|ALT_INV_state.s6~q\,
	datac => \S|LCD|ALT_INV_state.s9~q\,
	dataf => \S|LCD|ALT_INV_state.s7~q\,
	combout => \S|LCD|Selector51~2_combout\);

-- Location: LABCELL_X21_Y2_N33
\S|LCD|Selector51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector51~0_combout\ = ( \S|PX_COLOR\(0) & ( (!\S|LCD|state.c1~q\ & !\S|LCD|state.s14~q\) ) ) # ( !\S|PX_COLOR\(0) & ( !\S|LCD|state.c1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.c1~q\,
	datac => \S|LCD|ALT_INV_state.s14~q\,
	dataf => \S|ALT_INV_PX_COLOR\(0),
	combout => \S|LCD|Selector51~0_combout\);

-- Location: LABCELL_X14_Y2_N9
\S|LCD|Selector51~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector51~3_combout\ = ( \S|LCD|Selector51~0_combout\ & ( (!\S|LCD|Selector51~1_combout\) # ((!\S|LCD|Selector51~2_combout\) # ((\S|LCD|state.s3~q\ & \S|LCD|Selector51~6_combout\))) ) ) # ( !\S|LCD|Selector51~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111101010111111111110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_Selector51~1_combout\,
	datab => \S|LCD|ALT_INV_state.s3~q\,
	datac => \S|LCD|ALT_INV_Selector51~6_combout\,
	datad => \S|LCD|ALT_INV_Selector51~2_combout\,
	dataf => \S|LCD|ALT_INV_Selector51~0_combout\,
	combout => \S|LCD|Selector51~3_combout\);

-- Location: LABCELL_X21_Y2_N6
\S|LCD|WideOr25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|WideOr25~0_combout\ = (\S|LCD|Selector50~0_combout\ & (\S|LCD|Selector41~0_combout\ & (!\S|LCD|state.s14~q\ & !\S|LCD|state.s3~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_Selector50~0_combout\,
	datab => \S|LCD|ALT_INV_Selector41~0_combout\,
	datac => \S|LCD|ALT_INV_state.s14~q\,
	datad => \S|LCD|ALT_INV_state.s3~q\,
	combout => \S|LCD|WideOr25~0_combout\);

-- Location: LABCELL_X21_Y2_N24
\S|LCD|LCD_D[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LCD_D[1]~0_combout\ = ( !\RST~input_o\ & ( \S|LCD|WideOr25~0_combout\ & ( (!\S|LCD|Selector34~0_combout\ & (\S|LCD|state.c1~q\ & ((!\S|LCD|counterClear\(16)) # (\S|LCD|LessThan1~4_combout\)))) ) ) ) # ( !\RST~input_o\ & ( 
-- !\S|LCD|WideOr25~0_combout\ & ( (!\S|LCD|Selector34~0_combout\ & ((!\S|LCD|counterClear\(16)) # ((!\S|LCD|state.c1~q\) # (\S|LCD|LessThan1~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101010000000000000000000001000000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_Selector34~0_combout\,
	datab => \S|LCD|ALT_INV_counterClear\(16),
	datac => \S|LCD|ALT_INV_state.c1~q\,
	datad => \S|LCD|ALT_INV_LessThan1~4_combout\,
	datae => \ALT_INV_RST~input_o\,
	dataf => \S|LCD|ALT_INV_WideOr25~0_combout\,
	combout => \S|LCD|LCD_D[1]~0_combout\);

-- Location: FF_X14_Y2_N10
\S|LCD|LCD_D[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector51~3_combout\,
	ena => \S|LCD|LCD_D[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_D[1]~reg0_q\);

-- Location: LABCELL_X17_Y5_N54
\S|Mod0|auto_generated|divider|divider|StageOut[188]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[188]~18_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_6~13_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|op_5~13_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|StageOut[158]~11_combout\)) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[158]~17_combout\))) ) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_6~13_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|op_5~13_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|StageOut[158]~11_combout\)) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[158]~17_combout\))) ) ) ) # ( \S|Mod0|auto_generated|divider|divider|op_6~13_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111011101110000111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~17_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[158]~11_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[188]~18_combout\);

-- Location: LABCELL_X17_Y5_N18
\S|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add0~9_sumout\ = SUM(( \S|Mod0|auto_generated|divider|divider|StageOut[188]~18_combout\ ) + ( \S|pixel\(10) ) + ( \S|Add0~6\ ))
-- \S|Add0~10\ = CARRY(( \S|Mod0|auto_generated|divider|divider|StageOut[188]~18_combout\ ) + ( \S|pixel\(10) ) + ( \S|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_pixel\(10),
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[188]~18_combout\,
	cin => \S|Add0~6\,
	sumout => \S|Add0~9_sumout\,
	cout => \S|Add0~10\);

-- Location: FF_X17_Y5_N19
\S|PX_Y[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add0~9_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(10));

-- Location: FF_X10_Y2_N23
\S|PX_X[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Div0|auto_generated|divider|divider|op_4~1_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_X\(2));

-- Location: FF_X14_Y4_N41
\S|PX_Y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \S|pixel\(2),
	sload => VCC,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(2));

-- Location: LABCELL_X14_Y4_N39
\S|LCD|Selector50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector50~1_combout\ = ( \S|PX_Y\(2) & ( \S|LCD|state.s8~q\ & ( (!\S|LCD|state.s11~q\ & (!\S|PX_X\(2) & ((!\S|PX_Y\(10)) # (!\S|LCD|state.s10~q\)))) ) ) ) # ( !\S|PX_Y\(2) & ( \S|LCD|state.s8~q\ & ( (!\S|PX_X\(2) & ((!\S|PX_Y\(10)) # 
-- (!\S|LCD|state.s10~q\))) ) ) ) # ( \S|PX_Y\(2) & ( !\S|LCD|state.s8~q\ & ( (!\S|LCD|state.s11~q\ & ((!\S|PX_Y\(10)) # (!\S|LCD|state.s10~q\))) ) ) ) # ( !\S|PX_Y\(2) & ( !\S|LCD|state.s8~q\ & ( (!\S|PX_Y\(10)) # (!\S|LCD|state.s10~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010110011001000100011110000101000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_PX_Y\(10),
	datab => \S|LCD|ALT_INV_state.s11~q\,
	datac => \S|ALT_INV_PX_X\(2),
	datad => \S|LCD|ALT_INV_state.s10~q\,
	datae => \S|ALT_INV_PX_Y\(2),
	dataf => \S|LCD|ALT_INV_state.s8~q\,
	combout => \S|LCD|Selector50~1_combout\);

-- Location: MLABCELL_X13_Y2_N18
\S|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add1~9_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Add1~6\ ))
-- \S|Add1~10\ = CARRY(( VCC ) + ( GND ) + ( \S|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Add1~6\,
	sumout => \S|Add1~9_sumout\,
	cout => \S|Add1~10\);

-- Location: FF_X13_Y2_N19
\S|PX_X[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add1~9_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_X\(10));

-- Location: MLABCELL_X18_Y4_N54
\S|LCD|Selector50~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector50~2_combout\ = ( !\S|PX_X\(10) & ( \S|LCD|state.s7~q\ & ( (!\S|LCD|state.s13~q\ & !\S|LCD|state.s12~q\) ) ) ) # ( \S|PX_X\(10) & ( !\S|LCD|state.s7~q\ & ( (!\S|LCD|state.s13~q\ & !\S|LCD|state.s12~q\) ) ) ) # ( !\S|PX_X\(10) & ( 
-- !\S|LCD|state.s7~q\ & ( (!\S|LCD|state.s13~q\ & !\S|LCD|state.s12~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_state.s13~q\,
	datac => \S|LCD|ALT_INV_state.s12~q\,
	datae => \S|ALT_INV_PX_X\(10),
	dataf => \S|LCD|ALT_INV_state.s7~q\,
	combout => \S|LCD|Selector50~2_combout\);

-- Location: LABCELL_X14_Y2_N48
\S|LCD|Selector50~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector50~5_combout\ = ( \S|LCD|cnt\(5) & ( \S|LCD|cnt\(0) & ( (!\S|LCD|cnt\(2) & (!\S|LCD|cnt\(6) & (!\S|LCD|cnt\(3) & !\S|LCD|cnt\(4)))) # (\S|LCD|cnt\(2) & (((\S|LCD|cnt\(4))) # (\S|LCD|cnt\(6)))) ) ) ) # ( !\S|LCD|cnt\(5) & ( \S|LCD|cnt\(0) & 
-- ( (!\S|LCD|cnt\(2) & (!\S|LCD|cnt\(6) & (\S|LCD|cnt\(3) & !\S|LCD|cnt\(4)))) # (\S|LCD|cnt\(2) & (\S|LCD|cnt\(6))) ) ) ) # ( \S|LCD|cnt\(5) & ( !\S|LCD|cnt\(0) & ( (!\S|LCD|cnt\(2) & (!\S|LCD|cnt\(6) & ((\S|LCD|cnt\(4))))) # (\S|LCD|cnt\(2) & 
-- (((!\S|LCD|cnt\(3) & !\S|LCD|cnt\(4))) # (\S|LCD|cnt\(6)))) ) ) ) # ( !\S|LCD|cnt\(5) & ( !\S|LCD|cnt\(0) & ( (!\S|LCD|cnt\(6) & (!\S|LCD|cnt\(3) & (!\S|LCD|cnt\(2) $ (!\S|LCD|cnt\(4))))) # (\S|LCD|cnt\(6) & (\S|LCD|cnt\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000110010001010100011001100100011001000100011001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(2),
	datab => \S|LCD|ALT_INV_cnt\(6),
	datac => \S|LCD|ALT_INV_cnt\(3),
	datad => \S|LCD|ALT_INV_cnt\(4),
	datae => \S|LCD|ALT_INV_cnt\(5),
	dataf => \S|LCD|ALT_INV_cnt\(0),
	combout => \S|LCD|Selector50~5_combout\);

-- Location: LABCELL_X17_Y2_N12
\S|LCD|Selector50~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector50~4_combout\ = ( \S|LCD|cnt\(2) & ( \S|LCD|cnt\(5) & ( (!\S|LCD|cnt\(4) & (!\S|LCD|cnt\(6) & ((!\S|LCD|cnt\(0)) # (!\S|LCD|cnt\(3))))) ) ) ) # ( !\S|LCD|cnt\(2) & ( \S|LCD|cnt\(5) & ( (!\S|LCD|cnt\(4) & (!\S|LCD|cnt\(6) & 
-- (!\S|LCD|cnt\(0)))) # (\S|LCD|cnt\(4) & (((\S|LCD|cnt\(0) & \S|LCD|cnt\(3))))) ) ) ) # ( \S|LCD|cnt\(2) & ( !\S|LCD|cnt\(5) & ( (!\S|LCD|cnt\(6) & ((!\S|LCD|cnt\(4) & (\S|LCD|cnt\(0) & !\S|LCD|cnt\(3))) # (\S|LCD|cnt\(4) & (!\S|LCD|cnt\(0))))) ) ) ) # ( 
-- !\S|LCD|cnt\(2) & ( !\S|LCD|cnt\(5) & ( (!\S|LCD|cnt\(6) & (!\S|LCD|cnt\(3) & (!\S|LCD|cnt\(4) $ (!\S|LCD|cnt\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100000000000010010000100000010000000100001011000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(4),
	datab => \S|LCD|ALT_INV_cnt\(6),
	datac => \S|LCD|ALT_INV_cnt\(0),
	datad => \S|LCD|ALT_INV_cnt\(3),
	datae => \S|LCD|ALT_INV_cnt\(2),
	dataf => \S|LCD|ALT_INV_cnt\(5),
	combout => \S|LCD|Selector50~4_combout\);

-- Location: LABCELL_X14_Y2_N36
\S|LCD|Selector50~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector50~6_combout\ = ( \S|LCD|cnt\(1) & ( \S|LCD|Selector50~5_combout\ ) ) # ( !\S|LCD|cnt\(1) & ( \S|LCD|Selector50~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_Selector50~5_combout\,
	datad => \S|LCD|ALT_INV_Selector50~4_combout\,
	dataf => \S|LCD|ALT_INV_cnt\(1),
	combout => \S|LCD|Selector50~6_combout\);

-- Location: LABCELL_X14_Y2_N39
\S|LCD|Selector50~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector50~3_combout\ = ( \S|LCD|Selector51~0_combout\ & ( (!\S|LCD|Selector50~1_combout\) # ((!\S|LCD|Selector50~2_combout\) # ((\S|LCD|state.s3~q\ & \S|LCD|Selector50~6_combout\))) ) ) # ( !\S|LCD|Selector51~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111100111111011111110011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s3~q\,
	datab => \S|LCD|ALT_INV_Selector50~1_combout\,
	datac => \S|LCD|ALT_INV_Selector50~2_combout\,
	datad => \S|LCD|ALT_INV_Selector50~6_combout\,
	dataf => \S|LCD|ALT_INV_Selector51~0_combout\,
	combout => \S|LCD|Selector50~3_combout\);

-- Location: FF_X14_Y2_N40
\S|LCD|LCD_D[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector50~3_combout\,
	ena => \S|LCD|LCD_D[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_D[2]~reg0_q\);

-- Location: LABCELL_X21_Y2_N42
\S|LCD|Selector49~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector49~2_combout\ = ( \S|LCD|state.s3~q\ & ( \S|LCD|state.c1~q\ & ( (!\S|PX_COLOR\(0) & \S|LCD|state.s14~q\) ) ) ) # ( !\S|LCD|state.s3~q\ & ( \S|LCD|state.c1~q\ & ( (!\S|PX_COLOR\(0) & \S|LCD|state.s14~q\) ) ) ) # ( \S|LCD|state.s3~q\ & ( 
-- !\S|LCD|state.c1~q\ & ( (!\S|PX_COLOR\(0) & \S|LCD|state.s14~q\) ) ) ) # ( !\S|LCD|state.s3~q\ & ( !\S|LCD|state.c1~q\ & ( (!\S|LCD|state.s14~q\ & (((\S|LCD|Selector41~0_combout\ & \S|LCD|Selector50~0_combout\)))) # (\S|LCD|state.s14~q\ & 
-- (!\S|PX_COLOR\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_PX_COLOR\(0),
	datab => \S|LCD|ALT_INV_Selector41~0_combout\,
	datac => \S|LCD|ALT_INV_Selector50~0_combout\,
	datad => \S|LCD|ALT_INV_state.s14~q\,
	datae => \S|LCD|ALT_INV_state.s3~q\,
	dataf => \S|LCD|ALT_INV_state.c1~q\,
	combout => \S|LCD|Selector49~2_combout\);

-- Location: LABCELL_X12_Y5_N27
\S|PX_Y[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|PX_Y[3]~feeder_combout\ = ( \S|pixel\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|ALT_INV_pixel\(3),
	combout => \S|PX_Y[3]~feeder_combout\);

-- Location: FF_X12_Y5_N28
\S|PX_Y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|PX_Y[3]~feeder_combout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(3));

-- Location: MLABCELL_X13_Y2_N21
\S|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add1~13_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Add1~10\ ))
-- \S|Add1~14\ = CARRY(( VCC ) + ( GND ) + ( \S|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Add1~10\,
	sumout => \S|Add1~13_sumout\,
	cout => \S|Add1~14\);

-- Location: FF_X13_Y2_N23
\S|PX_X[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add1~13_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_X\(11));

-- Location: FF_X10_Y2_N59
\S|PX_X[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Div0|auto_generated|divider|divider|op_3~1_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_X\(3));

-- Location: LABCELL_X17_Y5_N42
\S|Mod0|auto_generated|divider|divider|StageOut[189]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[189]~27_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_6~17_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\) # ((!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\S|Mod0|auto_generated|divider|divider|op_5~17_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|StageOut[159]~26_combout\))) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_6~17_sumout\ & ( 
-- (\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ((!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|op_5~17_sumout\))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[159]~26_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101000000010000110111110001111111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[159]~26_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[189]~27_combout\);

-- Location: LABCELL_X17_Y5_N21
\S|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add0~13_sumout\ = SUM(( \S|pixel\(11) ) + ( \S|Mod0|auto_generated|divider|divider|StageOut[189]~27_combout\ ) + ( \S|Add0~10\ ))
-- \S|Add0~14\ = CARRY(( \S|pixel\(11) ) + ( \S|Mod0|auto_generated|divider|divider|StageOut[189]~27_combout\ ) + ( \S|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(11),
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[189]~27_combout\,
	cin => \S|Add0~10\,
	sumout => \S|Add0~13_sumout\,
	cout => \S|Add0~14\);

-- Location: FF_X17_Y5_N22
\S|PX_Y[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add0~13_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(11));

-- Location: MLABCELL_X13_Y2_N54
\S|LCD|Selector49~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector49~3_combout\ = ( \S|LCD|state.s10~q\ & ( \S|PX_Y\(11) & ( (!\S|LCD|state.s7~q\ & ((!\S|LCD|state.s8~q\) # ((\S|PX_X\(3))))) # (\S|LCD|state.s7~q\ & (\S|PX_X\(11) & ((!\S|LCD|state.s8~q\) # (\S|PX_X\(3))))) ) ) ) # ( !\S|LCD|state.s10~q\ & 
-- ( \S|PX_Y\(11) & ( (!\S|LCD|state.s7~q\ & ((!\S|LCD|state.s8~q\) # ((\S|PX_X\(3))))) # (\S|LCD|state.s7~q\ & (\S|PX_X\(11) & ((!\S|LCD|state.s8~q\) # (\S|PX_X\(3))))) ) ) ) # ( !\S|LCD|state.s10~q\ & ( !\S|PX_Y\(11) & ( (!\S|LCD|state.s7~q\ & 
-- ((!\S|LCD|state.s8~q\) # ((\S|PX_X\(3))))) # (\S|LCD|state.s7~q\ & (\S|PX_X\(11) & ((!\S|LCD|state.s8~q\) # (\S|PX_X\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010101111000000000000000010001100101011111000110010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s7~q\,
	datab => \S|LCD|ALT_INV_state.s8~q\,
	datac => \S|ALT_INV_PX_X\(11),
	datad => \S|ALT_INV_PX_X\(3),
	datae => \S|LCD|ALT_INV_state.s10~q\,
	dataf => \S|ALT_INV_PX_Y\(11),
	combout => \S|LCD|Selector49~3_combout\);

-- Location: LABCELL_X16_Y2_N36
\S|LCD|Selector47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector47~0_combout\ = ( \S|LCD|cnt\(2) & ( (\S|LCD|state.s3~q\ & ((!\S|LCD|cnt\(6)) # (!\S|LCD|cnt\(1)))) ) ) # ( !\S|LCD|cnt\(2) & ( (\S|LCD|state.s3~q\ & ((!\S|LCD|cnt\(6)) # (!\S|LCD|cnt\(0) $ (!\S|LCD|cnt\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100110010001000110011001000110011001000100011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(6),
	datab => \S|LCD|ALT_INV_state.s3~q\,
	datac => \S|LCD|ALT_INV_cnt\(0),
	datad => \S|LCD|ALT_INV_cnt\(1),
	dataf => \S|LCD|ALT_INV_cnt\(2),
	combout => \S|LCD|Selector47~0_combout\);

-- Location: LABCELL_X16_Y2_N42
\S|LCD|Selector49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector49~0_combout\ = ( \S|LCD|cnt\(0) & ( \S|LCD|cnt\(2) & ( (!\S|LCD|cnt\(4) & (!\S|LCD|cnt\(5) & ((!\S|LCD|cnt\(1)) # (\S|LCD|cnt\(3))))) # (\S|LCD|cnt\(4) & ((!\S|LCD|cnt\(1) & (\S|LCD|cnt\(3) & !\S|LCD|cnt\(5))) # (\S|LCD|cnt\(1) & 
-- ((\S|LCD|cnt\(5)))))) ) ) ) # ( !\S|LCD|cnt\(0) & ( \S|LCD|cnt\(2) & ( (\S|LCD|cnt\(1) & (!\S|LCD|cnt\(3) $ (((!\S|LCD|cnt\(4)) # (\S|LCD|cnt\(5)))))) ) ) ) # ( \S|LCD|cnt\(0) & ( !\S|LCD|cnt\(2) & ( (!\S|LCD|cnt\(4) & (!\S|LCD|cnt\(1) & (!\S|LCD|cnt\(3) 
-- $ (\S|LCD|cnt\(5))))) # (\S|LCD|cnt\(4) & (\S|LCD|cnt\(1) & (!\S|LCD|cnt\(3) $ (!\S|LCD|cnt\(5))))) ) ) ) # ( !\S|LCD|cnt\(0) & ( !\S|LCD|cnt\(2) & ( (!\S|LCD|cnt\(3) & (\S|LCD|cnt\(4) & (!\S|LCD|cnt\(1) $ (\S|LCD|cnt\(5))))) # (\S|LCD|cnt\(3) & 
-- ((!\S|LCD|cnt\(4) & (\S|LCD|cnt\(1) & !\S|LCD|cnt\(5))) # (\S|LCD|cnt\(4) & (!\S|LCD|cnt\(1) & \S|LCD|cnt\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000010010100000010100001000000110000001011101010000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(3),
	datab => \S|LCD|ALT_INV_cnt\(4),
	datac => \S|LCD|ALT_INV_cnt\(1),
	datad => \S|LCD|ALT_INV_cnt\(5),
	datae => \S|LCD|ALT_INV_cnt\(0),
	dataf => \S|LCD|ALT_INV_cnt\(2),
	combout => \S|LCD|Selector49~0_combout\);

-- Location: LABCELL_X16_Y2_N24
\S|LCD|Selector49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector49~1_combout\ = ( \S|LCD|cnt\(6) & ( \S|LCD|Selector47~0_combout\ ) ) # ( !\S|LCD|cnt\(6) & ( (\S|LCD|Selector47~0_combout\ & !\S|LCD|Selector49~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_Selector47~0_combout\,
	datab => \S|LCD|ALT_INV_Selector49~0_combout\,
	dataf => \S|LCD|ALT_INV_cnt\(6),
	combout => \S|LCD|Selector49~1_combout\);

-- Location: LABCELL_X16_Y2_N48
\S|LCD|Selector49~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector49~4_combout\ = ( !\S|LCD|Selector49~1_combout\ & ( (!\S|LCD|Selector49~2_combout\ & (\S|LCD|Selector49~3_combout\ & ((!\S|LCD|state.s11~q\) # (\S|PX_Y\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100000000001000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s11~q\,
	datab => \S|LCD|ALT_INV_Selector49~2_combout\,
	datac => \S|ALT_INV_PX_Y\(3),
	datad => \S|LCD|ALT_INV_Selector49~3_combout\,
	dataf => \S|LCD|ALT_INV_Selector49~1_combout\,
	combout => \S|LCD|Selector49~4_combout\);

-- Location: FF_X16_Y2_N49
\S|LCD|LCD_D[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector49~4_combout\,
	ena => \S|LCD|LCD_D[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_D[3]~reg0_q\);

-- Location: FF_X17_Y5_N1
\S|PX_Y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add0~17_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(4));

-- Location: FF_X13_Y2_N1
\S|PX_X[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add1~17_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_X\(4));

-- Location: LABCELL_X17_Y5_N36
\S|Mod0|auto_generated|divider|divider|StageOut[190]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[190]~39_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_6~25_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|op_5~21_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|StageOut[160]~38_combout\)) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[160]~29_combout\))) ) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_6~25_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|op_5~21_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|StageOut[160]~38_combout\)) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[160]~29_combout\))) ) ) ) # ( \S|Mod0|auto_generated|divider|divider|op_6~25_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111011101110000111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~29_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[160]~38_combout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[190]~39_combout\);

-- Location: LABCELL_X17_Y5_N24
\S|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add0~21_sumout\ = SUM(( \S|Mod0|auto_generated|divider|divider|StageOut[190]~39_combout\ ) + ( \S|pixel\(12) ) + ( \S|Add0~14\ ))
-- \S|Add0~22\ = CARRY(( \S|Mod0|auto_generated|divider|divider|StageOut[190]~39_combout\ ) + ( \S|pixel\(12) ) + ( \S|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|ALT_INV_pixel\(12),
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[190]~39_combout\,
	cin => \S|Add0~14\,
	sumout => \S|Add0~21_sumout\,
	cout => \S|Add0~22\);

-- Location: FF_X17_Y5_N25
\S|PX_Y[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add0~21_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(12));

-- Location: LABCELL_X14_Y2_N24
\S|LCD|Selector48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector48~1_combout\ = ( \S|LCD|state.s8~q\ & ( \S|PX_Y\(12) & ( (!\S|LCD|state.s10~q\ & (!\S|PX_X\(4) & ((!\S|PX_Y\(4)) # (!\S|LCD|state.s11~q\)))) ) ) ) # ( !\S|LCD|state.s8~q\ & ( \S|PX_Y\(12) & ( (!\S|LCD|state.s10~q\ & ((!\S|PX_Y\(4)) # 
-- (!\S|LCD|state.s11~q\))) ) ) ) # ( \S|LCD|state.s8~q\ & ( !\S|PX_Y\(12) & ( (!\S|PX_X\(4) & ((!\S|PX_Y\(4)) # (!\S|LCD|state.s11~q\))) ) ) ) # ( !\S|LCD|state.s8~q\ & ( !\S|PX_Y\(12) & ( (!\S|PX_Y\(4)) # (!\S|LCD|state.s11~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111000000000010101000101010001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s10~q\,
	datab => \S|ALT_INV_PX_Y\(4),
	datac => \S|LCD|ALT_INV_state.s11~q\,
	datad => \S|ALT_INV_PX_X\(4),
	datae => \S|LCD|ALT_INV_state.s8~q\,
	dataf => \S|ALT_INV_PX_Y\(12),
	combout => \S|LCD|Selector48~1_combout\);

-- Location: LABCELL_X17_Y2_N0
\S|LCD|Selector48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector48~0_combout\ = ( \S|LCD|cnt\(0) & ( \S|LCD|cnt\(3) & ( (!\S|LCD|cnt\(2) & (\S|LCD|cnt\(4) & ((!\S|LCD|cnt\(1)) # (!\S|LCD|cnt\(5))))) # (\S|LCD|cnt\(2) & (((!\S|LCD|cnt\(4) & !\S|LCD|cnt\(5))))) ) ) ) # ( !\S|LCD|cnt\(0) & ( \S|LCD|cnt\(3) 
-- & ( (!\S|LCD|cnt\(2) & (((!\S|LCD|cnt\(1) & !\S|LCD|cnt\(4))) # (\S|LCD|cnt\(5)))) # (\S|LCD|cnt\(2) & (!\S|LCD|cnt\(1) & (\S|LCD|cnt\(4)))) ) ) ) # ( \S|LCD|cnt\(0) & ( !\S|LCD|cnt\(3) & ( (\S|LCD|cnt\(2) & (\S|LCD|cnt\(1) & (\S|LCD|cnt\(4) & 
-- \S|LCD|cnt\(5)))) ) ) ) # ( !\S|LCD|cnt\(0) & ( !\S|LCD|cnt\(3) & ( (!\S|LCD|cnt\(1) & (!\S|LCD|cnt\(5) & (!\S|LCD|cnt\(2) $ (\S|LCD|cnt\(4))))) # (\S|LCD|cnt\(1) & (!\S|LCD|cnt\(2) & (!\S|LCD|cnt\(4) $ (!\S|LCD|cnt\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000011000100000000000000000000110000100101011100101101000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(2),
	datab => \S|LCD|ALT_INV_cnt\(1),
	datac => \S|LCD|ALT_INV_cnt\(4),
	datad => \S|LCD|ALT_INV_cnt\(5),
	datae => \S|LCD|ALT_INV_cnt\(0),
	dataf => \S|LCD|ALT_INV_cnt\(3),
	combout => \S|LCD|Selector48~0_combout\);

-- Location: MLABCELL_X13_Y2_N24
\S|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add1~21_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Add1~14\ ))
-- \S|Add1~22\ = CARRY(( VCC ) + ( GND ) + ( \S|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Add1~14\,
	sumout => \S|Add1~21_sumout\,
	cout => \S|Add1~22\);

-- Location: FF_X13_Y2_N25
\S|PX_X[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add1~21_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_X\(12));

-- Location: LABCELL_X21_Y2_N36
\S|LCD|Selector48~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector48~2_combout\ = ( \S|PX_COLOR\(0) & ( (!\S|LCD|state.c1~q\ & (!\S|LCD|state.s14~q\ & ((!\S|LCD|state.s7~q\) # (!\S|PX_X\(12))))) ) ) # ( !\S|PX_COLOR\(0) & ( (!\S|LCD|state.c1~q\ & ((!\S|LCD|state.s7~q\) # (!\S|PX_X\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000101010101000100010100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.c1~q\,
	datab => \S|LCD|ALT_INV_state.s7~q\,
	datac => \S|LCD|ALT_INV_state.s14~q\,
	datad => \S|ALT_INV_PX_X\(12),
	dataf => \S|ALT_INV_PX_COLOR\(0),
	combout => \S|LCD|Selector48~2_combout\);

-- Location: LABCELL_X14_Y2_N15
\S|LCD|Selector48~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector48~3_combout\ = ( \S|LCD|Selector48~2_combout\ & ( (!\S|LCD|Selector48~1_combout\) # ((\S|LCD|state.s3~q\ & (!\S|LCD|cnt\(6) & \S|LCD|Selector48~0_combout\))) ) ) # ( !\S|LCD|Selector48~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111101001111000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s3~q\,
	datab => \S|LCD|ALT_INV_cnt\(6),
	datac => \S|LCD|ALT_INV_Selector48~1_combout\,
	datad => \S|LCD|ALT_INV_Selector48~0_combout\,
	dataf => \S|LCD|ALT_INV_Selector48~2_combout\,
	combout => \S|LCD|Selector48~3_combout\);

-- Location: FF_X14_Y2_N16
\S|LCD|LCD_D[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector48~3_combout\,
	ena => \S|LCD|LCD_D[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_D[4]~reg0_q\);

-- Location: FF_X17_Y5_N4
\S|PX_Y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add0~25_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(5));

-- Location: LABCELL_X16_Y2_N30
\S|LCD|Selector47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector47~1_combout\ = ( \S|LCD|cnt\(0) & ( \S|LCD|cnt\(2) & ( (!\S|LCD|cnt\(3) & ((!\S|LCD|cnt\(1) $ (\S|LCD|cnt\(5))))) # (\S|LCD|cnt\(3) & (\S|LCD|cnt\(1) & (!\S|LCD|cnt\(4) $ (\S|LCD|cnt\(5))))) ) ) ) # ( !\S|LCD|cnt\(0) & ( \S|LCD|cnt\(2) & ( 
-- (!\S|LCD|cnt\(5) & (((!\S|LCD|cnt\(3) & \S|LCD|cnt\(1))) # (\S|LCD|cnt\(4)))) # (\S|LCD|cnt\(5) & (\S|LCD|cnt\(3))) ) ) ) # ( \S|LCD|cnt\(0) & ( !\S|LCD|cnt\(2) & ( (\S|LCD|cnt\(4) & ((!\S|LCD|cnt\(3) & (\S|LCD|cnt\(1) & \S|LCD|cnt\(5))) # (\S|LCD|cnt\(3) 
-- & (!\S|LCD|cnt\(1) & !\S|LCD|cnt\(5))))) ) ) ) # ( !\S|LCD|cnt\(0) & ( !\S|LCD|cnt\(2) & ( (!\S|LCD|cnt\(3) & (\S|LCD|cnt\(4) & ((!\S|LCD|cnt\(5)) # (\S|LCD|cnt\(1))))) # (\S|LCD|cnt\(3) & (((!\S|LCD|cnt\(4) & \S|LCD|cnt\(1))) # (\S|LCD|cnt\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011001010111000100000000001000111011010101011010010000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(3),
	datab => \S|LCD|ALT_INV_cnt\(4),
	datac => \S|LCD|ALT_INV_cnt\(1),
	datad => \S|LCD|ALT_INV_cnt\(5),
	datae => \S|LCD|ALT_INV_cnt\(0),
	dataf => \S|LCD|ALT_INV_cnt\(2),
	combout => \S|LCD|Selector47~1_combout\);

-- Location: LABCELL_X16_Y2_N27
\S|LCD|Selector47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector47~2_combout\ = ( \S|LCD|cnt\(6) & ( \S|LCD|Selector47~0_combout\ ) ) # ( !\S|LCD|cnt\(6) & ( (\S|LCD|Selector47~0_combout\ & !\S|LCD|Selector47~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_Selector47~0_combout\,
	datac => \S|LCD|ALT_INV_Selector47~1_combout\,
	dataf => \S|LCD|ALT_INV_cnt\(6),
	combout => \S|LCD|Selector47~2_combout\);

-- Location: MLABCELL_X13_Y2_N27
\S|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add1~29_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Add1~22\ ))
-- \S|Add1~30\ = CARRY(( VCC ) + ( GND ) + ( \S|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Add1~22\,
	sumout => \S|Add1~29_sumout\,
	cout => \S|Add1~30\);

-- Location: FF_X13_Y2_N28
\S|PX_X[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add1~29_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_X\(13));

-- Location: FF_X13_Y2_N5
\S|PX_X[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add1~25_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_X\(5));

-- Location: LABCELL_X16_Y5_N51
\S|Mod0|auto_generated|divider|divider|StageOut[191]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[191]~52_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_6~33_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\) # ((!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|op_5~29_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\S|Mod0|auto_generated|divider|divider|StageOut[161]~51_combout\)))) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_6~33_sumout\ & ( 
-- (\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ((!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_5~29_sumout\)) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\S|Mod0|auto_generated|divider|divider|StageOut[161]~51_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[161]~51_combout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[191]~52_combout\);

-- Location: LABCELL_X17_Y5_N27
\S|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add0~29_sumout\ = SUM(( \S|Mod0|auto_generated|divider|divider|StageOut[191]~52_combout\ ) + ( \S|pixel\(13) ) + ( \S|Add0~22\ ))
-- \S|Add0~30\ = CARRY(( \S|Mod0|auto_generated|divider|divider|StageOut[191]~52_combout\ ) + ( \S|pixel\(13) ) + ( \S|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|ALT_INV_pixel\(13),
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[191]~52_combout\,
	cin => \S|Add0~22\,
	sumout => \S|Add0~29_sumout\,
	cout => \S|Add0~30\);

-- Location: FF_X17_Y5_N29
\S|PX_Y[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add0~29_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(13));

-- Location: MLABCELL_X13_Y2_N36
\S|LCD|Selector47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector47~3_combout\ = ( \S|PX_X\(5) & ( \S|PX_Y\(13) & ( (!\S|LCD|state.s7~q\) # (\S|PX_X\(13)) ) ) ) # ( !\S|PX_X\(5) & ( \S|PX_Y\(13) & ( (!\S|LCD|state.s8~q\ & ((!\S|LCD|state.s7~q\) # (\S|PX_X\(13)))) ) ) ) # ( \S|PX_X\(5) & ( !\S|PX_Y\(13) & 
-- ( (!\S|LCD|state.s10~q\ & ((!\S|LCD|state.s7~q\) # (\S|PX_X\(13)))) ) ) ) # ( !\S|PX_X\(5) & ( !\S|PX_Y\(13) & ( (!\S|LCD|state.s10~q\ & (!\S|LCD|state.s8~q\ & ((!\S|LCD|state.s7~q\) # (\S|PX_X\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001000101000001010101011000000110011001111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s10~q\,
	datab => \S|LCD|ALT_INV_state.s8~q\,
	datac => \S|LCD|ALT_INV_state.s7~q\,
	datad => \S|ALT_INV_PX_X\(13),
	datae => \S|ALT_INV_PX_X\(5),
	dataf => \S|ALT_INV_PX_Y\(13),
	combout => \S|LCD|Selector47~3_combout\);

-- Location: LABCELL_X16_Y2_N51
\S|LCD|Selector47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector47~4_combout\ = ( \S|LCD|Selector47~3_combout\ & ( (!\S|LCD|Selector49~2_combout\ & (!\S|LCD|Selector47~2_combout\ & ((!\S|LCD|state.s11~q\) # (\S|PX_Y\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100000000001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s11~q\,
	datab => \S|LCD|ALT_INV_Selector49~2_combout\,
	datac => \S|ALT_INV_PX_Y\(5),
	datad => \S|LCD|ALT_INV_Selector47~2_combout\,
	dataf => \S|LCD|ALT_INV_Selector47~3_combout\,
	combout => \S|LCD|Selector47~4_combout\);

-- Location: FF_X16_Y2_N52
\S|LCD|LCD_D[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector47~4_combout\,
	ena => \S|LCD|LCD_D[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_D[5]~reg0_q\);

-- Location: MLABCELL_X13_Y2_N30
\S|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add1~33_sumout\ = SUM(( VCC ) + ( GND ) + ( \S|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \S|Add1~30\,
	sumout => \S|Add1~33_sumout\);

-- Location: FF_X13_Y2_N32
\S|PX_X[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add1~33_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_X\(14));

-- Location: MLABCELL_X13_Y2_N51
\S|LCD|Selector46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector46~1_combout\ = ( \S|PX_COLOR\(0) & ( (!\S|LCD|state.s14~q\ & (!\S|LCD|state.c1~q\ & ((!\S|LCD|state.s7~q\) # (!\S|PX_X\(14))))) ) ) # ( !\S|PX_COLOR\(0) & ( (!\S|LCD|state.c1~q\ & ((!\S|LCD|state.s7~q\) # (!\S|PX_X\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011100000000011100000000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s7~q\,
	datab => \S|ALT_INV_PX_X\(14),
	datac => \S|LCD|ALT_INV_state.s14~q\,
	datad => \S|LCD|ALT_INV_state.c1~q\,
	dataf => \S|ALT_INV_PX_COLOR\(0),
	combout => \S|LCD|Selector46~1_combout\);

-- Location: LABCELL_X14_Y2_N30
\S|LCD|Selector46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector46~0_combout\ = ( \S|LCD|cnt\(2) & ( \S|LCD|cnt\(1) & ( (!\S|LCD|cnt\(3) & (!\S|LCD|cnt\(0) & ((!\S|LCD|cnt\(5)) # (!\S|LCD|cnt\(4))))) # (\S|LCD|cnt\(3) & (!\S|LCD|cnt\(5) & (!\S|LCD|cnt\(0) $ (\S|LCD|cnt\(4))))) ) ) ) # ( !\S|LCD|cnt\(2) 
-- & ( \S|LCD|cnt\(1) & ( (!\S|LCD|cnt\(3) & (\S|LCD|cnt\(5) & (!\S|LCD|cnt\(0) $ (!\S|LCD|cnt\(4))))) # (\S|LCD|cnt\(3) & (!\S|LCD|cnt\(0) & ((!\S|LCD|cnt\(4)) # (\S|LCD|cnt\(5))))) ) ) ) # ( \S|LCD|cnt\(2) & ( !\S|LCD|cnt\(1) & ( (!\S|LCD|cnt\(3) & 
-- ((!\S|LCD|cnt\(4)) # ((!\S|LCD|cnt\(0) & !\S|LCD|cnt\(5))))) ) ) ) # ( !\S|LCD|cnt\(2) & ( !\S|LCD|cnt\(1) & ( (\S|LCD|cnt\(0) & ((!\S|LCD|cnt\(3) & ((!\S|LCD|cnt\(4)))) # (\S|LCD|cnt\(3) & (\S|LCD|cnt\(5) & \S|LCD|cnt\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000001101010101000000001000110000011001100100010010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(3),
	datab => \S|LCD|ALT_INV_cnt\(0),
	datac => \S|LCD|ALT_INV_cnt\(5),
	datad => \S|LCD|ALT_INV_cnt\(4),
	datae => \S|LCD|ALT_INV_cnt\(2),
	dataf => \S|LCD|ALT_INV_cnt\(1),
	combout => \S|LCD|Selector46~0_combout\);

-- Location: LABCELL_X17_Y5_N48
\S|Mod0|auto_generated|divider|divider|StageOut[192]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[192]~67_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_6~41_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|op_5~37_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\)) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[162]~66_combout\))) ) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_6~41_sumout\ & ( \S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\S|Mod0|auto_generated|divider|divider|op_5~37_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\S|Mod0|auto_generated|divider|divider|StageOut[162]~55_combout\)) # 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[162]~66_combout\))) ) ) ) # ( \S|Mod0|auto_generated|divider|divider|op_6~41_sumout\ & ( !\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~66_combout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[162]~55_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	datae => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[192]~67_combout\);

-- Location: LABCELL_X17_Y5_N30
\S|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add0~37_sumout\ = SUM(( \S|pixel\(14) ) + ( \S|Mod0|auto_generated|divider|divider|StageOut[192]~67_combout\ ) + ( \S|Add0~30\ ))
-- \S|Add0~38\ = CARRY(( \S|pixel\(14) ) + ( \S|Mod0|auto_generated|divider|divider|StageOut[192]~67_combout\ ) + ( \S|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_pixel\(14),
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[192]~67_combout\,
	cin => \S|Add0~30\,
	sumout => \S|Add0~37_sumout\,
	cout => \S|Add0~38\);

-- Location: FF_X17_Y5_N31
\S|PX_Y[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add0~37_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(14));

-- Location: FF_X17_Y5_N8
\S|PX_Y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add0~33_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(6));

-- Location: FF_X13_Y2_N7
\S|PX_X[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add1~37_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_X\(6));

-- Location: LABCELL_X14_Y2_N0
\S|LCD|Selector46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector46~2_combout\ = ( \S|PX_X\(6) & ( \S|LCD|state.s11~q\ & ( (!\S|LCD|state.s8~q\ & (!\S|PX_Y\(6) & ((!\S|PX_Y\(14)) # (!\S|LCD|state.s10~q\)))) ) ) ) # ( !\S|PX_X\(6) & ( \S|LCD|state.s11~q\ & ( (!\S|PX_Y\(6) & ((!\S|PX_Y\(14)) # 
-- (!\S|LCD|state.s10~q\))) ) ) ) # ( \S|PX_X\(6) & ( !\S|LCD|state.s11~q\ & ( (!\S|LCD|state.s8~q\ & ((!\S|PX_Y\(14)) # (!\S|LCD|state.s10~q\))) ) ) ) # ( !\S|PX_X\(6) & ( !\S|LCD|state.s11~q\ & ( (!\S|PX_Y\(14)) # (!\S|LCD|state.s10~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111000001110000011101110000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|ALT_INV_PX_Y\(14),
	datab => \S|LCD|ALT_INV_state.s10~q\,
	datac => \S|LCD|ALT_INV_state.s8~q\,
	datad => \S|ALT_INV_PX_Y\(6),
	datae => \S|ALT_INV_PX_X\(6),
	dataf => \S|LCD|ALT_INV_state.s11~q\,
	combout => \S|LCD|Selector46~2_combout\);

-- Location: LABCELL_X14_Y2_N21
\S|LCD|Selector46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector46~3_combout\ = ( \S|LCD|state.s3~q\ & ( (!\S|LCD|Selector46~1_combout\) # ((!\S|LCD|Selector46~2_combout\) # ((!\S|LCD|cnt\(6) & \S|LCD|Selector46~0_combout\))) ) ) # ( !\S|LCD|state.s3~q\ & ( (!\S|LCD|Selector46~1_combout\) # 
-- (!\S|LCD|Selector46~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111111111010101011111111101011101111111110101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_Selector46~1_combout\,
	datab => \S|LCD|ALT_INV_cnt\(6),
	datac => \S|LCD|ALT_INV_Selector46~0_combout\,
	datad => \S|LCD|ALT_INV_Selector46~2_combout\,
	dataf => \S|LCD|ALT_INV_state.s3~q\,
	combout => \S|LCD|Selector46~3_combout\);

-- Location: FF_X14_Y2_N22
\S|LCD|LCD_D[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector46~3_combout\,
	ena => \S|LCD|LCD_D[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_D[6]~reg0_q\);

-- Location: FF_X13_Y2_N11
\S|PX_X[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add1~41_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_X\(7));

-- Location: LABCELL_X16_Y5_N57
\S|Mod0|auto_generated|divider|divider|StageOut[193]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Mod0|auto_generated|divider|divider|StageOut[193]~83_combout\ = ( \S|Mod0|auto_generated|divider|divider|op_5~45_sumout\ & ( (!\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_6~49_sumout\)))) # 
-- (\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ((!\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # ((\S|Mod0|auto_generated|divider|divider|StageOut[163]~82_combout\)))) ) ) # ( !\S|Mod0|auto_generated|divider|divider|op_5~45_sumout\ & ( 
-- (!\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & (((\S|Mod0|auto_generated|divider|divider|op_6~49_sumout\)))) # (\S|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & (\S|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\S|Mod0|auto_generated|divider|divider|StageOut[163]~82_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datac => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[163]~82_combout\,
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\,
	dataf => \S|Mod0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	combout => \S|Mod0|auto_generated|divider|divider|StageOut[193]~83_combout\);

-- Location: LABCELL_X17_Y5_N33
\S|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|Add0~45_sumout\ = SUM(( \S|Mod0|auto_generated|divider|divider|StageOut[193]~83_combout\ ) + ( \S|pixel\(15) ) + ( \S|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \S|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[193]~83_combout\,
	dataf => \S|ALT_INV_pixel\(15),
	cin => \S|Add0~38\,
	sumout => \S|Add0~45_sumout\);

-- Location: FF_X17_Y5_N35
\S|PX_Y[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add0~45_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(15));

-- Location: FF_X17_Y5_N10
\S|PX_Y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|Add0~41_sumout\,
	ena => \S|PX_X[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|PX_Y\(7));

-- Location: MLABCELL_X13_Y2_N42
\S|LCD|Selector45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector45~1_combout\ = ( \S|LCD|state.s11~q\ & ( \S|LCD|state.s8~q\ & ( (!\S|PX_X\(7) & (!\S|PX_Y\(7) & ((!\S|LCD|state.s10~q\) # (!\S|PX_Y\(15))))) ) ) ) # ( !\S|LCD|state.s11~q\ & ( \S|LCD|state.s8~q\ & ( (!\S|PX_X\(7) & ((!\S|LCD|state.s10~q\) 
-- # (!\S|PX_Y\(15)))) ) ) ) # ( \S|LCD|state.s11~q\ & ( !\S|LCD|state.s8~q\ & ( (!\S|PX_Y\(7) & ((!\S|LCD|state.s10~q\) # (!\S|PX_Y\(15)))) ) ) ) # ( !\S|LCD|state.s11~q\ & ( !\S|LCD|state.s8~q\ & ( (!\S|LCD|state.s10~q\) # (!\S|PX_Y\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110100000000011001000110010001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s10~q\,
	datab => \S|ALT_INV_PX_X\(7),
	datac => \S|ALT_INV_PX_Y\(15),
	datad => \S|ALT_INV_PX_Y\(7),
	datae => \S|LCD|ALT_INV_state.s11~q\,
	dataf => \S|LCD|ALT_INV_state.s8~q\,
	combout => \S|LCD|Selector45~1_combout\);

-- Location: LABCELL_X14_Y2_N42
\S|LCD|Selector45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector45~0_combout\ = ( \S|LCD|cnt\(2) & ( \S|LCD|cnt\(1) & ( (!\S|LCD|cnt\(3) & ((!\S|LCD|cnt\(5) & (!\S|LCD|cnt\(0) & \S|LCD|cnt\(4))) # (\S|LCD|cnt\(5) & ((!\S|LCD|cnt\(4)))))) # (\S|LCD|cnt\(3) & (!\S|LCD|cnt\(5) & ((!\S|LCD|cnt\(0)) # 
-- (\S|LCD|cnt\(4))))) ) ) ) # ( !\S|LCD|cnt\(2) & ( \S|LCD|cnt\(1) & ( (!\S|LCD|cnt\(0) & ((!\S|LCD|cnt\(4) & (\S|LCD|cnt\(3))) # (\S|LCD|cnt\(4) & ((\S|LCD|cnt\(5)))))) # (\S|LCD|cnt\(0) & (!\S|LCD|cnt\(4) & ((!\S|LCD|cnt\(3)) # (!\S|LCD|cnt\(5))))) ) ) ) 
-- # ( \S|LCD|cnt\(2) & ( !\S|LCD|cnt\(1) & ( (!\S|LCD|cnt\(5) & ((!\S|LCD|cnt\(0) & ((!\S|LCD|cnt\(3)) # (\S|LCD|cnt\(4)))) # (\S|LCD|cnt\(0) & ((!\S|LCD|cnt\(4)))))) ) ) ) # ( !\S|LCD|cnt\(2) & ( !\S|LCD|cnt\(1) & ( (\S|LCD|cnt\(0) & ((!\S|LCD|cnt\(3) & 
-- ((!\S|LCD|cnt\(4)))) # (\S|LCD|cnt\(3) & (!\S|LCD|cnt\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000010000101100001100000001110110000011000100101011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(3),
	datab => \S|LCD|ALT_INV_cnt\(0),
	datac => \S|LCD|ALT_INV_cnt\(5),
	datad => \S|LCD|ALT_INV_cnt\(4),
	datae => \S|LCD|ALT_INV_cnt\(2),
	dataf => \S|LCD|ALT_INV_cnt\(1),
	combout => \S|LCD|Selector45~0_combout\);

-- Location: LABCELL_X14_Y2_N18
\S|LCD|Selector45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector45~2_combout\ = ( \S|LCD|Selector45~0_combout\ & ( (!\S|LCD|Selector46~1_combout\) # ((!\S|LCD|Selector45~1_combout\) # ((!\S|LCD|cnt\(6) & \S|LCD|state.s3~q\))) ) ) # ( !\S|LCD|Selector45~0_combout\ & ( (!\S|LCD|Selector46~1_combout\) # 
-- (!\S|LCD|Selector45~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101011111010111111101111101011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_Selector46~1_combout\,
	datab => \S|LCD|ALT_INV_cnt\(6),
	datac => \S|LCD|ALT_INV_Selector45~1_combout\,
	datad => \S|LCD|ALT_INV_state.s3~q\,
	dataf => \S|LCD|ALT_INV_Selector45~0_combout\,
	combout => \S|LCD|Selector45~2_combout\);

-- Location: FF_X14_Y2_N20
\S|LCD|LCD_D[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector45~2_combout\,
	ena => \S|LCD|LCD_D[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_D[7]~reg0_q\);

-- Location: LABCELL_X17_Y2_N18
\S|LCD|Selector42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector42~1_combout\ = ( \S|LCD|cnt\(3) & ( (!\S|LCD|cnt\(5) & (!\S|LCD|cnt\(4) & \S|LCD|cnt\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(5),
	datac => \S|LCD|ALT_INV_cnt\(4),
	datad => \S|LCD|ALT_INV_cnt\(0),
	dataf => \S|LCD|ALT_INV_cnt\(3),
	combout => \S|LCD|Selector42~1_combout\);

-- Location: LABCELL_X17_Y2_N21
\S|LCD|Selector42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector42~2_combout\ = ( \S|LCD|Selector42~1_combout\ & ( (\S|LCD|state~33_combout\ & (!\S|LCD|cnt\(1) & \S|LCD|cnt\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_state~33_combout\,
	datac => \S|LCD|ALT_INV_cnt\(1),
	datad => \S|LCD|ALT_INV_cnt\(2),
	dataf => \S|LCD|ALT_INV_Selector42~1_combout\,
	combout => \S|LCD|Selector42~2_combout\);

-- Location: LABCELL_X21_Y2_N54
\S|LCD|Selector42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector42~3_combout\ = ( \S|LCD|LCD_D[10]~reg0_q\ & ( \S|PX_COLOR\(0) & ( ((!\S|LCD|Selector42~0_combout\) # ((\S|LCD|Selector23~0_combout\) # (\S|LCD|Selector42~2_combout\))) # (\S|LCD|state.s14~q\) ) ) ) # ( !\S|LCD|LCD_D[10]~reg0_q\ & ( 
-- \S|PX_COLOR\(0) & ( ((\S|LCD|Selector23~0_combout\) # (\S|LCD|Selector42~2_combout\)) # (\S|LCD|state.s14~q\) ) ) ) # ( \S|LCD|LCD_D[10]~reg0_q\ & ( !\S|PX_COLOR\(0) & ( (!\S|LCD|Selector42~0_combout\) # ((\S|LCD|Selector23~0_combout\) # 
-- (\S|LCD|Selector42~2_combout\)) ) ) ) # ( !\S|LCD|LCD_D[10]~reg0_q\ & ( !\S|PX_COLOR\(0) & ( (\S|LCD|Selector23~0_combout\) # (\S|LCD|Selector42~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111110011111111111101011111111111111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s14~q\,
	datab => \S|LCD|ALT_INV_Selector42~0_combout\,
	datac => \S|LCD|ALT_INV_Selector42~2_combout\,
	datad => \S|LCD|ALT_INV_Selector23~0_combout\,
	datae => \S|LCD|ALT_INV_LCD_D[10]~reg0_q\,
	dataf => \S|ALT_INV_PX_COLOR\(0),
	combout => \S|LCD|Selector42~3_combout\);

-- Location: FF_X21_Y2_N56
\S|LCD|LCD_D[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector42~3_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_D[10]~reg0_q\);

-- Location: LABCELL_X21_Y2_N9
\S|LCD|Selector41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector41~2_combout\ = ( \S|LCD|state.c1~q\ & ( (\S|LCD|Selector50~0_combout\ & \S|LCD|Selector41~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_Selector50~0_combout\,
	datab => \S|LCD|ALT_INV_Selector41~0_combout\,
	dataf => \S|LCD|ALT_INV_state.c1~q\,
	combout => \S|LCD|Selector41~2_combout\);

-- Location: LABCELL_X21_Y2_N48
\S|LCD|LCD_D[11]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LCD_D[11]~reg0feeder_combout\ = ( \S|LCD|Selector41~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \S|LCD|ALT_INV_Selector41~2_combout\,
	combout => \S|LCD|LCD_D[11]~reg0feeder_combout\);

-- Location: FF_X21_Y2_N50
\S|LCD|LCD_D[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|LCD_D[11]~reg0feeder_combout\,
	asdata => \S|PX_COLOR\(0),
	sload => \S|LCD|state.s14~q\,
	ena => \S|LCD|LCD_D[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_D[11]~reg0_q\);

-- Location: FF_X21_Y2_N10
\S|LCD|LCD_D[15]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector41~2_combout\,
	asdata => \S|PX_COLOR\(0),
	sload => \S|LCD|state.s14~q\,
	ena => \S|LCD|LCD_D[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_D[15]~reg0_q\);

-- Location: M10K_X30_Y5_N0
\RAM|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: MLABCELL_X28_Y4_N27
\RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\ = ( \LOAD~input_o\ & ( (!\ADDRESS[14]~input_o\ & !\ADDRESS[13]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADDRESS[14]~input_o\,
	datab => \ALT_INV_ADDRESS[13]~input_o\,
	dataf => \ALT_INV_LOAD~input_o\,
	combout => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\);

-- Location: M10K_X30_Y6_N0
\RAM|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X28_Y4_N47
\RAM|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \ADDRESS[13]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X28_Y4_N59
\RAM|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	asdata => \RAM|altsyncram_component|auto_generated|address_reg_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: IOIBUF_X33_Y0_N41
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LABCELL_X35_Y2_N0
\Mux|q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[0]~0_combout\ = ( \ADDRESS[13]~input_o\ & ( \ADDRESS[14]~input_o\ & ( \SW[0]~input_o\ ) ) ) # ( !\ADDRESS[13]~input_o\ & ( \ADDRESS[14]~input_o\ & ( \SW[0]~input_o\ ) ) ) # ( \ADDRESS[13]~input_o\ & ( !\ADDRESS[14]~input_o\ & ( \SW[0]~input_o\ ) ) 
-- ) # ( !\ADDRESS[13]~input_o\ & ( !\ADDRESS[14]~input_o\ & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # 
-- (\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	datab => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datac => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_ADDRESS[13]~input_o\,
	dataf => \ALT_INV_ADDRESS[14]~input_o\,
	combout => \Mux|q[0]~0_combout\);

-- Location: M10K_X46_Y4_N0
\RAM|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y4_N0
\RAM|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: IOIBUF_X33_Y0_N58
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: MLABCELL_X28_Y4_N54
\Mux|q[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[1]~1_combout\ = ( \RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( \SW[1]~input_o\ & ( (((\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\ADDRESS[14]~input_o\)) # 
-- (\RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) # (\ADDRESS[13]~input_o\) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( \SW[1]~input_o\ & ( 
-- (((\RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & !\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0))) # (\ADDRESS[14]~input_o\)) # (\ADDRESS[13]~input_o\) ) ) ) # ( 
-- \RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( !\SW[1]~input_o\ & ( (!\ADDRESS[13]~input_o\ & (!\ADDRESS[14]~input_o\ & ((\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( !\SW[1]~input_o\ & ( (!\ADDRESS[13]~input_o\ & 
-- (\RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & (!\ADDRESS[14]~input_o\ & !\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000001010000001111111010111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADDRESS[13]~input_o\,
	datab => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datac => \ALT_INV_ADDRESS[14]~input_o\,
	datad => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \Mux|q[1]~1_combout\);

-- Location: IOIBUF_X34_Y0_N1
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: M10K_X46_Y2_N0
\RAM|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X46_Y1_N0
\RAM|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y2_N54
\Mux|q[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[2]~2_combout\ = ( \RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( ((!\ADDRESS[14]~input_o\ & !\ADDRESS[13]~input_o\)) # (\SW[2]~input_o\) ) ) ) # ( 
-- !\RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( (!\ADDRESS[14]~input_o\ & ((!\ADDRESS[13]~input_o\ & 
-- ((\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # (\ADDRESS[13]~input_o\ & (\SW[2]~input_o\)))) # (\ADDRESS[14]~input_o\ & (\SW[2]~input_o\)) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- !\RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( (!\ADDRESS[14]~input_o\ & ((!\ADDRESS[13]~input_o\ & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # (\ADDRESS[13]~input_o\ & (\SW[2]~input_o\)))) # 
-- (\ADDRESS[14]~input_o\ & (\SW[2]~input_o\)) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( (\SW[2]~input_o\ & ((\ADDRESS[13]~input_o\) # 
-- (\ADDRESS[14]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101110100010101010100011101010101011101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_ADDRESS[14]~input_o\,
	datac => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \ALT_INV_ADDRESS[13]~input_o\,
	datae => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	combout => \Mux|q[2]~2_combout\);

-- Location: M10K_X30_Y1_N0
\RAM|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M10K_X30_Y2_N0
\RAM|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: IOIBUF_X34_Y0_N18
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LABCELL_X35_Y2_N24
\Mux|q[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[3]~3_combout\ = ( \RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \ADDRESS[14]~input_o\ & ( \SW[3]~input_o\ ) ) ) # ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \ADDRESS[14]~input_o\ & ( \SW[3]~input_o\ ) 
-- ) ) # ( \RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( !\ADDRESS[14]~input_o\ & ( (!\ADDRESS[13]~input_o\ & (\RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout\)) # (\ADDRESS[13]~input_o\ & ((\SW[3]~input_o\))) ) ) ) # 
-- ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( !\ADDRESS[14]~input_o\ & ( (!\ADDRESS[13]~input_o\ & (\RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout\)) # (\ADDRESS[13]~input_o\ & ((\SW[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	datab => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datac => \ALT_INV_ADDRESS[13]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \ALT_INV_ADDRESS[14]~input_o\,
	combout => \Mux|q[3]~3_combout\);

-- Location: IOIBUF_X36_Y0_N35
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: M10K_X38_Y2_N0
\RAM|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y1_N0
\RAM|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y2_N42
\Mux|q[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[4]~4_combout\ = ( \RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( ((!\ADDRESS[14]~input_o\ & !\ADDRESS[13]~input_o\)) # (\SW[4]~input_o\) ) ) ) # ( 
-- !\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( \RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\ADDRESS[14]~input_o\ & ((!\ADDRESS[13]~input_o\ & 
-- ((\RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # (\ADDRESS[13]~input_o\ & (\SW[4]~input_o\)))) # (\ADDRESS[14]~input_o\ & (\SW[4]~input_o\)) ) ) ) # ( \RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (\SW[4]~input_o\ & ((\ADDRESS[13]~input_o\) # (\ADDRESS[14]~input_o\))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- !\RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\ADDRESS[14]~input_o\ & ((!\ADDRESS[13]~input_o\ & ((\RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # (\ADDRESS[13]~input_o\ & (\SW[4]~input_o\)))) # 
-- (\ADDRESS[14]~input_o\ & (\SW[4]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010111010101000101010001010100010101110101011101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[4]~input_o\,
	datab => \ALT_INV_ADDRESS[14]~input_o\,
	datac => \ALT_INV_ADDRESS[13]~input_o\,
	datad => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datae => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	combout => \Mux|q[4]~4_combout\);

-- Location: M10K_X30_Y3_N0
\RAM|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X30_Y4_N0
\RAM|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: IOIBUF_X36_Y0_N52
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LABCELL_X35_Y2_N36
\Mux|q[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[5]~5_combout\ = ( \ADDRESS[13]~input_o\ & ( \SW[5]~input_o\ ) ) # ( !\ADDRESS[13]~input_o\ & ( \SW[5]~input_o\ & ( ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((\RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout\))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout\))) # (\ADDRESS[14]~input_o\) ) ) ) # ( 
-- !\ADDRESS[13]~input_o\ & ( !\SW[5]~input_o\ & ( (!\ADDRESS[14]~input_o\ & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout\))) # 
-- (\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000000000000000000110111111101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datab => \ALT_INV_ADDRESS[14]~input_o\,
	datac => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datae => \ALT_INV_ADDRESS[13]~input_o\,
	dataf => \ALT_INV_SW[5]~input_o\,
	combout => \Mux|q[5]~5_combout\);

-- Location: IOIBUF_X34_Y0_N52
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: M10K_X22_Y4_N0
\RAM|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X22_Y1_N0
\RAM|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y2_N6
\Mux|q[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[6]~6_combout\ = ( \ADDRESS[13]~input_o\ & ( \ADDRESS[14]~input_o\ & ( \SW[6]~input_o\ ) ) ) # ( !\ADDRESS[13]~input_o\ & ( \ADDRESS[14]~input_o\ & ( \SW[6]~input_o\ ) ) ) # ( \ADDRESS[13]~input_o\ & ( !\ADDRESS[14]~input_o\ & ( \SW[6]~input_o\ ) ) 
-- ) # ( !\ADDRESS[13]~input_o\ & ( !\ADDRESS[14]~input_o\ & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout\)) # 
-- (\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[6]~input_o\,
	datab => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datac => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datae => \ALT_INV_ADDRESS[13]~input_o\,
	dataf => \ALT_INV_ADDRESS[14]~input_o\,
	combout => \Mux|q[6]~6_combout\);

-- Location: M10K_X22_Y3_N0
\RAM|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: IOIBUF_X34_Y0_N35
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: M10K_X22_Y2_N0
\RAM|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y2_N48
\Mux|q[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[7]~7_combout\ = ( \ADDRESS[13]~input_o\ & ( \RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( \SW[7]~input_o\ ) ) ) # ( !\ADDRESS[13]~input_o\ & ( \RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- (!\ADDRESS[14]~input_o\ & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((\RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout\)))) # (\ADDRESS[14]~input_o\ & (((\SW[7]~input_o\)))) ) ) ) # ( \ADDRESS[13]~input_o\ & ( 
-- !\RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( \SW[7]~input_o\ ) ) ) # ( !\ADDRESS[13]~input_o\ & ( !\RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( (!\ADDRESS[14]~input_o\ & 
-- (\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout\))) # (\ADDRESS[14]~input_o\ & (((\SW[7]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111000011110000111110111011000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	datac => \ALT_INV_SW[7]~input_o\,
	datad => \ALT_INV_ADDRESS[14]~input_o\,
	datae => \ALT_INV_ADDRESS[13]~input_o\,
	dataf => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	combout => \Mux|q[7]~7_combout\);

-- Location: IOIBUF_X33_Y0_N92
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: M10K_X38_Y3_N0
\RAM|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y7_N0
\RAM|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y2_N30
\Mux|q[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[8]~8_combout\ = ( \RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( \RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( ((!\ADDRESS[14]~input_o\ & !\ADDRESS[13]~input_o\)) # (\SW[8]~input_o\) ) ) ) # ( 
-- !\RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( \RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (!\ADDRESS[14]~input_o\ & ((!\ADDRESS[13]~input_o\ & 
-- ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # (\ADDRESS[13]~input_o\ & (\SW[8]~input_o\)))) # (\ADDRESS[14]~input_o\ & (\SW[8]~input_o\)) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- !\RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (!\ADDRESS[14]~input_o\ & ((!\ADDRESS[13]~input_o\ & ((\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0)))) # (\ADDRESS[13]~input_o\ & (\SW[8]~input_o\)))) # 
-- (\ADDRESS[14]~input_o\ & (\SW[8]~input_o\)) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( !\RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (\SW[8]~input_o\ & ((\ADDRESS[13]~input_o\) # 
-- (\ADDRESS[14]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000111010101010111010001010101011101110101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \ALT_INV_ADDRESS[14]~input_o\,
	datac => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \ALT_INV_ADDRESS[13]~input_o\,
	datae => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	dataf => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	combout => \Mux|q[8]~8_combout\);

-- Location: M10K_X38_Y5_N0
\RAM|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y6_N0
\RAM|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: IOIBUF_X33_Y0_N75
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LABCELL_X35_Y2_N12
\Mux|q[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[9]~9_combout\ = ( \ADDRESS[13]~input_o\ & ( \ADDRESS[14]~input_o\ & ( \SW[9]~input_o\ ) ) ) # ( !\ADDRESS[13]~input_o\ & ( \ADDRESS[14]~input_o\ & ( \SW[9]~input_o\ ) ) ) # ( \ADDRESS[13]~input_o\ & ( !\ADDRESS[14]~input_o\ & ( \SW[9]~input_o\ ) ) 
-- ) # ( !\ADDRESS[13]~input_o\ & ( !\ADDRESS[14]~input_o\ & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) # 
-- (\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datab => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	datac => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	datad => \ALT_INV_SW[9]~input_o\,
	datae => \ALT_INV_ADDRESS[13]~input_o\,
	dataf => \ALT_INV_ADDRESS[14]~input_o\,
	combout => \Mux|q[9]~9_combout\);

-- Location: M10K_X30_Y7_N0
\RAM|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X30_Y8_N0
\RAM|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: MLABCELL_X28_Y4_N18
\Mux|q[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[10]~10_combout\ = ( !\ADDRESS[13]~input_o\ & ( (!\ADDRESS[14]~input_o\ & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) # 
-- (\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADDRESS[14]~input_o\,
	datab => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datad => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	dataf => \ALT_INV_ADDRESS[13]~input_o\,
	combout => \Mux|q[10]~10_combout\);

-- Location: M10K_X11_Y9_N0
\RAM|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M10K_X11_Y8_N0
\RAM|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: MLABCELL_X28_Y4_N12
\Mux|q[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[11]~11_combout\ = ( \RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( (!\ADDRESS[14]~input_o\ & (!\ADDRESS[13]~input_o\ & ((\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout\)))) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( (!\ADDRESS[14]~input_o\ & (!\ADDRESS[13]~input_o\ & 
-- (\RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & !\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000100010000000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADDRESS[14]~input_o\,
	datab => \ALT_INV_ADDRESS[13]~input_o\,
	datac => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	datad => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	combout => \Mux|q[11]~11_combout\);

-- Location: M10K_X22_Y9_N0
\RAM|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M10K_X30_Y9_N0
\RAM|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: MLABCELL_X28_Y4_N9
\Mux|q[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[12]~12_combout\ = ( \RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (!\ADDRESS[14]~input_o\ & (!\ADDRESS[13]~input_o\ & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- (\RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout\)))) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (!\ADDRESS[14]~input_o\ & (\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & !\ADDRESS[13]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000010001010000000001000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADDRESS[14]~input_o\,
	datab => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	datad => \ALT_INV_ADDRESS[13]~input_o\,
	dataf => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	combout => \Mux|q[12]~12_combout\);

-- Location: M10K_X38_Y9_N0
\RAM|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y8_N0
\RAM|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: MLABCELL_X28_Y4_N21
\Mux|q[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[13]~13_combout\ = ( !\ADDRESS[13]~input_o\ & ( (!\ADDRESS[14]~input_o\ & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout\)) # 
-- (\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADDRESS[14]~input_o\,
	datab => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datad => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	dataf => \ALT_INV_ADDRESS[13]~input_o\,
	combout => \Mux|q[13]~13_combout\);

-- Location: M10K_X22_Y6_N0
\RAM|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X22_Y5_N0
\RAM|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: MLABCELL_X28_Y4_N6
\Mux|q[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[14]~14_combout\ = ( \RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( (!\ADDRESS[14]~input_o\ & (!\ADDRESS[13]~input_o\ & ((\RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout\) # 
-- (\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0))))) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( (!\ADDRESS[14]~input_o\ & (!\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & !\ADDRESS[13]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000101010000000000010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADDRESS[14]~input_o\,
	datab => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datad => \ALT_INV_ADDRESS[13]~input_o\,
	dataf => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	combout => \Mux|q[14]~14_combout\);

-- Location: M10K_X22_Y8_N0
\RAM|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~1_combout\,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ALT_INV_ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X22_Y7_N0
\RAM|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLK_FAST~inputCLKENA0_outclk\,
	ena0 => \ADDRESS[13]~input_o\,
	portadatain => \RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \RAM|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: MLABCELL_X28_Y4_N42
\Mux|q[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux|q[15]~15_combout\ = ( !\ADDRESS[14]~input_o\ & ( !\ADDRESS[13]~input_o\ & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout\)) # 
-- (\RAM|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	datab => \RAM|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \RAM|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	datae => \ALT_INV_ADDRESS[14]~input_o\,
	dataf => \ALT_INV_ADDRESS[13]~input_o\,
	combout => \Mux|q[15]~15_combout\);

-- Location: LABCELL_X20_Y2_N12
\S|LCD|Selector35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector35~0_combout\ = ( \S|LCD|WideOr3~0_combout\ & ( \S|LCD|state.c1~q\ & ( (!\S|LCD|state.s3m~q\ & (!\S|LCD|state.c3~q\ & ((!\S|LCD|counterClear\(16)) # (\S|LCD|LessThan1~4_combout\)))) ) ) ) # ( \S|LCD|WideOr3~0_combout\ & ( 
-- !\S|LCD|state.c1~q\ & ( (!\S|LCD|state.s3m~q\ & !\S|LCD|state.c3~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000000000001100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_LessThan1~4_combout\,
	datab => \S|LCD|ALT_INV_state.s3m~q\,
	datac => \S|LCD|ALT_INV_counterClear\(16),
	datad => \S|LCD|ALT_INV_state.c3~q\,
	datae => \S|LCD|ALT_INV_WideOr3~0_combout\,
	dataf => \S|LCD|ALT_INV_state.c1~q\,
	combout => \S|LCD|Selector35~0_combout\);

-- Location: MLABCELL_X18_Y2_N48
\S|LCD|Selector35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector35~1_combout\ = ( \S|LCD|LCD_CS_N~q\ & ( \S|LCD|Selector35~0_combout\ & ( ((!\S|LCD|WideOr2~2_combout\) # (\S|LCD|state.s5~q\)) # (\S|LCD|Selector34~0_combout\) ) ) ) # ( !\S|LCD|LCD_CS_N~q\ & ( \S|LCD|Selector35~0_combout\ & ( 
-- ((!\S|LCD|WideOr2~2_combout\) # (\S|LCD|state.s5~q\)) # (\S|LCD|Selector34~0_combout\) ) ) ) # ( \S|LCD|LCD_CS_N~q\ & ( !\S|LCD|Selector35~0_combout\ ) ) # ( !\S|LCD|LCD_CS_N~q\ & ( !\S|LCD|Selector35~0_combout\ & ( ((!\S|LCD|WideOr2~2_combout\) # 
-- (\S|LCD|state.s5~q\)) # (\S|LCD|Selector34~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100111111111111111111111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_Selector34~0_combout\,
	datac => \S|LCD|ALT_INV_state.s5~q\,
	datad => \S|LCD|ALT_INV_WideOr2~2_combout\,
	datae => \S|LCD|ALT_INV_LCD_CS_N~q\,
	dataf => \S|LCD|ALT_INV_Selector35~0_combout\,
	combout => \S|LCD|Selector35~1_combout\);

-- Location: FF_X18_Y2_N49
\S|LCD|LCD_CS_N\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector35~1_combout\,
	asdata => VCC,
	sload => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_CS_N~q\);

-- Location: LABCELL_X20_Y2_N48
\S|LCD|Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector18~0_combout\ = ( \S|LCD|state.s2~q\ ) # ( !\S|LCD|state.s2~q\ & ( (!\S|LCD|state.s0~q\) # ((!\S|LCD|state.s1~q\ & \S|LCD|LCD_RESET_N~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111100111100001111110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_state.s1~q\,
	datac => \S|LCD|ALT_INV_state.s0~q\,
	datad => \S|LCD|ALT_INV_LCD_RESET_N~q\,
	dataf => \S|LCD|ALT_INV_state.s2~q\,
	combout => \S|LCD|Selector18~0_combout\);

-- Location: FF_X20_Y2_N50
\S|LCD|LCD_RESET_N\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector18~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_RESET_N~q\);

-- Location: LABCELL_X12_Y3_N57
\S|LCD|Selector41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector41~1_combout\ = ( !\S|LCD|state.s10~q\ & ( (!\S|LCD|state.s8~q\ & (!\S|LCD|state.s11~q\ & !\S|LCD|state.s7~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.s8~q\,
	datac => \S|LCD|ALT_INV_state.s11~q\,
	datad => \S|LCD|ALT_INV_state.s7~q\,
	dataf => \S|LCD|ALT_INV_state.s10~q\,
	combout => \S|LCD|Selector41~1_combout\);

-- Location: LABCELL_X17_Y2_N54
\S|LCD|Selector36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector36~3_combout\ = ( \S|LCD|cnt\(0) & ( !\S|LCD|cnt\(3) & ( (!\S|LCD|cnt\(4) & (!\S|LCD|cnt\(5) & ((!\S|LCD|cnt\(2)) # (!\S|LCD|cnt\(1))))) ) ) ) # ( !\S|LCD|cnt\(0) & ( !\S|LCD|cnt\(3) & ( (!\S|LCD|cnt\(4) & (!\S|LCD|cnt\(5) & 
-- (!\S|LCD|cnt\(2) $ (!\S|LCD|cnt\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000000000000111000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(2),
	datab => \S|LCD|ALT_INV_cnt\(1),
	datac => \S|LCD|ALT_INV_cnt\(4),
	datad => \S|LCD|ALT_INV_cnt\(5),
	datae => \S|LCD|ALT_INV_cnt\(0),
	dataf => \S|LCD|ALT_INV_cnt\(3),
	combout => \S|LCD|Selector36~3_combout\);

-- Location: LABCELL_X17_Y2_N24
\S|LCD|Selector36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector36~2_combout\ = ( \S|LCD|cnt\(0) & ( \S|LCD|cnt\(3) & ( (\S|LCD|cnt\(4) & ((!\S|LCD|cnt\(2) & (!\S|LCD|cnt\(1) & !\S|LCD|cnt\(5))) # (\S|LCD|cnt\(2) & (\S|LCD|cnt\(1))))) ) ) ) # ( !\S|LCD|cnt\(0) & ( \S|LCD|cnt\(3) & ( (!\S|LCD|cnt\(1) & 
-- (!\S|LCD|cnt\(5) $ (((!\S|LCD|cnt\(2)) # (!\S|LCD|cnt\(4)))))) # (\S|LCD|cnt\(1) & (((!\S|LCD|cnt\(4)) # (\S|LCD|cnt\(5))))) ) ) ) # ( \S|LCD|cnt\(0) & ( !\S|LCD|cnt\(3) & ( (!\S|LCD|cnt\(1) & (!\S|LCD|cnt\(4) & ((!\S|LCD|cnt\(2)) # (!\S|LCD|cnt\(5))))) # 
-- (\S|LCD|cnt\(1) & (!\S|LCD|cnt\(2) & ((\S|LCD|cnt\(5))))) ) ) ) # ( !\S|LCD|cnt\(0) & ( !\S|LCD|cnt\(3) & ( (!\S|LCD|cnt\(1) & (!\S|LCD|cnt\(5) & (!\S|LCD|cnt\(2) $ (\S|LCD|cnt\(4))))) # (\S|LCD|cnt\(1) & (\S|LCD|cnt\(2) & (!\S|LCD|cnt\(4) $ 
-- (!\S|LCD|cnt\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010100010000110000001010001000110100111110110000100100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(2),
	datab => \S|LCD|ALT_INV_cnt\(1),
	datac => \S|LCD|ALT_INV_cnt\(4),
	datad => \S|LCD|ALT_INV_cnt\(5),
	datae => \S|LCD|ALT_INV_cnt\(0),
	dataf => \S|LCD|ALT_INV_cnt\(3),
	combout => \S|LCD|Selector36~2_combout\);

-- Location: LABCELL_X17_Y2_N51
\S|LCD|Selector36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector36~4_combout\ = ( \S|LCD|Selector36~2_combout\ & ( (\S|LCD|cnt\(6) & \S|LCD|Selector36~3_combout\) ) ) # ( !\S|LCD|Selector36~2_combout\ & ( (!\S|LCD|cnt\(6)) # (\S|LCD|Selector36~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_cnt\(6),
	datad => \S|LCD|ALT_INV_Selector36~3_combout\,
	dataf => \S|LCD|ALT_INV_Selector36~2_combout\,
	combout => \S|LCD|Selector36~4_combout\);

-- Location: LABCELL_X17_Y2_N48
\S|LCD|Selector36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector36~0_combout\ = ( \S|LCD|Selector36~4_combout\ & ( (!\S|LCD|state~33_combout\ & (\S|LCD|Selector41~1_combout\ & !\S|LCD|state.s14~q\)) ) ) # ( !\S|LCD|Selector36~4_combout\ & ( (\S|LCD|Selector41~1_combout\ & !\S|LCD|state.s14~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_state~33_combout\,
	datac => \S|LCD|ALT_INV_Selector41~1_combout\,
	datad => \S|LCD|ALT_INV_state.s14~q\,
	dataf => \S|LCD|ALT_INV_Selector36~4_combout\,
	combout => \S|LCD|Selector36~0_combout\);

-- Location: MLABCELL_X18_Y2_N42
\S|LCD|Selector36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|Selector36~1_combout\ = ( \S|LCD|LCD_RS~q\ & ( \S|LCD|Selector42~0_combout\ & ( (!\S|LCD|Selector36~0_combout\) # (\S|LCD|Selector23~0_combout\) ) ) ) # ( !\S|LCD|LCD_RS~q\ & ( \S|LCD|Selector42~0_combout\ & ( (!\S|LCD|Selector36~0_combout\) # 
-- (\S|LCD|Selector23~0_combout\) ) ) ) # ( \S|LCD|LCD_RS~q\ & ( !\S|LCD|Selector42~0_combout\ ) ) # ( !\S|LCD|LCD_RS~q\ & ( !\S|LCD|Selector42~0_combout\ & ( (!\S|LCD|Selector36~0_combout\) # (\S|LCD|Selector23~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111111111111111111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \S|LCD|ALT_INV_Selector36~0_combout\,
	datac => \S|LCD|ALT_INV_Selector23~0_combout\,
	datae => \S|LCD|ALT_INV_LCD_RS~q\,
	dataf => \S|LCD|ALT_INV_Selector42~0_combout\,
	combout => \S|LCD|Selector36~1_combout\);

-- Location: FF_X18_Y2_N43
\S|LCD|LCD_RS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|Selector36~1_combout\,
	asdata => VCC,
	sload => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_RS~q\);

-- Location: LABCELL_X17_Y4_N15
\S|LCD|LCD_WR_N~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LCD_WR_N~0_combout\ = ( !\S|LCD|state.s5~q\ & ( !\S|LCD|state.s3n~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \S|LCD|ALT_INV_state.s3n~q\,
	dataf => \S|LCD|ALT_INV_state.s5~q\,
	combout => \S|LCD|LCD_WR_N~0_combout\);

-- Location: LABCELL_X21_Y2_N30
\S|LCD|LCD_WR_N~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LCD_WR_N~1_combout\ = ( \S|LCD|WideOr25~0_combout\ & ( (\S|LCD|state.c1~q\ & (\S|LCD|delay_en~q\ & ((!\S|LCD|counterClear\(16)) # (\S|LCD|LessThan1~4_combout\)))) ) ) # ( !\S|LCD|WideOr25~0_combout\ & ( \S|LCD|delay_en~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000101000000010000010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_state.c1~q\,
	datab => \S|LCD|ALT_INV_LessThan1~4_combout\,
	datac => \S|LCD|ALT_INV_delay_en~q\,
	datad => \S|LCD|ALT_INV_counterClear\(16),
	dataf => \S|LCD|ALT_INV_WideOr25~0_combout\,
	combout => \S|LCD|LCD_WR_N~1_combout\);

-- Location: LABCELL_X21_Y2_N0
\S|LCD|LCD_WR_N~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \S|LCD|LCD_WR_N~2_combout\ = ( \S|LCD|LCD_WR_N~q\ & ( \S|LCD|Selector35~0_combout\ & ( (!\S|LCD|Selector34~0_combout\ & (!\RST~input_o\ & !\S|LCD|LCD_WR_N~1_combout\)) ) ) ) # ( !\S|LCD|LCD_WR_N~q\ & ( \S|LCD|Selector35~0_combout\ & ( 
-- (!\S|LCD|Selector34~0_combout\ & (!\RST~input_o\ & (\S|LCD|LCD_WR_N~0_combout\ & !\S|LCD|LCD_WR_N~1_combout\))) ) ) ) # ( \S|LCD|LCD_WR_N~q\ & ( !\S|LCD|Selector35~0_combout\ & ( (!\S|LCD|Selector34~0_combout\ & (!\RST~input_o\ & 
-- !\S|LCD|LCD_WR_N~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010000000000000001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \S|LCD|ALT_INV_Selector34~0_combout\,
	datab => \ALT_INV_RST~input_o\,
	datac => \S|LCD|ALT_INV_LCD_WR_N~0_combout\,
	datad => \S|LCD|ALT_INV_LCD_WR_N~1_combout\,
	datae => \S|LCD|ALT_INV_LCD_WR_N~q\,
	dataf => \S|LCD|ALT_INV_Selector35~0_combout\,
	combout => \S|LCD|LCD_WR_N~2_combout\);

-- Location: FF_X21_Y2_N1
\S|LCD|LCD_WR_N\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_FAST~inputCLKENA0_outclk\,
	d => \S|LCD|LCD_WR_N~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \S|LCD|LCD_WR_N~q\);

-- Location: LABCELL_X24_Y1_N36
\R16|r1|binary1|flip|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \R16|r1|binary1|flip|q~feeder_combout\ = ( \INPUT[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_INPUT[0]~input_o\,
	combout => \R16|r1|binary1|flip|q~feeder_combout\);

-- Location: MLABCELL_X28_Y4_N30
\DMux|q1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DMux|q1~0_combout\ = ( \ADDRESS[11]~input_o\ & ( \ADDRESS[14]~input_o\ & ( (!\ADDRESS[13]~input_o\ & (!\ADDRESS[12]~input_o\ & \LOAD~input_o\)) ) ) ) # ( !\ADDRESS[11]~input_o\ & ( \ADDRESS[14]~input_o\ & ( (!\ADDRESS[13]~input_o\ & (\LOAD~input_o\ & 
-- ((!\ADDRESS[12]~input_o\) # (\LessThan0~0_combout\)))) ) ) ) # ( \ADDRESS[11]~input_o\ & ( !\ADDRESS[14]~input_o\ & ( (\ADDRESS[13]~input_o\ & \LOAD~input_o\) ) ) ) # ( !\ADDRESS[11]~input_o\ & ( !\ADDRESS[14]~input_o\ & ( (\ADDRESS[13]~input_o\ & 
-- \LOAD~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000100010100000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADDRESS[13]~input_o\,
	datab => \ALT_INV_ADDRESS[12]~input_o\,
	datac => \ALT_INV_LessThan0~0_combout\,
	datad => \ALT_INV_LOAD~input_o\,
	datae => \ALT_INV_ADDRESS[11]~input_o\,
	dataf => \ALT_INV_ADDRESS[14]~input_o\,
	combout => \DMux|q1~0_combout\);

-- Location: FF_X24_Y1_N37
\R16|r1|binary1|flip|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \R16|r1|binary1|flip|q~feeder_combout\,
	ena => \DMux|q1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R16|r1|binary1|flip|q~q\);

-- Location: LABCELL_X24_Y1_N18
\R16|r1|binary2|flip|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \R16|r1|binary2|flip|q~feeder_combout\ = ( \INPUT[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_INPUT[1]~input_o\,
	combout => \R16|r1|binary2|flip|q~feeder_combout\);

-- Location: FF_X24_Y1_N20
\R16|r1|binary2|flip|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \R16|r1|binary2|flip|q~feeder_combout\,
	ena => \DMux|q1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R16|r1|binary2|flip|q~q\);

-- Location: FF_X21_Y1_N28
\R16|r1|binary3|flip|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \INPUT[2]~input_o\,
	sload => VCC,
	ena => \DMux|q1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R16|r1|binary3|flip|q~q\);

-- Location: LABCELL_X21_Y1_N42
\R16|r1|binary4|flip|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \R16|r1|binary4|flip|q~feeder_combout\ = ( \INPUT[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_INPUT[3]~input_o\,
	combout => \R16|r1|binary4|flip|q~feeder_combout\);

-- Location: FF_X21_Y1_N43
\R16|r1|binary4|flip|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \R16|r1|binary4|flip|q~feeder_combout\,
	ena => \DMux|q1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R16|r1|binary4|flip|q~q\);

-- Location: LABCELL_X24_Y1_N48
\R16|r1|binary5|flip|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \R16|r1|binary5|flip|q~feeder_combout\ = ( \INPUT[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_INPUT[4]~input_o\,
	combout => \R16|r1|binary5|flip|q~feeder_combout\);

-- Location: FF_X24_Y1_N49
\R16|r1|binary5|flip|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \R16|r1|binary5|flip|q~feeder_combout\,
	ena => \DMux|q1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R16|r1|binary5|flip|q~q\);

-- Location: LABCELL_X24_Y1_N45
\R16|r1|binary6|flip|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \R16|r1|binary6|flip|q~feeder_combout\ = ( \INPUT[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_INPUT[5]~input_o\,
	combout => \R16|r1|binary6|flip|q~feeder_combout\);

-- Location: FF_X24_Y1_N46
\R16|r1|binary6|flip|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \R16|r1|binary6|flip|q~feeder_combout\,
	ena => \DMux|q1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R16|r1|binary6|flip|q~q\);

-- Location: LABCELL_X21_Y1_N12
\R16|r1|binary7|flip|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \R16|r1|binary7|flip|q~feeder_combout\ = ( \INPUT[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_INPUT[6]~input_o\,
	combout => \R16|r1|binary7|flip|q~feeder_combout\);

-- Location: FF_X21_Y1_N13
\R16|r1|binary7|flip|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \R16|r1|binary7|flip|q~feeder_combout\,
	ena => \DMux|q1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R16|r1|binary7|flip|q~q\);

-- Location: LABCELL_X21_Y1_N33
\R16|r1|binary8|flip|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \R16|r1|binary8|flip|q~feeder_combout\ = ( \INPUT[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_INPUT[7]~input_o\,
	combout => \R16|r1|binary8|flip|q~feeder_combout\);

-- Location: FF_X21_Y1_N34
\R16|r1|binary8|flip|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \R16|r1|binary8|flip|q~feeder_combout\,
	ena => \DMux|q1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R16|r1|binary8|flip|q~q\);

-- Location: FF_X24_Y1_N5
\R16|r2|binary1|flip|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	asdata => \INPUT[8]~input_o\,
	sload => VCC,
	ena => \DMux|q1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R16|r2|binary1|flip|q~q\);

-- Location: LABCELL_X24_Y1_N33
\R16|r2|binary2|flip|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \R16|r2|binary2|flip|q~feeder_combout\ = ( \INPUT[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_INPUT[9]~input_o\,
	combout => \R16|r2|binary2|flip|q~feeder_combout\);

-- Location: FF_X24_Y1_N34
\R16|r2|binary2|flip|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK_SLOW~inputCLKENA0_outclk\,
	d => \R16|r2|binary2|flip|q~feeder_combout\,
	ena => \DMux|q1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R16|r2|binary2|flip|q~q\);

-- Location: MLABCELL_X28_Y4_N48
\sel1[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sel1[0]~0_combout\ = ( \ADDRESS[11]~input_o\ & ( \ADDRESS[14]~input_o\ & ( (!\LessThan1~2_combout\) # ((!\ADDRESS[12]~input_o\) # (\ADDRESS[13]~input_o\)) ) ) ) # ( !\ADDRESS[11]~input_o\ & ( \ADDRESS[14]~input_o\ & ( (!\LessThan1~2_combout\) # 
-- ((!\ADDRESS[12]~input_o\) # ((\ADDRESS[13]~input_o\) # (\LessThan0~0_combout\))) ) ) ) # ( \ADDRESS[11]~input_o\ & ( !\ADDRESS[14]~input_o\ & ( \ADDRESS[13]~input_o\ ) ) ) # ( !\ADDRESS[11]~input_o\ & ( !\ADDRESS[14]~input_o\ & ( \ADDRESS[13]~input_o\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111101111111111111110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~2_combout\,
	datab => \ALT_INV_ADDRESS[12]~input_o\,
	datac => \ALT_INV_LessThan0~0_combout\,
	datad => \ALT_INV_ADDRESS[13]~input_o\,
	datae => \ALT_INV_ADDRESS[11]~input_o\,
	dataf => \ALT_INV_ADDRESS[14]~input_o\,
	combout => \sel1[0]~0_combout\);

-- Location: MLABCELL_X28_Y4_N24
\sel1[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sel1[1]~1_combout\ = ( \ADDRESS[12]~input_o\ & ( (\ADDRESS[14]~input_o\ & (((!\LessThan0~0_combout\) # (\ADDRESS[11]~input_o\)) # (\ADDRESS[13]~input_o\))) ) ) # ( !\ADDRESS[12]~input_o\ & ( (\ADDRESS[14]~input_o\ & \ADDRESS[13]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101010001010101010101000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADDRESS[14]~input_o\,
	datab => \ALT_INV_ADDRESS[13]~input_o\,
	datac => \ALT_INV_LessThan0~0_combout\,
	datad => \ALT_INV_ADDRESS[11]~input_o\,
	dataf => \ALT_INV_ADDRESS[12]~input_o\,
	combout => \sel1[1]~1_combout\);

-- Location: LABCELL_X35_Y2_N18
\RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\ = ( !\ADDRESS[13]~input_o\ & ( !\ADDRESS[14]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_ADDRESS[13]~input_o\,
	dataf => \ALT_INV_ADDRESS[14]~input_o\,
	combout => \RAM|altsyncram_component|auto_generated|decode3|eq_node[0]~0_combout\);

-- Location: IOIBUF_X18_Y0_N18
\LCD_D[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(0),
	o => \LCD_D[0]~input_o\);

-- Location: IOIBUF_X14_Y0_N52
\LCD_D[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(1),
	o => \LCD_D[1]~input_o\);

-- Location: IOIBUF_X14_Y0_N1
\LCD_D[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(2),
	o => \LCD_D[2]~input_o\);

-- Location: IOIBUF_X16_Y0_N92
\LCD_D[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(3),
	o => \LCD_D[3]~input_o\);

-- Location: IOIBUF_X12_Y0_N1
\LCD_D[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(4),
	o => \LCD_D[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N41
\LCD_D[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(5),
	o => \LCD_D[5]~input_o\);

-- Location: IOIBUF_X14_Y0_N18
\LCD_D[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(6),
	o => \LCD_D[6]~input_o\);

-- Location: IOIBUF_X14_Y0_N35
\LCD_D[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(7),
	o => \LCD_D[7]~input_o\);

-- Location: IOIBUF_X48_Y0_N75
\LCD_D[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(8),
	o => \LCD_D[8]~input_o\);

-- Location: IOIBUF_X50_Y0_N52
\LCD_D[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(9),
	o => \LCD_D[9]~input_o\);

-- Location: IOIBUF_X50_Y0_N1
\LCD_D[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(10),
	o => \LCD_D[10]~input_o\);

-- Location: IOIBUF_X51_Y0_N1
\LCD_D[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(11),
	o => \LCD_D[11]~input_o\);

-- Location: IOIBUF_X50_Y0_N35
\LCD_D[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(12),
	o => \LCD_D[12]~input_o\);

-- Location: IOIBUF_X51_Y0_N35
\LCD_D[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(13),
	o => \LCD_D[13]~input_o\);

-- Location: IOIBUF_X51_Y0_N52
\LCD_D[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(14),
	o => \LCD_D[14]~input_o\);

-- Location: IOIBUF_X23_Y0_N41
\LCD_D[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_D(15),
	o => \LCD_D[15]~input_o\);

-- Location: LABCELL_X25_Y37_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


