{
  "Top": "block_aes_128",
  "RtlTop": "block_aes_128",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "14",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "block_aes_128",
    "Version": "1.0",
    "DisplayName": "Block_aes_128",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/src\/cache.cpp",
      "..\/src\/counter_cache.cpp",
      "..\/src\/encryption.cpp",
      "..\/src\/tree.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/add_round_key_block.vhd",
      "impl\/vhdl\/add_round_key_block_1.vhd",
      "impl\/vhdl\/add_round_key_block_189.vhd",
      "impl\/vhdl\/block_aes_128_mux_2568_8_1_1.vhd",
      "impl\/vhdl\/block_aes_128_sub_key_V.vhd",
      "impl\/vhdl\/key_expansion.vhd",
      "impl\/vhdl\/key_expansion_rcon_V.vhd",
      "impl\/vhdl\/proc_block.vhd",
      "impl\/vhdl\/shift_row_block.vhd",
      "impl\/vhdl\/sub_byte_block.vhd",
      "impl\/vhdl\/sub_byte_block_1.vhd",
      "impl\/vhdl\/block_aes_128.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/add_round_key_block.v",
      "impl\/verilog\/add_round_key_block_1.v",
      "impl\/verilog\/add_round_key_block_189.v",
      "impl\/verilog\/block_aes_128_mux_2568_8_1_1.v",
      "impl\/verilog\/block_aes_128_sub_key_V.v",
      "impl\/verilog\/block_aes_128_sub_key_V_ram.dat",
      "impl\/verilog\/key_expansion.v",
      "impl\/verilog\/key_expansion_rcon_V.v",
      "impl\/verilog\/key_expansion_rcon_V_rom.dat",
      "impl\/verilog\/proc_block.v",
      "impl\/verilog\/shift_row_block.v",
      "impl\/verilog\/sub_byte_block.v",
      "impl\/verilog\/sub_byte_block_1.v",
      "impl\/verilog\/block_aes_128.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/yzou\/CTREncryption\/solution1\/.autopilot\/db\/block_aes_128.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "IV_V": {
      "type": "data",
      "dir": "in",
      "width": "128",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "128"
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "512",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "512"
        }}
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "init": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "key_V": {
      "type": "data",
      "dir": "in",
      "width": "128",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "128"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "512"
    },
    "IV_V": {
      "dir": "in",
      "width": "128"
    },
    "key_V": {
      "dir": "in",
      "width": "128"
    },
    "init": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "ap_return": {
      "interfaceRef": "ap_return",
      "dir": "out",
      "dataWidth": "512"
    },
    "IV_V": {
      "interfaceRef": "IV_V",
      "dir": "in",
      "dataWidth": "128",
      "handshakeRef": "ap_none"
    },
    "key_V": {
      "interfaceRef": "key_V",
      "dir": "in",
      "dataWidth": "128",
      "handshakeRef": "ap_none"
    },
    "init": {
      "interfaceRef": "init",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "block_aes_128",
      "Instances": [
        {
          "ModuleName": "proc_block",
          "InstanceName": "grp_proc_block_fu_56",
          "Instances": [
            {
              "ModuleName": "sub_byte_block",
              "InstanceName": "call_ret4_sub_byte_block_fu_1444"
            },
            {
              "ModuleName": "sub_byte_block_1",
              "InstanceName": "call_ret2_sub_byte_block_1_fu_1705"
            },
            {
              "ModuleName": "add_round_key_block",
              "InstanceName": "call_ret6_add_round_key_block_fu_1837"
            },
            {
              "ModuleName": "add_round_key_block_1",
              "InstanceName": "call_ret1_add_round_key_block_1_fu_2164"
            },
            {
              "ModuleName": "add_round_key_block_189",
              "InstanceName": "call_ret3_add_round_key_block_189_fu_2234"
            },
            {
              "ModuleName": "shift_row_block",
              "InstanceName": "grp_shift_row_block_fu_2304"
            }
          ]
        },
        {
          "ModuleName": "key_expansion",
          "InstanceName": "grp_key_expansion_fu_65"
        }
      ]
    },
    "Metrics": {
      "add_round_key_block_1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "0.335"
        },
        "Area": {
          "FF": "0",
          "LUT": "512",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "sub_byte_block": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "1.318"
        },
        "Area": {
          "FF": "0",
          "LUT": "87680",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "shift_row_block": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "0.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "0",
          "LUT": "0",
          "URAM": "0"
        }
      },
      "add_round_key_block": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "0.728"
        },
        "Area": {
          "FF": "0",
          "LUT": "1536",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "sub_byte_block_1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "1.318"
        },
        "Area": {
          "FF": "0",
          "LUT": "87168",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "add_round_key_block_189": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "0.335"
        },
        "Area": {
          "FF": "0",
          "LUT": "512",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "proc_block": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "13",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.091"
        },
        "Loops": [{
            "Name": "loop_main",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "2061",
          "LUT": "182535",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "key_expansion": {
        "Latency": {
          "LatencyBest": "31",
          "LatencyAvg": "31",
          "LatencyWorst": "31",
          "PipelineII": "31",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "2.555"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "10",
            "Latency": "30",
            "PipelineII": "",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "152",
          "LUT": "5679",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "block_aes_128": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "23",
          "LatencyWorst": "32",
          "PipelineIIMin": "15",
          "PipelineIIMax": "33",
          "PipelineII": "15 ~ 33",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.091"
        },
        "Area": {
          "BRAM_18K": "4",
          "FF": "2217",
          "LUT": "188270",
          "DSP48E": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "block_aes_128",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-04-23 18:05:14 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
