

================================================================
== Vitis HLS Report for 'generate_exh_64_s'
================================================================
* Date:           Tue Aug 15 18:30:06 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  7.597 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  7.597 ns|  7.597 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.59>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %msnTable2txExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %msnTable2txExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %msnTable2txExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txExh2msnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txExh2msnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txExh2msnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %tx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %tx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %tx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_lengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_lengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_lengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %tx_packetInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %tx_packetInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %tx_packetInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %tx_readReqTable_upd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %tx_readReqTable_upd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %tx_readReqTable_upd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %tx_readReqTable_upd, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_lengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %tx_packetInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_exh2payFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %msnTable2txExh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txExh2msnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i162 %tx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln1028 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1028]   --->   Operation 31 'specpipeline' 'specpipeline_ln1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ge_state_load = load i2 %ge_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1061]   --->   Operation 32 'load' 'ge_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_1_load = load i16 %rdmaHeader_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 33 'load' 'rdmaHeader_idx_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i16 %rdmaHeader_idx_1_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 34 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ackHeader_idx_1_load = load i16 %ackHeader_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 35 'load' 'ackHeader_idx_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%meta_load = load i48 %meta_addr_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1122]   --->   Operation 36 'load' 'meta_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%len_V = load i32 %meta_length_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1123]   --->   Operation 37 'load' 'len_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1330 = trunc i32 %len_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1330]   --->   Operation 38 'trunc' 'trunc_ln1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%meta_isNak_load = load i1 %meta_isNak" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1330]   --->   Operation 39 'load' 'meta_isNak_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%metaWritten_4_load = load i1 %metaWritten_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1136]   --->   Operation 40 'load' 'metaWritten_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%msn_V = load i24 %msnMeta_msn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1290]   --->   Operation 41 'load' 'msn_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%key_V = load i32 %msnMeta_r_key_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1124]   --->   Operation 42 'load' 'key_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.26ns)   --->   "%info_hasPayload_1 = icmp_ne  i32 %len_V, i32 0"   --->   Operation 43 'icmp' 'info_hasPayload_1' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.48ns)   --->   "%switch_ln1061 = switch i2 %ge_state_load, void %sw.bb.i, i2 2, void %sw.bb14.i, i2 1, void %sw.bb10.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1061]   --->   Operation 44 'switch' 'switch_ln1061' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_i_264 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i56P0A, i56 %msnTable2txExh_rsp, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1098]   --->   Operation 45 'nbreadreq' 'tmp_i_264' <Predicate = (ge_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 56> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln1098 = br i1 %tmp_i_264, void %if.end13.i, void %if.then12.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1098]   --->   Operation 46 'br' 'br_ln1098' <Predicate = (ge_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.33ns)   --->   "%msnTable2txExh_rsp_read = read i56 @_ssdm_op_Read.ap_fifo.volatile.i56P0A, i56 %msnTable2txExh_rsp" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1101]   --->   Operation 47 'read' 'msnTable2txExh_rsp_read' <Predicate = (ge_state_load == 1 & tmp_i_264)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 56> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1101 = trunc i56 %msnTable2txExh_rsp_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1101]   --->   Operation 48 'trunc' 'trunc_ln1101' <Predicate = (ge_state_load == 1 & tmp_i_264)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1101_1 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %msnTable2txExh_rsp_read, i32 24, i32 55" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1101]   --->   Operation 49 'partselect' 'trunc_ln1101_1' <Predicate = (ge_state_load == 1 & tmp_i_264)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln1101 = store i24 %trunc_ln1101, i24 %msnMeta_msn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1101]   --->   Operation 50 'store' 'store_ln1101' <Predicate = (ge_state_load == 1 & tmp_i_264)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln1101 = store i32 %trunc_ln1101_1, i32 %msnMeta_r_key_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1101]   --->   Operation 51 'store' 'store_ln1101' <Predicate = (ge_state_load == 1 & tmp_i_264)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.85ns)   --->   "%store_ln1108 = store i2 2, i2 %ge_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1108]   --->   Operation 52 'store' 'store_ln1108' <Predicate = (ge_state_load == 1 & tmp_i_264)> <Delay = 0.85>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln1109 = br void %if.end13.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1109]   --->   Operation 53 'br' 'br_ln1109' <Predicate = (ge_state_load == 1 & tmp_i_264)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln1110 = br void %generate_exh<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1110]   --->   Operation 54 'br' 'br_ln1110' <Predicate = (ge_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%meta_op_code_3_load = load i32 %meta_op_code_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1114]   --->   Operation 55 'load' 'meta_op_code_3_load' <Predicate = (ge_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.48ns)   --->   "%switch_ln1114 = switch i32 %meta_op_code_3_load, void %if.end132.i, i32 10, void %sw.bb16.i, i32 6, void %sw.bb16.i, i32 24, void %sw.bb16.i, i32 25, void %sw.bb16.i, i32 7, void %sw.bb38.i, i32 8, void %sw.bb38.i, i32 26, void %sw.bb38.i, i32 27, void %sw.bb38.i, i32 12, void %sw.bb46.i, i32 29, void %sw.bb46.i, i32 16, void %sw.bb68.i, i32 13, void %sw.bb68.i, i32 15, void %sw.bb68.i, i32 14, void %sw.bb94.i, i32 17, void %sw.bb102.i_ifconv" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1114]   --->   Operation 56 'switch' 'switch_ln1114' <Predicate = (ge_state_load == 2)> <Delay = 0.48>
ST_1 : Operation 57 [1/1] (0.37ns)   --->   "%select_ln496 = select i1 %meta_isNak_load, i8 96, i8 31" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:496]   --->   Operation 57 'select' 'select_ln496' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_258_i = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %msn_V, i32 16, i32 23"   --->   Operation 58 'partselect' 'tmp_258_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_259_i = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %msn_V, i32 8, i32 15"   --->   Operation 59 'partselect' 'tmp_259_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln628_12 = trunc i24 %msn_V"   --->   Operation 60 'trunc' 'trunc_ln628_12' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln628_12, i8 %tmp_259_i, i8 %tmp_258_i, i8 %select_ln496"   --->   Operation 61 'bitconcatenate' 'p_Result_59' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.84ns)   --->   "%store_ln368 = store i32 %p_Result_59, i32 %ackHeader_header_V_1"   --->   Operation 62 'store' 'store_ln368' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 0.84>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %ackHeader_idx_1_load, i1 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 63 'bitconcatenate' 'tmp_69' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.18ns)   --->   "%icmp_ln82_4 = icmp_eq  i17 %tmp_69, i17 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 64 'icmp' 'icmp_ln82_4' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82_4, void %_ZN12packetHeaderILi64ELi32EE11consumeWordER7ap_uintILi64EE.exit1039.i, void %if.then19.i1037.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 65 'br' 'br_ln82' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_60 = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 0, i32 %p_Result_59, i32 0, i32 31"   --->   Operation 66 'partset' 'p_Result_60' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17 & icmp_ln82_4)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.30ns)   --->   "%add_ln85_3 = add i16 %ackHeader_idx_1_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85]   --->   Operation 67 'add' 'add_ln85_3' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17 & icmp_ln82_4)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.85ns)   --->   "%store_ln85 = store i16 %add_ln85_3, i16 %ackHeader_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85]   --->   Operation 68 'store' 'store_ln85' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17 & icmp_ln82_4)> <Delay = 0.85>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi64ELi32EE11consumeWordER7ap_uintILi64EE.exit1039.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:86]   --->   Operation 69 'br' 'br_ln86' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17 & icmp_ln82_4)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.85ns)   --->   "%store_ln1324 = store i2 0, i2 %ge_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1324]   --->   Operation 70 'store' 'store_ln1324' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 14)> <Delay = 0.85>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_250_i = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %msn_V, i32 16, i32 23"   --->   Operation 71 'partselect' 'tmp_250_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_251_i = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %msn_V, i32 8, i32 15"   --->   Operation 72 'partselect' 'tmp_251_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln628_11 = trunc i24 %msn_V"   --->   Operation 73 'trunc' 'trunc_ln628_11' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln628_11, i8 %tmp_251_i, i8 %tmp_250_i, i8 31"   --->   Operation 74 'bitconcatenate' 'p_Result_57' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.84ns)   --->   "%store_ln368 = store i32 %p_Result_57, i32 %ackHeader_header_V_1"   --->   Operation 75 'store' 'store_ln368' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.84>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %ackHeader_idx_1_load, i1 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 76 'bitconcatenate' 'tmp_66' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.18ns)   --->   "%icmp_ln82 = icmp_eq  i17 %tmp_66, i17 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 77 'icmp' 'icmp_ln82' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi64ELi32EE11consumeWordER7ap_uintILi64EE.exit.i, void %if.then19.i1000.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 78 'br' 'br_ln82' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_58 = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 0, i32 %p_Result_57, i32 0, i32 31"   --->   Operation 79 'partset' 'p_Result_58' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15 & icmp_ln82) | (ge_state_load == 2 & meta_op_code_3_load == 13 & icmp_ln82) | (ge_state_load == 2 & meta_op_code_3_load == 16 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.30ns)   --->   "%add_ln85 = add i16 %ackHeader_idx_1_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85]   --->   Operation 80 'add' 'add_ln85' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15 & icmp_ln82) | (ge_state_load == 2 & meta_op_code_3_load == 13 & icmp_ln82) | (ge_state_load == 2 & meta_op_code_3_load == 16 & icmp_ln82)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.85ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %ackHeader_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85]   --->   Operation 81 'store' 'store_ln85' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15 & icmp_ln82) | (ge_state_load == 2 & meta_op_code_3_load == 13 & icmp_ln82) | (ge_state_load == 2 & meta_op_code_3_load == 16 & icmp_ln82)> <Delay = 0.85>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi64ELi32EE11consumeWordER7ap_uintILi64EE.exit.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:86]   --->   Operation 82 'br' 'br_ln86' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15 & icmp_ln82) | (ge_state_load == 2 & meta_op_code_3_load == 13 & icmp_ln82) | (ge_state_load == 2 & meta_op_code_3_load == 16 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_236_i = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %meta_load, i32 40, i32 47"   --->   Operation 83 'partselect' 'tmp_236_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_237_i = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %meta_load, i32 32, i32 39"   --->   Operation 84 'partselect' 'tmp_237_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_238_i = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %meta_load, i32 24, i32 31"   --->   Operation 85 'partselect' 'tmp_238_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_239_i = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %meta_load, i32 16, i32 23"   --->   Operation 86 'partselect' 'tmp_239_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_240_i = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %meta_load, i32 8, i32 15"   --->   Operation 87 'partselect' 'tmp_240_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln628_8 = trunc i48 %meta_load"   --->   Operation 88 'trunc' 'trunc_ln628_8' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_242_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %len_V, i32 24, i32 31"   --->   Operation 89 'partselect' 'tmp_242_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_243_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %len_V, i32 16, i32 23"   --->   Operation 90 'partselect' 'tmp_243_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_244_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %len_V, i32 8, i32 15"   --->   Operation 91 'partselect' 'tmp_244_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln628_9 = trunc i32 %len_V"   --->   Operation 92 'trunc' 'trunc_ln628_9' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_246_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %key_V, i32 24, i32 31"   --->   Operation 93 'partselect' 'tmp_246_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_247_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %key_V, i32 16, i32 23"   --->   Operation 94 'partselect' 'tmp_247_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_248_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %key_V, i32 8, i32 15"   --->   Operation 95 'partselect' 'tmp_248_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln628_10 = trunc i32 %key_V"   --->   Operation 96 'trunc' 'trunc_ln628_10' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_55 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i16, i8 %trunc_ln628_9, i8 %tmp_244_i, i8 %tmp_243_i, i8 %tmp_242_i, i8 %trunc_ln628_10, i8 %tmp_248_i, i8 %tmp_247_i, i8 %tmp_246_i, i8 %trunc_ln628_8, i8 %tmp_240_i, i8 %tmp_239_i, i8 %tmp_238_i, i8 %tmp_237_i, i8 %tmp_236_i, i16 0"   --->   Operation 97 'bitconcatenate' 'p_Result_55' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln76_9 = trunc i16 %rdmaHeader_idx_1_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 98 'trunc' 'trunc_ln76_9' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln76_10 = trunc i16 %rdmaHeader_idx_1_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 99 'trunc' 'trunc_ln76_10' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln76_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %rdmaHeader_idx_1_load, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 100 'bitconcatenate' 'shl_ln76_4' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln76_4 = zext i22 %shl_ln76_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 101 'zext' 'zext_ln76_4' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.38ns)   --->   "%add_ln76_4 = add i23 %zext_ln76_4, i23 64" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 102 'add' 'add_ln76_4' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (1.21ns)   --->   "%icmp_ln76_4 = icmp_ult  i23 %add_ln76_4, i23 129" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 103 'icmp' 'icmp_ln76_4' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76_4, void %if.else.i958.i, void %if.then.i955.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 104 'br' 'br_ln76' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %rdmaHeader_idx_1_load, i32 1, i32 15" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 105 'partselect' 'tmp_75' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !icmp_ln76_4)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.14ns)   --->   "%icmp_ln82_6 = icmp_eq  i15 %tmp_75, i15 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 106 'icmp' 'icmp_ln82_6' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !icmp_ln76_4)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.84ns)   --->   "%br_ln82 = br i1 %icmp_ln82_6, void %_ZN12packetHeaderILi64ELi128EE11consumeWordER7ap_uintILi64EE.exit965.i, void %if.then19.i963.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 107 'br' 'br_ln82' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !icmp_ln76_4)> <Delay = 0.84>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_80 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %trunc_ln76_10, i6 0"   --->   Operation 108 'bitconcatenate' 'tmp_80' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !icmp_ln76_4 & icmp_ln82_6) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !icmp_ln76_4 & icmp_ln82_6)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Result_56)   --->   "%zext_ln628_14 = zext i7 %tmp_80"   --->   Operation 109 'zext' 'zext_ln628_14' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !icmp_ln76_4 & icmp_ln82_6) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !icmp_ln76_4 & icmp_ln82_6)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Result_56)   --->   "%zext_ln628_15 = zext i7 %tmp_80"   --->   Operation 110 'zext' 'zext_ln628_15' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !icmp_ln76_4 & icmp_ln82_6) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !icmp_ln76_4 & icmp_ln82_6)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Result_56)   --->   "%lshr_ln628_14 = lshr i128 %p_Result_55, i128 %zext_ln628_14"   --->   Operation 111 'lshr' 'lshr_ln628_14' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !icmp_ln76_4 & icmp_ln82_6) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !icmp_ln76_4 & icmp_ln82_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_Result_56)   --->   "%lshr_ln628_15 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln628_15"   --->   Operation 112 'lshr' 'lshr_ln628_15' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !icmp_ln76_4 & icmp_ln82_6) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !icmp_ln76_4 & icmp_ln82_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (2.37ns) (out node of the LUT)   --->   "%p_Result_56 = and i128 %lshr_ln628_14, i128 %lshr_ln628_15"   --->   Operation 113 'and' 'p_Result_56' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !icmp_ln76_4 & icmp_ln82_6) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !icmp_ln76_4 & icmp_ln82_6)> <Delay = 2.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i128 %p_Result_56"   --->   Operation 114 'trunc' 'tmp_85' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !icmp_ln76_4 & icmp_ln82_6) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !icmp_ln76_4 & icmp_ln82_6)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.85ns)   --->   "%add_ln85_5 = add i2 %trunc_ln76, i2 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85]   --->   Operation 115 'add' 'add_ln85_5' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !icmp_ln76_4 & icmp_ln82_6) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !icmp_ln76_4 & icmp_ln82_6)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i2 %add_ln85_5" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85]   --->   Operation 116 'zext' 'zext_ln85_1' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !icmp_ln76_4 & icmp_ln82_6) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !icmp_ln76_4 & icmp_ln82_6)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.88ns)   --->   "%store_ln85 = store i16 %zext_ln85_1, i16 %rdmaHeader_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85]   --->   Operation 117 'store' 'store_ln85' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !icmp_ln76_4 & icmp_ln82_6) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !icmp_ln76_4 & icmp_ln82_6)> <Delay = 0.88>
ST_1 : Operation 118 [1/1] (0.84ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi64ELi128EE11consumeWordER7ap_uintILi64EE.exit965.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:86]   --->   Operation 118 'br' 'br_ln86' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !icmp_ln76_4 & icmp_ln82_6) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !icmp_ln76_4 & icmp_ln82_6)> <Delay = 0.84>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %trunc_ln76_9, i6 0"   --->   Operation 119 'bitconcatenate' 'tmp_73' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln628_11 = zext i7 %tmp_73"   --->   Operation 120 'zext' 'zext_ln628_11' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (2.37ns)   --->   "%lshr_ln628_11 = lshr i128 %p_Result_55, i128 %zext_ln628_11"   --->   Operation 121 'lshr' 'lshr_ln628_11' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sendWord_data_V_7 = trunc i128 %lshr_ln628_11"   --->   Operation 122 'trunc' 'sendWord_data_V_7' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (1.30ns)   --->   "%add_ln79_4 = add i16 %rdmaHeader_idx_1_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79]   --->   Operation 123 'add' 'add_ln79_4' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.88ns)   --->   "%store_ln79 = store i16 %add_ln79_4, i16 %rdmaHeader_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79]   --->   Operation 124 'store' 'store_ln79' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 0.88>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln80_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %add_ln79_4, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 125 'bitconcatenate' 'shl_ln80_1' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i22 %shl_ln80_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 126 'zext' 'zext_ln80_1' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.38ns)   --->   "%sub_ln80_9 = sub i23 128, i23 %zext_ln80_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 127 'sub' 'sub_ln80_9' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i23 %sub_ln80_9" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 128 'trunc' 'trunc_ln80_1' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80_1)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %sub_ln80_9, i32 22" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 129 'bitselect' 'tmp_74' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.33ns)   --->   "%sub_ln80_10 = sub i11 0, i11 %trunc_ln80_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 130 'sub' 'sub_ln80_10' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln80_7 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln80_10, i32 3, i32 10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 131 'partselect' 'trunc_ln80_7' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.35ns)   --->   "%sub_ln80_11 = sub i8 0, i8 %trunc_ln80_7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 132 'sub' 'sub_ln80_11' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80_1)   --->   "%trunc_ln80_8 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %sub_ln80_9, i32 3, i32 10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 133 'partselect' 'trunc_ln80_8' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80_1)   --->   "%remainingLength_V_2 = select i1 %tmp_74, i8 %sub_ln80_11, i8 %trunc_ln80_8" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 134 'select' 'remainingLength_V_2' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln80_1 = icmp_eq  i8 %remainingLength_V_2, i8 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 135 'icmp' 'icmp_ln80_1' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.84ns)   --->   "%br_ln80 = br void %_ZN12packetHeaderILi64ELi128EE11consumeWordER7ap_uintILi64EE.exit965.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 136 'br' 'br_ln80' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & icmp_ln76_4) | (ge_state_load == 2 & meta_op_code_3_load == 12 & icmp_ln76_4)> <Delay = 0.84>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sendWord_last_V = phi i1 %icmp_ln80_1, void %if.then.i955.i, i1 1, void %if.then19.i963.i, i1 1, void %if.else.i958.i"   --->   Operation 137 'phi' 'sendWord_last_V' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln1202 = br i1 %metaWritten_4_load, void %if.then59.i, void %if.end67.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1202]   --->   Operation 138 'br' 'br_ln1202' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.84ns)   --->   "%store_ln1227 = store i1 1, i1 %metaWritten_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1227]   --->   Operation 139 'store' 'store_ln1227' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !metaWritten_4_load)> <Delay = 0.84>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln1366 = br i1 %sendWord_last_V, void %if.end132.i, void %if.then131.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1366]   --->   Operation 140 'br' 'br_ln1366' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.85ns)   --->   "%store_ln1186 = store i2 0, i2 %ge_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1186]   --->   Operation 141 'store' 'store_ln1186' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 27) | (ge_state_load == 2 & meta_op_code_3_load == 26) | (ge_state_load == 2 & meta_op_code_3_load == 8) | (ge_state_load == 2 & meta_op_code_3_load == 7)> <Delay = 0.85>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_222_i = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %meta_load, i32 40, i32 47"   --->   Operation 142 'partselect' 'tmp_222_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_223_i = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %meta_load, i32 32, i32 39"   --->   Operation 143 'partselect' 'tmp_223_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_224_i = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %meta_load, i32 24, i32 31"   --->   Operation 144 'partselect' 'tmp_224_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_225_i = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %meta_load, i32 16, i32 23"   --->   Operation 145 'partselect' 'tmp_225_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_226_i = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %meta_load, i32 8, i32 15"   --->   Operation 146 'partselect' 'tmp_226_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i48 %meta_load"   --->   Operation 147 'trunc' 'trunc_ln628' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_228_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %len_V, i32 24, i32 31"   --->   Operation 148 'partselect' 'tmp_228_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_229_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %len_V, i32 16, i32 23"   --->   Operation 149 'partselect' 'tmp_229_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_230_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %len_V, i32 8, i32 15"   --->   Operation 150 'partselect' 'tmp_230_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln628_6 = trunc i32 %len_V"   --->   Operation 151 'trunc' 'trunc_ln628_6' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_232_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %key_V, i32 24, i32 31"   --->   Operation 152 'partselect' 'tmp_232_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_233_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %key_V, i32 16, i32 23"   --->   Operation 153 'partselect' 'tmp_233_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_234_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %key_V, i32 8, i32 15"   --->   Operation 154 'partselect' 'tmp_234_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln628_7 = trunc i32 %key_V"   --->   Operation 155 'trunc' 'trunc_ln628_7' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i16, i8 %trunc_ln628_6, i8 %tmp_230_i, i8 %tmp_229_i, i8 %tmp_228_i, i8 %trunc_ln628_7, i8 %tmp_234_i, i8 %tmp_233_i, i8 %tmp_232_i, i8 %trunc_ln628, i8 %tmp_226_i, i8 %tmp_225_i, i8 %tmp_224_i, i8 %tmp_223_i, i8 %tmp_222_i, i16 0"   --->   Operation 156 'bitconcatenate' 'p_Result_s' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln76_7 = trunc i16 %rdmaHeader_idx_1_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 157 'trunc' 'trunc_ln76_7' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln76_8 = trunc i16 %rdmaHeader_idx_1_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 158 'trunc' 'trunc_ln76_8' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %rdmaHeader_idx_1_load, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 159 'bitconcatenate' 'shl_ln' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i22 %shl_ln" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 160 'zext' 'zext_ln76' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (1.38ns)   --->   "%add_ln76 = add i23 %zext_ln76, i23 64" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 161 'add' 'add_ln76' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (1.21ns)   --->   "%icmp_ln76 = icmp_ult  i23 %add_ln76, i23 129" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 162 'icmp' 'icmp_ln76' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else.i.i, void %if.then.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76]   --->   Operation 163 'br' 'br_ln76' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %rdmaHeader_idx_1_load, i32 1, i32 15" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 164 'partselect' 'tmp_72' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.14ns)   --->   "%icmp_ln82_5 = icmp_eq  i15 %tmp_72, i15 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 165 'icmp' 'icmp_ln82_5' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !icmp_ln76)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.84ns)   --->   "%br_ln82 = br i1 %icmp_ln82_5, void %_ZN12packetHeaderILi64ELi128EE11consumeWordER7ap_uintILi64EE.exit.i, void %if.then19.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:82]   --->   Operation 166 'br' 'br_ln82' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !icmp_ln76)> <Delay = 0.84>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %trunc_ln76_8, i6 0"   --->   Operation 167 'bitconcatenate' 'tmp_78' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !icmp_ln76 & icmp_ln82_5)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_Result_54)   --->   "%zext_ln628_12 = zext i7 %tmp_78"   --->   Operation 168 'zext' 'zext_ln628_12' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !icmp_ln76 & icmp_ln82_5)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node p_Result_54)   --->   "%zext_ln628_13 = zext i7 %tmp_78"   --->   Operation 169 'zext' 'zext_ln628_13' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !icmp_ln76 & icmp_ln82_5)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_Result_54)   --->   "%lshr_ln628_12 = lshr i128 %p_Result_s, i128 %zext_ln628_12"   --->   Operation 170 'lshr' 'lshr_ln628_12' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !icmp_ln76 & icmp_ln82_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Result_54)   --->   "%lshr_ln628_13 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln628_13"   --->   Operation 171 'lshr' 'lshr_ln628_13' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !icmp_ln76 & icmp_ln82_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (2.37ns) (out node of the LUT)   --->   "%p_Result_54 = and i128 %lshr_ln628_12, i128 %lshr_ln628_13"   --->   Operation 172 'and' 'p_Result_54' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !icmp_ln76 & icmp_ln82_5)> <Delay = 2.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i128 %p_Result_54"   --->   Operation 173 'trunc' 'tmp_84' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !icmp_ln76 & icmp_ln82_5)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.85ns)   --->   "%add_ln85_4 = add i2 %trunc_ln76, i2 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85]   --->   Operation 174 'add' 'add_ln85_4' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !icmp_ln76 & icmp_ln82_5)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i2 %add_ln85_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85]   --->   Operation 175 'zext' 'zext_ln85' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !icmp_ln76 & icmp_ln82_5)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.88ns)   --->   "%store_ln85 = store i16 %zext_ln85, i16 %rdmaHeader_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:85]   --->   Operation 176 'store' 'store_ln85' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !icmp_ln76 & icmp_ln82_5)> <Delay = 0.88>
ST_1 : Operation 177 [1/1] (0.84ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi64ELi128EE11consumeWordER7ap_uintILi64EE.exit.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:86]   --->   Operation 177 'br' 'br_ln86' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !icmp_ln76 & icmp_ln82_5) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !icmp_ln76 & icmp_ln82_5)> <Delay = 0.84>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %trunc_ln76_7, i6 0"   --->   Operation 178 'bitconcatenate' 'tmp_70' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i7 %tmp_70"   --->   Operation 179 'zext' 'zext_ln628' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (2.37ns)   --->   "%lshr_ln628 = lshr i128 %p_Result_s, i128 %zext_ln628"   --->   Operation 180 'lshr' 'lshr_ln628' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sendWord_data_V = trunc i128 %lshr_ln628"   --->   Operation 181 'trunc' 'sendWord_data_V' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (1.30ns)   --->   "%add_ln79 = add i16 %rdmaHeader_idx_1_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79]   --->   Operation 182 'add' 'add_ln79' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.88ns)   --->   "%store_ln79 = store i16 %add_ln79, i16 %rdmaHeader_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79]   --->   Operation 183 'store' 'store_ln79' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 0.88>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %add_ln79, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 184 'bitconcatenate' 'shl_ln2' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i22 %shl_ln2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 185 'zext' 'zext_ln80' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (1.38ns)   --->   "%sub_ln80 = sub i23 128, i23 %zext_ln80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 186 'sub' 'sub_ln80' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i23 %sub_ln80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 187 'trunc' 'trunc_ln80' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %sub_ln80, i32 22" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 188 'bitselect' 'tmp_71' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (1.33ns)   --->   "%sub_ln80_7 = sub i11 0, i11 %trunc_ln80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 189 'sub' 'sub_ln80_7' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln80_3 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln80_7, i32 3, i32 10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 190 'partselect' 'trunc_ln80_3' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.35ns)   --->   "%sub_ln80_8 = sub i8 0, i8 %trunc_ln80_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 191 'sub' 'sub_ln80_8' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%trunc_ln80_4 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %sub_ln80, i32 3, i32 10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 192 'partselect' 'trunc_ln80_4' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%remainingLength_V = select i1 %tmp_71, i8 %sub_ln80_8, i8 %trunc_ln80_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 193 'select' 'remainingLength_V' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln80 = icmp_eq  i8 %remainingLength_V, i8 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 194 'icmp' 'icmp_ln80' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.84ns)   --->   "%br_ln80 = br void %_ZN12packetHeaderILi64ELi128EE11consumeWordER7ap_uintILi64EE.exit.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80]   --->   Operation 195 'br' 'br_ln80' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 24 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 6 & icmp_ln76) | (ge_state_load == 2 & meta_op_code_3_load == 10 & icmp_ln76)> <Delay = 0.84>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%phi_ln1019 = phi i1 %icmp_ln80, void %if.then.i.i, i1 1, void %if.then19.i.i, i1 1, void %if.else.i.i"   --->   Operation 196 'phi' 'phi_ln1019' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln1136 = br i1 %metaWritten_4_load, void %if.then28.i_ifconv, void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1136]   --->   Operation 197 'br' 'br_ln1136' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.84ns)   --->   "%store_ln1163 = store i1 1, i1 %metaWritten_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1163]   --->   Operation 198 'store' 'store_ln1163' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !metaWritten_4_load)> <Delay = 0.84>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln1366 = br i1 %phi_ln1019, void %if.end132.i, void %if.then131.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1366]   --->   Operation 199 'br' 'br_ln1366' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.85ns)   --->   "%store_ln1368 = store i2 0, i2 %ge_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1368]   --->   Operation 200 'store' 'store_ln1368' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17) | (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16) | (ge_state_load == 2 & meta_op_code_3_load == 29 & sendWord_last_V) | (ge_state_load == 2 & meta_op_code_3_load == 12 & sendWord_last_V) | (ge_state_load == 2 & meta_op_code_3_load == 25 & phi_ln1019) | (ge_state_load == 2 & meta_op_code_3_load == 24 & phi_ln1019) | (ge_state_load == 2 & meta_op_code_3_load == 6 & phi_ln1019) | (ge_state_load == 2 & meta_op_code_3_load == 10 & phi_ln1019)> <Delay = 0.85>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln1369 = br void %if.end132.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1369]   --->   Operation 201 'br' 'br_ln1369' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17) | (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16) | (ge_state_load == 2 & meta_op_code_3_load == 29 & sendWord_last_V) | (ge_state_load == 2 & meta_op_code_3_load == 12 & sendWord_last_V) | (ge_state_load == 2 & meta_op_code_3_load == 25 & phi_ln1019) | (ge_state_load == 2 & meta_op_code_3_load == 24 & phi_ln1019) | (ge_state_load == 2 & meta_op_code_3_load == 6 & phi_ln1019) | (ge_state_load == 2 & meta_op_code_3_load == 10 & phi_ln1019)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln1370 = br void %generate_exh<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1370]   --->   Operation 202 'br' 'br_ln1370' <Predicate = (ge_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i162P0A, i162 %tx_exhMetaFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1064]   --->   Operation 203 'nbreadreq' 'tmp_i' <Predicate = (ge_state_load != 2 & ge_state_load != 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 4> <FIFO>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln1064 = br i1 %tmp_i, void %if.end.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1064]   --->   Operation 204 'br' 'br_ln1064' <Predicate = (ge_state_load != 2 & ge_state_load != 1)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.88ns)   --->   "%store_ln162 = store i16 0, i16 %rdmaHeader_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:162]   --->   Operation 205 'store' 'store_ln162' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.88>
ST_1 : Operation 206 [1/1] (0.85ns)   --->   "%store_ln162 = store i16 0, i16 %ackHeader_idx_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:162]   --->   Operation 206 'store' 'store_ln162' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.85>
ST_1 : Operation 207 [1/1] (2.33ns)   --->   "%tx_exhMetaFifo_read = read i162 @_ssdm_op_Read.ap_fifo.volatile.i162P0A, i162 %tx_exhMetaFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 207 'read' 'tx_exhMetaFifo_read' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 162> <Depth = 4> <FIFO>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln1071 = trunc i162 %tx_exhMetaFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 208 'trunc' 'trunc_ln1071' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i162.i32, i162 %tx_exhMetaFifo_read, i32 161" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 209 'bitselect' 'tmp' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln1071_7 = partselect i48 @_ssdm_op_PartSelect.i48.i162.i32.i32, i162 %tx_exhMetaFifo_read, i32 56, i32 103" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 210 'partselect' 'trunc_ln1071_7' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln1071_8 = partselect i32 @_ssdm_op_PartSelect.i32.i162.i32.i32, i162 %tx_exhMetaFifo_read, i32 104, i32 135" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 211 'partselect' 'trunc_ln1071_8' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%p_0 = partselect i16 @_ssdm_op_PartSelect.i16.i162.i32.i32, i162 %tx_exhMetaFifo_read, i32 32, i32 47" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 212 'partselect' 'p_0' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_216_i = partselect i24 @_ssdm_op_PartSelect.i24.i162.i32.i32, i162 %tx_exhMetaFifo_read, i32 136, i32 159" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 213 'partselect' 'tmp_216_i' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln1071 = store i32 %trunc_ln1071, i32 %meta_op_code_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 214 'store' 'store_ln1071' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln1071 = store i16 %p_0, i16 %meta_qpn_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 215 'store' 'store_ln1071' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln1071 = store i48 %trunc_ln1071_7, i48 %meta_addr_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 216 'store' 'store_ln1071' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln1071 = store i32 %trunc_ln1071_8, i32 %meta_length_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 217 'store' 'store_ln1071' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln1071 = store i24 %tmp_216_i, i24 %meta_psn_V_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 218 'store' 'store_ln1071' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln1071 = store i1 %tmp, i1 %meta_isNak" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1071]   --->   Operation 219 'store' 'store_ln1071' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.84ns)   --->   "%store_ln1072 = store i1 0, i1 %metaWritten_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1072]   --->   Operation 220 'store' 'store_ln1072' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.84>
ST_1 : Operation 221 [1/1] (0.85ns)   --->   "%store_ln1076 = store i2 1, i2 %ge_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1076]   --->   Operation 221 'store' 'store_ln1076' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.85>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln1093 = br void %generate_exh<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1093]   --->   Operation 222 'br' 'br_ln1093' <Predicate = (ge_state_load != 2 & ge_state_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%sendWord_data_V_12 = phi i64 %p_Result_60, void %if.then19.i1037.i, i64 0, void %sw.bb102.i_ifconv"   --->   Operation 223 'phi' 'sendWord_data_V_12' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (2.33ns)   --->   "%write_ln1346 = write void @_ssdm_op_Write.ap_fifo.volatile.i3P0A, i3 %tx_packetInfoFifo, i3 3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1346]   --->   Operation 224 'write' 'write_ln1346' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1355_cast = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i9.i64, i9 271, i64 %sendWord_data_V_12" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1355]   --->   Operation 225 'bitconcatenate' 'zext_ln1355_cast' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln1355 = zext i73 %zext_ln1355_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1355]   --->   Operation 226 'zext' 'zext_ln1355' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (2.33ns)   --->   "%write_ln1355 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2payFifo, i128 %zext_ln1355" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1355]   --->   Operation 227 'write' 'write_ln1355' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 228 [1/1] (2.33ns)   --->   "%write_ln1358 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %tx_lengthFifo, i16 20" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1358]   --->   Operation 228 'write' 'write_ln1358' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.then131.i"   --->   Operation 229 'br' 'br_ln0' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 17)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 %info_hasPayload_1, i16 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1320]   --->   Operation 230 'bitconcatenate' 'shl_ln1' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 14)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%or_ln1320 = or i17 %shl_ln1, i17 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1320]   --->   Operation 231 'or' 'or_ln1320' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 14)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %or_ln1320, i32 8" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1320]   --->   Operation 232 'bitselect' 'tmp_67' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 14)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %or_ln1320, i32 16" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1320]   --->   Operation 233 'bitselect' 'tmp_68' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 14)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%or_ln1320_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_68, i1 %tmp_67, i1 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1320]   --->   Operation 234 'bitconcatenate' 'or_ln1320_1' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 14)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%or_ln1320_2 = or i3 %or_ln1320_1, i3 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1320]   --->   Operation 235 'or' 'or_ln1320_2' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 14)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (2.33ns)   --->   "%write_ln1320 = write void @_ssdm_op_Write.ap_fifo.volatile.i3P0A, i3 %tx_packetInfoFifo, i3 %or_ln1320_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1320]   --->   Operation 236 'write' 'write_ln1320' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 14)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_2 : Operation 237 [1/1] (1.30ns)   --->   "%add_ln186_13 = add i16 %trunc_ln1330, i16 16"   --->   Operation 237 'add' 'add_ln186_13' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 14)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (2.33ns)   --->   "%write_ln1323 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %tx_lengthFifo, i16 %add_ln186_13" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1323]   --->   Operation 238 'write' 'write_ln1323' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 14)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end132.i"   --->   Operation 239 'br' 'br_ln0' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 14)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%sendWord_data_V_9 = phi i64 %p_Result_58, void %if.then19.i1000.i, i64 0, void %sw.bb68.i"   --->   Operation 240 'phi' 'sendWord_data_V_9' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 %info_hasPayload_1, i16 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1297]   --->   Operation 241 'bitconcatenate' 'shl_ln3' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%or_ln1297 = or i17 %shl_ln3, i17 257" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1297]   --->   Operation 242 'or' 'or_ln1297' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %or_ln1297, i32 8" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1297]   --->   Operation 243 'bitselect' 'tmp_76' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %or_ln1297, i32 16" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1297]   --->   Operation 244 'bitselect' 'tmp_77' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln1297_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_77, i1 %tmp_76, i1 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1297]   --->   Operation 245 'bitconcatenate' 'or_ln1297_1' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%or_ln1297_2 = or i3 %or_ln1297_1, i3 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1297]   --->   Operation 246 'or' 'or_ln1297_2' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (2.33ns)   --->   "%write_ln1297 = write void @_ssdm_op_Write.ap_fifo.volatile.i3P0A, i3 %tx_packetInfoFifo, i3 %or_ln1297_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1297]   --->   Operation 247 'write' 'write_ln1297' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln1306_cast = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i9.i64, i9 271, i64 %sendWord_data_V_9" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1306]   --->   Operation 248 'bitconcatenate' 'zext_ln1306_cast' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln1306 = zext i73 %zext_ln1306_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1306]   --->   Operation 249 'zext' 'zext_ln1306' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (2.33ns)   --->   "%write_ln1306 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2payFifo, i128 %zext_ln1306" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1306]   --->   Operation 250 'write' 'write_ln1306' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 251 [1/1] (1.30ns)   --->   "%add_ln186_14 = add i16 %trunc_ln1330, i16 20"   --->   Operation 251 'add' 'add_ln186_14' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (2.33ns)   --->   "%write_ln1311 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %tx_lengthFifo, i16 %add_ln186_14" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1311]   --->   Operation 252 'write' 'write_ln1311' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.then131.i"   --->   Operation 253 'br' 'br_ln0' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 15) | (ge_state_load == 2 & meta_op_code_3_load == 13) | (ge_state_load == 2 & meta_op_code_3_load == 16)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%sendWord_data_V_13 = phi i64 %sendWord_data_V_7, void %if.then.i955.i, i64 %tmp_85, void %if.then19.i963.i, i64 0, void %if.else.i958.i"   --->   Operation 254 'phi' 'sendWord_data_V_13' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_257_i = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %sendWord_last_V, i8 0, i64 %sendWord_data_V_13" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1201]   --->   Operation 255 'bitconcatenate' 'tmp_257_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%or_ln1201 = or i73 %tmp_257_i, i73 4703919738795935662080" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1201]   --->   Operation 256 'or' 'or_ln1201' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln1201 = zext i73 %or_ln1201" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1201]   --->   Operation 257 'zext' 'zext_ln1201' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (2.33ns)   --->   "%write_ln1201 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2payFifo, i128 %zext_ln1201" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1201]   --->   Operation 258 'write' 'write_ln1201' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29) | (ge_state_load == 2 & meta_op_code_3_load == 12)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 259 [1/1] (2.33ns)   --->   "%write_ln1207 = write void @_ssdm_op_Write.ap_fifo.volatile.i3P0A, i3 %tx_packetInfoFifo, i3 2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1207]   --->   Operation 259 'write' 'write_ln1207' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !metaWritten_4_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_2 : Operation 260 [1/1] (2.33ns)   --->   "%write_ln1216 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %tx_lengthFifo, i16 32" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1216]   --->   Operation 260 'write' 'write_ln1216' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !metaWritten_4_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%meta_qpn_V_load = load i16 %meta_qpn_V"   --->   Operation 261 'load' 'meta_qpn_V_load' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%meta_psn_V_1_load = load i24 %meta_psn_V_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1219]   --->   Operation 262 'load' 'meta_psn_V_1_load' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%p_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %meta_psn_V_1_load, i16 %meta_qpn_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1219]   --->   Operation 263 'bitconcatenate' 'p_15' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (2.33ns)   --->   "%write_ln1219 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %tx_readReqTable_upd, i40 %p_15" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1219]   --->   Operation 264 'write' 'write_ln1219' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !metaWritten_4_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 2> <FIFO>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln1228 = br void %if.end67.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1228]   --->   Operation 265 'br' 'br_ln1228' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 12 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %info_hasPayload_1, i2 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1175]   --->   Operation 266 'bitconcatenate' 'p_s' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 27) | (ge_state_load == 2 & meta_op_code_3_load == 26) | (ge_state_load == 2 & meta_op_code_3_load == 8) | (ge_state_load == 2 & meta_op_code_3_load == 7)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (2.33ns)   --->   "%write_ln1175 = write void @_ssdm_op_Write.ap_fifo.volatile.i3P0A, i3 %tx_packetInfoFifo, i3 %p_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1175]   --->   Operation 267 'write' 'write_ln1175' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 27) | (ge_state_load == 2 & meta_op_code_3_load == 26) | (ge_state_load == 2 & meta_op_code_3_load == 8) | (ge_state_load == 2 & meta_op_code_3_load == 7)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_2 : Operation 268 [1/1] (1.30ns)   --->   "%add_ln186 = add i16 %trunc_ln1330, i16 16"   --->   Operation 268 'add' 'add_ln186' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 27) | (ge_state_load == 2 & meta_op_code_3_load == 26) | (ge_state_load == 2 & meta_op_code_3_load == 8) | (ge_state_load == 2 & meta_op_code_3_load == 7)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (2.33ns)   --->   "%write_ln1178 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %tx_lengthFifo, i16 %add_ln186" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1178]   --->   Operation 269 'write' 'write_ln1178' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 27) | (ge_state_load == 2 & meta_op_code_3_load == 26) | (ge_state_load == 2 & meta_op_code_3_load == 8) | (ge_state_load == 2 & meta_op_code_3_load == 7)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end132.i"   --->   Operation 270 'br' 'br_ln0' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 27) | (ge_state_load == 2 & meta_op_code_3_load == 26) | (ge_state_load == 2 & meta_op_code_3_load == 8) | (ge_state_load == 2 & meta_op_code_3_load == 7)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%sendWord_data_V_11 = phi i64 %sendWord_data_V, void %if.then.i.i, i64 %tmp_84, void %if.then19.i.i, i64 0, void %if.else.i.i"   --->   Operation 271 'phi' 'sendWord_data_V_11' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_218_i = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %phi_ln1019, i8 0, i64 %sendWord_data_V_11" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1131]   --->   Operation 272 'bitconcatenate' 'tmp_218_i' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%or_ln1131 = or i73 %tmp_218_i, i73 4703919738795935662080" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1131]   --->   Operation 273 'or' 'or_ln1131' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln1131 = zext i73 %or_ln1131" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1131]   --->   Operation 274 'zext' 'zext_ln1131' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (2.33ns)   --->   "%write_ln1131 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_exh2payFifo, i128 %zext_ln1131" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1131]   --->   Operation 275 'write' 'write_ln1131' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25) | (ge_state_load == 2 & meta_op_code_3_load == 24) | (ge_state_load == 2 & meta_op_code_3_load == 6) | (ge_state_load == 2 & meta_op_code_3_load == 10)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 %info_hasPayload_1, i16 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1141]   --->   Operation 276 'bitconcatenate' 'shl_ln4' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%or_ln1141 = or i17 %shl_ln4, i17 256" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1141]   --->   Operation 277 'or' 'or_ln1141' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %or_ln1141, i32 8" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1141]   --->   Operation 278 'bitselect' 'tmp_82' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %or_ln1141, i32 16" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1141]   --->   Operation 279 'bitselect' 'tmp_83' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%p_14 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_83, i1 %tmp_82, i1 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1141]   --->   Operation 280 'bitconcatenate' 'p_14' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (2.33ns)   --->   "%write_ln1141 = write void @_ssdm_op_Write.ap_fifo.volatile.i3P0A, i3 %tx_packetInfoFifo, i3 %p_14" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1141]   --->   Operation 281 'write' 'write_ln1141' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !metaWritten_4_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_2 : Operation 282 [1/1] (1.26ns)   --->   "%icmp_ln1150 = icmp_eq  i32 %meta_op_code_3_load, i32 6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1150]   --->   Operation 282 'icmp' 'icmp_ln1150' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !metaWritten_4_load)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (1.26ns)   --->   "%icmp_ln1150_1 = icmp_eq  i32 %meta_op_code_3_load, i32 25" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1150]   --->   Operation 283 'icmp' 'icmp_ln1150_1' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !metaWritten_4_load)> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln186)   --->   "%or_ln1150 = or i1 %icmp_ln1150, i1 %icmp_ln1150_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1150]   --->   Operation 284 'or' 'or_ln1150' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !metaWritten_4_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (1.30ns)   --->   "%add_ln186_12 = add i16 %trunc_ln1330, i16 32"   --->   Operation 285 'add' 'add_ln186_12' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !metaWritten_4_load)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.48ns) (out node of the LUT)   --->   "%select_ln186 = select i1 %or_ln1150, i16 1440, i16 %add_ln186_12"   --->   Operation 286 'select' 'select_ln186' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !metaWritten_4_load)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (2.33ns)   --->   "%write_ln1155 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %tx_lengthFifo, i16 %select_ln186" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1155]   --->   Operation 287 'write' 'write_ln1155' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !metaWritten_4_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln1164 = br void %sw.epilog.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1164]   --->   Operation 288 'br' 'br_ln1164' <Predicate = (ge_state_load == 2 & meta_op_code_3_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_3_load == 10 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (2.33ns)   --->   "%write_ln1075 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %txExh2msnTable_req, i16 %p_0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1075]   --->   Operation 289 'write' 'write_ln1075' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln1092 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1092]   --->   Operation 290 'br' 'br_ln1092' <Predicate = (ge_state_load != 2 & ge_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 291 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 7.6ns
The critical path consists of the following:
	'load' operation ('rdmaHeader_idx_1_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:76) on static variable 'rdmaHeader_idx_1' [51]  (0 ns)
	'add' operation ('add_ln79', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:79) [271]  (1.31 ns)
	'sub' operation ('sub_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [275]  (1.39 ns)
	'sub' operation ('sub_ln80_7', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [278]  (1.34 ns)
	'sub' operation ('sub_ln80_8', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [280]  (1.36 ns)
	'select' operation ('remainingLength.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [282]  (0 ns)
	'icmp' operation ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [283]  (0.861 ns)
	multiplexor before 'phi' operation ('phi_ln1019') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [287]  (0.844 ns)
	'phi' operation ('phi_ln1019') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/../packet.hpp:80) [287]  (0 ns)
	blocking operation 0.499 ns on control path)

 <State 2>: 4.13ns
The critical path consists of the following:
	'add' operation ('add_ln186_12') [303]  (1.31 ns)
	'select' operation ('select_ln186') [304]  (0.485 ns)
	fifo write operation ('write_ln1155', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1155) on port 'tx_lengthFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1155) [305]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
