/*
 * Copyright (c) 2021 SILA Embedded Solutions GmbH
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <st/h7/stm32h735Xg.dtsi>
#include <st/h7/stm32h735igkx-pinctrl.dtsi>
#include "pmod_connector.dtsi"
#include <zephyr/dt-bindings/input/input-event-codes.h>

/ {
	model = "STMicroelectronics STM32H735G DISCOVERY board";
	compatible = "st,stm32h735g-disco";

	chosen {
		zephyr,console = &usart3;
		zephyr,shell-uart = &usart3;
		zephyr,sram = &sram0;
		zephyr,flash = &flash0;
		zephyr,canbus = &fdcan1;
		zephyr,display = &ltdc;
	};

	leds {
		compatible = "gpio-leds";

		red_led: led_1 {
			gpios = <&gpioc 2 GPIO_ACTIVE_LOW>;
			label = "User LD2";
		};

		green_led: led_2 {
			gpios = <&gpioc 3 GPIO_ACTIVE_LOW>;
			label = "User LD1";
		};
	};

	gpio_keys {
		compatible = "gpio-keys";

		user_button: button {
			label = "User";
			gpios = <&gpioc 13 GPIO_ACTIVE_HIGH>;
			zephyr,code = <INPUT_KEY_0>;
		};
	};

	aliases {
		led0 = &red_led;
		led1 = &green_led;
		sw0 = &user_button;
		volt-sensor1 = &vbat;
	};
};

&clk_hse {
	clock-frequency = <DT_FREQ_M(25)>;
	status = "okay";
};

&clk_lse {
	status = "okay";
};

&clk_lsi {
	status = "okay";
};

&clk_hsi48 {
	status = "okay";
};

&pll {
	div-m = <5>;
	mul-n = <110>;
	div-p = <1>;
	div-q = <4>;
	div-r = <2>;
	clocks = <&clk_hse>;
	status = "okay";
};

&pll2 {
	div-m = <5>;
	mul-n = <80>;
	div-p = <5>;
	div-q = <5>;
	div-r = <5>;
	clocks = <&clk_hse>;
	status = "okay";
};

&rcc {
	clocks = <&pll>;
	clock-frequency = <DT_FREQ_M(550)>;
	d1cpre = <1>;
	hpre = <2>;
	d1ppre = <2>;
	d2ppre1 = <2>;
	d2ppre2 = <2>;
	d3ppre = <2>;
};

&pwr {
	power-supply = "smps-direct";
};

&usart3 {
	pinctrl-0 = <&usart3_tx_pd8 &usart3_rx_pd9>;
	pinctrl-names = "default";
	current-speed = <115200>;
	status = "okay";
};

&uart7 {
	pinctrl-0 = <&uart7_tx_pf7 &uart7_rx_pf6>;
	pinctrl-names = "default";
	current-speed = <115200>;
};

&i2c4 {
	pinctrl-0 = <&i2c4_scl_pf14 &i2c4_sda_pf15>;
	pinctrl-names = "default";
};

&rng {
	status = "okay";
};

&adc1 {
	pinctrl-0 = <&adc1_inp0_pa0_c>;
	pinctrl-names = "default";
	st,adc-clock-source = "SYNC";
	st,adc-prescaler = <4>;
	status = "okay";
};

&mac {
	pinctrl-0 = <&eth_rxd0_pc4
		     &eth_rxd1_pc5
		     &eth_ref_clk_pa1
		     &eth_crs_dv_pa7
		     &eth_tx_en_pb11
		     &eth_txd0_pb12
		     &eth_txd1_pb13>;
	pinctrl-names = "default";
	phy-connection-type = "rmii";
	phy-handle = <&eth_phy>;
	status = "okay";
};

&mdio {
	status = "okay";
	pinctrl-0 = <&eth_mdio_pa2 &eth_mdc_pc1>;
	pinctrl-names = "default";

	eth_phy: ethernet-phy@0 {
		compatible = "ethernet-phy";
		reg = <0x00>;
	};
};

&sdmmc1 {
	pinctrl-0 = <&sdmmc1_d0_pc8
		     &sdmmc1_d1_pc9
		     &sdmmc1_d2_pc10
		     &sdmmc1_d3_pc11
		     &sdmmc1_ck_pc12
		     &sdmmc1_cmd_pd2>;
	pinctrl-names = "default";
	cd-gpios = <&gpiof 5 GPIO_ACTIVE_LOW>;
	disk-name = "SD";
};

&octospi1 {
	pinctrl-0 = <&octospim_p1_clk_pf10 &octospim_p1_ncs_pg6
		     &octospim_p1_io0_pd11 &octospim_p1_io1_pd12
		     &octospim_p1_io2_pe2 &octospim_p1_io3_pd13
		     &octospim_p1_io4_pd4 &octospim_p1_io5_pd5
		     &octospim_p1_io6_pg9 &octospim_p1_io7_pd7
		     &octospim_p1_dqs_pb2>;
	pinctrl-names = "default";

	status = "okay";

	mx25lm51245: ospi-nor-flash@0 {
		compatible = "st,stm32-ospi-nor";
		reg = <0>;
		size = <DT_SIZE_M(512)>; /* 512 Megabits */
		ospi-max-frequency = <DT_FREQ_M(50)>;
		spi-bus-width = <OSPI_OPI_MODE>;
		data-rate = <OSPI_DTR_TRANSFER>;
		status = "okay";

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "nor";
				reg = <0x00000000 DT_SIZE_M(4)>;
			};
		};
	};
};

&rtc {
	clocks = <&rcc STM32_CLOCK(APB4, 16)>,
		 <&rcc STM32_SRC_LSI RTC_SEL(2)>;
	status = "okay";

	backup_regs {
		status = "okay";
	};
};

&fdcan1 {
	pinctrl-0 = <&fdcan1_rx_ph14 &fdcan1_tx_ph13>;
	pinctrl-names = "default";
	clocks = <&rcc STM32_CLOCK(APB1_2, 8)>,
		 <&rcc STM32_SRC_PLL2_Q FDCAN_SEL(2)>;
	status = "okay";

	can-transceiver {
		max-bitrate = <8000000>;
	};
};

&fdcan2 {
	pinctrl-0 = <&fdcan2_rx_pb5 &fdcan2_tx_pb6>;
	pinctrl-names = "default";
	clocks = <&rcc STM32_CLOCK(APB1_2, 8)>,
		 <&rcc STM32_SRC_PLL2_Q FDCAN_SEL(2)>;
	status = "okay";

	can-transceiver {
		max-bitrate = <8000000>;
	};
};

&fdcan3 {
	pinctrl-0 = <&fdcan3_rx_pf6 &fdcan3_tx_pf7>;
	pinctrl-names = "default";
	clocks = <&rcc STM32_CLOCK(APB1_2, 8)>,
		 <&rcc STM32_SRC_PLL2_Q FDCAN_SEL(2)>;
	/* Solder bridges SB29 and SB30 need to be closed for this to work */
	status = "disabled";

	can-transceiver {
		max-bitrate = <8000000>;
	};
};

zephyr_udc0: &usbotg_hs {
	status = "okay";
	pinctrl-0 = <&usb_otg_hs_dm_pa11 &usb_otg_hs_dp_pa12>;
	pinctrl-names = "default";
};

&ltdc {
	pinctrl-0 = <&ltdc_r0_pe0 &ltdc_r1_ph3 &ltdc_r2_ph8 &ltdc_r3_ph9
		     &ltdc_r4_ph10 &ltdc_r5_ph11 &ltdc_r6_pe1 &ltdc_r7_pe15
		     &ltdc_g0_pb1 &ltdc_g1_pb0 &ltdc_g2_pa6 &ltdc_g3_pe11
		     &ltdc_g4_ph15 &ltdc_g5_ph4 &ltdc_g6_pc7 &ltdc_g7_pd3
		     &ltdc_b0_pg14 &ltdc_b1_pd0 &ltdc_b2_pd6 &ltdc_b3_pa8
		     &ltdc_b4_pe12 &ltdc_b5_pa3 &ltdc_b6_pb8 &ltdc_b7_pb9
		     &ltdc_de_pe13 &ltdc_clk_pg7 &ltdc_hsync_pc6 &ltdc_vsync_pa4>;
	pinctrl-names = "default";
	disp-on-gpios = <&gpiod 10 GPIO_ACTIVE_HIGH>;
	bl-ctrl-gpios = <&gpiog 15 GPIO_ACTIVE_HIGH>;
	/*ext-sdram = <&psram>;*/
	status = "okay";

	width = <480>;
	height = <272>;
	pixel-format = <PANEL_PIXEL_FORMAT_RGB_888>;

	display-timings {
		compatible = "zephyr,panel-timing";
		de-active = <0>;
		pixelclk-active = <0>;
		hsync-active = <0>;
		vsync-active = <0>;
		hsync-len = <1>;
		vsync-len = <10>;
		hback-porch = <43>;
		vback-porch = <12>;
		hfront-porch = <8>;
		vfront-porch = <4>;
	};

	def-back-color-red = <0xff>;
	def-back-color-green = <0xff>;
	def-back-color-blue = <0xff>;
};
