config sintez1;
design b620.sintez1:sim_sch_1;
liblist attenuator, b620, bdv_lib, bushprit, discrete_niitp, import_lib, interfeysnaya, ldo, leds_niitp, logic_niitp, max_niitp, my_connectors_niitp, my_leds_niitp, my_memory_niitp, my_passive_niitp, my_supervisory_niitp, my_transceiver, pll, power_divider, power_my, power_niitp, rbu, rf_amplifer, standard, supervisor_niitp, trudolubie_lib, vco, vcxo;
viewlist vhdl_model, hw_model, swift_model, vhdl_structural, vhdl_rtl, vhdl_behavioral, vhdl_system, mc_arch, pic_1, picopt_1, sim_sch_1, sch_1;
stoplist none;
endconfig
