INFO: [VRFC 10-163] Analyzing VHDL file "C:/Stupka/digital-eletronics-1/labs/07-stopwatch/stopwatch/stopwatch.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Stupka/digital-eletronics-1/labs/07-stopwatch/stopwatch/stopwatch.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Stupka/digital-eletronics-1/labs/07-stopwatch/stopwatch/stopwatch.srcs/sources_1/new/driver_7seg_4digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'driver_7seg_4digits'
ERROR: [VRFC 10-2987] 'clock_enable' is not compiled in library 'xil_defaultlib' [C:/Stupka/digital-eletronics-1/labs/07-stopwatch/stopwatch/stopwatch.srcs/sources_1/new/driver_7seg_4digits.vhd:56]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Stupka/digital-eletronics-1/labs/07-stopwatch/stopwatch/stopwatch.srcs/sources_1/new/driver_7seg_4digits.vhd:43]
INFO: [VRFC 10-3070] VHDL file 'C:/Stupka/digital-eletronics-1/labs/07-stopwatch/stopwatch/stopwatch.srcs/sources_1/new/driver_7seg_4digits.vhd' ignored due to errors
