Simulator report for MIC1
Thu Dec 18 22:56:27 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------+
; Simulator Summary                           ;
+-----------------------------+---------------+
; Type                        ; Value         ;
+-----------------------------+---------------+
; Simulation Start Time       ; 0 ps          ;
; Simulation End Time         ; 1.8 us        ;
; Simulation Netlist Size     ; 1124 nodes    ;
; Simulation Coverage         ;      20.76 %  ;
; Total Number of Transitions ; 3329          ;
; Simulation Breakpoints      ; 0             ;
; Family                      ; Cyclone II    ;
; Device                      ; EP2C15AF484C6 ;
+-----------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                          ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                                           ; Timing        ;
; Start time                                                                                 ; 0 ns                                                             ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                              ;               ;
; Vector input source                                                                        ; C:/Users/João Antônio/Desktop/AOC2-main/MIC1/CPU_wide_istore.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                               ; On            ;
; Check outputs                                                                              ; Off                                                              ; Off           ;
; Report simulation coverage                                                                 ; On                                                               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                               ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                               ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                               ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                              ; Off           ;
; Detect glitches                                                                            ; Off                                                              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                              ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                              ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                             ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+-----------------------------------------------------------------------------------------------------------------------+
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      20.76 % ;
; Total nodes checked                                 ; 1124         ;
; Total output ports checked                          ; 1156         ;
; Total output ports with complete 1/0-value coverage ; 240          ;
; Total output ports with no 1/0-value coverage       ; 901          ;
; Total output ports with no 1-value coverage         ; 906          ;
; Total output ports with no 0-value coverage         ; 911          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[0]  ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[18] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[20] ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[21] ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[16] ; portadataout0    ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28~0                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28~0                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20~0                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20~0                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~0                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~0                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~0                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~0                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8~0                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8~0                 ; combout          ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[9]  ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[4]  ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[26] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[28] ; portadataout7    ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~0                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~0                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~2                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~2                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~6                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~6                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~12                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~12                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst                   ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst9|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst9|inst5                                                 ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst9|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst9|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|DECODER2_4:inst12|inst6~0                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|DECODER2_4:inst12|inst6~0                              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~14                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~14                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~18                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~18                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5                  ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[1]~136                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[1]~136                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|inst5                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[0]~142                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[0]~142                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|FULL_ADDER_1bit:inst6|inst5~0                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|FULL_ADDER_1bit:inst6|inst5~0                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|FULL_ADDER_1bit:inst6|inst5~1                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|FULL_ADDER_1bit:inst6|inst5~1                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst9~1                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst9~1                          ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst9|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst9|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|FULL_ADDER_1bit:inst6|inst4                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|FULL_ADDER_1bit:inst6|inst4                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[30]~3                                                                            ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[30]~3                                                                      ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|inst69~2                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|inst69~2                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[28]~5                                                                            ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[28]~5                                                                      ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[25]~8                                                                            ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[25]~8                                                                      ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[18]~15                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[18]~15                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|inst69~0                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|inst69~0                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|inst69~1                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|inst69~1                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst69~0                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst69~0                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst69~1                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst69~1                                               ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[14]~19                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[14]~19                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst69~0                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst69~0                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|inst69~0                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|inst69~0                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|inst69~1                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|inst69~1                                               ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[12]~21                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[12]~21                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|inst69~0                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|inst69~0                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|inst69~1                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|inst69~1                                               ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[11]~22                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[11]~22                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|inst69~0                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|inst69~0                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|FULL_ADDER_1bit:inst6|inst5                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|FULL_ADDER_1bit:inst6|inst5                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|inst69~1                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|inst69~1                                               ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[10]~23                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[10]~23                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|inst69~1                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|inst69~1                                               ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[9]~24                                                                            ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[9]~24                                                                      ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|inst5                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|inst5                                                   ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|FULL_ADDER_1bit:inst6|inst4                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|FULL_ADDER_1bit:inst6|inst4                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|inst69~0                                                      ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|inst69~0                                                ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[8]~25                                                                            ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[8]~25                                                                      ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[6]                                                                               ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[6]                                                                         ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[4]                                                                               ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[4]                                                                         ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[3]                                                                               ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[3]                                                                         ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[2]                                                                               ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[2]                                                                         ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[1]                                                                               ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[1]                                                                         ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|inst69~1                                                      ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|inst69~1                                                ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[0]                                                                               ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[0]                                                                         ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[7]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[7]                                                                          ; regout           ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[6]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[6]                                                                          ; regout           ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[5]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[5]                                                                          ; regout           ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[4]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[4]                                                                          ; regout           ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[3]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[3]                                                                          ; regout           ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[2]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[2]                                                                          ; regout           ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[1]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[1]                                                                          ; regout           ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[0]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[0]                                                                          ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[0]~0                                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[0]~0                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[1]~1                                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[1]~1                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[2]~2                                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[2]~2                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[4]~4                                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[4]~4                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[6]~6                                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[6]~6                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[30]~8                                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[30]~8                                  ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~3                                                                                 ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~3                                                                           ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~5                                                                                 ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~5                                                                           ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~6                                                                                 ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~6                                                                           ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~8                                                                                 ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~8                                                                           ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~9                                                                                 ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~9                                                                           ; combout          ;
; |CPU|CONTROL_UNIT:inst1|flop[7]                                                                                          ; |CPU|CONTROL_UNIT:inst1|flop[7]                                                                                    ; regout           ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[7]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[7]                                                                          ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[6]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[6]                                                                          ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[5]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[5]                                                                          ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[4]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[4]                                                                          ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[3]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[3]                                                                          ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[2]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[2]                                                                          ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[1]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[1]                                                                          ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[0]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst6[0]                                                                          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|inst4                                               ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|inst4                                         ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|inst3                                                                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|inst3                                                             ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|inst4                                              ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|inst4                                        ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst9|FULL_ADDER_1bit:inst6|inst1~2                               ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst9|FULL_ADDER_1bit:inst6|inst1~2                         ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst4[30]                                                                              ; |CPU|datapath:inst|SHIFTER2:inst4|inst4[30]                                                                        ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[30]                                                                              ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[30]                                                                        ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|inst69~3                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|inst69~3                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5~0                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5~0                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~0                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~0                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5~0                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5~0                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~0                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~0                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|inst4                                             ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|inst4                                       ; combout          ;
; |CPU|C_BUS[31]                                                                                                           ; |CPU|C_BUS[31]                                                                                                     ; padio            ;
; |CPU|C_BUS[30]                                                                                                           ; |CPU|C_BUS[30]                                                                                                     ; padio            ;
; |CPU|C_BUS[29]                                                                                                           ; |CPU|C_BUS[29]                                                                                                     ; padio            ;
; |CPU|C_BUS[27]                                                                                                           ; |CPU|C_BUS[27]                                                                                                     ; padio            ;
; |CPU|C_BUS[25]                                                                                                           ; |CPU|C_BUS[25]                                                                                                     ; padio            ;
; |CPU|C_BUS[22]                                                                                                           ; |CPU|C_BUS[22]                                                                                                     ; padio            ;
; |CPU|C_BUS[20]                                                                                                           ; |CPU|C_BUS[20]                                                                                                     ; padio            ;
; |CPU|C_BUS[10]                                                                                                           ; |CPU|C_BUS[10]                                                                                                     ; padio            ;
; |CPU|C_BUS[6]                                                                                                            ; |CPU|C_BUS[6]                                                                                                      ; padio            ;
; |CPU|C_BUS[4]                                                                                                            ; |CPU|C_BUS[4]                                                                                                      ; padio            ;
; |CPU|C_BUS[3]                                                                                                            ; |CPU|C_BUS[3]                                                                                                      ; padio            ;
; |CPU|C_BUS[2]                                                                                                            ; |CPU|C_BUS[2]                                                                                                      ; padio            ;
; |CPU|C_BUS[1]                                                                                                            ; |CPU|C_BUS[1]                                                                                                      ; padio            ;
; |CPU|C_BUS[0]                                                                                                            ; |CPU|C_BUS[0]                                                                                                      ; padio            ;
; |CPU|MBR_OUT[7]                                                                                                          ; |CPU|MBR_OUT[7]                                                                                                    ; padio            ;
; |CPU|MBR_OUT[6]                                                                                                          ; |CPU|MBR_OUT[6]                                                                                                    ; padio            ;
; |CPU|MBR_OUT[5]                                                                                                          ; |CPU|MBR_OUT[5]                                                                                                    ; padio            ;
; |CPU|MBR_OUT[4]                                                                                                          ; |CPU|MBR_OUT[4]                                                                                                    ; padio            ;
; |CPU|MBR_OUT[3]                                                                                                          ; |CPU|MBR_OUT[3]                                                                                                    ; padio            ;
; |CPU|MBR_OUT[2]                                                                                                          ; |CPU|MBR_OUT[2]                                                                                                    ; padio            ;
; |CPU|MBR_OUT[1]                                                                                                          ; |CPU|MBR_OUT[1]                                                                                                    ; padio            ;
; |CPU|MBR_OUT[0]                                                                                                          ; |CPU|MBR_OUT[0]                                                                                                    ; padio            ;
; |CPU|MIR[28]                                                                                                             ; |CPU|MIR[28]                                                                                                       ; padio            ;
; |CPU|MIR[26]                                                                                                             ; |CPU|MIR[26]                                                                                                       ; padio            ;
; |CPU|MIR[21]                                                                                                             ; |CPU|MIR[21]                                                                                                       ; padio            ;
; |CPU|MIR[20]                                                                                                             ; |CPU|MIR[20]                                                                                                       ; padio            ;
; |CPU|MIR[18]                                                                                                             ; |CPU|MIR[18]                                                                                                       ; padio            ;
; |CPU|MIR[16]                                                                                                             ; |CPU|MIR[16]                                                                                                       ; padio            ;
; |CPU|MIR[9]                                                                                                              ; |CPU|MIR[9]                                                                                                        ; padio            ;
; |CPU|MIR[4]                                                                                                              ; |CPU|MIR[4]                                                                                                        ; padio            ;
; |CPU|MIR[0]                                                                                                              ; |CPU|MIR[0]                                                                                                        ; padio            ;
; |CPU|MPC[7]                                                                                                              ; |CPU|MPC[7]                                                                                                        ; padio            ;
; |CPU|MPC[6]                                                                                                              ; |CPU|MPC[6]                                                                                                        ; padio            ;
; |CPU|MPC[5]                                                                                                              ; |CPU|MPC[5]                                                                                                        ; padio            ;
; |CPU|MPC[4]                                                                                                              ; |CPU|MPC[4]                                                                                                        ; padio            ;
; |CPU|MPC[3]                                                                                                              ; |CPU|MPC[3]                                                                                                        ; padio            ;
; |CPU|MPC[2]                                                                                                              ; |CPU|MPC[2]                                                                                                        ; padio            ;
; |CPU|MPC[1]                                                                                                              ; |CPU|MPC[1]                                                                                                        ; padio            ;
; |CPU|MPC[0]                                                                                                              ; |CPU|MPC[0]                                                                                                        ; padio            ;
; |CPU|PC[31]                                                                                                              ; |CPU|PC[31]                                                                                                        ; padio            ;
; |CPU|PC[30]                                                                                                              ; |CPU|PC[30]                                                                                                        ; padio            ;
; |CPU|PC[0]                                                                                                               ; |CPU|PC[0]                                                                                                         ; padio            ;
; |CPU|CLOCK                                                                                                               ; |CPU|CLOCK~corein                                                                                                  ; combout          ;
; |CPU|PROG_MEM_IN[0]                                                                                                      ; |CPU|PROG_MEM_IN[0]~corein                                                                                         ; combout          ;
; |CPU|PROG_MEM_IN[1]                                                                                                      ; |CPU|PROG_MEM_IN[1]~corein                                                                                         ; combout          ;
; |CPU|PROG_MEM_IN[4]                                                                                                      ; |CPU|PROG_MEM_IN[4]~corein                                                                                         ; combout          ;
; |CPU|PROG_MEM_IN[5]                                                                                                      ; |CPU|PROG_MEM_IN[5]~corein                                                                                         ; combout          ;
; |CPU|PROG_MEM_IN[6]                                                                                                      ; |CPU|PROG_MEM_IN[6]~corein                                                                                         ; combout          ;
; |CPU|PROG_MEM_IN[7]                                                                                                      ; |CPU|PROG_MEM_IN[7]~corein                                                                                         ; combout          ;
; |CPU|CLOCK~clkctrl                                                                                                       ; |CPU|CLOCK~clkctrl                                                                                                 ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|inst4~clkctrl                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|inst4~clkctrl                               ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|inst4~clkctrl                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|inst4~clkctrl                                 ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|inst4~clkctrl                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|inst4~clkctrl                                ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~feeder                    ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~feeder              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~feeder                    ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5~feeder              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24~feeder                ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24~feeder          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|inst3~feeder                                                            ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|inst3~feeder                                                      ; combout          ;
; |CPU|CONTROL_UNIT:inst1|flop[7]~feeder                                                                                   ; |CPU|CONTROL_UNIT:inst1|flop[7]~feeder                                                                             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5~feeder                    ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5~feeder              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst~feeder                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst~feeder               ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16~feeder           ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[1]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[2]  ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[3]  ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[17] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[19] ; portadataout6    ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                   ; regout           ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[22] ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[23] ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[30] ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[31] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[32] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[33] ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[34] ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[35] ; portadataout8    ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~0                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~0                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~0                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~0                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~0                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~0                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~0                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~0                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~0                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~0                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~0                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~0                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~0                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~0                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~0                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~0                  ; combout          ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[7]  ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[8]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[10] ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[11] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[12] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[13] ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[14] ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[15] ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[5]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[6]  ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[24] ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[25] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[27] ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[29] ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst1|flip                                                                                             ; |CPU|CONTROL_UNIT:inst1|flip                                                                                       ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                            ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                      ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst9|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst9|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~1                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~1                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~3                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~3                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~4                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~4                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~5                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~5                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~7                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~7                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~8                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~8                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~9                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~9                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~10                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~10                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~11                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~11                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~13                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~13                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~15                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~15                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~16                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~16                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~17                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~17                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst8                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst8                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~20                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~20                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~21                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~21                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst8                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst8                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~22                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~22                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~24                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~24                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~25                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~25                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~26                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~26                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~27                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~27                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~28                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~28                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12                 ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~29                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~29                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~30                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~30                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~31                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~31                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~32                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~32                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~33                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~33                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~34                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~34                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~35                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~35                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~36                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~36                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~37                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~37                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~38                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~38                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~39                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~39                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~40                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~40                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~41                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~41                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~42                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~42                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~43                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~43                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~44                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~44                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~45                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~45                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~46                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~46                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~47                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~47                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~48                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~48                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~49                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~49                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst                                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~50                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~50                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~51                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~51                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~52                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~52                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~53                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~53                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                            ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                      ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~54                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~54                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~55                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~55                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~56                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~56                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~57                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~57                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~58                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~58                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~59                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~59                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~60                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~60                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~61                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~61                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~62                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~62                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~63                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~63                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~64                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~64                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~65                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~65                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~66                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~66                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~67                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~67                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~68                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~68                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~69                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~69                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~70                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~70                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~71                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~71                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~72                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~72                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~73                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~73                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~74                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~74                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~75                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~75                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~76                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~76                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~77                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~77                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst28                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst28                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~78                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~78                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~79                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~79                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~80                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~80                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst28                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst28                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~81                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~81                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst5                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst                                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~82                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~82                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~83                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~83                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~84                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~84                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~85                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~85                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                            ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                      ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~86                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~86                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~87                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~87                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~88                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~88                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~89                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~89                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~90                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~90                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~91                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~91                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~92                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~92                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~93                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~93                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~94                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~94                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~95                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~95                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~96                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~96                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~97                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~97                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~98                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~98                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~99                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~99                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~100                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~100                                                               ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~101                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~101                                                               ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~102                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~102                                                               ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~103                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~103                                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~104                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~104                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~105                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~105                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~106                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~106                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~107                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~107                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~108                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~108                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~109                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~109                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~110                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~110                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~111                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~111                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|inst5                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|inst                                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~112                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~112                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~113                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~113                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~114                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~114                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~115                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~115                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~116                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~116                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst5                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                            ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                      ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst1                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst1                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~117                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~117                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~118                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~118                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~119                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~119                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~120                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~120                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst5                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                            ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                      ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst1                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst1                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~121                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~121                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~122                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~122                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~123                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~123                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~124                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~124                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|inst5                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|inst                                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|inst                                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~125                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~125                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~126                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~126                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~127                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~127                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~128                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~128                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~129                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~129                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst9~0                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst9~0                          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~130                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~130                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~131                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~131                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~132                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~132                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~133                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~133                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~134                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~134                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|inst                                                   ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst7                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst7                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst7                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst7                            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[1]~135                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[1]~135                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[1]~137                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[1]~137                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[1]~138                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[1]~138                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|inst                                                   ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst9~0                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst9~0                          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|inst                                                          ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|inst                                                    ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[0]~139                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[0]~139                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[0]~140                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[0]~140                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[0]~141                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[0]~141                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst9~2                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst9~2                          ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|FULL_ADDER_1bit:inst6|inst5~0                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|FULL_ADDER_1bit:inst6|inst5~0                          ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|FULL_ADDER_1bit:inst6|inst5~1                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|FULL_ADDER_1bit:inst6|inst5~1                          ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~0                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~0                          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                             ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                       ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|inst                                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                            ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                      ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~143                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~143                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~144                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~144                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~145                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~145                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~146                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~146                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~147                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~147                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~1                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~1                          ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~2                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~2                          ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|FULL_ADDER_1bit:inst6|inst5                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|FULL_ADDER_1bit:inst6|inst5                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~0                               ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~0                         ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~148                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~148                                                               ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst8                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst8                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~149                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~149                                                               ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~150                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~150                                                               ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst8                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst8                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~151                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~151                                                               ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~152                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~152                                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~1                               ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~1                         ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~2                               ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~2                         ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|FULL_ADDER_1bit:inst6|inst5                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|FULL_ADDER_1bit:inst6|inst5                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|FULL_ADDER_1bit:inst6|inst5                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|FULL_ADDER_1bit:inst6|inst5                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|FULL_ADDER_1bit:inst6|inst9                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|FULL_ADDER_1bit:inst6|inst9                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[31]~2                                                                            ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[31]~2                                                                      ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst5~0                                                                                ; |CPU|datapath:inst|SHIFTER2:inst4|inst5~0                                                                          ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[29]~4                                                                            ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[29]~4                                                                      ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[27]~6                                                                            ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[27]~6                                                                      ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[26]~7                                                                            ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[26]~7                                                                      ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst69~0                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst69~0                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst69~1                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst69~1                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst69~0                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst69~0                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst69~1                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst69~1                                               ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[24]~9                                                                            ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[24]~9                                                                      ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[23]~10                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[23]~10                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[22]~11                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[22]~11                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|inst5                                                 ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|inst5                                                 ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[21]~12                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[21]~12                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[20]~13                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[20]~13                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|inst5                                                 ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[19]~14                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[19]~14                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[17]~16                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[17]~16                                                                     ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[16]~17                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[16]~17                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|inst69~0                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|inst69~0                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst                                                   ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|inst69~1                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|inst69~1                                               ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[15]~18                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[15]~18                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst                                                   ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst69~1                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst69~1                                               ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[13]~20                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[13]~20                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst5                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst5                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|inst5                                                  ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|inst5                                                  ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|inst69~0                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|inst69~0                                               ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[7]                                                                               ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[7]                                                                         ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[5]                                                                               ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[5]                                                                         ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                            ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                      ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                    ; regout           ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[8]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[8]                                                                          ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|inst13                                                                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|inst13                                                            ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[3]~3                                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[3]~3                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[5]~5                                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[5]~5                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[7]~7                                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[7]~7                                   ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~0                                                                                 ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~0                                                                           ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~1                                                                                 ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~1                                                                           ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~2                                                                                 ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~2                                                                           ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~4                                                                                 ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~4                                                                           ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~7                                                                                 ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~7                                                                           ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~10                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~10                                                                          ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst2                                                                                   ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst2                                                                             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|inst4                                                ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|inst4                                          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|inst4                                             ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|inst4                                       ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|inst4                                              ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|inst4                                        ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|inst4                                              ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|inst4                                        ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|inst4                                              ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|inst4                                        ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst4                                              ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst4                                        ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|inst4                                             ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|inst4                                       ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|inst4                                               ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|inst4                                         ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|FULL_ADDER_1bit:inst6|inst7                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|FULL_ADDER_1bit:inst6|inst7                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|FULL_ADDER_1bit:inst6|inst7                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|FULL_ADDER_1bit:inst6|inst7                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst5                                                  ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|FULL_ADDER_1bit:inst6|inst9~2                               ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|FULL_ADDER_1bit:inst6|inst9~2                         ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst2[30]                                                                              ; |CPU|datapath:inst|SHIFTER2:inst4|inst2[30]                                                                        ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~3                               ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~3                         ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~4                               ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~4                         ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~3                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~3                          ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~4                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~4                          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~0                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~0                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~0                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~0                   ; combout          ;
; |CPU|DATA_MEM_WRITE_ENABLE                                                                                               ; |CPU|DATA_MEM_WRITE_ENABLE                                                                                         ; padio            ;
; |CPU|C_BUS[28]                                                                                                           ; |CPU|C_BUS[28]                                                                                                     ; padio            ;
; |CPU|C_BUS[26]                                                                                                           ; |CPU|C_BUS[26]                                                                                                     ; padio            ;
; |CPU|C_BUS[24]                                                                                                           ; |CPU|C_BUS[24]                                                                                                     ; padio            ;
; |CPU|C_BUS[23]                                                                                                           ; |CPU|C_BUS[23]                                                                                                     ; padio            ;
; |CPU|C_BUS[21]                                                                                                           ; |CPU|C_BUS[21]                                                                                                     ; padio            ;
; |CPU|C_BUS[19]                                                                                                           ; |CPU|C_BUS[19]                                                                                                     ; padio            ;
; |CPU|C_BUS[18]                                                                                                           ; |CPU|C_BUS[18]                                                                                                     ; padio            ;
; |CPU|C_BUS[17]                                                                                                           ; |CPU|C_BUS[17]                                                                                                     ; padio            ;
; |CPU|C_BUS[16]                                                                                                           ; |CPU|C_BUS[16]                                                                                                     ; padio            ;
; |CPU|C_BUS[15]                                                                                                           ; |CPU|C_BUS[15]                                                                                                     ; padio            ;
; |CPU|C_BUS[14]                                                                                                           ; |CPU|C_BUS[14]                                                                                                     ; padio            ;
; |CPU|C_BUS[13]                                                                                                           ; |CPU|C_BUS[13]                                                                                                     ; padio            ;
; |CPU|C_BUS[12]                                                                                                           ; |CPU|C_BUS[12]                                                                                                     ; padio            ;
; |CPU|C_BUS[11]                                                                                                           ; |CPU|C_BUS[11]                                                                                                     ; padio            ;
; |CPU|C_BUS[9]                                                                                                            ; |CPU|C_BUS[9]                                                                                                      ; padio            ;
; |CPU|C_BUS[8]                                                                                                            ; |CPU|C_BUS[8]                                                                                                      ; padio            ;
; |CPU|C_BUS[7]                                                                                                            ; |CPU|C_BUS[7]                                                                                                      ; padio            ;
; |CPU|C_BUS[5]                                                                                                            ; |CPU|C_BUS[5]                                                                                                      ; padio            ;
; |CPU|DATA_MEM_ADDR[31]                                                                                                   ; |CPU|DATA_MEM_ADDR[31]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[30]                                                                                                   ; |CPU|DATA_MEM_ADDR[30]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[29]                                                                                                   ; |CPU|DATA_MEM_ADDR[29]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[28]                                                                                                   ; |CPU|DATA_MEM_ADDR[28]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[27]                                                                                                   ; |CPU|DATA_MEM_ADDR[27]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[26]                                                                                                   ; |CPU|DATA_MEM_ADDR[26]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[25]                                                                                                   ; |CPU|DATA_MEM_ADDR[25]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[24]                                                                                                   ; |CPU|DATA_MEM_ADDR[24]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[23]                                                                                                   ; |CPU|DATA_MEM_ADDR[23]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[22]                                                                                                   ; |CPU|DATA_MEM_ADDR[22]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[21]                                                                                                   ; |CPU|DATA_MEM_ADDR[21]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[20]                                                                                                   ; |CPU|DATA_MEM_ADDR[20]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[19]                                                                                                   ; |CPU|DATA_MEM_ADDR[19]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[18]                                                                                                   ; |CPU|DATA_MEM_ADDR[18]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[17]                                                                                                   ; |CPU|DATA_MEM_ADDR[17]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[16]                                                                                                   ; |CPU|DATA_MEM_ADDR[16]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[15]                                                                                                   ; |CPU|DATA_MEM_ADDR[15]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[14]                                                                                                   ; |CPU|DATA_MEM_ADDR[14]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[13]                                                                                                   ; |CPU|DATA_MEM_ADDR[13]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[12]                                                                                                   ; |CPU|DATA_MEM_ADDR[12]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[11]                                                                                                   ; |CPU|DATA_MEM_ADDR[11]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[10]                                                                                                   ; |CPU|DATA_MEM_ADDR[10]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[9]                                                                                                    ; |CPU|DATA_MEM_ADDR[9]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[8]                                                                                                    ; |CPU|DATA_MEM_ADDR[8]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[7]                                                                                                    ; |CPU|DATA_MEM_ADDR[7]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[6]                                                                                                    ; |CPU|DATA_MEM_ADDR[6]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[5]                                                                                                    ; |CPU|DATA_MEM_ADDR[5]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[4]                                                                                                    ; |CPU|DATA_MEM_ADDR[4]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[3]                                                                                                    ; |CPU|DATA_MEM_ADDR[3]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[2]                                                                                                    ; |CPU|DATA_MEM_ADDR[2]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[1]                                                                                                    ; |CPU|DATA_MEM_ADDR[1]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[0]                                                                                                    ; |CPU|DATA_MEM_ADDR[0]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[31]                                                                                                    ; |CPU|DATA_MEM_OUT[31]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[30]                                                                                                    ; |CPU|DATA_MEM_OUT[30]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[29]                                                                                                    ; |CPU|DATA_MEM_OUT[29]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[28]                                                                                                    ; |CPU|DATA_MEM_OUT[28]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[27]                                                                                                    ; |CPU|DATA_MEM_OUT[27]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[26]                                                                                                    ; |CPU|DATA_MEM_OUT[26]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[25]                                                                                                    ; |CPU|DATA_MEM_OUT[25]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[24]                                                                                                    ; |CPU|DATA_MEM_OUT[24]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[23]                                                                                                    ; |CPU|DATA_MEM_OUT[23]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[22]                                                                                                    ; |CPU|DATA_MEM_OUT[22]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[21]                                                                                                    ; |CPU|DATA_MEM_OUT[21]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[20]                                                                                                    ; |CPU|DATA_MEM_OUT[20]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[19]                                                                                                    ; |CPU|DATA_MEM_OUT[19]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[18]                                                                                                    ; |CPU|DATA_MEM_OUT[18]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[17]                                                                                                    ; |CPU|DATA_MEM_OUT[17]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[16]                                                                                                    ; |CPU|DATA_MEM_OUT[16]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[15]                                                                                                    ; |CPU|DATA_MEM_OUT[15]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[14]                                                                                                    ; |CPU|DATA_MEM_OUT[14]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[13]                                                                                                    ; |CPU|DATA_MEM_OUT[13]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[12]                                                                                                    ; |CPU|DATA_MEM_OUT[12]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[11]                                                                                                    ; |CPU|DATA_MEM_OUT[11]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[10]                                                                                                    ; |CPU|DATA_MEM_OUT[10]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[9]                                                                                                     ; |CPU|DATA_MEM_OUT[9]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[8]                                                                                                     ; |CPU|DATA_MEM_OUT[8]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[7]                                                                                                     ; |CPU|DATA_MEM_OUT[7]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[6]                                                                                                     ; |CPU|DATA_MEM_OUT[6]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[5]                                                                                                     ; |CPU|DATA_MEM_OUT[5]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[4]                                                                                                     ; |CPU|DATA_MEM_OUT[4]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[3]                                                                                                     ; |CPU|DATA_MEM_OUT[3]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[2]                                                                                                     ; |CPU|DATA_MEM_OUT[2]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[1]                                                                                                     ; |CPU|DATA_MEM_OUT[1]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[0]                                                                                                     ; |CPU|DATA_MEM_OUT[0]                                                                                               ; padio            ;
; |CPU|MIR[35]                                                                                                             ; |CPU|MIR[35]                                                                                                       ; padio            ;
; |CPU|MIR[34]                                                                                                             ; |CPU|MIR[34]                                                                                                       ; padio            ;
; |CPU|MIR[33]                                                                                                             ; |CPU|MIR[33]                                                                                                       ; padio            ;
; |CPU|MIR[32]                                                                                                             ; |CPU|MIR[32]                                                                                                       ; padio            ;
; |CPU|MIR[31]                                                                                                             ; |CPU|MIR[31]                                                                                                       ; padio            ;
; |CPU|MIR[30]                                                                                                             ; |CPU|MIR[30]                                                                                                       ; padio            ;
; |CPU|MIR[29]                                                                                                             ; |CPU|MIR[29]                                                                                                       ; padio            ;
; |CPU|MIR[27]                                                                                                             ; |CPU|MIR[27]                                                                                                       ; padio            ;
; |CPU|MIR[25]                                                                                                             ; |CPU|MIR[25]                                                                                                       ; padio            ;
; |CPU|MIR[24]                                                                                                             ; |CPU|MIR[24]                                                                                                       ; padio            ;
; |CPU|MIR[23]                                                                                                             ; |CPU|MIR[23]                                                                                                       ; padio            ;
; |CPU|MIR[22]                                                                                                             ; |CPU|MIR[22]                                                                                                       ; padio            ;
; |CPU|MIR[19]                                                                                                             ; |CPU|MIR[19]                                                                                                       ; padio            ;
; |CPU|MIR[17]                                                                                                             ; |CPU|MIR[17]                                                                                                       ; padio            ;
; |CPU|MIR[15]                                                                                                             ; |CPU|MIR[15]                                                                                                       ; padio            ;
; |CPU|MIR[14]                                                                                                             ; |CPU|MIR[14]                                                                                                       ; padio            ;
; |CPU|MIR[13]                                                                                                             ; |CPU|MIR[13]                                                                                                       ; padio            ;
; |CPU|MIR[12]                                                                                                             ; |CPU|MIR[12]                                                                                                       ; padio            ;
; |CPU|MIR[11]                                                                                                             ; |CPU|MIR[11]                                                                                                       ; padio            ;
; |CPU|MIR[10]                                                                                                             ; |CPU|MIR[10]                                                                                                       ; padio            ;
; |CPU|MIR[8]                                                                                                              ; |CPU|MIR[8]                                                                                                        ; padio            ;
; |CPU|MIR[7]                                                                                                              ; |CPU|MIR[7]                                                                                                        ; padio            ;
; |CPU|MIR[6]                                                                                                              ; |CPU|MIR[6]                                                                                                        ; padio            ;
; |CPU|MIR[5]                                                                                                              ; |CPU|MIR[5]                                                                                                        ; padio            ;
; |CPU|MIR[3]                                                                                                              ; |CPU|MIR[3]                                                                                                        ; padio            ;
; |CPU|MIR[2]                                                                                                              ; |CPU|MIR[2]                                                                                                        ; padio            ;
; |CPU|MIR[1]                                                                                                              ; |CPU|MIR[1]                                                                                                        ; padio            ;
; |CPU|MPC[8]                                                                                                              ; |CPU|MPC[8]                                                                                                        ; padio            ;
; |CPU|PC[28]                                                                                                              ; |CPU|PC[28]                                                                                                        ; padio            ;
; |CPU|PC[27]                                                                                                              ; |CPU|PC[27]                                                                                                        ; padio            ;
; |CPU|PC[26]                                                                                                              ; |CPU|PC[26]                                                                                                        ; padio            ;
; |CPU|PC[25]                                                                                                              ; |CPU|PC[25]                                                                                                        ; padio            ;
; |CPU|PC[24]                                                                                                              ; |CPU|PC[24]                                                                                                        ; padio            ;
; |CPU|PC[23]                                                                                                              ; |CPU|PC[23]                                                                                                        ; padio            ;
; |CPU|PC[22]                                                                                                              ; |CPU|PC[22]                                                                                                        ; padio            ;
; |CPU|PC[21]                                                                                                              ; |CPU|PC[21]                                                                                                        ; padio            ;
; |CPU|PC[20]                                                                                                              ; |CPU|PC[20]                                                                                                        ; padio            ;
; |CPU|PC[19]                                                                                                              ; |CPU|PC[19]                                                                                                        ; padio            ;
; |CPU|PC[18]                                                                                                              ; |CPU|PC[18]                                                                                                        ; padio            ;
; |CPU|PC[17]                                                                                                              ; |CPU|PC[17]                                                                                                        ; padio            ;
; |CPU|PC[16]                                                                                                              ; |CPU|PC[16]                                                                                                        ; padio            ;
; |CPU|PC[15]                                                                                                              ; |CPU|PC[15]                                                                                                        ; padio            ;
; |CPU|PC[14]                                                                                                              ; |CPU|PC[14]                                                                                                        ; padio            ;
; |CPU|PC[13]                                                                                                              ; |CPU|PC[13]                                                                                                        ; padio            ;
; |CPU|PC[12]                                                                                                              ; |CPU|PC[12]                                                                                                        ; padio            ;
; |CPU|PC[11]                                                                                                              ; |CPU|PC[11]                                                                                                        ; padio            ;
; |CPU|PC[10]                                                                                                              ; |CPU|PC[10]                                                                                                        ; padio            ;
; |CPU|PC[9]                                                                                                               ; |CPU|PC[9]                                                                                                         ; padio            ;
; |CPU|PC[8]                                                                                                               ; |CPU|PC[8]                                                                                                         ; padio            ;
; |CPU|PC[7]                                                                                                               ; |CPU|PC[7]                                                                                                         ; padio            ;
; |CPU|PC[6]                                                                                                               ; |CPU|PC[6]                                                                                                         ; padio            ;
; |CPU|PC[5]                                                                                                               ; |CPU|PC[5]                                                                                                         ; padio            ;
; |CPU|PC[4]                                                                                                               ; |CPU|PC[4]                                                                                                         ; padio            ;
; |CPU|PC[3]                                                                                                               ; |CPU|PC[3]                                                                                                         ; padio            ;
; |CPU|PC[2]                                                                                                               ; |CPU|PC[2]                                                                                                         ; padio            ;
; |CPU|LOADN                                                                                                               ; |CPU|LOADN~corein                                                                                                  ; combout          ;
; |CPU|DATA_MEM[0]                                                                                                         ; |CPU|DATA_MEM[0]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[1]                                                                                                         ; |CPU|DATA_MEM[1]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[2]                                                                                                         ; |CPU|DATA_MEM[2]~corein                                                                                            ; combout          ;
; |CPU|PROG_MEM_IN[2]                                                                                                      ; |CPU|PROG_MEM_IN[2]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM[3]                                                                                                         ; |CPU|DATA_MEM[3]~corein                                                                                            ; combout          ;
; |CPU|PROG_MEM_IN[3]                                                                                                      ; |CPU|PROG_MEM_IN[3]~corein                                                                                         ; combout          ;
; |CPU|DATA_MEM[4]                                                                                                         ; |CPU|DATA_MEM[4]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[5]                                                                                                         ; |CPU|DATA_MEM[5]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[6]                                                                                                         ; |CPU|DATA_MEM[6]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[7]                                                                                                         ; |CPU|DATA_MEM[7]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[8]                                                                                                         ; |CPU|DATA_MEM[8]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[9]                                                                                                         ; |CPU|DATA_MEM[9]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[10]                                                                                                        ; |CPU|DATA_MEM[10]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[11]                                                                                                        ; |CPU|DATA_MEM[11]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[12]                                                                                                        ; |CPU|DATA_MEM[12]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[13]                                                                                                        ; |CPU|DATA_MEM[13]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[14]                                                                                                        ; |CPU|DATA_MEM[14]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[15]                                                                                                        ; |CPU|DATA_MEM[15]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[16]                                                                                                        ; |CPU|DATA_MEM[16]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[17]                                                                                                        ; |CPU|DATA_MEM[17]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[19]                                                                                                        ; |CPU|DATA_MEM[19]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[20]                                                                                                        ; |CPU|DATA_MEM[20]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[21]                                                                                                        ; |CPU|DATA_MEM[21]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[22]                                                                                                        ; |CPU|DATA_MEM[22]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[23]                                                                                                        ; |CPU|DATA_MEM[23]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[25]                                                                                                        ; |CPU|DATA_MEM[25]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[26]                                                                                                        ; |CPU|DATA_MEM[26]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[27]                                                                                                        ; |CPU|DATA_MEM[27]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[28]                                                                                                        ; |CPU|DATA_MEM[28]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[29]                                                                                                        ; |CPU|DATA_MEM[29]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[30]                                                                                                        ; |CPU|DATA_MEM[30]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[31]                                                                                                        ; |CPU|DATA_MEM[31]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[24]                                                                                                        ; |CPU|DATA_MEM[24]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[18]                                                                                                        ; |CPU|DATA_MEM[18]~corein                                                                                           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|inst4~clkctrl                                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|inst4~clkctrl                                  ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|inst4~clkctrl                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|inst4~clkctrl                                ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|inst4~clkctrl                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|inst4~clkctrl                                ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|inst4~clkctrl                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|inst4~clkctrl                                ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|inst4~clkctrl                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|inst4~clkctrl                                 ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|inst4~clkctrl                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|inst4~clkctrl                               ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst4~clkctrl                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst4~clkctrl                                ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|inst4~clkctrl                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|inst4~clkctrl                               ; outclk           ;
; |CPU|LOADN~clkctrl                                                                                                       ; |CPU|LOADN~clkctrl                                                                                                 ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder                    ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst~feeder                    ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst~feeder              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28~feeder                ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28~feeder          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20~feeder                ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20~feeder          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16~feeder                ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16~feeder          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder                    ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder                    ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder                    ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder                    ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|inst13~feeder                                                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|inst13~feeder                                                     ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8~feeder            ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                   ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[1]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[2]  ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[3]  ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[17] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[19] ; portadataout6    ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                   ; regout           ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[22] ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[23] ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[30] ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[31] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[32] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[33] ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[34] ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a16 ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[35] ; portadataout8    ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~0                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~0                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~0                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~0                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~0                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~0                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~0                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~0                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~0                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~0                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~0                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~0                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~0                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~0                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~0                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~0                  ; combout          ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[7]  ; portadataout0    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[8]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[10] ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[11] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[12] ; portadataout5    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[13] ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[14] ; portadataout7    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[15] ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[5]  ; portadataout1    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[6]  ; portadataout2    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[24] ; portadataout3    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[25] ; portadataout4    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[27] ; portadataout6    ;
; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4  ; |CPU|CONTROL_UNIT:inst1|CONTROL_STORE:inst1|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[29] ; portadataout8    ;
; |CPU|CONTROL_UNIT:inst1|flip                                                                                             ; |CPU|CONTROL_UNIT:inst1|flip                                                                                       ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                            ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                      ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst9|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst9|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~1                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~1                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~3                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~3                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~4                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~4                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~5                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~5                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~7                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~7                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~8                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~8                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~9                                                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~9                                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~10                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~10                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~11                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~11                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~13                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[31]~13                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~15                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~15                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~16                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~16                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst5                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~17                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[30]~17                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst8                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst8                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~19                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~19                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~20                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~20                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~21                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~21                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst8                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst8                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~22                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~22                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~23                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[29]~23                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~24                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~24                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~25                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~25                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~26                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~26                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst12                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~27                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~27                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~28                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[28]~28                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MBR:inst6|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst12                 ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~29                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~29                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~30                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~30                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~31                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~31                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst16                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~32                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~32                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~33                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[27]~33                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~34                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~34                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~35                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~35                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~36                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~36                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst20                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~37                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~37                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~38                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[26]~38                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~39                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~39                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~40                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~40                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~41                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~41                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst24                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~42                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~42                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~43                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[25]~43                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~44                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~44                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~45                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~45                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~46                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~46                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~47                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~47                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst1|inst28                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~48                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~48                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~49                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[24]~49                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst                                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~50                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~50                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~51                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~51                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~52                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~52                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~53                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[23]~53                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                            ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                      ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~54                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~54                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~55                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~55                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~56                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~56                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst5                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~57                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[22]~57                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~58                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~58                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~59                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~59                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~60                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~60                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst8                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~61                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[21]~61                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~62                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~62                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~63                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~63                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~64                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~64                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst12                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~65                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[20]~65                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~66                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~66                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~67                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~67                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~68                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~68                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst16                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~69                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[19]~69                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~70                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~70                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~71                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~71                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~72                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~72                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst20                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~73                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[18]~73                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~74                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~74                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~75                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~75                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~76                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~76                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst24                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~77                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[17]~77                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst28                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst28                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~78                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~78                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~79                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~79                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~80                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~80                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst28                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst2|inst28                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~81                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[16]~81                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst5                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst                                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~82                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~82                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~83                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~83                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~84                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~84                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~85                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[15]~85                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                            ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                      ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~86                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~86                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~87                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~87                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~88                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~88                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst5                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~89                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[14]~89                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~90                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~90                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~91                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~91                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~92                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~92                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst12                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~93                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~93                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~94                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[12]~94                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~95                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~95                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~96                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~96                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~97                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~97                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~98                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~98                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~99                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[11]~99                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~100                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~100                                                               ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~101                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~101                                                               ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~102                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~102                                                               ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~103                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[10]~103                                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~104                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~104                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~105                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~105                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~106                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~106                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst24                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~107                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[9]~107                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst5                                                 ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~108                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~108                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~109                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~109                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~110                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~110                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28                 ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~111                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[8]~111                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|inst5                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                    ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|inst                                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~112                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~112                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~113                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~113                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~114                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~114                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst5                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~115                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~115                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~116                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[6]~116                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst5                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                            ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                      ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst1                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst1                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~117                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~117                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~118                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~118                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~119                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~119                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~120                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[5]~120                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst5                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                            ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                      ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst1                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst1                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~121                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~121                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~122                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~122                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~123                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~123                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst12                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~124                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[4]~124                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|inst5                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|inst                                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|inst                                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~125                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~125                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~126                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~126                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~127                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~127                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~128                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~128                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~129                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[3]~129                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst9~0                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst9~0                          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~130                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~130                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~131                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~131                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~132                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~132                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst20                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~133                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~133                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~134                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[2]~134                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|inst                                                   ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst7                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst7                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst7                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst7                            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[1]~135                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[1]~135                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[1]~137                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[1]~137                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst24                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[1]~138                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[1]~138                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|inst                                                   ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst9~0                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst9~0                          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|inst                                                          ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst|inst                                                    ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[0]~139                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[0]~139                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[0]~140                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[0]~140                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst28                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst28                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[0]~141                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[0]~141                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst9~2                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst9~2                          ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|FULL_ADDER_1bit:inst6|inst5~0                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|FULL_ADDER_1bit:inst6|inst5~0                          ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|FULL_ADDER_1bit:inst6|inst5~1                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|FULL_ADDER_1bit:inst6|inst5~1                          ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~0                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~0                          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                             ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                       ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|inst                                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                            ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                      ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~143                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~143                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~144                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~144                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~145                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~145                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~146                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~146                                                                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~147                                                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[7]~147                                                                ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~1                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~1                          ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~2                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~2                          ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|FULL_ADDER_1bit:inst6|inst5                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|FULL_ADDER_1bit:inst6|inst5                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~0                               ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~0                         ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                     ; regout           ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|inst                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|inst                                                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~148                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~148                                                               ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst8                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst8                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~149                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~149                                                               ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~150                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~150                                                               ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst8                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst8                  ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst8                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst8                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~151                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~151                                                               ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~152                                                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OUT_B[13]~152                                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~1                               ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~1                         ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~2                               ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~2                         ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|FULL_ADDER_1bit:inst6|inst5                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|FULL_ADDER_1bit:inst6|inst5                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|FULL_ADDER_1bit:inst6|inst5                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|FULL_ADDER_1bit:inst6|inst5                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|FULL_ADDER_1bit:inst6|inst9                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|FULL_ADDER_1bit:inst6|inst9                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[31]~2                                                                            ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[31]~2                                                                      ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst5~0                                                                                ; |CPU|datapath:inst|SHIFTER2:inst4|inst5~0                                                                          ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|FULL_ADDER_1bit:inst6|inst1                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|FULL_ADDER_1bit:inst6|inst1                           ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[29]~4                                                                            ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[29]~4                                                                      ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[27]~6                                                                            ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[27]~6                                                                      ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[26]~7                                                                            ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[26]~7                                                                      ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst69~0                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst69~0                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst69~1                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst69~1                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst69~0                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst69~0                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst69~1                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|inst69~1                                               ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[24]~9                                                                            ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[24]~9                                                                      ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[23]~10                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[23]~10                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[22]~11                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[22]~11                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|inst5                                                 ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|inst5                                                 ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|FULL_ADDER_1bit:inst6|inst5                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|FULL_ADDER_1bit:inst6|inst5                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[21]~12                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[21]~12                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst6|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[20]~13                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[20]~13                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|inst5                                                       ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|inst5                                                 ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst4|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[19]~14                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[19]~14                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst69~0                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst69~0                                              ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst69~1                                                    ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|inst69~1                                              ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[17]~16                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[17]~16                                                                     ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[16]~17                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[16]~17                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|inst69~0                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|inst69~0                                               ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|inst                                                   ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|FULL_ADDER_1bit:inst6|inst5                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|inst69~1                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|inst69~1                                               ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[15]~18                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[15]~18                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst8|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst                                                         ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst                                                   ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst69~1                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|inst69~1                                               ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[13]~20                                                                           ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[13]~20                                                                     ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst5                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst5                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|inst5                                                  ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst5                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst4|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|inst5                                                  ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst3|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|inst69~0                                                     ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst2|inst69~0                                               ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[7]                                                                               ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[7]                                                                         ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst1[5]                                                                               ; |CPU|datapath:inst|SHIFTER2:inst4|inst1[5]                                                                         ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28                   ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                            ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst                      ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8                     ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst20                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst24                    ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                          ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst28                    ; regout           ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[8]                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst3[8]                                                                          ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|inst13                                                                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|inst13                                                            ; regout           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[3]~3                                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[3]~3                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[5]~5                                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[5]~5                                   ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[7]~7                                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst9[7]~7                                   ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~0                                                                                 ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~0                                                                           ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~1                                                                                 ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~1                                                                           ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~2                                                                                 ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~2                                                                           ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~4                                                                                 ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~4                                                                           ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~7                                                                                 ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~7                                                                           ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~10                                                                                ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst1~10                                                                          ; combout          ;
; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst2                                                                                   ; |CPU|CONTROL_UNIT:inst1|MPC:inst|inst2                                                                             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|inst4                                                ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|inst4                                          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|inst4                                             ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|inst4                                       ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|inst4                                              ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|inst4                                        ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|inst4                                              ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|inst4                                        ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|inst4                                              ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|inst4                                        ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst4                                              ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst4                                        ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|inst4                                             ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|inst4                                       ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|inst4                                               ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|inst4                                         ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|FULL_ADDER_1bit:inst6|inst7                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|FULL_ADDER_1bit:inst6|inst7                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|FULL_ADDER_1bit:inst6|inst9~2                               ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|FULL_ADDER_1bit:inst6|inst9~2                         ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|FULL_ADDER_1bit:inst6|inst7                                 ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|FULL_ADDER_1bit:inst6|inst7                           ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst5                                                        ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst|inst5                                                  ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|FULL_ADDER_1bit:inst6|inst9~2                               ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|FULL_ADDER_1bit:inst6|inst9~2                         ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst9|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst8|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst7|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst7|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst6|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst6|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst4|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst4|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst3|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst3|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst12|ULA:inst2|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst2|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst11|ULA:inst|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst9|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst8|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst3|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|FULL_ADDER_1bit:inst6|inst                                  ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst2|FULL_ADDER_1bit:inst6|inst                            ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst7|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|FULL_ADDER_1bit:inst6|inst                                   ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst6|FULL_ADDER_1bit:inst6|inst                             ; combout          ;
; |CPU|datapath:inst|SHIFTER2:inst4|inst2[30]                                                                              ; |CPU|datapath:inst|SHIFTER2:inst4|inst2[30]                                                                        ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~3                               ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~3                         ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~4                               ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst10|ULA:inst7|FULL_ADDER_1bit:inst6|inst5~4                         ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~3                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~3                          ; combout          ;
; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~4                                ; |CPU|datapath:inst|ULA_32BITS:inst|ULA_8BIT:inst4|ULA:inst9|FULL_ADDER_1bit:inst6|inst5~4                          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~0                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~0                ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~0                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~0                  ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~0                         ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~0                   ; combout          ;
; |CPU|DATA_MEM_WRITE_ENABLE                                                                                               ; |CPU|DATA_MEM_WRITE_ENABLE                                                                                         ; padio            ;
; |CPU|C_BUS[28]                                                                                                           ; |CPU|C_BUS[28]                                                                                                     ; padio            ;
; |CPU|C_BUS[26]                                                                                                           ; |CPU|C_BUS[26]                                                                                                     ; padio            ;
; |CPU|C_BUS[24]                                                                                                           ; |CPU|C_BUS[24]                                                                                                     ; padio            ;
; |CPU|C_BUS[23]                                                                                                           ; |CPU|C_BUS[23]                                                                                                     ; padio            ;
; |CPU|C_BUS[21]                                                                                                           ; |CPU|C_BUS[21]                                                                                                     ; padio            ;
; |CPU|C_BUS[19]                                                                                                           ; |CPU|C_BUS[19]                                                                                                     ; padio            ;
; |CPU|C_BUS[18]                                                                                                           ; |CPU|C_BUS[18]                                                                                                     ; padio            ;
; |CPU|C_BUS[17]                                                                                                           ; |CPU|C_BUS[17]                                                                                                     ; padio            ;
; |CPU|C_BUS[16]                                                                                                           ; |CPU|C_BUS[16]                                                                                                     ; padio            ;
; |CPU|C_BUS[15]                                                                                                           ; |CPU|C_BUS[15]                                                                                                     ; padio            ;
; |CPU|C_BUS[14]                                                                                                           ; |CPU|C_BUS[14]                                                                                                     ; padio            ;
; |CPU|C_BUS[13]                                                                                                           ; |CPU|C_BUS[13]                                                                                                     ; padio            ;
; |CPU|C_BUS[12]                                                                                                           ; |CPU|C_BUS[12]                                                                                                     ; padio            ;
; |CPU|C_BUS[11]                                                                                                           ; |CPU|C_BUS[11]                                                                                                     ; padio            ;
; |CPU|C_BUS[9]                                                                                                            ; |CPU|C_BUS[9]                                                                                                      ; padio            ;
; |CPU|C_BUS[8]                                                                                                            ; |CPU|C_BUS[8]                                                                                                      ; padio            ;
; |CPU|C_BUS[7]                                                                                                            ; |CPU|C_BUS[7]                                                                                                      ; padio            ;
; |CPU|C_BUS[5]                                                                                                            ; |CPU|C_BUS[5]                                                                                                      ; padio            ;
; |CPU|DATA_MEM_ADDR[31]                                                                                                   ; |CPU|DATA_MEM_ADDR[31]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[30]                                                                                                   ; |CPU|DATA_MEM_ADDR[30]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[29]                                                                                                   ; |CPU|DATA_MEM_ADDR[29]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[28]                                                                                                   ; |CPU|DATA_MEM_ADDR[28]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[27]                                                                                                   ; |CPU|DATA_MEM_ADDR[27]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[26]                                                                                                   ; |CPU|DATA_MEM_ADDR[26]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[25]                                                                                                   ; |CPU|DATA_MEM_ADDR[25]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[24]                                                                                                   ; |CPU|DATA_MEM_ADDR[24]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[23]                                                                                                   ; |CPU|DATA_MEM_ADDR[23]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[22]                                                                                                   ; |CPU|DATA_MEM_ADDR[22]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[21]                                                                                                   ; |CPU|DATA_MEM_ADDR[21]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[20]                                                                                                   ; |CPU|DATA_MEM_ADDR[20]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[19]                                                                                                   ; |CPU|DATA_MEM_ADDR[19]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[18]                                                                                                   ; |CPU|DATA_MEM_ADDR[18]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[17]                                                                                                   ; |CPU|DATA_MEM_ADDR[17]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[16]                                                                                                   ; |CPU|DATA_MEM_ADDR[16]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[15]                                                                                                   ; |CPU|DATA_MEM_ADDR[15]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[14]                                                                                                   ; |CPU|DATA_MEM_ADDR[14]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[13]                                                                                                   ; |CPU|DATA_MEM_ADDR[13]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[12]                                                                                                   ; |CPU|DATA_MEM_ADDR[12]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[11]                                                                                                   ; |CPU|DATA_MEM_ADDR[11]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[10]                                                                                                   ; |CPU|DATA_MEM_ADDR[10]                                                                                             ; padio            ;
; |CPU|DATA_MEM_ADDR[9]                                                                                                    ; |CPU|DATA_MEM_ADDR[9]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[8]                                                                                                    ; |CPU|DATA_MEM_ADDR[8]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[7]                                                                                                    ; |CPU|DATA_MEM_ADDR[7]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[6]                                                                                                    ; |CPU|DATA_MEM_ADDR[6]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[5]                                                                                                    ; |CPU|DATA_MEM_ADDR[5]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[4]                                                                                                    ; |CPU|DATA_MEM_ADDR[4]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[3]                                                                                                    ; |CPU|DATA_MEM_ADDR[3]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[2]                                                                                                    ; |CPU|DATA_MEM_ADDR[2]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[1]                                                                                                    ; |CPU|DATA_MEM_ADDR[1]                                                                                              ; padio            ;
; |CPU|DATA_MEM_ADDR[0]                                                                                                    ; |CPU|DATA_MEM_ADDR[0]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[31]                                                                                                    ; |CPU|DATA_MEM_OUT[31]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[30]                                                                                                    ; |CPU|DATA_MEM_OUT[30]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[29]                                                                                                    ; |CPU|DATA_MEM_OUT[29]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[28]                                                                                                    ; |CPU|DATA_MEM_OUT[28]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[27]                                                                                                    ; |CPU|DATA_MEM_OUT[27]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[26]                                                                                                    ; |CPU|DATA_MEM_OUT[26]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[25]                                                                                                    ; |CPU|DATA_MEM_OUT[25]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[24]                                                                                                    ; |CPU|DATA_MEM_OUT[24]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[23]                                                                                                    ; |CPU|DATA_MEM_OUT[23]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[22]                                                                                                    ; |CPU|DATA_MEM_OUT[22]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[21]                                                                                                    ; |CPU|DATA_MEM_OUT[21]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[20]                                                                                                    ; |CPU|DATA_MEM_OUT[20]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[19]                                                                                                    ; |CPU|DATA_MEM_OUT[19]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[18]                                                                                                    ; |CPU|DATA_MEM_OUT[18]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[17]                                                                                                    ; |CPU|DATA_MEM_OUT[17]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[16]                                                                                                    ; |CPU|DATA_MEM_OUT[16]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[15]                                                                                                    ; |CPU|DATA_MEM_OUT[15]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[14]                                                                                                    ; |CPU|DATA_MEM_OUT[14]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[13]                                                                                                    ; |CPU|DATA_MEM_OUT[13]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[12]                                                                                                    ; |CPU|DATA_MEM_OUT[12]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[11]                                                                                                    ; |CPU|DATA_MEM_OUT[11]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[10]                                                                                                    ; |CPU|DATA_MEM_OUT[10]                                                                                              ; padio            ;
; |CPU|DATA_MEM_OUT[9]                                                                                                     ; |CPU|DATA_MEM_OUT[9]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[8]                                                                                                     ; |CPU|DATA_MEM_OUT[8]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[7]                                                                                                     ; |CPU|DATA_MEM_OUT[7]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[6]                                                                                                     ; |CPU|DATA_MEM_OUT[6]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[5]                                                                                                     ; |CPU|DATA_MEM_OUT[5]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[4]                                                                                                     ; |CPU|DATA_MEM_OUT[4]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[3]                                                                                                     ; |CPU|DATA_MEM_OUT[3]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[2]                                                                                                     ; |CPU|DATA_MEM_OUT[2]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[1]                                                                                                     ; |CPU|DATA_MEM_OUT[1]                                                                                               ; padio            ;
; |CPU|DATA_MEM_OUT[0]                                                                                                     ; |CPU|DATA_MEM_OUT[0]                                                                                               ; padio            ;
; |CPU|MIR[35]                                                                                                             ; |CPU|MIR[35]                                                                                                       ; padio            ;
; |CPU|MIR[34]                                                                                                             ; |CPU|MIR[34]                                                                                                       ; padio            ;
; |CPU|MIR[33]                                                                                                             ; |CPU|MIR[33]                                                                                                       ; padio            ;
; |CPU|MIR[32]                                                                                                             ; |CPU|MIR[32]                                                                                                       ; padio            ;
; |CPU|MIR[31]                                                                                                             ; |CPU|MIR[31]                                                                                                       ; padio            ;
; |CPU|MIR[30]                                                                                                             ; |CPU|MIR[30]                                                                                                       ; padio            ;
; |CPU|MIR[29]                                                                                                             ; |CPU|MIR[29]                                                                                                       ; padio            ;
; |CPU|MIR[27]                                                                                                             ; |CPU|MIR[27]                                                                                                       ; padio            ;
; |CPU|MIR[25]                                                                                                             ; |CPU|MIR[25]                                                                                                       ; padio            ;
; |CPU|MIR[24]                                                                                                             ; |CPU|MIR[24]                                                                                                       ; padio            ;
; |CPU|MIR[23]                                                                                                             ; |CPU|MIR[23]                                                                                                       ; padio            ;
; |CPU|MIR[22]                                                                                                             ; |CPU|MIR[22]                                                                                                       ; padio            ;
; |CPU|MIR[19]                                                                                                             ; |CPU|MIR[19]                                                                                                       ; padio            ;
; |CPU|MIR[17]                                                                                                             ; |CPU|MIR[17]                                                                                                       ; padio            ;
; |CPU|MIR[15]                                                                                                             ; |CPU|MIR[15]                                                                                                       ; padio            ;
; |CPU|MIR[14]                                                                                                             ; |CPU|MIR[14]                                                                                                       ; padio            ;
; |CPU|MIR[13]                                                                                                             ; |CPU|MIR[13]                                                                                                       ; padio            ;
; |CPU|MIR[12]                                                                                                             ; |CPU|MIR[12]                                                                                                       ; padio            ;
; |CPU|MIR[11]                                                                                                             ; |CPU|MIR[11]                                                                                                       ; padio            ;
; |CPU|MIR[10]                                                                                                             ; |CPU|MIR[10]                                                                                                       ; padio            ;
; |CPU|MIR[8]                                                                                                              ; |CPU|MIR[8]                                                                                                        ; padio            ;
; |CPU|MIR[7]                                                                                                              ; |CPU|MIR[7]                                                                                                        ; padio            ;
; |CPU|MIR[6]                                                                                                              ; |CPU|MIR[6]                                                                                                        ; padio            ;
; |CPU|MIR[5]                                                                                                              ; |CPU|MIR[5]                                                                                                        ; padio            ;
; |CPU|MIR[3]                                                                                                              ; |CPU|MIR[3]                                                                                                        ; padio            ;
; |CPU|MIR[2]                                                                                                              ; |CPU|MIR[2]                                                                                                        ; padio            ;
; |CPU|MIR[1]                                                                                                              ; |CPU|MIR[1]                                                                                                        ; padio            ;
; |CPU|MPC[8]                                                                                                              ; |CPU|MPC[8]                                                                                                        ; padio            ;
; |CPU|PC[29]                                                                                                              ; |CPU|PC[29]                                                                                                        ; padio            ;
; |CPU|PC[28]                                                                                                              ; |CPU|PC[28]                                                                                                        ; padio            ;
; |CPU|PC[27]                                                                                                              ; |CPU|PC[27]                                                                                                        ; padio            ;
; |CPU|PC[26]                                                                                                              ; |CPU|PC[26]                                                                                                        ; padio            ;
; |CPU|PC[25]                                                                                                              ; |CPU|PC[25]                                                                                                        ; padio            ;
; |CPU|PC[24]                                                                                                              ; |CPU|PC[24]                                                                                                        ; padio            ;
; |CPU|PC[23]                                                                                                              ; |CPU|PC[23]                                                                                                        ; padio            ;
; |CPU|PC[22]                                                                                                              ; |CPU|PC[22]                                                                                                        ; padio            ;
; |CPU|PC[21]                                                                                                              ; |CPU|PC[21]                                                                                                        ; padio            ;
; |CPU|PC[20]                                                                                                              ; |CPU|PC[20]                                                                                                        ; padio            ;
; |CPU|PC[19]                                                                                                              ; |CPU|PC[19]                                                                                                        ; padio            ;
; |CPU|PC[18]                                                                                                              ; |CPU|PC[18]                                                                                                        ; padio            ;
; |CPU|PC[17]                                                                                                              ; |CPU|PC[17]                                                                                                        ; padio            ;
; |CPU|PC[16]                                                                                                              ; |CPU|PC[16]                                                                                                        ; padio            ;
; |CPU|PC[15]                                                                                                              ; |CPU|PC[15]                                                                                                        ; padio            ;
; |CPU|PC[14]                                                                                                              ; |CPU|PC[14]                                                                                                        ; padio            ;
; |CPU|PC[13]                                                                                                              ; |CPU|PC[13]                                                                                                        ; padio            ;
; |CPU|PC[12]                                                                                                              ; |CPU|PC[12]                                                                                                        ; padio            ;
; |CPU|PC[11]                                                                                                              ; |CPU|PC[11]                                                                                                        ; padio            ;
; |CPU|PC[10]                                                                                                              ; |CPU|PC[10]                                                                                                        ; padio            ;
; |CPU|PC[9]                                                                                                               ; |CPU|PC[9]                                                                                                         ; padio            ;
; |CPU|PC[8]                                                                                                               ; |CPU|PC[8]                                                                                                         ; padio            ;
; |CPU|PC[7]                                                                                                               ; |CPU|PC[7]                                                                                                         ; padio            ;
; |CPU|PC[6]                                                                                                               ; |CPU|PC[6]                                                                                                         ; padio            ;
; |CPU|PC[5]                                                                                                               ; |CPU|PC[5]                                                                                                         ; padio            ;
; |CPU|PC[4]                                                                                                               ; |CPU|PC[4]                                                                                                         ; padio            ;
; |CPU|PC[3]                                                                                                               ; |CPU|PC[3]                                                                                                         ; padio            ;
; |CPU|PC[2]                                                                                                               ; |CPU|PC[2]                                                                                                         ; padio            ;
; |CPU|PC[1]                                                                                                               ; |CPU|PC[1]                                                                                                         ; padio            ;
; |CPU|DATA_MEM[0]                                                                                                         ; |CPU|DATA_MEM[0]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[1]                                                                                                         ; |CPU|DATA_MEM[1]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[2]                                                                                                         ; |CPU|DATA_MEM[2]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[3]                                                                                                         ; |CPU|DATA_MEM[3]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[4]                                                                                                         ; |CPU|DATA_MEM[4]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[5]                                                                                                         ; |CPU|DATA_MEM[5]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[6]                                                                                                         ; |CPU|DATA_MEM[6]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[7]                                                                                                         ; |CPU|DATA_MEM[7]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[8]                                                                                                         ; |CPU|DATA_MEM[8]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[9]                                                                                                         ; |CPU|DATA_MEM[9]~corein                                                                                            ; combout          ;
; |CPU|DATA_MEM[10]                                                                                                        ; |CPU|DATA_MEM[10]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[11]                                                                                                        ; |CPU|DATA_MEM[11]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[12]                                                                                                        ; |CPU|DATA_MEM[12]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[13]                                                                                                        ; |CPU|DATA_MEM[13]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[14]                                                                                                        ; |CPU|DATA_MEM[14]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[15]                                                                                                        ; |CPU|DATA_MEM[15]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[16]                                                                                                        ; |CPU|DATA_MEM[16]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[17]                                                                                                        ; |CPU|DATA_MEM[17]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[19]                                                                                                        ; |CPU|DATA_MEM[19]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[20]                                                                                                        ; |CPU|DATA_MEM[20]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[21]                                                                                                        ; |CPU|DATA_MEM[21]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[22]                                                                                                        ; |CPU|DATA_MEM[22]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[23]                                                                                                        ; |CPU|DATA_MEM[23]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[25]                                                                                                        ; |CPU|DATA_MEM[25]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[26]                                                                                                        ; |CPU|DATA_MEM[26]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[27]                                                                                                        ; |CPU|DATA_MEM[27]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[28]                                                                                                        ; |CPU|DATA_MEM[28]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[29]                                                                                                        ; |CPU|DATA_MEM[29]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[30]                                                                                                        ; |CPU|DATA_MEM[30]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[31]                                                                                                        ; |CPU|DATA_MEM[31]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[24]                                                                                                        ; |CPU|DATA_MEM[24]~corein                                                                                           ; combout          ;
; |CPU|DATA_MEM[18]                                                                                                        ; |CPU|DATA_MEM[18]~corein                                                                                           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|inst4~clkctrl                                        ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|inst4~clkctrl                                  ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|inst4~clkctrl                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|inst4~clkctrl                                ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|inst4~clkctrl                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|inst4~clkctrl                                ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|inst4~clkctrl                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|inst4~clkctrl                                ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|inst4~clkctrl                                       ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|inst4~clkctrl                                 ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|inst4~clkctrl                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|inst4~clkctrl                               ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst4~clkctrl                                      ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|inst4~clkctrl                                ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|inst4~clkctrl                                     ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|inst4~clkctrl                               ; outclk           ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst16~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst16~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst16~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst8~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst8~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder                    ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst~feeder              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst~feeder                    ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst~feeder              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst|inst~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28~feeder                ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst28~feeder          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst3|inst28~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20~feeder                ; |CPU|datapath:inst|REGISTER_BANK:inst2|OPC:inst9|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst20~feeder          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst20~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16~feeder                ; |CPU|datapath:inst|REGISTER_BANK:inst2|TOS:inst3|REGISTER_32BITS:inst2|REGISTER_8BITS:inst3|inst16~feeder          ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst16~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst12~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst8~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst5~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder                    ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder                    ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst~feeder              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst28~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst28~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst24~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst24~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst20~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|PC:inst1|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst20~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst16~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder           ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst12~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst5~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder                    ; |CPU|datapath:inst|REGISTER_BANK:inst2|H:inst2|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst5~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst~feeder                   ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst2|inst~feeder             ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder                    ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst2|inst~feeder              ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|inst13~feeder                                                           ; |CPU|datapath:inst|REGISTER_BANK:inst2|MDR:inst7|inst13~feeder                                                     ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20~feeder                  ; |CPU|datapath:inst|REGISTER_BANK:inst2|MAR:inst|REGISTER_32BITS:inst|REGISTER_8BITS:inst1|inst20~feeder            ; combout          ;
; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20~feeder                 ; |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst1|inst20~feeder           ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 18 22:56:27 2025
Info: Command: quartus_sim --simulation_results_format=VWF MIC1 -c MIC1
Info (324025): Using vector source file "C:/Users/João Antônio/Desktop/AOC2-main/MIC1/CPU_wide_istore.vwf"
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[31]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[30]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[29]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[28]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[27]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[26]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[25]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[24]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[23]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[22]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[21]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[20]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[19]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[18]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[17]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[16]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[15]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[14]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[13]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[12]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[11]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[10]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[9]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[8]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[7]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[6]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[5]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[4]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[3]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[2]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[1]" in design.
Warning (328013): Ignored node in vector source file. Can't find corresponding node name "DATA_MEM_IN[0]" in design.
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[0]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[1]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[2]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[3]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[4]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[5]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[6]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[7]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[8]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[9]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[10]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[11]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[12]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[13]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[14]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[15]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[16]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[17]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[19]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[20]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[21]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[22]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[23]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[25]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[26]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[27]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[28]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[29]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[30]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[31]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[24]"
Warning (328012): Can't find signal in vector source file for input pin "|CPU|DATA_MEM[18]"
Info (328054): Inverted registers were found during simulation
    Info (328055): Register: |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst24
    Info (328055): Register: |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst3|inst28
    Info (328055): Register: |CPU|datapath:inst|REGISTER_BANK:inst2|SP:inst4|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5
    Info (328055): Register: |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst5
    Info (328055): Register: |CPU|datapath:inst|REGISTER_BANK:inst2|LV:inst8|REGISTER_32BITS:inst1|REGISTER_8BITS:inst|inst5
    Info (328055): Register: |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst8
    Info (328055): Register: |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst12
    Info (328055): Register: |CPU|datapath:inst|REGISTER_BANK:inst2|CPP:inst5|REGISTER_32BITS:inst|REGISTER_8BITS:inst|inst
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      20.76 %
Info (328052): Number of transitions in simulation is 3329
Info (324045): Vector file MIC1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 4490 megabytes
    Info: Processing ended: Thu Dec 18 22:56:27 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


