INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_UART_0/sim/Clk_Division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Division
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_UART_0/sim/Driver_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_UART
INFO: [VRFC 10-311] analyzing module UART_Rx
INFO: [VRFC 10-311] analyzing module UART_Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_UART_0/sim/Driver_UART_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_UART_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_ADC_0/src/Wave_Ram/sim/Wave_Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wave_Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_ADC_0/sim/Freq_Cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Freq_Cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_ADC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_ADC_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/src/Sin_Rom/sim/Sin_Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sin_Rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/src/Square_Rom/sim/Square_Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Square_Rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/src/Triangle_Rom/sim/Triangle_Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triangle_Rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/sim/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/sim/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/sim/Driver_DAC_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/clk_5_10/clk_5_10_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_5_10_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/clk_5_10/clk_5_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_5_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/new/UART_Send0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Send0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/new/oscilloscope.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscilloscope
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
