INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/etc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module Four2One
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/MultiCycle_MIPS_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCycle_MIPS_TOP
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sources_1/imports/MultiCycle_MIPS/MultiCycle_MIPS_TOP.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.srcs/sim_1/imports/MultiCycle_MIPS/tb_top_MultiCycle_MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_MultiCycle_MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
