
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/GemsFDTD_716B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000004 cycles: 2536408 heartbeat IPC: 3.94258 cumulative IPC: 3.94258 (Simulation time: 0 hr 0 min 38 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2536408 (Simulation time: 0 hr 0 min 38 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 24410918 heartbeat IPC: 0.457153 cumulative IPC: 0.457153 (Simulation time: 0 hr 2 min 51 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 38055573 heartbeat IPC: 0.732888 cumulative IPC: 0.563076 (Simulation time: 0 hr 4 min 29 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 49424957 heartbeat IPC: 0.879555 cumulative IPC: 0.639815 (Simulation time: 0 hr 5 min 54 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 67405329 heartbeat IPC: 0.556162 cumulative IPC: 0.616628 (Simulation time: 0 hr 7 min 48 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 83260283 heartbeat IPC: 0.630718 cumulative IPC: 0.619395 (Simulation time: 0 hr 9 min 31 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 95491021 heartbeat IPC: 0.817612 cumulative IPC: 0.645476 (Simulation time: 0 hr 11 min 15 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 109879645 heartbeat IPC: 0.694993 cumulative IPC: 0.652114 (Simulation time: 0 hr 13 min 42 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 128227217 heartbeat IPC: 0.545031 cumulative IPC: 0.636482 (Simulation time: 0 hr 17 min 4 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 141343522 heartbeat IPC: 0.76241 cumulative IPC: 0.648382 (Simulation time: 0 hr 20 min 5 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 152972560 heartbeat IPC: 0.859917 cumulative IPC: 0.664734 (Simulation time: 0 hr 22 min 49 sec) 
Finished CPU 0 instructions: 100000000 cycles: 150436152 cumulative IPC: 0.664734 (Simulation time: 0 hr 22 min 49 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.664734 instructions: 100000000 cycles: 150436152
cpu0_DTLB TOTAL     ACCESS:   29892870  HIT:   26863101  MISS:    3029769
cpu0_DTLB LOAD      ACCESS:   20920715  HIT:   17891849  MISS:    3028866
cpu0_DTLB RFO       ACCESS:    8972155  HIT:    8971252  MISS:        903
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8544 cycles
cpu0_ITLB TOTAL     ACCESS:    1847717  HIT:    1847715  MISS:          2
cpu0_ITLB LOAD      ACCESS:    1847717  HIT:    1847715  MISS:          2
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 412.5 cycles
cpu0_L1I TOTAL     ACCESS:    7857342  HIT:    7857220  MISS:        122
cpu0_L1I LOAD      ACCESS:    7857342  HIT:    7857220  MISS:        122
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 271.385 cycles
cpu0_STLB TOTAL     ACCESS:    3029772  HIT:    2757334  MISS:     272438
cpu0_STLB LOAD      ACCESS:    3028869  HIT:    2756431  MISS:     272438
cpu0_STLB RFO       ACCESS:        903  HIT:        903  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 51.5989 cycles
cpu0_L1D TOTAL     ACCESS:   34794990  HIT:   26552180  MISS:    8242810
cpu0_L1D LOAD      ACCESS:   22662704  HIT:   14443503  MISS:    8219201
cpu0_L1D RFO       ACCESS:   11865172  HIT:   11865166  MISS:          6
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     267114  HIT:     243511  MISS:      23603
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 68.5379 cycles
cpu0_L2C TOTAL     ACCESS:    9425516  HIT:    7963078  MISS:    1462438
cpu0_L2C LOAD      ACCESS:    8219323  HIT:    6757510  MISS:    1461813
cpu0_L2C RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1182584  HIT:    1182547  MISS:         37
cpu0_L2C TRANSLATION ACCESS:      23603  HIT:      23015  MISS:        588
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 322.367 cycles
LLC TOTAL     ACCESS:    1477928  HIT:      54623  MISS:    1423305
LLC LOAD      ACCESS:    1461802  HIT:      40816  MISS:    1420986
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      15538  HIT:      13590  MISS:       1948
LLC TRANSLATION ACCESS:        588  HIT:        217  MISS:        371
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 309.654 cycles
OPTgen accesses: 24432
OPTgen hits: 1693
OPTgen hit rate: 6.92944



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         68  ROW_BUFFER_MISS:    1421193
 DBUS AVG_CONGESTED_CYCLE:    3.94724
 WQ ROW_BUFFER_HIT:        834  ROW_BUFFER_MISS:       4944  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.9038% MPKI: 0.06477 Average ROB Occupancy at Mispredict: 248.627
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.06477
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

