IP Upgrade report for rzfpga_pc
Sun Dec 11 14:43:00 2022
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; IP Upgrade Summary                                                            ;
+------------------------------+------------------------------------------------+
; IP Components Upgrade Status ; Passed - Sun Dec 11 14:43:00 2022              ;
; Quartus Prime Version        ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                ; rzfpga_pc                                      ;
; Top-level Entity Name        ; rzfpga_pc                                      ;
; Family                       ; Cyclone IV E                                   ;
+------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                                                                  ;
+--------------+----------------+---------+------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+---------+
; Entity Name  ; Component Name ; Version ; Original Source File                                 ; Generation File Path                               ; New Source File                                      ; Message ;
+--------------+----------------+---------+------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+---------+
; clk_7seg     ; ALTPLL         ; 21.1    ; 7 Seg Display/7 Seg Clock Gen IP/clk_7seg.qip        ; 7 Seg Display/7 Seg Clock Gen IP/clk_7seg.v        ; 7 Seg Display/7 Seg Clock Gen IP/clk_7seg.qip        ;         ;
; sdram_buffer ; FIFO           ; 21.1    ; 03/SDRAM/FIFO On Chip IP/sdram_buffer.qip            ; 03/SDRAM/FIFO On Chip IP/sdram_buffer.v            ; 03/SDRAM/FIFO On Chip IP/sdram_buffer.qip            ;         ;
; sdram_clkgen ; ALTPLL         ; 21.1    ; 03/SDRAM/ALTPLL 100MHz Clock Gen IP/sdram_clkgen.qip ; 03/SDRAM/ALTPLL 100MHz Clock Gen IP/sdram_clkgen.v ; 03/SDRAM/ALTPLL 100MHz Clock Gen IP/sdram_clkgen.qip ;         ;
+--------------+----------------+---------+------------------------------------------------------+----------------------------------------------------+------------------------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "7 Seg Display/7 Seg Clock Gen IP/clk_7seg.v" to "7 Seg Display/7 Seg Clock Gen IP/clk_7seg.BAK.v"
Info (11837): Started upgrading IP component ALTPLL with file "7 Seg Display/7 Seg Clock Gen IP/clk_7seg.v"
Info (11902): Backing up file "03/SDRAM/FIFO On Chip IP/sdram_buffer.v" to "03/SDRAM/FIFO On Chip IP/sdram_buffer.BAK.v"
Info (11837): Started upgrading IP component FIFO with file "03/SDRAM/FIFO On Chip IP/sdram_buffer.v"
Info (11902): Backing up file "03/SDRAM/ALTPLL 100MHz Clock Gen IP/sdram_clkgen.v" to "03/SDRAM/ALTPLL 100MHz Clock Gen IP/sdram_clkgen.BAK.v"
Info (11837): Started upgrading IP component ALTPLL with file "03/SDRAM/ALTPLL 100MHz Clock Gen IP/sdram_clkgen.v"
Info (11131): Completed upgrading IP component ALTPLL with file "7 Seg Display/7 Seg Clock Gen IP/clk_7seg.v"
Info (11131): Completed upgrading IP component FIFO with file "03/SDRAM/FIFO On Chip IP/sdram_buffer.v"
Info (11131): Completed upgrading IP component ALTPLL with file "03/SDRAM/ALTPLL 100MHz Clock Gen IP/sdram_clkgen.v"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Sun Dec 11 14:43:00 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:22


