
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.065394                       # Number of seconds simulated
sim_ticks                                 65394489500                       # Number of ticks simulated
final_tick                                65459004000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 324246                       # Simulator instruction rate (inst/s)
host_op_rate                                   358236                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              242296556                       # Simulator tick rate (ticks/s)
host_mem_usage                                 813492                       # Number of bytes of host memory used
host_seconds                                   269.89                       # Real time elapsed on the host
sim_insts                                    87512119                       # Number of instructions simulated
sim_ops                                      96685766                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  65459004000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4312832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4317568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         4736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2220736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2220736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34699                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34699                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             72422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          65951000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66023422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        72422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            72422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       33959069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33959069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       33959069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            72422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         65951000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             99982492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        74.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006588448500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1996                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1996                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              178997                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32851                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67462                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34699                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67462                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34699                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4317568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2219584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4317568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2220736                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2192                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   65394594000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67462                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34699                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    375.377972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   260.836204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.181220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2126     12.21%     12.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4498     25.83%     38.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6486     37.25%     75.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          229      1.32%     76.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          241      1.38%     77.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          224      1.29%     79.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          292      1.68%     80.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          414      2.38%     83.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2904     16.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17414                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.188878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.669210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    669.015020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1994     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1996                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.375251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.349729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.927966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              624     31.26%     31.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1371     68.69%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1996                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         4736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4312832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2219584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 72422.004303588910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 65951000.351489864290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 33941453.125037394464                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           74                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34699                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      3016250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2665446500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 887615965000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40760.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39553.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25580448.00                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1403550250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2668462750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337310000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20805.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39555.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        66.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        33.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.94                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    53823                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30908                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.07                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     640113.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 61960920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 32929215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               241660440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               90739260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3128517600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1572049740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            123796320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     13568079930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2395173120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6408538560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            27623838885                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            422.418450                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          61624134250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    166879750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1323400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  25633701000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   6237547250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2279821000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  29753194750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 62410740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 33160710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240153900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90295560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3120527280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1533067440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            126782880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     13541371440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2408994240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       6435369060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            27592507590                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            421.939338                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          61701957500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    174694000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1320020000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  25734036250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6272675750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2198399500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  29695288500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  65459004000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                19277852                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15583782                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            303713                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11974970                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11802035                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.555863                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  394890                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               7756                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           51010                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              45693                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5317                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1802                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65459004000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  65459004000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65459004000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  65459004000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     65459004000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        130788979                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    87502349                       # Number of instructions committed
system.cpu.committedOps                      96673971                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                        972746                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.494691                       # CPI: cycles per instruction
system.cpu.ipc                               0.669035                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                56849449     58.81%     58.81% # Class of committed instruction
system.cpu.op_class_0::IntMult                   5823      0.01%     58.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::MemRead               33326057     34.47%     93.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6492642      6.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 96673971                       # Class of committed instruction
system.cpu.tickCycles                       117825512                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        12963467                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions           32387809                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions          28026712                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5492358                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  65459004000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.228218                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8662464                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66909                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            129.466350                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.228218                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          842                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75677762                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75677762                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  65459004000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     31415489                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31415489                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      6270947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6270947                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7752                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7752                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7752                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7752                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     37686436                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37686436                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     37686436                       # number of overall hits
system.cpu.dcache.overall_hits::total        37686436                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32339                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        70738                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70738                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       103077                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         103077                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       103077                       # number of overall misses
system.cpu.dcache.overall_misses::total        103077                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2948955500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2948955500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6597122000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6597122000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   9546077500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9546077500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9546077500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9546077500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31447828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31447828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     37789513                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37789513                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     37789513                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37789513                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001028                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001028                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011154                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011154                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002728                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002728                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002728                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002728                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 91188.827731                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91188.827731                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 93261.358817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93261.358817                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92611.130514                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92611.130514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 92611.130514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92611.130514                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66617                       # number of writebacks
system.cpu.dcache.writebacks::total             66617                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           22                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        35327                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        35327                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        35349                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35349                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35349                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35349                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32317                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32317                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67728                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67728                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2916341500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2916341500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3294821000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3294821000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6211162500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6211162500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6211162500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6211162500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001792                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001792                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001792                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001792                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 90241.714887                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90241.714887                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93045.127220                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93045.127220                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91707.454819                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91707.454819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91707.454819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91707.454819                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66909                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  65459004000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           640.317155                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 219                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                22                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.954545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   640.317155                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.625310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.625310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          641                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          641                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          67026159                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         67026159                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  65459004000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     33512962                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33512962                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     33512962                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33512962                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     33512962                       # number of overall hits
system.cpu.icache.overall_hits::total        33512962                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst           78                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            78                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst           78                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             78                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           78                       # number of overall misses
system.cpu.icache.overall_misses::total            78                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7040500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7040500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst      7040500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7040500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7040500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7040500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     33513040                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33513040                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     33513040                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33513040                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     33513040                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33513040                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 90262.820513                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 90262.820513                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 90262.820513                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 90262.820513                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 90262.820513                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 90262.820513                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           22                       # number of writebacks
system.cpu.icache.writebacks::total                22                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           78                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst           78                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           78                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6961500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6961500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6961500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6961500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6961500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6961500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        89250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        89250                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        89250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        89250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        89250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        89250                       # average overall mshr miss latency
system.cpu.icache.replacements                     22                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  65459004000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25194.095193                       # Cycle average of tags in use
system.l2.tags.total_refs                       70421                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35491                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.984193                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.620532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       311.185142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24877.289519                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.759195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.768863                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          933                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22458                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1144861                       # Number of tag accesses
system.l2.tags.data_accesses                  1144861                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  65459004000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66617                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66617                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           22                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               22                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst              5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               298                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                    5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  340                       # number of demand (read+write) hits
system.l2.demand_hits::total                      345                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   5                       # number of overall hits
system.l2.overall_hits::.cpu.data                 340                       # number of overall hits
system.l2.overall_hits::total                     345                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst           73                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               73                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32019                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                 73                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67388                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67461                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                73                       # number of overall misses
system.l2.overall_misses::.cpu.data             67388                       # number of overall misses
system.l2.overall_misses::total                 67461                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3241263500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3241263500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      6788500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6788500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2864713500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2864713500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      6788500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6105977000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6112765500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      6788500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6105977000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6112765500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66617                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66617                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           22                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           22                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst           78                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             78                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst               78                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67728                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67806                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst              78                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67728                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67806                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.935897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.935897                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.990779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990779                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.935897                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994980                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994912                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.935897                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994980                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994912                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91641.366734                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91641.366734                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 92993.150685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92993.150685                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89469.174553                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89469.174553                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 92993.150685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90609.262777                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90611.842398                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 92993.150685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90609.262777                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90611.842398                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34699                       # number of writebacks
system.l2.writebacks::total                     34699                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           73                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           73                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32019                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst            73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67461                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67461                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2887573500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2887573500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      6048500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6048500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2544523500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2544523500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      6048500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5432097000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5438145500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      6048500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5432097000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5438145500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.935897                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.935897                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.990779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990779                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.935897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994912                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.935897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994912                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81641.366734                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81641.366734                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82856.164384                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82856.164384                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79469.174553                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79469.174553                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82856.164384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80609.262777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80611.694164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82856.164384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80609.262777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80611.694164                       # average overall mshr miss latency
system.l2.replacements                          35491                       # number of replacements
system.membus.snoop_filter.tot_requests        102288                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  65459004000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32093                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34699                       # Transaction distribution
system.membus.trans_dist::CleanEvict              127                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32093                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 169750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6538304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6538304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67462                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67462    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67462                       # Request fanout histogram
system.membus.reqLayer0.occupancy           258492500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          357369000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       134737                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        66894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           64                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            667                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          664                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  65459004000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32396                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           22                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1084                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            78                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32317                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                202544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8598080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8604544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35491                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2220736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103297                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006748                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082220                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102603     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    691      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103297                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          134007500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            118500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101592000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.065401                       # Number of seconds simulated
sim_ticks                                 65400750000                       # Number of ticks simulated
final_tick                                65465264500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 324221                       # Simulator instruction rate (inst/s)
host_op_rate                                   358208                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              242299320                       # Simulator tick rate (ticks/s)
host_mem_usage                                 813756                       # Number of bytes of host memory used
host_seconds                                   269.92                       # Real time elapsed on the host
sim_insts                                    87512743                       # Number of instructions simulated
sim_ops                                      96686514                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  65465264500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           7424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4314496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4321920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2226176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2226176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34784                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            113516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          65970130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66083646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       113516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           113516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       34038998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34038998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       34038998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           113516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         65970130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            100122644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006588448500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2001                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2001                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              179212                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32928                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67530                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34784                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67530                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34784                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4321920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2224832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4321920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2226176                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2197                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   65400846000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67530                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34784                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    375.021082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   260.521690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.016986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2141     12.27%     12.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4511     25.84%     38.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6491     37.18%     75.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          233      1.33%     76.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          244      1.40%     78.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          225      1.29%     79.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          292      1.67%     80.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          414      2.37%     83.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2905     16.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17456                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.136932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.656243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    668.179047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1999     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2001                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.372814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.347240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.928946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              628     31.38%     31.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1372     68.57%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2001                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         7424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4314496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2224832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 113515.517788404584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 65970130.311961263418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 34018447.800675071776                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34784                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      4626500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2666725250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 887777463500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39883.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39557.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25522581.17                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1405164250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2671351750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337650000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20808.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39558.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        66.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.94                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    53870                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30968                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     639216.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 62132280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 33016500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               241953180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               91000260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3129132240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1572990240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            123809280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     13569978030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2395173600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6408538560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            27628117950                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            422.443442                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          61628035500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    166885750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1323660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  25633701000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   6237548500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2281652500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  29757356500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 62546400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 33232815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240346680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90462600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3121141920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1534290660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            126795840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     13542903030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2409065280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       6435369060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            27596528625                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            421.960430                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          61705442000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    174700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1320280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  25734036250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6272860250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2200851750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  29698646250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  65465264500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                19278213                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15584003                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            303782                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11975197                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11802080                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.554370                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  394932                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               7763                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           51051                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              45694                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5357                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1816                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65465264500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  65465264500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65465264500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  65465264500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     65465264500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        130801500                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    87502973                       # Number of instructions committed
system.cpu.committedOps                      96674719                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                        972966                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.494823                       # CPI: cycles per instruction
system.cpu.ipc                               0.668975                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                56849910     58.81%     58.81% # Class of committed instruction
system.cpu.op_class_0::IntMult                   5823      0.01%     58.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::MemRead               33326227     34.47%     93.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6492759      6.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 96674719                       # Class of committed instruction
system.cpu.tickCycles                       117827238                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        12974262                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions           32388517                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions          28027006                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5492447                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  65465264500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.228770                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37774536                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67960                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            555.834844                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.228770                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994364                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994364                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          814                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75678429                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75678429                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  65465264500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     31415658                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31415658                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      6271054                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6271054                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7758                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7758                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7758                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7758                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     37686712                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37686712                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     37686712                       # number of overall hits
system.cpu.dcache.overall_hits::total        37686712                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32371                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32371                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        70738                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70738                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       103109                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         103109                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       103109                       # number of overall misses
system.cpu.dcache.overall_misses::total        103109                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2952014000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2952014000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6597122000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6597122000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   9549136000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9549136000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9549136000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9549136000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31448029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31448029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     37789821                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37789821                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     37789821                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37789821                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001029                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001029                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011154                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011154                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002728                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002728                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002728                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002728                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 91193.166723                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91193.166723                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 93261.358817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93261.358817                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92612.051324                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92612.051324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 92612.051324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92612.051324                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66644                       # number of writebacks
system.cpu.dcache.writebacks::total             66644                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        35327                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        35327                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        35354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35354                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35354                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32344                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67755                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67755                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67755                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67755                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2919012500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2919012500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3294821000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3294821000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6213833500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6213833500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6213833500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6213833500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001793                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001793                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001793                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001793                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 90248.964259                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90248.964259                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93045.127220                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93045.127220                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91710.331341                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91710.331341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91710.331341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91710.331341                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66936                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  65465264500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           640.318556                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            33517468                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               708                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          47341.056497                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   640.318556                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.625311                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.625311                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          668                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          67026964                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         67026964                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  65465264500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     33513296                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33513296                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     33513296                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33513296                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     33513296                       # number of overall hits
system.cpu.icache.overall_hits::total        33513296                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          124                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           124                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          124                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            124                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          124                       # number of overall misses
system.cpu.icache.overall_misses::total           124                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10974000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10974000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     10974000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10974000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10974000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10974000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     33513420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33513420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     33513420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33513420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     33513420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33513420                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        88500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        88500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        88500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        88500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        88500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        88500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu.icache.writebacks::total                40                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          124                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          124                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          124                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          124                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          124                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          124                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10850000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10850000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10850000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10850000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10850000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10850000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        87500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        87500                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        87500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        87500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        87500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        87500                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  65465264500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25194.820207                       # Cycle average of tags in use
system.l2.tags.total_refs                      135657                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68345                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.984886                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.622013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       311.157378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24878.040815                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.759218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.768885                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          932                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22376                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1145883                       # Number of tag accesses
system.l2.tags.data_accesses                  1145883                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  65465264500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66644                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66644                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               299                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  341                       # number of demand (read+write) hits
system.l2.demand_hits::total                      349                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data                 341                       # number of overall hits
system.l2.overall_hits::total                     349                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          115                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              115                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32045                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32045                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                115                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67414                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67529                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               115                       # number of overall misses
system.l2.overall_misses::.cpu.data             67414                       # number of overall misses
system.l2.overall_misses::total                 67529                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3241263500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3241263500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     10575000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10575000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2867332500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2867332500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     10575000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6108596000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6119171000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     10575000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6108596000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6119171000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66644                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66644                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67755                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67878                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67755                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67878                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.934959                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.934959                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.990756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990756                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.934959                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994967                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994858                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.934959                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994967                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994858                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91641.366734                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91641.366734                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 91956.521739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91956.521739                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89478.311749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89478.311749                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 91956.521739                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90613.166405                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90615.454101                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 91956.521739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90613.166405                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90615.454101                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34785                       # number of writebacks
system.l2.writebacks::total                     34785                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          115                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          115                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32045                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32045                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67529                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67529                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2887573500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2887573500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      9415000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9415000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2546882500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2546882500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      9415000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5434456000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5443871000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      9415000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5434456000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5443871000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.934959                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.934959                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.990756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990756                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.934959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994858                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.934959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994858                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81641.366734                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81641.366734                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 81869.565217                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81869.565217                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79478.311749                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79478.311749                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 81869.565217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80613.166405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80615.306017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 81869.565217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80613.166405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80615.306017                       # average overall mshr miss latency
system.l2.replacements                          35577                       # number of replacements
system.membus.snoop_filter.tot_requests        102441                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  65465264500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32161                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34784                       # Transaction distribution
system.membus.trans_dist::CleanEvict              127                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32161                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 169971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6548096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6548096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67530                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67530    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67530                       # Request fanout histogram
system.membus.reqLayer0.occupancy           258998000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          357730750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       134854                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        66948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           64                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            667                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          664                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  65465264500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32468                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101429                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           40                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1084                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           123                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32344                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                202733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        10496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8601536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8612032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35577                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2226240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103455                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006824                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082678                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102752     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    700      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103455                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          134111000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            186000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101632500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
