<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.1" vendor="xilinx.com" name="kc705" display_name="Kintex-7 KC705 Evaluation Platform" url="www.xilinx.com/kc705" preset_file="preset.xml">
  <images>
    <image name="kc705_board.jpeg" display_name="KC705 BOARD" sub_type="board">
      <description>KC705 Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">1.1</revision>
  </compatible_board_revisions>
  <file_version>1.3</file_version>
  <description>Kintex-7 KC705 Evaluation Platform</description>
  <parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
  </parameters>
  <jumpers>
    <jumper name="SW13_M0" default_value="false">
      <description>Impacts connection between flash_qspi and flash_bpi.If value=true, flash_qspi will be enabled</description>
    </jumper>
    <jumper name="SW13_M1" default_value="true">
      <description>Impacts connection between flash_qspi and flash_bpi.If value=true, flash_bpi will be enabled</description>
    </jumper>
    <jumper name="J29_P1_P2" default_value="true">
      <description>value=true will configure component phy to work in MII or GMII mode or RGMII mode based on J30 and J64</description>
    </jumper>
    <jumper name="J29_P2_P3" default_value="false">
      <description>value=true will configure component phy to work in SGMII mode.</description>
    </jumper>
    <jumper name="J30_P1_P2" default_value="true">
      <description>value=true will configure component phy to work in MII or GMII mode.</description>
    </jumper>
    <jumper name="J30_P2_P3" default_value="false">
      <description>value=true will configure component phy to work in SGMII mode.</description>
    </jumper>
    <jumper name="J64" default_value="false">
      <description>value=true will configure component phy either to work RGMII mode.</description>
    </jumper>
  </jumpers>
  <components>
    <component name="part0" display_name="Kintex-7 KC705 Evaluation Platform" type="fpga" part_name="xc7k325tffg900-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com/kc705">
      <description>FPGA part on the board</description>
      <interfaces>
        <interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset">
          <description>DDR3 board interface, it can use MIG IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
          </preferred_ips>
        </interface>
        <interface mode="master" name="gmii" type="xilinx.com:interface:gmii_rtl:1.0" of_component="phy_onboard" preset_proc="gmii_preset">
          <description>Primary interface to communicate with ethernet phy in GMII mode. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXD" physical_port="gmii_txd" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_TXD0"/>
                <pin_map port_index="1" component_pin="PHY_TXD1"/>
                <pin_map port_index="2" component_pin="PHY_TXD2"/>
                <pin_map port_index="3" component_pin="PHY_TXD3"/>
                <pin_map port_index="4" component_pin="PHY_TXD4"/>
                <pin_map port_index="5" component_pin="PHY_TXD5"/>
                <pin_map port_index="6" component_pin="PHY_TXD6"/>
                <pin_map port_index="7" component_pin="PHY_TXD7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_EN" physical_port="gmii_tx_en" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_TXCTL_TXEN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_ER" physical_port="gmii_tx_er" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_TXER"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="GTX_CLK" physical_port="gmii_gtx_clk" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_TXC_GTXCLK"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_CLK" physical_port="gmii_tx_clk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_TXCLK"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXD" physical_port="gmii_rxd" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_RXD0"/>
                <pin_map port_index="1" component_pin="PHY_RXD1"/>
                <pin_map port_index="2" component_pin="PHY_RXD2"/>
                <pin_map port_index="3" component_pin="PHY_RXD3"/>
                <pin_map port_index="4" component_pin="PHY_RXD4"/>
                <pin_map port_index="5" component_pin="PHY_RXD5"/>
                <pin_map port_index="6" component_pin="PHY_RXD6"/>
                <pin_map port_index="7" component_pin="PHY_RXD7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_DV" physical_port="gmii_rx_dv" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_RXCTL_RXDV"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_ER" physical_port="gmii_rx_er" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_RXER"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_CLK" physical_port="gmii_rx_clk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_RXCLK"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="COL" physical_port="gmii_col" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_COL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CRS" physical_port="gmii_crs" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_CRS"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <enablement_dependencies>
            <jumpers>
              <jumper name="J29_P1_P2">true</jumper>
              <jumper name="J29_P2_P3">false</jumper>
              <jumper name="J30_P1_P2">true</jumper>
              <jumper name="J30_P2_P3">false</jumper>
              <jumper name="J64">false</jumper>
            </jumpers>
          </enablement_dependencies>
        </interface>
        <interface mode="master" name="mii" type="xilinx.com:interface:mii_rtl:1.0" of_component="phy_onboard" preset_proc="mii_preset">
          <description>Primary interface to communicate with ethernet phy in MII mode. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXD" physical_port="mii_txd" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_TXD0"/>
                <pin_map port_index="1" component_pin="PHY_TXD1"/>
                <pin_map port_index="2" component_pin="PHY_TXD2"/>
                <pin_map port_index="3" component_pin="PHY_TXD3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_EN" physical_port="mii_tx_en" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_TXCTL_TXEN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_CLK" physical_port="mii_tx_clk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_TXCLK"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="COL" physical_port="mii_col" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_COL"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXD" physical_port="mii_rxd" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_RXD0"/>
                <pin_map port_index="1" component_pin="PHY_RXD1"/>
                <pin_map port_index="2" component_pin="PHY_RXD2"/>
                <pin_map port_index="3" component_pin="PHY_RXD3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_ER" physical_port="mii_rx_er" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_RXER"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_ER" physical_port="mii_tx_er" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_TXER"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_CLK" physical_port="mii_rx_clk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_RXCLK"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CRS" physical_port="mii_crs" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_CRS"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_DV" physical_port="mii_rx_dv" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_RXCTL_RXDV"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RST_N" physical_port="mii_phy_rst_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_RESET"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <enablement_dependencies>
            <jumpers>
              <jumper name="J29_P1_P2">true</jumper>
              <jumper name="J29_P2_P3">false</jumper>
              <jumper name="J30_P1_P2">true</jumper>
              <jumper name="J30_P2_P3">false</jumper>
              <jumper name="J64">false</jumper>
            </jumpers>
          </enablement_dependencies>
        </interface>
        <interface mode="master" name="rgmii" type="xilinx.com:interface:rgmii_rtl:1.0" of_component="phy_onboard" preset_proc="rgmii_preset">
          <description>Primary interface to communicate with ethernet phy in RGMII mode. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TD" physical_port="rgmii_td" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_TXD0"/>
                <pin_map port_index="1" component_pin="PHY_TXD1"/>
                <pin_map port_index="2" component_pin="PHY_TXD2"/>
                <pin_map port_index="3" component_pin="PHY_TXD3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_CTL" physical_port="rgmii_tx_ctl" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_TXCTL_TXEN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TXC" physical_port="rgmii_txc" dir="out" name="rgmii_txc">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_TXC_GTXCLK"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RD" physical_port="rgmii_rd" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_RXD0"/>
                <pin_map port_index="1" component_pin="PHY_RXD1"/>
                <pin_map port_index="2" component_pin="PHY_RXD2"/>
                <pin_map port_index="3" component_pin="PHY_RXD3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RX_CTL" physical_port="rgmii_rx_ctl" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_RXCTL_RXDV"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXC" physical_port="rgmii_rxc" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_RXCLK"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <enablement_dependencies>
            <jumpers>
              <jumper name="J29_P1_P2">true</jumper>
              <jumper name="J29_P2_P3">false</jumper>
              <jumper name="J30_P1_P2">false</jumper>
              <jumper name="J30_P2_P3">false</jumper>
              <jumper name="J64">true</jumper>
            </jumpers>
          </enablement_dependencies>
        </interface>
        <interface mode="master" name="sgmii" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_onboard" preset_proc="sgmii_preset">
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X0Y9"/>
          </parameters>
          <description>Primary interface to communicate with ethernet phy in SGMII mode. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sgmii_txn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_TX_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sgmii_txp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_TX_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_RX_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMII_RX_P"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <enablement_dependencies>
            <jumpers>
              <jumper name="J29_P1_P2">false</jumper>
              <jumper name="J29_P2_P3">true</jumper>
              <jumper name="J30_P1_P2">false</jumper>
              <jumper name="J30_P2_P3">true</jumper>
              <jumper name="J64">false</jumper>
            </jumpers>
          </enablement_dependencies>
        </interface>
        <interface mode="master" name="mdio_io" type="xilinx.com:interface:mdio_io:1.0" of_component="phy_onboard">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as MII,GMII,1000BaseX. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="tri_mode_ethernet_mac" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="IO" physical_port="mdio_io" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdio_io_mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_MDC"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="phy_onboard">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as SGMII. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="MDIO_I" physical_port="mdio_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_O" physical_port="mdio_o" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_T" physical_port="mdio_t" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_MDC"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="phy_reset_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="phy_onboard">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="phy_rst_out" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY_RESET"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="dip_switches_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_4bits" preset_proc="dip_switches_4bits_preset">
          <description>4-position user DIP Switch</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="dip_switches_tri_i" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_DIP_SW0"/>
                <pin_map port_index="1" component_pin="GPIO_DIP_SW1"/>
                <pin_map port_index="2" component_pin="GPIO_DIP_SW2"/>
                <pin_map port_index="3" component_pin="GPIO_DIP_SW3"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="rotary_switch" type="xilinx.com:interface:gpio_rtl:1.0" of_component="rotary_switch" preset_proc="rotary_switch_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="rotary_inca_push_incb_tri_i" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="ROTARY_INCA"/>
                <pin_map port_index="1" component_pin="ROTARY_PUSH"/>
                <pin_map port_index="2" component_pin="ROTARY_INCB"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock" preset_proc="sys_diff_clock_preset">
          <parameters>
            <parameter name="frequency" value="200000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SYSCLK_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="sgmii_mgt_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sgmii_mgt_clk">
          <parameters>
            <parameter name="type" value="ETH_MGT_CLK"/>
            <parameter name="frequency" value="125000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sgmii_mgt_clkp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMIICLK_Q0_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sgmii_mgt_clkn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SGMIICLK_Q0_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <enablement_dependencies>
            <parameters>
              <parameter name="SGMII_MGT_CLK">true</parameter>
              <parameter name="SMA_MGT_CLK">false</parameter>
            </parameters>
          </enablement_dependencies>
        </interface>
        <interface mode="master" name="sma_lvds" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sma_lvds" preset_proc="sma_lvds_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sma_lvds_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="USER_SMA_GPIO_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sma_lvds_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="USER_SMA_GPIO_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sma_lvds_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="USER_SMA_CLOCK_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sma_lvds_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="USER_SMA_CLOCK_P"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="sma_mgt_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sma_mgt_clk">
          <parameters>
            <parameter name="type" value="ETH_MGT_CLK"/>
            <parameter name="frequency" value="125000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sma_mgt_clkp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_REFCLK_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sma_mgt_clkn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_REFCLK_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <enablement_dependencies>
            <parameters>
              <parameter name="SGMII_MGT_CLK">false</parameter>
              <parameter name="SMA_MGT_CLK">true</parameter>
            </parameters>
          </enablement_dependencies>
        </interface>
        <interface mode="master" name="linear_flash" type="xilinx.com:interface:emc_rtl:1.0" of_component="linear_flash" preset_proc="emc_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_emc" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ADDR" physical_port="linear_flash_addr" dir="inout" left="26" right="1">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_A0"/>
                <pin_map port_index="1" component_pin="FLASH_A1"/>
                <pin_map port_index="2" component_pin="FLASH_A2"/>
                <pin_map port_index="3" component_pin="FLASH_A3"/>
                <pin_map port_index="4" component_pin="FLASH_A4"/>
                <pin_map port_index="5" component_pin="FLASH_A5"/>
                <pin_map port_index="6" component_pin="FLASH_A6"/>
                <pin_map port_index="7" component_pin="FLASH_A7"/>
                <pin_map port_index="8" component_pin="FLASH_A8"/>
                <pin_map port_index="9" component_pin="FLASH_A9"/>
                <pin_map port_index="10" component_pin="FLASH_A10"/>
                <pin_map port_index="11" component_pin="FLASH_A11"/>
                <pin_map port_index="12" component_pin="FLASH_A12"/>
                <pin_map port_index="13" component_pin="FLASH_A13"/>
                <pin_map port_index="14" component_pin="FLASH_A14"/>
                <pin_map port_index="15" component_pin="FLASH_A15"/>
                <pin_map port_index="16" component_pin="FLASH_A16"/>
                <pin_map port_index="17" component_pin="FLASH_A17"/>
                <pin_map port_index="18" component_pin="FLASH_A18"/>
                <pin_map port_index="19" component_pin="FLASH_A19"/>
                <pin_map port_index="20" component_pin="FLASH_A20"/>
                <pin_map port_index="21" component_pin="FLASH_A21"/>
                <pin_map port_index="22" component_pin="FLASH_A22"/>
                <pin_map port_index="23" component_pin="FLASH_A23"/>
                <pin_map port_index="24" component_pin="FLASH_A24"/>
                <pin_map port_index="25" component_pin="FLASH_A25"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ_I" physical_port="linear_flash_dq_i" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D0"/>
                <pin_map port_index="1" component_pin="FLASH_D1"/>
                <pin_map port_index="2" component_pin="FLASH_D2"/>
                <pin_map port_index="3" component_pin="FLASH_D3"/>
                <pin_map port_index="4" component_pin="FLASH_D4"/>
                <pin_map port_index="5" component_pin="FLASH_D5"/>
                <pin_map port_index="6" component_pin="FLASH_D6"/>
                <pin_map port_index="7" component_pin="FLASH_D7"/>
                <pin_map port_index="8" component_pin="FLASH_D8"/>
                <pin_map port_index="9" component_pin="FLASH_D9"/>
                <pin_map port_index="10" component_pin="FLASH_D10"/>
                <pin_map port_index="11" component_pin="FLASH_D11"/>
                <pin_map port_index="12" component_pin="FLASH_D12"/>
                <pin_map port_index="13" component_pin="FLASH_D13"/>
                <pin_map port_index="14" component_pin="FLASH_D14"/>
                <pin_map port_index="15" component_pin="FLASH_D15"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ_O" physical_port="linear_flash_dq_o" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D0"/>
                <pin_map port_index="1" component_pin="FLASH_D1"/>
                <pin_map port_index="2" component_pin="FLASH_D2"/>
                <pin_map port_index="3" component_pin="FLASH_D3"/>
                <pin_map port_index="4" component_pin="FLASH_D4"/>
                <pin_map port_index="5" component_pin="FLASH_D5"/>
                <pin_map port_index="6" component_pin="FLASH_D6"/>
                <pin_map port_index="7" component_pin="FLASH_D7"/>
                <pin_map port_index="8" component_pin="FLASH_D8"/>
                <pin_map port_index="9" component_pin="FLASH_D9"/>
                <pin_map port_index="10" component_pin="FLASH_D10"/>
                <pin_map port_index="11" component_pin="FLASH_D11"/>
                <pin_map port_index="12" component_pin="FLASH_D12"/>
                <pin_map port_index="13" component_pin="FLASH_D13"/>
                <pin_map port_index="14" component_pin="FLASH_D14"/>
                <pin_map port_index="15" component_pin="FLASH_D15"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ_T" physical_port="linear_flash_dq_t" dir="inout" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D0"/>
                <pin_map port_index="1" component_pin="FLASH_D1"/>
                <pin_map port_index="2" component_pin="FLASH_D2"/>
                <pin_map port_index="3" component_pin="FLASH_D3"/>
                <pin_map port_index="4" component_pin="FLASH_D4"/>
                <pin_map port_index="5" component_pin="FLASH_D5"/>
                <pin_map port_index="6" component_pin="FLASH_D6"/>
                <pin_map port_index="7" component_pin="FLASH_D7"/>
                <pin_map port_index="8" component_pin="FLASH_D8"/>
                <pin_map port_index="9" component_pin="FLASH_D9"/>
                <pin_map port_index="10" component_pin="FLASH_D10"/>
                <pin_map port_index="11" component_pin="FLASH_D11"/>
                <pin_map port_index="12" component_pin="FLASH_D12"/>
                <pin_map port_index="13" component_pin="FLASH_D13"/>
                <pin_map port_index="14" component_pin="FLASH_D14"/>
                <pin_map port_index="15" component_pin="FLASH_D15"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ADV_LDN" physical_port="linear_flash_adv_ldn" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_ADV_B"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="OEN" physical_port="linear_flash_oen" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_OE_B"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="WEN" physical_port="linear_flash_wen" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_FWE_B"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CE_N" physical_port="linear_flash_ce_n" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA_FCS"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <enablement_dependencies>
            <jumpers>
              <jumper name="SW13_M0">false</jumper>
              <jumper name="SW13_M1">true</jumper>
            </jumpers>
          </enablement_dependencies>
        </interface>
        <interface mode="master" name="spi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="spi_flash">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="IO0_I" physical_port="spi_io0_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_O" physical_port="spi_io0_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_T" physical_port="spi_io0_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D0"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_I" physical_port="spi_io1_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_O" physical_port="spi_io1_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_T" physical_port="spi_io1_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_I" physical_port="spi_io2_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_O" physical_port="spi_io2_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_T" physical_port="spi_io2_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_I" physical_port="spi_io3_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_O" physical_port="spi_io3_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_T" physical_port="spi_io3_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FLASH_D3"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_I" physical_port="spi_ss_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA_FCS"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_O" physical_port="spi_ss_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA_FCS"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_T" physical_port="spi_ss_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="FPGA_FCS"/>
              </pin_maps>
            </port_map>
          </port_maps>
          <enablement_dependencies>
            <jumpers>
              <jumper name="SW13_M0">true</jumper>
              <jumper name="SW13_M1">false</jumper>
            </jumpers>
          </enablement_dependencies>
        </interface>
        <interface mode="master" name="led_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bits" preset_proc="led_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_8bits_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_LED_0_LS"/>
                <pin_map port_index="1" component_pin="GPIO_LED_1_LS"/>
                <pin_map port_index="2" component_pin="GPIO_LED_2_LS"/>
                <pin_map port_index="3" component_pin="GPIO_LED_3_LS"/>
                <pin_map port_index="4" component_pin="GPIO_LED_4_LS"/>
                <pin_map port_index="5" component_pin="GPIO_LED_5_LS"/>
                <pin_map port_index="6" component_pin="GPIO_LED_6_LS"/>
                <pin_map port_index="7" component_pin="GPIO_LED_7_LS"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="lcd_7bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="lcd_7bits" preset_proc="lcd_7bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="lcd_7bits_tri_o" dir="out" left="6" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="LCD_E_LS"/>
                <pin_map port_index="1" component_pin="LCD_RS_LS"/>
                <pin_map port_index="2" component_pin="LCD_RW_LS"/>
                <pin_map port_index="3" component_pin="LCD_DB7_LS"/>
                <pin_map port_index="4" component_pin="LCD_DB6_LS"/>
                <pin_map port_index="5" component_pin="LCD_DB5_LS"/>
                <pin_map port_index="6" component_pin="LCD_DB4_LS"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="rs232_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="rs232_uart" preset_proc="rs232_uart_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="USB_TX"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="USB_RX"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="sfp" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_sfp" preset_proc="sfp_preset">
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X0Y10"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_txn" dir="out" name="sfp_txn">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_TX_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_txp" dir="out" name="sfp_txp">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_TX_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_rxn" dir="in" name="sfp_rxn">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_RX_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_rxp" dir="in" name="sfp_rxp">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_RX_P"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="sfp_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sfp" preset_proc="sfp_sgmii_preset">
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X0Y10"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sfp_sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_TX_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sfp_sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_TX_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sfp_sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_RX_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sfp_sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SFP_RX_P"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="sma_sfp" type="xilinx.com:interface:sfp_rtl:1.0" of_component="phy_sma" preset_proc="sma_sfp_preset">
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X0Y8"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sma_sfp_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_TX_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sma_sfp_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_TX_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sma_sfp_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_RX_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sma_sfp_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_RX_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="sma_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0" of_component="phy_sma" preset_proc="sma_sgmii_preset">
          <parameters>
            <parameter name="gt_loc" value="GTXE2_CHANNEL_X0Y8"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXN" physical_port="sma_sgmii_txn" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_TX_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TXP" physical_port="sma_sgmii_txp" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_TX_N"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXN" physical_port="sma_sgmii_rxn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_RX_P"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXP" physical_port="sma_sgmii_rxp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="SMA_MGT_RX_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="iic_main" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_main">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_main_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_main_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_main_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_main_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_main_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_main_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC_SCL_MAIN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <parameters>
            <parameter name="rst_polarity" value="1"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="reset" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CPU_RESET"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_5bits" preset_proc="push_buttons_5bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri" dir="in" left="4" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_SW_C"/>
                <pin_map port_index="1" component_pin="GPIO_SW_W"/>
                <pin_map port_index="2" component_pin="GPIO_SW_S"/>
                <pin_map port_index="3" component_pin="GPIO_SW_E"/>
                <pin_map port_index="4" component_pin="GPIO_SW_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
      </interfaces>
    </component>
    <component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT8JTF12864HZ-1G6G1" vendor="Micron" spec_url="www.micron.com/memory">
      <description>1 GB DDR3 memory SODIMM </description>
      <parameters>
        <parameter name="ddr_type" value="ddr3"/>
        <parameter name="size" value="1GB"/>
      </parameters>
    </component>
    <component name="phy_onboard" display_name="Onboard PHY" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
      <description>PHY on the board</description>
      <component_modes>
        <component_mode name="mii" display_name="MII mode">
          <description>To enable this mode jumpers need to be {J29_P1_P2 true} {J30_P1_P2 true} {J64 false}</description>
          <interfaces>
            <interface name="mii" order="0"/>
            <interface name="mdio_mdc" order="1" optional="true"/>
            <interface name="phy_reset_out" order="2" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="gmii" display_name="GMII mode">
          <description>To enable this mode jumpers need to be {J29_P1_P2 true} {J30_P1_P2 true} {J64 false}</description>
          <interfaces>
            <interface name="gmii"/>
            <interface name="mdio_mdc"/>
            <interface name="phy_reset_out" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sgmii" display_name="SGMII mode">
          <description>To enable this mode jumpers need to be {J29_P2_P3 true} {J30_P2_P3 true} {J64 false}</description>
          <interfaces>
            <interface name="sgmii"/>
            <interface name="mdio_mdc" optional="true"/>
            <interface name="phy_reset_out" optional="true"/>
            <interface name="sgmii_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="rgmii" display_name="RGMII mode">
          <description>To enable this mode jumpers need to be {J29_P1_P2 true} {J30_P1_P2 false} {J30_P2_P3 false} {J64 true}</description>
          <interfaces>
            <interface name="rgmii"/>
            <interface name="mdio_mdc"/>
            <interface name="phy_reset_out" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="dip_switches_4bits" display_name="DIP switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="SDA05H1SBD" vendor="CandK" spec_url="www.ck-components.com">
      <description>DIP Switches 3 to 0</description>
    </component>
    <component name="rotary_switch" display_name="Rotary switch" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="EVQ-WK4001" vendor="Panasonic" spec_url="www.panasonic.com">
      <description>Edge Drive Jog Encoder Rotary Switch, INCB, PUSH, INCA, Active High</description>
    </component>
    <component name="sys_diff_clock" display_name="System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SiT9102AI" vendor="Si Time" spec_url="www.sitime.com">
      <description>2.5V LVDS differential 200 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="200000000"/>
      </parameters>
    </component>
    <component name="sgmii_mgt_clk" display_name="SGMII MGT CLOCK" type="chip" sub_type="mgt_clock" major_group="Ethernet Configurations" part_name="ICS844021I" >
      <description>Ethernet 125 MHz SGMII GTX Clock</description>
      <parameters>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </component>
    <component name="phy_sfp" display_name="PHY using SFP" type="chip" sub_type="sfp" major_group="Ethernet Configurations">
      <description>PHY outside the board connected through sfp</description>
      <component_modes>
        <component_mode name="sfp_with_sma_mgt_clock" display_name="SFP using SMA MGT clock">
          <interfaces>
            <interface name="sfp"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_with_sgmii_mgt_clock" display_name="SFP using SGMII MGT clock">
          <interfaces>
            <interface name="sfp"/>
            <interface name="sgmii_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_sma_mgt_clock" display_name="SFP_SGMII using SMA MGT clock">
          <interfaces>
            <interface name="sfp_sgmii"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sfp_sgmii_with_sgmii_mgt_clock" display_name="SFP_SGMII using SGMII MGT clock">
          <interfaces>
            <interface name="sfp_sgmii"/>
            <interface name="sgmii_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="phy_sma" display_name="PHY using SMA" type="chip" sub_type="sma" major_group="Ethernet Configurations" part_name="32K10K-400L5" vendor="Rosenberger">
      <description>PHY outside the board connected through sma</description>
      <component_modes>
        <component_mode name="sma_sfp_with_sgmii_mgt_clock" display_name="SMA_SFP using SGMII MGT clock">
          <interfaces>
            <interface name="sma_sfp"/>
            <interface name="sgmii_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sma_sfp_with_sma_mgt_clock" display_name="SMA_SFP using SMA MGT clock">
          <interfaces>
            <interface name="sma_sfp"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sma_sgmii_with_sgmii_mgt_clock" display_name="SMA_SGMII using SGMII mgt clock">
          <interfaces>
            <interface name="sma_sgmii"/>
            <interface name="sgmii_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
        <component_mode name="sma_sgmii_with_sma_mgt_clock" display_name="SMA_SGMII using SMA MGT clock">
          <interfaces>
            <interface name="sma_sgmii"/>
            <interface name="sma_mgt_clk" optional="true"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>	    
    <component name="phy_sma_lvds" display_name="PHY using SMA in LVDS mode" type="chip" sub_type="sma" major_group="Ethernet Configurations">
      <description>PHY outside the board connected through sma in lvds mode</description>
      <component_modes>
        <component_mode name="sma_lvds" display_name="SMA LVDS mode">
          <interfaces>
            <interface name="sma_lvds"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>	    
    <component name="sma_mgt_clk" display_name="SMA MGT clock" type="chip" sub_type="sma" major_group="Ethernet Configurations" part_name="32K10K-400L5" vendor="Rosenberger">
      <description>SMA MGT CLOCK</description>
      <parameters>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </component>
    <component name="linear_flash" display_name="Linear flash" type="chip" sub_type="memory_flash_bpi" major_group="External Memory" part_name="PC28F00AP30TF" vendor="Micron" spec_url="www.micron.com/memory">
      <description>128 MB of nonvolatile storage that can be used for configuration or software storage</description>
      <component_modes>
        <component_mode name="linear_flash" display_name="Linear flash">
          <description>To enable this mode jumpers need to be {SW13_M0 false} {SW13_M1 true}</description>
          <interfaces>
            <interface name="linear_flash" order="0"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_emc" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="spi_flash" display_name="SPI flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory" part_name="N25Q128A13BSF40F" vendor="Micron" spec_url="www.micron.com/memory">
      <description>128 MB of nonvolatile storage that can be used for configuration or data storage</description>
      <component_modes>
        <component_mode name="spi_flash" display_name="Spi flash">
          <description>To enable this mode jumpers need to be {SW13_M0 true} {SW13_M1 false}</description>
          <interfaces>
            <interface name="spi_flash" order="0"/>
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
          </preferred_ips>
        </component_mode>
      </component_modes>
    </component>
    <component name="led_8bits" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LEDs, 7 to 0, Active High</description>
    </component>
    <component name="lcd_7bits" display_name="LCD" type="chip" sub_type="lcd" major_group="General Purpose Input or Output">
      <description>A 2-line by 16-character display </description>
    </component>
    <component name="rs232_uart" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2103GM" vendor="SiliconLabs">
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port </description>
      <pins>
        <pin index="0" name="rs232_uart_USB_TX" iostandard="LVCMOS25"/>
        <pin index="1" name="rs232_uart_USB_RX" iostandard="LVCMOS25"/>
      </pins>
    </component>
    <component name="iic_main" display_name="IIC" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>I2C</description>
    </component>
    <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset" part_name="TL3301EP100QG" vendor="ESwitch">
      <description>CPU Reset Push Button, Active High</description>
    </component>
    <component name="push_buttons_5bits" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output" part_name="TL3301EP100QG" vendor="ESwitch">
      <description>Push Buttons, C W E S N, Active High</description>
    </component>
  </components>
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  <connections>
    <connection name="part0_dip_switches_4bits" component1="part0" component2="dip_switches_4bits">
      <connection_map name="part0_dip_switches_4bits_1" typical_delay="5" c1_st_index="0" c1_end_index="3" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_phy_onboard" component1="part0" component2="phy_onboard">
      <connection_map name="part0_phy_onboard_1" typical_delay="5" min_delay="4" max_delay="10" c1_st_index="4" c1_end_index="24" c2_st_index="0" c2_end_index="20">
        <nets>
          <net index="17" typical_delay="6" min_delay="4" max_delay="8"/>
          <net index="18" typical_delay="7" min_delay="5" max_delay="9"/>
        </nets>
      </connection_map>
      <connection_map name="part0_phy_onboard_2" typical_delay="5" c1_st_index="113" c1_end_index="120" c2_st_index="21" c2_end_index="28"/>
    </connection>
    <connection name="part0_iic_main" component1="part0" component2="iic_main">
      <connection_map name="part0_iic_main_1" typical_delay="5" c1_st_index="25" c1_end_index="27" c2_st_index="0" c2_end_index="2"/>
    </connection>
    <connection name="part0_led_8bits" component1="part0" component2="led_8bits">
      <connection_map name="part0_led_8bits_1" typical_delay="5" c1_st_index="28" c1_end_index="35" c2_st_index="0" c2_end_index="7"/>
    </connection>
    <connection name="part0_lcd_7bits" component1="part0" component2="lcd_7bits">
      <connection_map name="part0_lcd_1" typical_delay="5" c1_st_index="36" c1_end_index="42" c2_st_index="0" c2_end_index="6"/>
    </connection>
    <connection name="part0_linear_flash" component1="part0" component2="linear_flash" >
      <connection_map name="part0_linear_flash_1" typical_delay="5" c1_st_index="43" c1_end_index="87" c2_st_index="0" c2_end_index="44">
        <enablement_dependencies>
          <jumpers>
            <jumper name="SW13_M0">false</jumper>
            <jumper name="SW13_M1">true</jumper>
          </jumpers>
        </enablement_dependencies>
      </connection_map>
      <connection_map name="part0_linear_flash_2" typical_delay="5" c1_st_index="149" c1_end_index="149" c2_st_index="45" c2_end_index="45">
        <enablement_dependencies>
          <jumpers>
            <jumper name="SW13_M0">false</jumper>
            <jumper name="SW13_M1">true</jumper>
          </jumpers>
        </enablement_dependencies>
      </connection_map>
    </connection>
    <connection name="part0_push_buttons_5bits" component1="part0" component2="push_buttons_5bits">
      <connection_map name="part0_push_buttons_5bits_1" typical_delay="5" c1_st_index="88" c1_end_index="92" c2_st_index="0" c2_end_index="4"/>
    </connection>
    <connection name="part0_phy_sfp" component1="part0" component2="SFP">
      <connection_map name="part0_phy_sfp_1" typical_delay="5" c1_st_index="99" c1_end_index="102" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_sma" component1="part0" component2="SMA">
      <connection_map name="part0_sma_1" typical_delay="5" c1_st_index="109" c1_end_index="112" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_rotary_switch" component1="part0" component2="rotary_switch">
      <connection_map name="part0_rotary_switch_1" typical_delay="5" c1_st_index="125" c1_end_index="127" c2_st_index="0" c2_end_index="2"/>
    </connection>
    <connection name="part0_rs232_uart" component1="part0" component2="rs232_uart">
      <connection_map name="part0_rs232_uart_1" typical_delay="5" c1_st_index="94" c1_end_index="95" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_reset" component1="part0" component2="reset">
      <connection_map name="part0_reset_1" typical_delay="5" c1_st_index="132" c1_end_index="132" component2="reset" c2_st_index="0" c2_end_index="0"/>
    </connection>
    <connection name="part0_sys_diff_clock" component1="part0" component2="sys_diff_clock">
      <connection_map name="part0_sys_diff_clock_1" typical_delay="5" c1_st_index="130" c1_end_index="131" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sgmii_mgt_clk" component1="part0" component2="sgmii_mgt_clk">
      <connection_map name="part0_sgmii_mgt_clk_1" typical_delay="5" c1_st_index="128" c1_end_index="129" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_sma_lvds" component1="part0" component2="phy_sma_lvds">
      <connection_map name="part0_sma_lvds_1" typical_delay="5" c1_st_index="103" c1_end_index="106" c2_st_index="0" c2_end_index="3"/>
    </connection>
    <connection name="part0_phy_sma_lvds" component1="part0" component2="phy_sma_lvds">
      <connection_map name="part0_phy_phy_sma_lvds_1" typical_delay="5" c1_st_index="107" c1_end_index="108" c2_st_index="0" c2_end_index="1"/>
    </connection>
    <connection name="part0_spi_flash" component1="part0" component2="spi_flash">
      <connection_map name="part0_spi_flash_1" typical_delay="5" c1_st_index="81" c1_end_index="84" c2_st_index="0" c2_end_index="3">
        <enablement_dependencies>
          <jumpers>
            <jumper name="SW13_M0">true</jumper>
            <jumper name="SW13_M1">false</jumper>
          </jumpers>
        </enablement_dependencies>
      </connection_map>
      <connection_map name="part0_spi_flash_2" typical_delay="5" c1_st_index="149" c1_end_index="149" c2_st_index="4" c2_end_index="4">
        <enablement_dependencies>
          <jumpers>
            <jumper name="SW13_M0">true</jumper>
            <jumper name="SW13_M1">false</jumper>
          </jumpers>
        </enablement_dependencies>
      </connection_map>
    </connection>
  </connections>
<ip_associated_rules>
  <ip_associated_rule name="default">
    <ip vendor="xilinx.com" library="ip" name="axi_ethernet" version="*" ip_interface="mgt_clk">
      <associated_board_interfaces>
	<associated_board_interface name="sgmii_mgt_clk" order="1"/> 
	<associated_board_interface name="sma_mgt_clk" order="0"/> 
      </associated_board_interfaces>
    </ip>
    <ip vendor="xilinx.com" library="ip" name="axi_ethernet" version="*" ip_interface="phy_rst_n">
      <associated_board_interfaces>
	<associated_board_interface name="phy_reset_out" order="0"/> 
      </associated_board_interfaces>
    </ip>
    <ip vendor="xilinx.com" library="ip" name="gig_ethernet_pcs_pma" version="*" ip_interface="gtrefclk_in">
      <associated_board_interfaces>
	<associated_board_interface name="sgmii_mgt_clk" order="1"/> 
	<associated_board_interface name="sma_mgt_clk" order="0"/> 
      </associated_board_interfaces>
    </ip>
  </ip_associated_rule>
</ip_associated_rules>
</board>
