
03_Timer_External_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036e0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08003880  08003880  00004880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038d8  080038d8  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080038d8  080038d8  000048d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080038e0  080038e0  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038e0  080038e0  000048e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080038e4  080038e4  000048e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080038e8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  20000068  08003950  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08003950  00005268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c061  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001af4  00000000  00000000  000110f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c50  00000000  00000000  00012bf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000099e  00000000  00000000  00013840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f4b  00000000  00000000  000141de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cbf8  00000000  00000000  0002b129  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f348  00000000  00000000  00037d21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c7069  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b58  00000000  00000000  000c70ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000cac04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003868 	.word	0x08003868

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08003868 	.word	0x08003868

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b2:	f000 fb8b 	bl	8000ccc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b6:	f000 f841 	bl	800063c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ba:	f000 f93b 	bl	8000834 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005be:	f000 f90f 	bl	80007e0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80005c2:	f000 f8a7 	bl	8000714 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  printf("Start timer");
 80005c6:	481b      	ldr	r0, [pc, #108]	@ (8000634 <main+0x88>)
 80005c8:	f002 fae2 	bl	8002b90 <iprintf>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 80005cc:	2100      	movs	r1, #0
 80005ce:	481a      	ldr	r0, [pc, #104]	@ (8000638 <main+0x8c>)
 80005d0:	f001 fb40 	bl	8001c54 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 80005d4:	2104      	movs	r1, #4
 80005d6:	4818      	ldr	r0, [pc, #96]	@ (8000638 <main+0x8c>)
 80005d8:	f001 fb3c 	bl	8001c54 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  int brightness = 0;
 80005dc:	2300      	movs	r3, #0
 80005de:	60fb      	str	r3, [r7, #12]
  int step = 1;
 80005e0:	2301      	movs	r3, #1
 80005e2:	60bb      	str	r3, [r7, #8]
  uint32_t timestamp = 0;
 80005e4:	2300      	movs	r3, #0
 80005e6:	607b      	str	r3, [r7, #4]

  while (1)
  {
	  if (HAL_GetTick() - timestamp >= 10){
 80005e8:	f000 fbd6 	bl	8000d98 <HAL_GetTick>
 80005ec:	4602      	mov	r2, r0
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	1ad3      	subs	r3, r2, r3
 80005f2:	2b09      	cmp	r3, #9
 80005f4:	d9f8      	bls.n	80005e8 <main+0x3c>
		  timestamp = HAL_GetTick();
 80005f6:	f000 fbcf 	bl	8000d98 <HAL_GetTick>
 80005fa:	6078      	str	r0, [r7, #4]

		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, brightness);
 80005fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000638 <main+0x8c>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	68fa      	ldr	r2, [r7, #12]
 8000602:	635a      	str	r2, [r3, #52]	@ 0x34
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1000 - brightness);
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	f5c3 727a 	rsb	r2, r3, #1000	@ 0x3e8
 800060a:	4b0b      	ldr	r3, [pc, #44]	@ (8000638 <main+0x8c>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	639a      	str	r2, [r3, #56]	@ 0x38

		  brightness += step;
 8000610:	68fa      	ldr	r2, [r7, #12]
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	4413      	add	r3, r2
 8000616:	60fb      	str	r3, [r7, #12]
		  if (brightness >= 1000) step = -10;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800061e:	db02      	blt.n	8000626 <main+0x7a>
 8000620:	f06f 0309 	mvn.w	r3, #9
 8000624:	60bb      	str	r3, [r7, #8]
		  if (brightness <= 0) step = 10;
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	2b00      	cmp	r3, #0
 800062a:	dcdd      	bgt.n	80005e8 <main+0x3c>
 800062c:	230a      	movs	r3, #10
 800062e:	60bb      	str	r3, [r7, #8]
	  if (HAL_GetTick() - timestamp >= 10){
 8000630:	e7da      	b.n	80005e8 <main+0x3c>
 8000632:	bf00      	nop
 8000634:	08003880 	.word	0x08003880
 8000638:	20000084 	.word	0x20000084

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b094      	sub	sp, #80	@ 0x50
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 0320 	add.w	r3, r7, #32
 8000646:	2230      	movs	r2, #48	@ 0x30
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f002 faf5 	bl	8002c3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	f107 030c 	add.w	r3, r7, #12
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000660:	2300      	movs	r3, #0
 8000662:	60bb      	str	r3, [r7, #8]
 8000664:	4b29      	ldr	r3, [pc, #164]	@ (800070c <SystemClock_Config+0xd0>)
 8000666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000668:	4a28      	ldr	r2, [pc, #160]	@ (800070c <SystemClock_Config+0xd0>)
 800066a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800066e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000670:	4b26      	ldr	r3, [pc, #152]	@ (800070c <SystemClock_Config+0xd0>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000678:	60bb      	str	r3, [r7, #8]
 800067a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800067c:	2300      	movs	r3, #0
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	4b23      	ldr	r3, [pc, #140]	@ (8000710 <SystemClock_Config+0xd4>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000688:	4a21      	ldr	r2, [pc, #132]	@ (8000710 <SystemClock_Config+0xd4>)
 800068a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800068e:	6013      	str	r3, [r2, #0]
 8000690:	4b1f      	ldr	r3, [pc, #124]	@ (8000710 <SystemClock_Config+0xd4>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800069c:	2301      	movs	r3, #1
 800069e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006a0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80006a4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a6:	2302      	movs	r3, #2
 80006a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006aa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006b0:	2308      	movs	r3, #8
 80006b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006b4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006ba:	2304      	movs	r3, #4
 80006bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006be:	2307      	movs	r3, #7
 80006c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c2:	f107 0320 	add.w	r3, r7, #32
 80006c6:	4618      	mov	r0, r3
 80006c8:	f000 fddc 	bl	8001284 <HAL_RCC_OscConfig>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006d2:	f000 f91b 	bl	800090c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d6:	230f      	movs	r3, #15
 80006d8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006da:	2302      	movs	r3, #2
 80006dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006de:	2300      	movs	r3, #0
 80006e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006e8:	2300      	movs	r3, #0
 80006ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006ec:	f107 030c 	add.w	r3, r7, #12
 80006f0:	2102      	movs	r1, #2
 80006f2:	4618      	mov	r0, r3
 80006f4:	f001 f83e 	bl	8001774 <HAL_RCC_ClockConfig>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006fe:	f000 f905 	bl	800090c <Error_Handler>
  }
}
 8000702:	bf00      	nop
 8000704:	3750      	adds	r7, #80	@ 0x50
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	40023800 	.word	0x40023800
 8000710:	40007000 	.word	0x40007000

08000714 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b08a      	sub	sp, #40	@ 0x28
 8000718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800071a:	f107 0320 	add.w	r3, r7, #32
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000724:	1d3b      	adds	r3, r7, #4
 8000726:	2200      	movs	r2, #0
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	605a      	str	r2, [r3, #4]
 800072c:	609a      	str	r2, [r3, #8]
 800072e:	60da      	str	r2, [r3, #12]
 8000730:	611a      	str	r2, [r3, #16]
 8000732:	615a      	str	r2, [r3, #20]
 8000734:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000736:	4b28      	ldr	r3, [pc, #160]	@ (80007d8 <MX_TIM3_Init+0xc4>)
 8000738:	4a28      	ldr	r2, [pc, #160]	@ (80007dc <MX_TIM3_Init+0xc8>)
 800073a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 839;
 800073c:	4b26      	ldr	r3, [pc, #152]	@ (80007d8 <MX_TIM3_Init+0xc4>)
 800073e:	f240 3247 	movw	r2, #839	@ 0x347
 8000742:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000744:	4b24      	ldr	r3, [pc, #144]	@ (80007d8 <MX_TIM3_Init+0xc4>)
 8000746:	2200      	movs	r2, #0
 8000748:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800074a:	4b23      	ldr	r3, [pc, #140]	@ (80007d8 <MX_TIM3_Init+0xc4>)
 800074c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000750:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000752:	4b21      	ldr	r3, [pc, #132]	@ (80007d8 <MX_TIM3_Init+0xc4>)
 8000754:	2200      	movs	r2, #0
 8000756:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000758:	4b1f      	ldr	r3, [pc, #124]	@ (80007d8 <MX_TIM3_Init+0xc4>)
 800075a:	2200      	movs	r2, #0
 800075c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800075e:	481e      	ldr	r0, [pc, #120]	@ (80007d8 <MX_TIM3_Init+0xc4>)
 8000760:	f001 fa28 	bl	8001bb4 <HAL_TIM_PWM_Init>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800076a:	f000 f8cf 	bl	800090c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800076e:	2300      	movs	r3, #0
 8000770:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000772:	2300      	movs	r3, #0
 8000774:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000776:	f107 0320 	add.w	r3, r7, #32
 800077a:	4619      	mov	r1, r3
 800077c:	4816      	ldr	r0, [pc, #88]	@ (80007d8 <MX_TIM3_Init+0xc4>)
 800077e:	f001 fe13 	bl	80023a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000788:	f000 f8c0 	bl	800090c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800078c:	2360      	movs	r3, #96	@ 0x60
 800078e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000790:	2300      	movs	r3, #0
 8000792:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000794:	2300      	movs	r3, #0
 8000796:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000798:	2300      	movs	r3, #0
 800079a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800079c:	1d3b      	adds	r3, r7, #4
 800079e:	2200      	movs	r2, #0
 80007a0:	4619      	mov	r1, r3
 80007a2:	480d      	ldr	r0, [pc, #52]	@ (80007d8 <MX_TIM3_Init+0xc4>)
 80007a4:	f001 fb06 	bl	8001db4 <HAL_TIM_PWM_ConfigChannel>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80007ae:	f000 f8ad 	bl	800090c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	2204      	movs	r2, #4
 80007b6:	4619      	mov	r1, r3
 80007b8:	4807      	ldr	r0, [pc, #28]	@ (80007d8 <MX_TIM3_Init+0xc4>)
 80007ba:	f001 fafb 	bl	8001db4 <HAL_TIM_PWM_ConfigChannel>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 80007c4:	f000 f8a2 	bl	800090c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80007c8:	4803      	ldr	r0, [pc, #12]	@ (80007d8 <MX_TIM3_Init+0xc4>)
 80007ca:	f000 f8ef 	bl	80009ac <HAL_TIM_MspPostInit>

}
 80007ce:	bf00      	nop
 80007d0:	3728      	adds	r7, #40	@ 0x28
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	20000084 	.word	0x20000084
 80007dc:	40000400 	.word	0x40000400

080007e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007e4:	4b11      	ldr	r3, [pc, #68]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 80007e6:	4a12      	ldr	r2, [pc, #72]	@ (8000830 <MX_USART2_UART_Init+0x50>)
 80007e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 80007ea:	4b10      	ldr	r3, [pc, #64]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 80007ec:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 80007f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 8000800:	2200      	movs	r2, #0
 8000802:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000804:	4b09      	ldr	r3, [pc, #36]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 8000806:	220c      	movs	r2, #12
 8000808:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800080a:	4b08      	ldr	r3, [pc, #32]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 800080c:	2200      	movs	r2, #0
 800080e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 8000812:	2200      	movs	r2, #0
 8000814:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000816:	4805      	ldr	r0, [pc, #20]	@ (800082c <MX_USART2_UART_Init+0x4c>)
 8000818:	f001 fe34 	bl	8002484 <HAL_UART_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000822:	f000 f873 	bl	800090c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	200000cc 	.word	0x200000cc
 8000830:	40004400 	.word	0x40004400

08000834 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08a      	sub	sp, #40	@ 0x28
 8000838:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083a:	f107 0314 	add.w	r3, r7, #20
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	609a      	str	r2, [r3, #8]
 8000846:	60da      	str	r2, [r3, #12]
 8000848:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	613b      	str	r3, [r7, #16]
 800084e:	4b2c      	ldr	r3, [pc, #176]	@ (8000900 <MX_GPIO_Init+0xcc>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	4a2b      	ldr	r2, [pc, #172]	@ (8000900 <MX_GPIO_Init+0xcc>)
 8000854:	f043 0304 	orr.w	r3, r3, #4
 8000858:	6313      	str	r3, [r2, #48]	@ 0x30
 800085a:	4b29      	ldr	r3, [pc, #164]	@ (8000900 <MX_GPIO_Init+0xcc>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	f003 0304 	and.w	r3, r3, #4
 8000862:	613b      	str	r3, [r7, #16]
 8000864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	4b25      	ldr	r3, [pc, #148]	@ (8000900 <MX_GPIO_Init+0xcc>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	4a24      	ldr	r2, [pc, #144]	@ (8000900 <MX_GPIO_Init+0xcc>)
 8000870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000874:	6313      	str	r3, [r2, #48]	@ 0x30
 8000876:	4b22      	ldr	r3, [pc, #136]	@ (8000900 <MX_GPIO_Init+0xcc>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	60bb      	str	r3, [r7, #8]
 8000886:	4b1e      	ldr	r3, [pc, #120]	@ (8000900 <MX_GPIO_Init+0xcc>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	4a1d      	ldr	r2, [pc, #116]	@ (8000900 <MX_GPIO_Init+0xcc>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	6313      	str	r3, [r2, #48]	@ 0x30
 8000892:	4b1b      	ldr	r3, [pc, #108]	@ (8000900 <MX_GPIO_Init+0xcc>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	60bb      	str	r3, [r7, #8]
 800089c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
 80008a2:	4b17      	ldr	r3, [pc, #92]	@ (8000900 <MX_GPIO_Init+0xcc>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	4a16      	ldr	r2, [pc, #88]	@ (8000900 <MX_GPIO_Init+0xcc>)
 80008a8:	f043 0302 	orr.w	r3, r3, #2
 80008ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ae:	4b14      	ldr	r3, [pc, #80]	@ (8000900 <MX_GPIO_Init+0xcc>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	f003 0302 	and.w	r3, r3, #2
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008c0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008ca:	f107 0314 	add.w	r3, r7, #20
 80008ce:	4619      	mov	r1, r3
 80008d0:	480c      	ldr	r0, [pc, #48]	@ (8000904 <MX_GPIO_Init+0xd0>)
 80008d2:	f000 fb53 	bl	8000f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80008d6:	2320      	movs	r3, #32
 80008d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008da:	2302      	movs	r3, #2
 80008dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	2300      	movs	r3, #0
 80008e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e2:	2300      	movs	r3, #0
 80008e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80008e6:	2301      	movs	r3, #1
 80008e8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ea:	f107 0314 	add.w	r3, r7, #20
 80008ee:	4619      	mov	r1, r3
 80008f0:	4805      	ldr	r0, [pc, #20]	@ (8000908 <MX_GPIO_Init+0xd4>)
 80008f2:	f000 fb43 	bl	8000f7c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008f6:	bf00      	nop
 80008f8:	3728      	adds	r7, #40	@ 0x28
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40023800 	.word	0x40023800
 8000904:	40020800 	.word	0x40020800
 8000908:	40020000 	.word	0x40020000

0800090c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000910:	b672      	cpsid	i
}
 8000912:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000914:	bf00      	nop
 8000916:	e7fd      	b.n	8000914 <Error_Handler+0x8>

08000918 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	607b      	str	r3, [r7, #4]
 8000922:	4b10      	ldr	r3, [pc, #64]	@ (8000964 <HAL_MspInit+0x4c>)
 8000924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000926:	4a0f      	ldr	r2, [pc, #60]	@ (8000964 <HAL_MspInit+0x4c>)
 8000928:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800092c:	6453      	str	r3, [r2, #68]	@ 0x44
 800092e:	4b0d      	ldr	r3, [pc, #52]	@ (8000964 <HAL_MspInit+0x4c>)
 8000930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000932:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	603b      	str	r3, [r7, #0]
 800093e:	4b09      	ldr	r3, [pc, #36]	@ (8000964 <HAL_MspInit+0x4c>)
 8000940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000942:	4a08      	ldr	r2, [pc, #32]	@ (8000964 <HAL_MspInit+0x4c>)
 8000944:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000948:	6413      	str	r3, [r2, #64]	@ 0x40
 800094a:	4b06      	ldr	r3, [pc, #24]	@ (8000964 <HAL_MspInit+0x4c>)
 800094c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800094e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000952:	603b      	str	r3, [r7, #0]
 8000954:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000956:	bf00      	nop
 8000958:	370c      	adds	r7, #12
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop
 8000964:	40023800 	.word	0x40023800

08000968 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000968:	b480      	push	{r7}
 800096a:	b085      	sub	sp, #20
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a0b      	ldr	r2, [pc, #44]	@ (80009a4 <HAL_TIM_PWM_MspInit+0x3c>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d10d      	bne.n	8000996 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800097a:	2300      	movs	r3, #0
 800097c:	60fb      	str	r3, [r7, #12]
 800097e:	4b0a      	ldr	r3, [pc, #40]	@ (80009a8 <HAL_TIM_PWM_MspInit+0x40>)
 8000980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000982:	4a09      	ldr	r2, [pc, #36]	@ (80009a8 <HAL_TIM_PWM_MspInit+0x40>)
 8000984:	f043 0302 	orr.w	r3, r3, #2
 8000988:	6413      	str	r3, [r2, #64]	@ 0x40
 800098a:	4b07      	ldr	r3, [pc, #28]	@ (80009a8 <HAL_TIM_PWM_MspInit+0x40>)
 800098c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800098e:	f003 0302 	and.w	r3, r3, #2
 8000992:	60fb      	str	r3, [r7, #12]
 8000994:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000996:	bf00      	nop
 8000998:	3714      	adds	r7, #20
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	40000400 	.word	0x40000400
 80009a8:	40023800 	.word	0x40023800

080009ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b088      	sub	sp, #32
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b4:	f107 030c 	add.w	r3, r7, #12
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
 80009bc:	605a      	str	r2, [r3, #4]
 80009be:	609a      	str	r2, [r3, #8]
 80009c0:	60da      	str	r2, [r3, #12]
 80009c2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a12      	ldr	r2, [pc, #72]	@ (8000a14 <HAL_TIM_MspPostInit+0x68>)
 80009ca:	4293      	cmp	r3, r2
 80009cc:	d11d      	bne.n	8000a0a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ce:	2300      	movs	r3, #0
 80009d0:	60bb      	str	r3, [r7, #8]
 80009d2:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <HAL_TIM_MspPostInit+0x6c>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d6:	4a10      	ldr	r2, [pc, #64]	@ (8000a18 <HAL_TIM_MspPostInit+0x6c>)
 80009d8:	f043 0301 	orr.w	r3, r3, #1
 80009dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009de:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <HAL_TIM_MspPostInit+0x6c>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	f003 0301 	and.w	r3, r3, #1
 80009e6:	60bb      	str	r3, [r7, #8]
 80009e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80009ea:	23c0      	movs	r3, #192	@ 0xc0
 80009ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ee:	2302      	movs	r3, #2
 80009f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f6:	2300      	movs	r3, #0
 80009f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80009fa:	2302      	movs	r3, #2
 80009fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fe:	f107 030c 	add.w	r3, r7, #12
 8000a02:	4619      	mov	r1, r3
 8000a04:	4805      	ldr	r0, [pc, #20]	@ (8000a1c <HAL_TIM_MspPostInit+0x70>)
 8000a06:	f000 fab9 	bl	8000f7c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000a0a:	bf00      	nop
 8000a0c:	3720      	adds	r7, #32
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	40000400 	.word	0x40000400
 8000a18:	40023800 	.word	0x40023800
 8000a1c:	40020000 	.word	0x40020000

08000a20 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b08a      	sub	sp, #40	@ 0x28
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a28:	f107 0314 	add.w	r3, r7, #20
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	601a      	str	r2, [r3, #0]
 8000a30:	605a      	str	r2, [r3, #4]
 8000a32:	609a      	str	r2, [r3, #8]
 8000a34:	60da      	str	r2, [r3, #12]
 8000a36:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a19      	ldr	r2, [pc, #100]	@ (8000aa4 <HAL_UART_MspInit+0x84>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d12b      	bne.n	8000a9a <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	613b      	str	r3, [r7, #16]
 8000a46:	4b18      	ldr	r3, [pc, #96]	@ (8000aa8 <HAL_UART_MspInit+0x88>)
 8000a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a4a:	4a17      	ldr	r2, [pc, #92]	@ (8000aa8 <HAL_UART_MspInit+0x88>)
 8000a4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a50:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a52:	4b15      	ldr	r3, [pc, #84]	@ (8000aa8 <HAL_UART_MspInit+0x88>)
 8000a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a5a:	613b      	str	r3, [r7, #16]
 8000a5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60fb      	str	r3, [r7, #12]
 8000a62:	4b11      	ldr	r3, [pc, #68]	@ (8000aa8 <HAL_UART_MspInit+0x88>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a66:	4a10      	ldr	r2, [pc, #64]	@ (8000aa8 <HAL_UART_MspInit+0x88>)
 8000a68:	f043 0301 	orr.w	r3, r3, #1
 8000a6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa8 <HAL_UART_MspInit+0x88>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a72:	f003 0301 	and.w	r3, r3, #1
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a7a:	230c      	movs	r3, #12
 8000a7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	2300      	movs	r3, #0
 8000a84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a86:	2300      	movs	r3, #0
 8000a88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a8a:	2307      	movs	r3, #7
 8000a8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a8e:	f107 0314 	add.w	r3, r7, #20
 8000a92:	4619      	mov	r1, r3
 8000a94:	4805      	ldr	r0, [pc, #20]	@ (8000aac <HAL_UART_MspInit+0x8c>)
 8000a96:	f000 fa71 	bl	8000f7c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a9a:	bf00      	nop
 8000a9c:	3728      	adds	r7, #40	@ 0x28
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40004400 	.word	0x40004400
 8000aa8:	40023800 	.word	0x40023800
 8000aac:	40020000 	.word	0x40020000

08000ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <NMI_Handler+0x4>

08000ab8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000abc:	bf00      	nop
 8000abe:	e7fd      	b.n	8000abc <HardFault_Handler+0x4>

08000ac0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac4:	bf00      	nop
 8000ac6:	e7fd      	b.n	8000ac4 <MemManage_Handler+0x4>

08000ac8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000acc:	bf00      	nop
 8000ace:	e7fd      	b.n	8000acc <BusFault_Handler+0x4>

08000ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ad4:	bf00      	nop
 8000ad6:	e7fd      	b.n	8000ad4 <UsageFault_Handler+0x4>

08000ad8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr

08000ae6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ae6:	b480      	push	{r7}
 8000ae8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aea:	bf00      	nop
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr

08000af4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr

08000b02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b06:	f000 f933 	bl	8000d70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b0e:	b580      	push	{r7, lr}
 8000b10:	b086      	sub	sp, #24
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	60f8      	str	r0, [r7, #12]
 8000b16:	60b9      	str	r1, [r7, #8]
 8000b18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	617b      	str	r3, [r7, #20]
 8000b1e:	e00a      	b.n	8000b36 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b20:	f3af 8000 	nop.w
 8000b24:	4601      	mov	r1, r0
 8000b26:	68bb      	ldr	r3, [r7, #8]
 8000b28:	1c5a      	adds	r2, r3, #1
 8000b2a:	60ba      	str	r2, [r7, #8]
 8000b2c:	b2ca      	uxtb	r2, r1
 8000b2e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	3301      	adds	r3, #1
 8000b34:	617b      	str	r3, [r7, #20]
 8000b36:	697a      	ldr	r2, [r7, #20]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	dbf0      	blt.n	8000b20 <_read+0x12>
  }

  return len;
 8000b3e:	687b      	ldr	r3, [r7, #4]
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3718      	adds	r7, #24
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	60b9      	str	r1, [r7, #8]
 8000b52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b54:	2300      	movs	r3, #0
 8000b56:	617b      	str	r3, [r7, #20]
 8000b58:	e009      	b.n	8000b6e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b5a:	68bb      	ldr	r3, [r7, #8]
 8000b5c:	1c5a      	adds	r2, r3, #1
 8000b5e:	60ba      	str	r2, [r7, #8]
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	4618      	mov	r0, r3
 8000b64:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	617b      	str	r3, [r7, #20]
 8000b6e:	697a      	ldr	r2, [r7, #20]
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	429a      	cmp	r2, r3
 8000b74:	dbf1      	blt.n	8000b5a <_write+0x12>
  }
  return len;
 8000b76:	687b      	ldr	r3, [r7, #4]
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3718      	adds	r7, #24
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <_close>:

int _close(int file)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b88:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	370c      	adds	r7, #12
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ba8:	605a      	str	r2, [r3, #4]
  return 0;
 8000baa:	2300      	movs	r3, #0
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	370c      	adds	r7, #12
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr

08000bb8 <_isatty>:

int _isatty(int file)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bc0:	2301      	movs	r3, #1
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr

08000bce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bce:	b480      	push	{r7}
 8000bd0:	b085      	sub	sp, #20
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	60f8      	str	r0, [r7, #12]
 8000bd6:	60b9      	str	r1, [r7, #8]
 8000bd8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bda:	2300      	movs	r3, #0
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3714      	adds	r7, #20
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr

08000be8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bf0:	4a14      	ldr	r2, [pc, #80]	@ (8000c44 <_sbrk+0x5c>)
 8000bf2:	4b15      	ldr	r3, [pc, #84]	@ (8000c48 <_sbrk+0x60>)
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bfc:	4b13      	ldr	r3, [pc, #76]	@ (8000c4c <_sbrk+0x64>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d102      	bne.n	8000c0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c04:	4b11      	ldr	r3, [pc, #68]	@ (8000c4c <_sbrk+0x64>)
 8000c06:	4a12      	ldr	r2, [pc, #72]	@ (8000c50 <_sbrk+0x68>)
 8000c08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c0a:	4b10      	ldr	r3, [pc, #64]	@ (8000c4c <_sbrk+0x64>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4413      	add	r3, r2
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	429a      	cmp	r2, r3
 8000c16:	d207      	bcs.n	8000c28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c18:	f002 f85e 	bl	8002cd8 <__errno>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	220c      	movs	r2, #12
 8000c20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c26:	e009      	b.n	8000c3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c28:	4b08      	ldr	r3, [pc, #32]	@ (8000c4c <_sbrk+0x64>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c2e:	4b07      	ldr	r3, [pc, #28]	@ (8000c4c <_sbrk+0x64>)
 8000c30:	681a      	ldr	r2, [r3, #0]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	4413      	add	r3, r2
 8000c36:	4a05      	ldr	r2, [pc, #20]	@ (8000c4c <_sbrk+0x64>)
 8000c38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c3a:	68fb      	ldr	r3, [r7, #12]
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3718      	adds	r7, #24
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	20018000 	.word	0x20018000
 8000c48:	00000400 	.word	0x00000400
 8000c4c:	20000114 	.word	0x20000114
 8000c50:	20000268 	.word	0x20000268

08000c54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c58:	4b06      	ldr	r3, [pc, #24]	@ (8000c74 <SystemInit+0x20>)
 8000c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c5e:	4a05      	ldr	r2, [pc, #20]	@ (8000c74 <SystemInit+0x20>)
 8000c60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c68:	bf00      	nop
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	e000ed00 	.word	0xe000ed00

08000c78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000cb0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c7c:	f7ff ffea 	bl	8000c54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c80:	480c      	ldr	r0, [pc, #48]	@ (8000cb4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c82:	490d      	ldr	r1, [pc, #52]	@ (8000cb8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c84:	4a0d      	ldr	r2, [pc, #52]	@ (8000cbc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c88:	e002      	b.n	8000c90 <LoopCopyDataInit>

08000c8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c8e:	3304      	adds	r3, #4

08000c90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c94:	d3f9      	bcc.n	8000c8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c96:	4a0a      	ldr	r2, [pc, #40]	@ (8000cc0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c98:	4c0a      	ldr	r4, [pc, #40]	@ (8000cc4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c9c:	e001      	b.n	8000ca2 <LoopFillZerobss>

08000c9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ca0:	3204      	adds	r2, #4

08000ca2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ca2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ca4:	d3fb      	bcc.n	8000c9e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000ca6:	f002 f81d 	bl	8002ce4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000caa:	f7ff fc7f 	bl	80005ac <main>
  bx  lr    
 8000cae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cb0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000cb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cb8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000cbc:	080038e8 	.word	0x080038e8
  ldr r2, =_sbss
 8000cc0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000cc4:	20000268 	.word	0x20000268

08000cc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cc8:	e7fe      	b.n	8000cc8 <ADC_IRQHandler>
	...

08000ccc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8000d0c <HAL_Init+0x40>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a0d      	ldr	r2, [pc, #52]	@ (8000d0c <HAL_Init+0x40>)
 8000cd6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cdc:	4b0b      	ldr	r3, [pc, #44]	@ (8000d0c <HAL_Init+0x40>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a0a      	ldr	r2, [pc, #40]	@ (8000d0c <HAL_Init+0x40>)
 8000ce2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ce6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ce8:	4b08      	ldr	r3, [pc, #32]	@ (8000d0c <HAL_Init+0x40>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a07      	ldr	r2, [pc, #28]	@ (8000d0c <HAL_Init+0x40>)
 8000cee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cf2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cf4:	2003      	movs	r0, #3
 8000cf6:	f000 f90d 	bl	8000f14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cfa:	2000      	movs	r0, #0
 8000cfc:	f000 f808 	bl	8000d10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d00:	f7ff fe0a 	bl	8000918 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d04:	2300      	movs	r3, #0
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	40023c00 	.word	0x40023c00

08000d10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d18:	4b12      	ldr	r3, [pc, #72]	@ (8000d64 <HAL_InitTick+0x54>)
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	4b12      	ldr	r3, [pc, #72]	@ (8000d68 <HAL_InitTick+0x58>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	4619      	mov	r1, r3
 8000d22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d26:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f000 f917 	bl	8000f62 <HAL_SYSTICK_Config>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e00e      	b.n	8000d5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2b0f      	cmp	r3, #15
 8000d42:	d80a      	bhi.n	8000d5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d44:	2200      	movs	r2, #0
 8000d46:	6879      	ldr	r1, [r7, #4]
 8000d48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d4c:	f000 f8ed 	bl	8000f2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d50:	4a06      	ldr	r2, [pc, #24]	@ (8000d6c <HAL_InitTick+0x5c>)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d56:	2300      	movs	r3, #0
 8000d58:	e000      	b.n	8000d5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d5a:	2301      	movs	r3, #1
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3708      	adds	r7, #8
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	20000000 	.word	0x20000000
 8000d68:	20000008 	.word	0x20000008
 8000d6c:	20000004 	.word	0x20000004

08000d70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d74:	4b06      	ldr	r3, [pc, #24]	@ (8000d90 <HAL_IncTick+0x20>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	461a      	mov	r2, r3
 8000d7a:	4b06      	ldr	r3, [pc, #24]	@ (8000d94 <HAL_IncTick+0x24>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4413      	add	r3, r2
 8000d80:	4a04      	ldr	r2, [pc, #16]	@ (8000d94 <HAL_IncTick+0x24>)
 8000d82:	6013      	str	r3, [r2, #0]
}
 8000d84:	bf00      	nop
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	20000008 	.word	0x20000008
 8000d94:	20000118 	.word	0x20000118

08000d98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d9c:	4b03      	ldr	r3, [pc, #12]	@ (8000dac <HAL_GetTick+0x14>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	20000118 	.word	0x20000118

08000db0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b085      	sub	sp, #20
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f003 0307 	and.w	r3, r3, #7
 8000dbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000df4 <__NVIC_SetPriorityGrouping+0x44>)
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dc6:	68ba      	ldr	r2, [r7, #8]
 8000dc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dcc:	4013      	ands	r3, r2
 8000dce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ddc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000de0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000de2:	4a04      	ldr	r2, [pc, #16]	@ (8000df4 <__NVIC_SetPriorityGrouping+0x44>)
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	60d3      	str	r3, [r2, #12]
}
 8000de8:	bf00      	nop
 8000dea:	3714      	adds	r7, #20
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr
 8000df4:	e000ed00 	.word	0xe000ed00

08000df8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dfc:	4b04      	ldr	r3, [pc, #16]	@ (8000e10 <__NVIC_GetPriorityGrouping+0x18>)
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	0a1b      	lsrs	r3, r3, #8
 8000e02:	f003 0307 	and.w	r3, r3, #7
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr
 8000e10:	e000ed00 	.word	0xe000ed00

08000e14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	6039      	str	r1, [r7, #0]
 8000e1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	db0a      	blt.n	8000e3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	b2da      	uxtb	r2, r3
 8000e2c:	490c      	ldr	r1, [pc, #48]	@ (8000e60 <__NVIC_SetPriority+0x4c>)
 8000e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e32:	0112      	lsls	r2, r2, #4
 8000e34:	b2d2      	uxtb	r2, r2
 8000e36:	440b      	add	r3, r1
 8000e38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e3c:	e00a      	b.n	8000e54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	b2da      	uxtb	r2, r3
 8000e42:	4908      	ldr	r1, [pc, #32]	@ (8000e64 <__NVIC_SetPriority+0x50>)
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	f003 030f 	and.w	r3, r3, #15
 8000e4a:	3b04      	subs	r3, #4
 8000e4c:	0112      	lsls	r2, r2, #4
 8000e4e:	b2d2      	uxtb	r2, r2
 8000e50:	440b      	add	r3, r1
 8000e52:	761a      	strb	r2, [r3, #24]
}
 8000e54:	bf00      	nop
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr
 8000e60:	e000e100 	.word	0xe000e100
 8000e64:	e000ed00 	.word	0xe000ed00

08000e68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b089      	sub	sp, #36	@ 0x24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	f003 0307 	and.w	r3, r3, #7
 8000e7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e7c:	69fb      	ldr	r3, [r7, #28]
 8000e7e:	f1c3 0307 	rsb	r3, r3, #7
 8000e82:	2b04      	cmp	r3, #4
 8000e84:	bf28      	it	cs
 8000e86:	2304      	movcs	r3, #4
 8000e88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	3304      	adds	r3, #4
 8000e8e:	2b06      	cmp	r3, #6
 8000e90:	d902      	bls.n	8000e98 <NVIC_EncodePriority+0x30>
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	3b03      	subs	r3, #3
 8000e96:	e000      	b.n	8000e9a <NVIC_EncodePriority+0x32>
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ea0:	69bb      	ldr	r3, [r7, #24]
 8000ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea6:	43da      	mvns	r2, r3
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	401a      	ands	r2, r3
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000eb0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eba:	43d9      	mvns	r1, r3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec0:	4313      	orrs	r3, r2
         );
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3724      	adds	r7, #36	@ 0x24
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
	...

08000ed0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	3b01      	subs	r3, #1
 8000edc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ee0:	d301      	bcc.n	8000ee6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e00f      	b.n	8000f06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f10 <SysTick_Config+0x40>)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eee:	210f      	movs	r1, #15
 8000ef0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ef4:	f7ff ff8e 	bl	8000e14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ef8:	4b05      	ldr	r3, [pc, #20]	@ (8000f10 <SysTick_Config+0x40>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000efe:	4b04      	ldr	r3, [pc, #16]	@ (8000f10 <SysTick_Config+0x40>)
 8000f00:	2207      	movs	r2, #7
 8000f02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	e000e010 	.word	0xe000e010

08000f14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f7ff ff47 	bl	8000db0 <__NVIC_SetPriorityGrouping>
}
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b086      	sub	sp, #24
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	4603      	mov	r3, r0
 8000f32:	60b9      	str	r1, [r7, #8]
 8000f34:	607a      	str	r2, [r7, #4]
 8000f36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f3c:	f7ff ff5c 	bl	8000df8 <__NVIC_GetPriorityGrouping>
 8000f40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f42:	687a      	ldr	r2, [r7, #4]
 8000f44:	68b9      	ldr	r1, [r7, #8]
 8000f46:	6978      	ldr	r0, [r7, #20]
 8000f48:	f7ff ff8e 	bl	8000e68 <NVIC_EncodePriority>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f52:	4611      	mov	r1, r2
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff ff5d 	bl	8000e14 <__NVIC_SetPriority>
}
 8000f5a:	bf00      	nop
 8000f5c:	3718      	adds	r7, #24
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f62:	b580      	push	{r7, lr}
 8000f64:	b082      	sub	sp, #8
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f7ff ffb0 	bl	8000ed0 <SysTick_Config>
 8000f70:	4603      	mov	r3, r0
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
	...

08000f7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b089      	sub	sp, #36	@ 0x24
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f86:	2300      	movs	r3, #0
 8000f88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f92:	2300      	movs	r3, #0
 8000f94:	61fb      	str	r3, [r7, #28]
 8000f96:	e159      	b.n	800124c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f98:	2201      	movs	r2, #1
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	697a      	ldr	r2, [r7, #20]
 8000fa8:	4013      	ands	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fac:	693a      	ldr	r2, [r7, #16]
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	f040 8148 	bne.w	8001246 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f003 0303 	and.w	r3, r3, #3
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d005      	beq.n	8000fce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fca:	2b02      	cmp	r3, #2
 8000fcc:	d130      	bne.n	8001030 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fd4:	69fb      	ldr	r3, [r7, #28]
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	2203      	movs	r2, #3
 8000fda:	fa02 f303 	lsl.w	r3, r2, r3
 8000fde:	43db      	mvns	r3, r3
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	68da      	ldr	r2, [r3, #12]
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff2:	69ba      	ldr	r2, [r7, #24]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001004:	2201      	movs	r2, #1
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	43db      	mvns	r3, r3
 800100e:	69ba      	ldr	r2, [r7, #24]
 8001010:	4013      	ands	r3, r2
 8001012:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	091b      	lsrs	r3, r3, #4
 800101a:	f003 0201 	and.w	r2, r3, #1
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	4313      	orrs	r3, r2
 8001028:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f003 0303 	and.w	r3, r3, #3
 8001038:	2b03      	cmp	r3, #3
 800103a:	d017      	beq.n	800106c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	2203      	movs	r2, #3
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	43db      	mvns	r3, r3
 800104e:	69ba      	ldr	r2, [r7, #24]
 8001050:	4013      	ands	r3, r2
 8001052:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	689a      	ldr	r2, [r3, #8]
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	005b      	lsls	r3, r3, #1
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	4313      	orrs	r3, r2
 8001064:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	69ba      	ldr	r2, [r7, #24]
 800106a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f003 0303 	and.w	r3, r3, #3
 8001074:	2b02      	cmp	r3, #2
 8001076:	d123      	bne.n	80010c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001078:	69fb      	ldr	r3, [r7, #28]
 800107a:	08da      	lsrs	r2, r3, #3
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	3208      	adds	r2, #8
 8001080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001084:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	f003 0307 	and.w	r3, r3, #7
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	220f      	movs	r2, #15
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	43db      	mvns	r3, r3
 8001096:	69ba      	ldr	r2, [r7, #24]
 8001098:	4013      	ands	r3, r2
 800109a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	691a      	ldr	r2, [r3, #16]
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	f003 0307 	and.w	r3, r3, #7
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	08da      	lsrs	r2, r3, #3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	3208      	adds	r2, #8
 80010ba:	69b9      	ldr	r1, [r7, #24]
 80010bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	2203      	movs	r2, #3
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	43db      	mvns	r3, r3
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	4013      	ands	r3, r2
 80010d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f003 0203 	and.w	r2, r3, #3
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	fa02 f303 	lsl.w	r3, r2, r3
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	f000 80a2 	beq.w	8001246 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	4b57      	ldr	r3, [pc, #348]	@ (8001264 <HAL_GPIO_Init+0x2e8>)
 8001108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800110a:	4a56      	ldr	r2, [pc, #344]	@ (8001264 <HAL_GPIO_Init+0x2e8>)
 800110c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001110:	6453      	str	r3, [r2, #68]	@ 0x44
 8001112:	4b54      	ldr	r3, [pc, #336]	@ (8001264 <HAL_GPIO_Init+0x2e8>)
 8001114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001116:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800111a:	60fb      	str	r3, [r7, #12]
 800111c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800111e:	4a52      	ldr	r2, [pc, #328]	@ (8001268 <HAL_GPIO_Init+0x2ec>)
 8001120:	69fb      	ldr	r3, [r7, #28]
 8001122:	089b      	lsrs	r3, r3, #2
 8001124:	3302      	adds	r3, #2
 8001126:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800112a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	f003 0303 	and.w	r3, r3, #3
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	220f      	movs	r2, #15
 8001136:	fa02 f303 	lsl.w	r3, r2, r3
 800113a:	43db      	mvns	r3, r3
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	4013      	ands	r3, r2
 8001140:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a49      	ldr	r2, [pc, #292]	@ (800126c <HAL_GPIO_Init+0x2f0>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d019      	beq.n	800117e <HAL_GPIO_Init+0x202>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a48      	ldr	r2, [pc, #288]	@ (8001270 <HAL_GPIO_Init+0x2f4>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d013      	beq.n	800117a <HAL_GPIO_Init+0x1fe>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a47      	ldr	r2, [pc, #284]	@ (8001274 <HAL_GPIO_Init+0x2f8>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d00d      	beq.n	8001176 <HAL_GPIO_Init+0x1fa>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a46      	ldr	r2, [pc, #280]	@ (8001278 <HAL_GPIO_Init+0x2fc>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d007      	beq.n	8001172 <HAL_GPIO_Init+0x1f6>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a45      	ldr	r2, [pc, #276]	@ (800127c <HAL_GPIO_Init+0x300>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d101      	bne.n	800116e <HAL_GPIO_Init+0x1f2>
 800116a:	2304      	movs	r3, #4
 800116c:	e008      	b.n	8001180 <HAL_GPIO_Init+0x204>
 800116e:	2307      	movs	r3, #7
 8001170:	e006      	b.n	8001180 <HAL_GPIO_Init+0x204>
 8001172:	2303      	movs	r3, #3
 8001174:	e004      	b.n	8001180 <HAL_GPIO_Init+0x204>
 8001176:	2302      	movs	r3, #2
 8001178:	e002      	b.n	8001180 <HAL_GPIO_Init+0x204>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <HAL_GPIO_Init+0x204>
 800117e:	2300      	movs	r3, #0
 8001180:	69fa      	ldr	r2, [r7, #28]
 8001182:	f002 0203 	and.w	r2, r2, #3
 8001186:	0092      	lsls	r2, r2, #2
 8001188:	4093      	lsls	r3, r2
 800118a:	69ba      	ldr	r2, [r7, #24]
 800118c:	4313      	orrs	r3, r2
 800118e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001190:	4935      	ldr	r1, [pc, #212]	@ (8001268 <HAL_GPIO_Init+0x2ec>)
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	089b      	lsrs	r3, r3, #2
 8001196:	3302      	adds	r3, #2
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800119e:	4b38      	ldr	r3, [pc, #224]	@ (8001280 <HAL_GPIO_Init+0x304>)
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	43db      	mvns	r3, r3
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	4013      	ands	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d003      	beq.n	80011c2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	4313      	orrs	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011c2:	4a2f      	ldr	r2, [pc, #188]	@ (8001280 <HAL_GPIO_Init+0x304>)
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001280 <HAL_GPIO_Init+0x304>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	43db      	mvns	r3, r3
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	4013      	ands	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d003      	beq.n	80011ec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011ec:	4a24      	ldr	r2, [pc, #144]	@ (8001280 <HAL_GPIO_Init+0x304>)
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011f2:	4b23      	ldr	r3, [pc, #140]	@ (8001280 <HAL_GPIO_Init+0x304>)
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	43db      	mvns	r3, r3
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	4013      	ands	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	4313      	orrs	r3, r2
 8001214:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001216:	4a1a      	ldr	r2, [pc, #104]	@ (8001280 <HAL_GPIO_Init+0x304>)
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800121c:	4b18      	ldr	r3, [pc, #96]	@ (8001280 <HAL_GPIO_Init+0x304>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	43db      	mvns	r3, r3
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	4013      	ands	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d003      	beq.n	8001240 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	4313      	orrs	r3, r2
 800123e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001240:	4a0f      	ldr	r2, [pc, #60]	@ (8001280 <HAL_GPIO_Init+0x304>)
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	3301      	adds	r3, #1
 800124a:	61fb      	str	r3, [r7, #28]
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	2b0f      	cmp	r3, #15
 8001250:	f67f aea2 	bls.w	8000f98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001254:	bf00      	nop
 8001256:	bf00      	nop
 8001258:	3724      	adds	r7, #36	@ 0x24
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	40023800 	.word	0x40023800
 8001268:	40013800 	.word	0x40013800
 800126c:	40020000 	.word	0x40020000
 8001270:	40020400 	.word	0x40020400
 8001274:	40020800 	.word	0x40020800
 8001278:	40020c00 	.word	0x40020c00
 800127c:	40021000 	.word	0x40021000
 8001280:	40013c00 	.word	0x40013c00

08001284 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b086      	sub	sp, #24
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d101      	bne.n	8001296 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e267      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d075      	beq.n	800138e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80012a2:	4b88      	ldr	r3, [pc, #544]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	f003 030c 	and.w	r3, r3, #12
 80012aa:	2b04      	cmp	r3, #4
 80012ac:	d00c      	beq.n	80012c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012ae:	4b85      	ldr	r3, [pc, #532]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80012b6:	2b08      	cmp	r3, #8
 80012b8:	d112      	bne.n	80012e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012ba:	4b82      	ldr	r3, [pc, #520]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80012c6:	d10b      	bne.n	80012e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c8:	4b7e      	ldr	r3, [pc, #504]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d05b      	beq.n	800138c <HAL_RCC_OscConfig+0x108>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d157      	bne.n	800138c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	e242      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012e8:	d106      	bne.n	80012f8 <HAL_RCC_OscConfig+0x74>
 80012ea:	4b76      	ldr	r3, [pc, #472]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a75      	ldr	r2, [pc, #468]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 80012f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012f4:	6013      	str	r3, [r2, #0]
 80012f6:	e01d      	b.n	8001334 <HAL_RCC_OscConfig+0xb0>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001300:	d10c      	bne.n	800131c <HAL_RCC_OscConfig+0x98>
 8001302:	4b70      	ldr	r3, [pc, #448]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a6f      	ldr	r2, [pc, #444]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 8001308:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800130c:	6013      	str	r3, [r2, #0]
 800130e:	4b6d      	ldr	r3, [pc, #436]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a6c      	ldr	r2, [pc, #432]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 8001314:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001318:	6013      	str	r3, [r2, #0]
 800131a:	e00b      	b.n	8001334 <HAL_RCC_OscConfig+0xb0>
 800131c:	4b69      	ldr	r3, [pc, #420]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a68      	ldr	r2, [pc, #416]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 8001322:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001326:	6013      	str	r3, [r2, #0]
 8001328:	4b66      	ldr	r3, [pc, #408]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a65      	ldr	r2, [pc, #404]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 800132e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001332:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d013      	beq.n	8001364 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133c:	f7ff fd2c 	bl	8000d98 <HAL_GetTick>
 8001340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001342:	e008      	b.n	8001356 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001344:	f7ff fd28 	bl	8000d98 <HAL_GetTick>
 8001348:	4602      	mov	r2, r0
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	2b64      	cmp	r3, #100	@ 0x64
 8001350:	d901      	bls.n	8001356 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001352:	2303      	movs	r3, #3
 8001354:	e207      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001356:	4b5b      	ldr	r3, [pc, #364]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d0f0      	beq.n	8001344 <HAL_RCC_OscConfig+0xc0>
 8001362:	e014      	b.n	800138e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001364:	f7ff fd18 	bl	8000d98 <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800136c:	f7ff fd14 	bl	8000d98 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b64      	cmp	r3, #100	@ 0x64
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e1f3      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800137e:	4b51      	ldr	r3, [pc, #324]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1f0      	bne.n	800136c <HAL_RCC_OscConfig+0xe8>
 800138a:	e000      	b.n	800138e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800138c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d063      	beq.n	8001462 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800139a:	4b4a      	ldr	r3, [pc, #296]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	f003 030c 	and.w	r3, r3, #12
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d00b      	beq.n	80013be <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013a6:	4b47      	ldr	r3, [pc, #284]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80013ae:	2b08      	cmp	r3, #8
 80013b0:	d11c      	bne.n	80013ec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013b2:	4b44      	ldr	r3, [pc, #272]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d116      	bne.n	80013ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013be:	4b41      	ldr	r3, [pc, #260]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d005      	beq.n	80013d6 <HAL_RCC_OscConfig+0x152>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d001      	beq.n	80013d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e1c7      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013d6:	4b3b      	ldr	r3, [pc, #236]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	691b      	ldr	r3, [r3, #16]
 80013e2:	00db      	lsls	r3, r3, #3
 80013e4:	4937      	ldr	r1, [pc, #220]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 80013e6:	4313      	orrs	r3, r2
 80013e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ea:	e03a      	b.n	8001462 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d020      	beq.n	8001436 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013f4:	4b34      	ldr	r3, [pc, #208]	@ (80014c8 <HAL_RCC_OscConfig+0x244>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013fa:	f7ff fccd 	bl	8000d98 <HAL_GetTick>
 80013fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001400:	e008      	b.n	8001414 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001402:	f7ff fcc9 	bl	8000d98 <HAL_GetTick>
 8001406:	4602      	mov	r2, r0
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d901      	bls.n	8001414 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e1a8      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001414:	4b2b      	ldr	r3, [pc, #172]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f003 0302 	and.w	r3, r3, #2
 800141c:	2b00      	cmp	r3, #0
 800141e:	d0f0      	beq.n	8001402 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001420:	4b28      	ldr	r3, [pc, #160]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	691b      	ldr	r3, [r3, #16]
 800142c:	00db      	lsls	r3, r3, #3
 800142e:	4925      	ldr	r1, [pc, #148]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 8001430:	4313      	orrs	r3, r2
 8001432:	600b      	str	r3, [r1, #0]
 8001434:	e015      	b.n	8001462 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001436:	4b24      	ldr	r3, [pc, #144]	@ (80014c8 <HAL_RCC_OscConfig+0x244>)
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800143c:	f7ff fcac 	bl	8000d98 <HAL_GetTick>
 8001440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001442:	e008      	b.n	8001456 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001444:	f7ff fca8 	bl	8000d98 <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	2b02      	cmp	r3, #2
 8001450:	d901      	bls.n	8001456 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001452:	2303      	movs	r3, #3
 8001454:	e187      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001456:	4b1b      	ldr	r3, [pc, #108]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1f0      	bne.n	8001444 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0308 	and.w	r3, r3, #8
 800146a:	2b00      	cmp	r3, #0
 800146c:	d036      	beq.n	80014dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d016      	beq.n	80014a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001476:	4b15      	ldr	r3, [pc, #84]	@ (80014cc <HAL_RCC_OscConfig+0x248>)
 8001478:	2201      	movs	r2, #1
 800147a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800147c:	f7ff fc8c 	bl	8000d98 <HAL_GetTick>
 8001480:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001482:	e008      	b.n	8001496 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001484:	f7ff fc88 	bl	8000d98 <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b02      	cmp	r3, #2
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e167      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001496:	4b0b      	ldr	r3, [pc, #44]	@ (80014c4 <HAL_RCC_OscConfig+0x240>)
 8001498:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d0f0      	beq.n	8001484 <HAL_RCC_OscConfig+0x200>
 80014a2:	e01b      	b.n	80014dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014a4:	4b09      	ldr	r3, [pc, #36]	@ (80014cc <HAL_RCC_OscConfig+0x248>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014aa:	f7ff fc75 	bl	8000d98 <HAL_GetTick>
 80014ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014b0:	e00e      	b.n	80014d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014b2:	f7ff fc71 	bl	8000d98 <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d907      	bls.n	80014d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80014c0:	2303      	movs	r3, #3
 80014c2:	e150      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
 80014c4:	40023800 	.word	0x40023800
 80014c8:	42470000 	.word	0x42470000
 80014cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014d0:	4b88      	ldr	r3, [pc, #544]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 80014d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014d4:	f003 0302 	and.w	r3, r3, #2
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d1ea      	bne.n	80014b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f003 0304 	and.w	r3, r3, #4
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	f000 8097 	beq.w	8001618 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014ea:	2300      	movs	r3, #0
 80014ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014ee:	4b81      	ldr	r3, [pc, #516]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 80014f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d10f      	bne.n	800151a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	60bb      	str	r3, [r7, #8]
 80014fe:	4b7d      	ldr	r3, [pc, #500]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 8001500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001502:	4a7c      	ldr	r2, [pc, #496]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 8001504:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001508:	6413      	str	r3, [r2, #64]	@ 0x40
 800150a:	4b7a      	ldr	r3, [pc, #488]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 800150c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001512:	60bb      	str	r3, [r7, #8]
 8001514:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001516:	2301      	movs	r3, #1
 8001518:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800151a:	4b77      	ldr	r3, [pc, #476]	@ (80016f8 <HAL_RCC_OscConfig+0x474>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001522:	2b00      	cmp	r3, #0
 8001524:	d118      	bne.n	8001558 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001526:	4b74      	ldr	r3, [pc, #464]	@ (80016f8 <HAL_RCC_OscConfig+0x474>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a73      	ldr	r2, [pc, #460]	@ (80016f8 <HAL_RCC_OscConfig+0x474>)
 800152c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001530:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001532:	f7ff fc31 	bl	8000d98 <HAL_GetTick>
 8001536:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001538:	e008      	b.n	800154c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800153a:	f7ff fc2d 	bl	8000d98 <HAL_GetTick>
 800153e:	4602      	mov	r2, r0
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	2b02      	cmp	r3, #2
 8001546:	d901      	bls.n	800154c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001548:	2303      	movs	r3, #3
 800154a:	e10c      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800154c:	4b6a      	ldr	r3, [pc, #424]	@ (80016f8 <HAL_RCC_OscConfig+0x474>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001554:	2b00      	cmp	r3, #0
 8001556:	d0f0      	beq.n	800153a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	2b01      	cmp	r3, #1
 800155e:	d106      	bne.n	800156e <HAL_RCC_OscConfig+0x2ea>
 8001560:	4b64      	ldr	r3, [pc, #400]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 8001562:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001564:	4a63      	ldr	r2, [pc, #396]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 8001566:	f043 0301 	orr.w	r3, r3, #1
 800156a:	6713      	str	r3, [r2, #112]	@ 0x70
 800156c:	e01c      	b.n	80015a8 <HAL_RCC_OscConfig+0x324>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	2b05      	cmp	r3, #5
 8001574:	d10c      	bne.n	8001590 <HAL_RCC_OscConfig+0x30c>
 8001576:	4b5f      	ldr	r3, [pc, #380]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 8001578:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800157a:	4a5e      	ldr	r2, [pc, #376]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 800157c:	f043 0304 	orr.w	r3, r3, #4
 8001580:	6713      	str	r3, [r2, #112]	@ 0x70
 8001582:	4b5c      	ldr	r3, [pc, #368]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 8001584:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001586:	4a5b      	ldr	r2, [pc, #364]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	6713      	str	r3, [r2, #112]	@ 0x70
 800158e:	e00b      	b.n	80015a8 <HAL_RCC_OscConfig+0x324>
 8001590:	4b58      	ldr	r3, [pc, #352]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 8001592:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001594:	4a57      	ldr	r2, [pc, #348]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 8001596:	f023 0301 	bic.w	r3, r3, #1
 800159a:	6713      	str	r3, [r2, #112]	@ 0x70
 800159c:	4b55      	ldr	r3, [pc, #340]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 800159e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015a0:	4a54      	ldr	r2, [pc, #336]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 80015a2:	f023 0304 	bic.w	r3, r3, #4
 80015a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d015      	beq.n	80015dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015b0:	f7ff fbf2 	bl	8000d98 <HAL_GetTick>
 80015b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015b6:	e00a      	b.n	80015ce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015b8:	f7ff fbee 	bl	8000d98 <HAL_GetTick>
 80015bc:	4602      	mov	r2, r0
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d901      	bls.n	80015ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80015ca:	2303      	movs	r3, #3
 80015cc:	e0cb      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ce:	4b49      	ldr	r3, [pc, #292]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 80015d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d0ee      	beq.n	80015b8 <HAL_RCC_OscConfig+0x334>
 80015da:	e014      	b.n	8001606 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015dc:	f7ff fbdc 	bl	8000d98 <HAL_GetTick>
 80015e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015e2:	e00a      	b.n	80015fa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015e4:	f7ff fbd8 	bl	8000d98 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e0b5      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015fa:	4b3e      	ldr	r3, [pc, #248]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 80015fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015fe:	f003 0302 	and.w	r3, r3, #2
 8001602:	2b00      	cmp	r3, #0
 8001604:	d1ee      	bne.n	80015e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001606:	7dfb      	ldrb	r3, [r7, #23]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d105      	bne.n	8001618 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800160c:	4b39      	ldr	r3, [pc, #228]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 800160e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001610:	4a38      	ldr	r2, [pc, #224]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 8001612:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001616:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	2b00      	cmp	r3, #0
 800161e:	f000 80a1 	beq.w	8001764 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001622:	4b34      	ldr	r3, [pc, #208]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f003 030c 	and.w	r3, r3, #12
 800162a:	2b08      	cmp	r3, #8
 800162c:	d05c      	beq.n	80016e8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	699b      	ldr	r3, [r3, #24]
 8001632:	2b02      	cmp	r3, #2
 8001634:	d141      	bne.n	80016ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001636:	4b31      	ldr	r3, [pc, #196]	@ (80016fc <HAL_RCC_OscConfig+0x478>)
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800163c:	f7ff fbac 	bl	8000d98 <HAL_GetTick>
 8001640:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001642:	e008      	b.n	8001656 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001644:	f7ff fba8 	bl	8000d98 <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	2b02      	cmp	r3, #2
 8001650:	d901      	bls.n	8001656 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e087      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001656:	4b27      	ldr	r3, [pc, #156]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800165e:	2b00      	cmp	r3, #0
 8001660:	d1f0      	bne.n	8001644 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	69da      	ldr	r2, [r3, #28]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6a1b      	ldr	r3, [r3, #32]
 800166a:	431a      	orrs	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001670:	019b      	lsls	r3, r3, #6
 8001672:	431a      	orrs	r2, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001678:	085b      	lsrs	r3, r3, #1
 800167a:	3b01      	subs	r3, #1
 800167c:	041b      	lsls	r3, r3, #16
 800167e:	431a      	orrs	r2, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001684:	061b      	lsls	r3, r3, #24
 8001686:	491b      	ldr	r1, [pc, #108]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 8001688:	4313      	orrs	r3, r2
 800168a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800168c:	4b1b      	ldr	r3, [pc, #108]	@ (80016fc <HAL_RCC_OscConfig+0x478>)
 800168e:	2201      	movs	r2, #1
 8001690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001692:	f7ff fb81 	bl	8000d98 <HAL_GetTick>
 8001696:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001698:	e008      	b.n	80016ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800169a:	f7ff fb7d 	bl	8000d98 <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d901      	bls.n	80016ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e05c      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ac:	4b11      	ldr	r3, [pc, #68]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d0f0      	beq.n	800169a <HAL_RCC_OscConfig+0x416>
 80016b8:	e054      	b.n	8001764 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ba:	4b10      	ldr	r3, [pc, #64]	@ (80016fc <HAL_RCC_OscConfig+0x478>)
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c0:	f7ff fb6a 	bl	8000d98 <HAL_GetTick>
 80016c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016c6:	e008      	b.n	80016da <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016c8:	f7ff fb66 	bl	8000d98 <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d901      	bls.n	80016da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e045      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016da:	4b06      	ldr	r3, [pc, #24]	@ (80016f4 <HAL_RCC_OscConfig+0x470>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d1f0      	bne.n	80016c8 <HAL_RCC_OscConfig+0x444>
 80016e6:	e03d      	b.n	8001764 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	2b01      	cmp	r3, #1
 80016ee:	d107      	bne.n	8001700 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e038      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
 80016f4:	40023800 	.word	0x40023800
 80016f8:	40007000 	.word	0x40007000
 80016fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001700:	4b1b      	ldr	r3, [pc, #108]	@ (8001770 <HAL_RCC_OscConfig+0x4ec>)
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	699b      	ldr	r3, [r3, #24]
 800170a:	2b01      	cmp	r3, #1
 800170c:	d028      	beq.n	8001760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001718:	429a      	cmp	r2, r3
 800171a:	d121      	bne.n	8001760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001726:	429a      	cmp	r2, r3
 8001728:	d11a      	bne.n	8001760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800172a:	68fa      	ldr	r2, [r7, #12]
 800172c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001730:	4013      	ands	r3, r2
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001736:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001738:	4293      	cmp	r3, r2
 800173a:	d111      	bne.n	8001760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001746:	085b      	lsrs	r3, r3, #1
 8001748:	3b01      	subs	r3, #1
 800174a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800174c:	429a      	cmp	r2, r3
 800174e:	d107      	bne.n	8001760 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800175a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800175c:	429a      	cmp	r2, r3
 800175e:	d001      	beq.n	8001764 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e000      	b.n	8001766 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001764:	2300      	movs	r3, #0
}
 8001766:	4618      	mov	r0, r3
 8001768:	3718      	adds	r7, #24
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	40023800 	.word	0x40023800

08001774 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d101      	bne.n	8001788 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e0cc      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001788:	4b68      	ldr	r3, [pc, #416]	@ (800192c <HAL_RCC_ClockConfig+0x1b8>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0307 	and.w	r3, r3, #7
 8001790:	683a      	ldr	r2, [r7, #0]
 8001792:	429a      	cmp	r2, r3
 8001794:	d90c      	bls.n	80017b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001796:	4b65      	ldr	r3, [pc, #404]	@ (800192c <HAL_RCC_ClockConfig+0x1b8>)
 8001798:	683a      	ldr	r2, [r7, #0]
 800179a:	b2d2      	uxtb	r2, r2
 800179c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800179e:	4b63      	ldr	r3, [pc, #396]	@ (800192c <HAL_RCC_ClockConfig+0x1b8>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 0307 	and.w	r3, r3, #7
 80017a6:	683a      	ldr	r2, [r7, #0]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d001      	beq.n	80017b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e0b8      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0302 	and.w	r3, r3, #2
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d020      	beq.n	80017fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0304 	and.w	r3, r3, #4
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d005      	beq.n	80017d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017c8:	4b59      	ldr	r3, [pc, #356]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	4a58      	ldr	r2, [pc, #352]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80017d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0308 	and.w	r3, r3, #8
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d005      	beq.n	80017ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017e0:	4b53      	ldr	r3, [pc, #332]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	4a52      	ldr	r2, [pc, #328]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80017ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017ec:	4b50      	ldr	r3, [pc, #320]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	494d      	ldr	r1, [pc, #308]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80017fa:	4313      	orrs	r3, r2
 80017fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	2b00      	cmp	r3, #0
 8001808:	d044      	beq.n	8001894 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	2b01      	cmp	r3, #1
 8001810:	d107      	bne.n	8001822 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001812:	4b47      	ldr	r3, [pc, #284]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d119      	bne.n	8001852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e07f      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2b02      	cmp	r3, #2
 8001828:	d003      	beq.n	8001832 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800182e:	2b03      	cmp	r3, #3
 8001830:	d107      	bne.n	8001842 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001832:	4b3f      	ldr	r3, [pc, #252]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d109      	bne.n	8001852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e06f      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001842:	4b3b      	ldr	r3, [pc, #236]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	2b00      	cmp	r3, #0
 800184c:	d101      	bne.n	8001852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e067      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001852:	4b37      	ldr	r3, [pc, #220]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	f023 0203 	bic.w	r2, r3, #3
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	4934      	ldr	r1, [pc, #208]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001860:	4313      	orrs	r3, r2
 8001862:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001864:	f7ff fa98 	bl	8000d98 <HAL_GetTick>
 8001868:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800186a:	e00a      	b.n	8001882 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800186c:	f7ff fa94 	bl	8000d98 <HAL_GetTick>
 8001870:	4602      	mov	r2, r0
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800187a:	4293      	cmp	r3, r2
 800187c:	d901      	bls.n	8001882 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800187e:	2303      	movs	r3, #3
 8001880:	e04f      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001882:	4b2b      	ldr	r3, [pc, #172]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	f003 020c 	and.w	r2, r3, #12
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	429a      	cmp	r2, r3
 8001892:	d1eb      	bne.n	800186c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001894:	4b25      	ldr	r3, [pc, #148]	@ (800192c <HAL_RCC_ClockConfig+0x1b8>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 0307 	and.w	r3, r3, #7
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	429a      	cmp	r2, r3
 80018a0:	d20c      	bcs.n	80018bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018a2:	4b22      	ldr	r3, [pc, #136]	@ (800192c <HAL_RCC_ClockConfig+0x1b8>)
 80018a4:	683a      	ldr	r2, [r7, #0]
 80018a6:	b2d2      	uxtb	r2, r2
 80018a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018aa:	4b20      	ldr	r3, [pc, #128]	@ (800192c <HAL_RCC_ClockConfig+0x1b8>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0307 	and.w	r3, r3, #7
 80018b2:	683a      	ldr	r2, [r7, #0]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d001      	beq.n	80018bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e032      	b.n	8001922 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0304 	and.w	r3, r3, #4
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d008      	beq.n	80018da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018c8:	4b19      	ldr	r3, [pc, #100]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	4916      	ldr	r1, [pc, #88]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80018d6:	4313      	orrs	r3, r2
 80018d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0308 	and.w	r3, r3, #8
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d009      	beq.n	80018fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018e6:	4b12      	ldr	r3, [pc, #72]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	691b      	ldr	r3, [r3, #16]
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	490e      	ldr	r1, [pc, #56]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 80018f6:	4313      	orrs	r3, r2
 80018f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018fa:	f000 f821 	bl	8001940 <HAL_RCC_GetSysClockFreq>
 80018fe:	4602      	mov	r2, r0
 8001900:	4b0b      	ldr	r3, [pc, #44]	@ (8001930 <HAL_RCC_ClockConfig+0x1bc>)
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	091b      	lsrs	r3, r3, #4
 8001906:	f003 030f 	and.w	r3, r3, #15
 800190a:	490a      	ldr	r1, [pc, #40]	@ (8001934 <HAL_RCC_ClockConfig+0x1c0>)
 800190c:	5ccb      	ldrb	r3, [r1, r3]
 800190e:	fa22 f303 	lsr.w	r3, r2, r3
 8001912:	4a09      	ldr	r2, [pc, #36]	@ (8001938 <HAL_RCC_ClockConfig+0x1c4>)
 8001914:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001916:	4b09      	ldr	r3, [pc, #36]	@ (800193c <HAL_RCC_ClockConfig+0x1c8>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4618      	mov	r0, r3
 800191c:	f7ff f9f8 	bl	8000d10 <HAL_InitTick>

  return HAL_OK;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40023c00 	.word	0x40023c00
 8001930:	40023800 	.word	0x40023800
 8001934:	0800388c 	.word	0x0800388c
 8001938:	20000000 	.word	0x20000000
 800193c:	20000004 	.word	0x20000004

08001940 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001940:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001944:	b094      	sub	sp, #80	@ 0x50
 8001946:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001948:	2300      	movs	r3, #0
 800194a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800194c:	2300      	movs	r3, #0
 800194e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001950:	2300      	movs	r3, #0
 8001952:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001954:	2300      	movs	r3, #0
 8001956:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001958:	4b79      	ldr	r3, [pc, #484]	@ (8001b40 <HAL_RCC_GetSysClockFreq+0x200>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	f003 030c 	and.w	r3, r3, #12
 8001960:	2b08      	cmp	r3, #8
 8001962:	d00d      	beq.n	8001980 <HAL_RCC_GetSysClockFreq+0x40>
 8001964:	2b08      	cmp	r3, #8
 8001966:	f200 80e1 	bhi.w	8001b2c <HAL_RCC_GetSysClockFreq+0x1ec>
 800196a:	2b00      	cmp	r3, #0
 800196c:	d002      	beq.n	8001974 <HAL_RCC_GetSysClockFreq+0x34>
 800196e:	2b04      	cmp	r3, #4
 8001970:	d003      	beq.n	800197a <HAL_RCC_GetSysClockFreq+0x3a>
 8001972:	e0db      	b.n	8001b2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001974:	4b73      	ldr	r3, [pc, #460]	@ (8001b44 <HAL_RCC_GetSysClockFreq+0x204>)
 8001976:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001978:	e0db      	b.n	8001b32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800197a:	4b73      	ldr	r3, [pc, #460]	@ (8001b48 <HAL_RCC_GetSysClockFreq+0x208>)
 800197c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800197e:	e0d8      	b.n	8001b32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001980:	4b6f      	ldr	r3, [pc, #444]	@ (8001b40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001988:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800198a:	4b6d      	ldr	r3, [pc, #436]	@ (8001b40 <HAL_RCC_GetSysClockFreq+0x200>)
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d063      	beq.n	8001a5e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001996:	4b6a      	ldr	r3, [pc, #424]	@ (8001b40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	099b      	lsrs	r3, r3, #6
 800199c:	2200      	movs	r2, #0
 800199e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80019a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80019aa:	2300      	movs	r3, #0
 80019ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80019ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80019b2:	4622      	mov	r2, r4
 80019b4:	462b      	mov	r3, r5
 80019b6:	f04f 0000 	mov.w	r0, #0
 80019ba:	f04f 0100 	mov.w	r1, #0
 80019be:	0159      	lsls	r1, r3, #5
 80019c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019c4:	0150      	lsls	r0, r2, #5
 80019c6:	4602      	mov	r2, r0
 80019c8:	460b      	mov	r3, r1
 80019ca:	4621      	mov	r1, r4
 80019cc:	1a51      	subs	r1, r2, r1
 80019ce:	6139      	str	r1, [r7, #16]
 80019d0:	4629      	mov	r1, r5
 80019d2:	eb63 0301 	sbc.w	r3, r3, r1
 80019d6:	617b      	str	r3, [r7, #20]
 80019d8:	f04f 0200 	mov.w	r2, #0
 80019dc:	f04f 0300 	mov.w	r3, #0
 80019e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80019e4:	4659      	mov	r1, fp
 80019e6:	018b      	lsls	r3, r1, #6
 80019e8:	4651      	mov	r1, sl
 80019ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019ee:	4651      	mov	r1, sl
 80019f0:	018a      	lsls	r2, r1, #6
 80019f2:	4651      	mov	r1, sl
 80019f4:	ebb2 0801 	subs.w	r8, r2, r1
 80019f8:	4659      	mov	r1, fp
 80019fa:	eb63 0901 	sbc.w	r9, r3, r1
 80019fe:	f04f 0200 	mov.w	r2, #0
 8001a02:	f04f 0300 	mov.w	r3, #0
 8001a06:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a0a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a0e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a12:	4690      	mov	r8, r2
 8001a14:	4699      	mov	r9, r3
 8001a16:	4623      	mov	r3, r4
 8001a18:	eb18 0303 	adds.w	r3, r8, r3
 8001a1c:	60bb      	str	r3, [r7, #8]
 8001a1e:	462b      	mov	r3, r5
 8001a20:	eb49 0303 	adc.w	r3, r9, r3
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	f04f 0200 	mov.w	r2, #0
 8001a2a:	f04f 0300 	mov.w	r3, #0
 8001a2e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a32:	4629      	mov	r1, r5
 8001a34:	024b      	lsls	r3, r1, #9
 8001a36:	4621      	mov	r1, r4
 8001a38:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a3c:	4621      	mov	r1, r4
 8001a3e:	024a      	lsls	r2, r1, #9
 8001a40:	4610      	mov	r0, r2
 8001a42:	4619      	mov	r1, r3
 8001a44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a46:	2200      	movs	r2, #0
 8001a48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001a50:	f7fe fc16 	bl	8000280 <__aeabi_uldivmod>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4613      	mov	r3, r2
 8001a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a5c:	e058      	b.n	8001b10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a5e:	4b38      	ldr	r3, [pc, #224]	@ (8001b40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	099b      	lsrs	r3, r3, #6
 8001a64:	2200      	movs	r2, #0
 8001a66:	4618      	mov	r0, r3
 8001a68:	4611      	mov	r1, r2
 8001a6a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a6e:	623b      	str	r3, [r7, #32]
 8001a70:	2300      	movs	r3, #0
 8001a72:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a74:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a78:	4642      	mov	r2, r8
 8001a7a:	464b      	mov	r3, r9
 8001a7c:	f04f 0000 	mov.w	r0, #0
 8001a80:	f04f 0100 	mov.w	r1, #0
 8001a84:	0159      	lsls	r1, r3, #5
 8001a86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a8a:	0150      	lsls	r0, r2, #5
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4641      	mov	r1, r8
 8001a92:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a96:	4649      	mov	r1, r9
 8001a98:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a9c:	f04f 0200 	mov.w	r2, #0
 8001aa0:	f04f 0300 	mov.w	r3, #0
 8001aa4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001aa8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001aac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001ab0:	ebb2 040a 	subs.w	r4, r2, sl
 8001ab4:	eb63 050b 	sbc.w	r5, r3, fp
 8001ab8:	f04f 0200 	mov.w	r2, #0
 8001abc:	f04f 0300 	mov.w	r3, #0
 8001ac0:	00eb      	lsls	r3, r5, #3
 8001ac2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ac6:	00e2      	lsls	r2, r4, #3
 8001ac8:	4614      	mov	r4, r2
 8001aca:	461d      	mov	r5, r3
 8001acc:	4643      	mov	r3, r8
 8001ace:	18e3      	adds	r3, r4, r3
 8001ad0:	603b      	str	r3, [r7, #0]
 8001ad2:	464b      	mov	r3, r9
 8001ad4:	eb45 0303 	adc.w	r3, r5, r3
 8001ad8:	607b      	str	r3, [r7, #4]
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	f04f 0300 	mov.w	r3, #0
 8001ae2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ae6:	4629      	mov	r1, r5
 8001ae8:	028b      	lsls	r3, r1, #10
 8001aea:	4621      	mov	r1, r4
 8001aec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001af0:	4621      	mov	r1, r4
 8001af2:	028a      	lsls	r2, r1, #10
 8001af4:	4610      	mov	r0, r2
 8001af6:	4619      	mov	r1, r3
 8001af8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001afa:	2200      	movs	r2, #0
 8001afc:	61bb      	str	r3, [r7, #24]
 8001afe:	61fa      	str	r2, [r7, #28]
 8001b00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b04:	f7fe fbbc 	bl	8000280 <__aeabi_uldivmod>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001b10:	4b0b      	ldr	r3, [pc, #44]	@ (8001b40 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	0c1b      	lsrs	r3, r3, #16
 8001b16:	f003 0303 	and.w	r3, r3, #3
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001b20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b28:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b2a:	e002      	b.n	8001b32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b2c:	4b05      	ldr	r3, [pc, #20]	@ (8001b44 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b2e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3750      	adds	r7, #80	@ 0x50
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b3e:	bf00      	nop
 8001b40:	40023800 	.word	0x40023800
 8001b44:	00f42400 	.word	0x00f42400
 8001b48:	007a1200 	.word	0x007a1200

08001b4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b50:	4b03      	ldr	r3, [pc, #12]	@ (8001b60 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b52:	681b      	ldr	r3, [r3, #0]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	20000000 	.word	0x20000000

08001b64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b68:	f7ff fff0 	bl	8001b4c <HAL_RCC_GetHCLKFreq>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	4b05      	ldr	r3, [pc, #20]	@ (8001b84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	0a9b      	lsrs	r3, r3, #10
 8001b74:	f003 0307 	and.w	r3, r3, #7
 8001b78:	4903      	ldr	r1, [pc, #12]	@ (8001b88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b7a:	5ccb      	ldrb	r3, [r1, r3]
 8001b7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40023800 	.word	0x40023800
 8001b88:	0800389c 	.word	0x0800389c

08001b8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b90:	f7ff ffdc 	bl	8001b4c <HAL_RCC_GetHCLKFreq>
 8001b94:	4602      	mov	r2, r0
 8001b96:	4b05      	ldr	r3, [pc, #20]	@ (8001bac <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	0b5b      	lsrs	r3, r3, #13
 8001b9c:	f003 0307 	and.w	r3, r3, #7
 8001ba0:	4903      	ldr	r1, [pc, #12]	@ (8001bb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ba2:	5ccb      	ldrb	r3, [r1, r3]
 8001ba4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40023800 	.word	0x40023800
 8001bb0:	0800389c 	.word	0x0800389c

08001bb4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e041      	b.n	8001c4a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d106      	bne.n	8001be0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f7fe fec4 	bl	8000968 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2202      	movs	r2, #2
 8001be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	3304      	adds	r3, #4
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4610      	mov	r0, r2
 8001bf4:	f000 f9a0 	bl	8001f38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2201      	movs	r2, #1
 8001c04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2201      	movs	r2, #1
 8001c24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2201      	movs	r2, #1
 8001c44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
	...

08001c54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d109      	bne.n	8001c78 <HAL_TIM_PWM_Start+0x24>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	bf14      	ite	ne
 8001c70:	2301      	movne	r3, #1
 8001c72:	2300      	moveq	r3, #0
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	e022      	b.n	8001cbe <HAL_TIM_PWM_Start+0x6a>
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	2b04      	cmp	r3, #4
 8001c7c:	d109      	bne.n	8001c92 <HAL_TIM_PWM_Start+0x3e>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	bf14      	ite	ne
 8001c8a:	2301      	movne	r3, #1
 8001c8c:	2300      	moveq	r3, #0
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	e015      	b.n	8001cbe <HAL_TIM_PWM_Start+0x6a>
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	2b08      	cmp	r3, #8
 8001c96:	d109      	bne.n	8001cac <HAL_TIM_PWM_Start+0x58>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	bf14      	ite	ne
 8001ca4:	2301      	movne	r3, #1
 8001ca6:	2300      	moveq	r3, #0
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	e008      	b.n	8001cbe <HAL_TIM_PWM_Start+0x6a>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	bf14      	ite	ne
 8001cb8:	2301      	movne	r3, #1
 8001cba:	2300      	moveq	r3, #0
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e068      	b.n	8001d98 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d104      	bne.n	8001cd6 <HAL_TIM_PWM_Start+0x82>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2202      	movs	r2, #2
 8001cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cd4:	e013      	b.n	8001cfe <HAL_TIM_PWM_Start+0xaa>
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	2b04      	cmp	r3, #4
 8001cda:	d104      	bne.n	8001ce6 <HAL_TIM_PWM_Start+0x92>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2202      	movs	r2, #2
 8001ce0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ce4:	e00b      	b.n	8001cfe <HAL_TIM_PWM_Start+0xaa>
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	2b08      	cmp	r3, #8
 8001cea:	d104      	bne.n	8001cf6 <HAL_TIM_PWM_Start+0xa2>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2202      	movs	r2, #2
 8001cf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001cf4:	e003      	b.n	8001cfe <HAL_TIM_PWM_Start+0xaa>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2202      	movs	r2, #2
 8001cfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2201      	movs	r2, #1
 8001d04:	6839      	ldr	r1, [r7, #0]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f000 fb28 	bl	800235c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a23      	ldr	r2, [pc, #140]	@ (8001da0 <HAL_TIM_PWM_Start+0x14c>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d107      	bne.n	8001d26 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001d24:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a1d      	ldr	r2, [pc, #116]	@ (8001da0 <HAL_TIM_PWM_Start+0x14c>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d018      	beq.n	8001d62 <HAL_TIM_PWM_Start+0x10e>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d38:	d013      	beq.n	8001d62 <HAL_TIM_PWM_Start+0x10e>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a19      	ldr	r2, [pc, #100]	@ (8001da4 <HAL_TIM_PWM_Start+0x150>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d00e      	beq.n	8001d62 <HAL_TIM_PWM_Start+0x10e>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a17      	ldr	r2, [pc, #92]	@ (8001da8 <HAL_TIM_PWM_Start+0x154>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d009      	beq.n	8001d62 <HAL_TIM_PWM_Start+0x10e>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a16      	ldr	r2, [pc, #88]	@ (8001dac <HAL_TIM_PWM_Start+0x158>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d004      	beq.n	8001d62 <HAL_TIM_PWM_Start+0x10e>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a14      	ldr	r2, [pc, #80]	@ (8001db0 <HAL_TIM_PWM_Start+0x15c>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d111      	bne.n	8001d86 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	f003 0307 	and.w	r3, r3, #7
 8001d6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2b06      	cmp	r3, #6
 8001d72:	d010      	beq.n	8001d96 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f042 0201 	orr.w	r2, r2, #1
 8001d82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d84:	e007      	b.n	8001d96 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f042 0201 	orr.w	r2, r2, #1
 8001d94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3710      	adds	r7, #16
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40010000 	.word	0x40010000
 8001da4:	40000400 	.word	0x40000400
 8001da8:	40000800 	.word	0x40000800
 8001dac:	40000c00 	.word	0x40000c00
 8001db0:	40014000 	.word	0x40014000

08001db4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d101      	bne.n	8001dd2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001dce:	2302      	movs	r3, #2
 8001dd0:	e0ae      	b.n	8001f30 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2b0c      	cmp	r3, #12
 8001dde:	f200 809f 	bhi.w	8001f20 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001de2:	a201      	add	r2, pc, #4	@ (adr r2, 8001de8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001de8:	08001e1d 	.word	0x08001e1d
 8001dec:	08001f21 	.word	0x08001f21
 8001df0:	08001f21 	.word	0x08001f21
 8001df4:	08001f21 	.word	0x08001f21
 8001df8:	08001e5d 	.word	0x08001e5d
 8001dfc:	08001f21 	.word	0x08001f21
 8001e00:	08001f21 	.word	0x08001f21
 8001e04:	08001f21 	.word	0x08001f21
 8001e08:	08001e9f 	.word	0x08001e9f
 8001e0c:	08001f21 	.word	0x08001f21
 8001e10:	08001f21 	.word	0x08001f21
 8001e14:	08001f21 	.word	0x08001f21
 8001e18:	08001edf 	.word	0x08001edf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	68b9      	ldr	r1, [r7, #8]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f000 f90e 	bl	8002044 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	699a      	ldr	r2, [r3, #24]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f042 0208 	orr.w	r2, r2, #8
 8001e36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	699a      	ldr	r2, [r3, #24]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f022 0204 	bic.w	r2, r2, #4
 8001e46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	6999      	ldr	r1, [r3, #24]
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	691a      	ldr	r2, [r3, #16]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	430a      	orrs	r2, r1
 8001e58:	619a      	str	r2, [r3, #24]
      break;
 8001e5a:	e064      	b.n	8001f26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68b9      	ldr	r1, [r7, #8]
 8001e62:	4618      	mov	r0, r3
 8001e64:	f000 f954 	bl	8002110 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	699a      	ldr	r2, [r3, #24]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	699a      	ldr	r2, [r3, #24]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6999      	ldr	r1, [r3, #24]
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	021a      	lsls	r2, r3, #8
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	619a      	str	r2, [r3, #24]
      break;
 8001e9c:	e043      	b.n	8001f26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68b9      	ldr	r1, [r7, #8]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f000 f99f 	bl	80021e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	69da      	ldr	r2, [r3, #28]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f042 0208 	orr.w	r2, r2, #8
 8001eb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	69da      	ldr	r2, [r3, #28]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f022 0204 	bic.w	r2, r2, #4
 8001ec8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	69d9      	ldr	r1, [r3, #28]
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	691a      	ldr	r2, [r3, #16]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	61da      	str	r2, [r3, #28]
      break;
 8001edc:	e023      	b.n	8001f26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68b9      	ldr	r1, [r7, #8]
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f000 f9e9 	bl	80022bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	69da      	ldr	r2, [r3, #28]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ef8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	69da      	ldr	r2, [r3, #28]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	69d9      	ldr	r1, [r3, #28]
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	691b      	ldr	r3, [r3, #16]
 8001f14:	021a      	lsls	r2, r3, #8
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	61da      	str	r2, [r3, #28]
      break;
 8001f1e:	e002      	b.n	8001f26 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	75fb      	strb	r3, [r7, #23]
      break;
 8001f24:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001f2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3718      	adds	r7, #24
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	4a37      	ldr	r2, [pc, #220]	@ (8002028 <TIM_Base_SetConfig+0xf0>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d00f      	beq.n	8001f70 <TIM_Base_SetConfig+0x38>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f56:	d00b      	beq.n	8001f70 <TIM_Base_SetConfig+0x38>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a34      	ldr	r2, [pc, #208]	@ (800202c <TIM_Base_SetConfig+0xf4>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d007      	beq.n	8001f70 <TIM_Base_SetConfig+0x38>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4a33      	ldr	r2, [pc, #204]	@ (8002030 <TIM_Base_SetConfig+0xf8>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d003      	beq.n	8001f70 <TIM_Base_SetConfig+0x38>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4a32      	ldr	r2, [pc, #200]	@ (8002034 <TIM_Base_SetConfig+0xfc>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d108      	bne.n	8001f82 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	68fa      	ldr	r2, [r7, #12]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a28      	ldr	r2, [pc, #160]	@ (8002028 <TIM_Base_SetConfig+0xf0>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d01b      	beq.n	8001fc2 <TIM_Base_SetConfig+0x8a>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f90:	d017      	beq.n	8001fc2 <TIM_Base_SetConfig+0x8a>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a25      	ldr	r2, [pc, #148]	@ (800202c <TIM_Base_SetConfig+0xf4>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d013      	beq.n	8001fc2 <TIM_Base_SetConfig+0x8a>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a24      	ldr	r2, [pc, #144]	@ (8002030 <TIM_Base_SetConfig+0xf8>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d00f      	beq.n	8001fc2 <TIM_Base_SetConfig+0x8a>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a23      	ldr	r2, [pc, #140]	@ (8002034 <TIM_Base_SetConfig+0xfc>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d00b      	beq.n	8001fc2 <TIM_Base_SetConfig+0x8a>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a22      	ldr	r2, [pc, #136]	@ (8002038 <TIM_Base_SetConfig+0x100>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d007      	beq.n	8001fc2 <TIM_Base_SetConfig+0x8a>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a21      	ldr	r2, [pc, #132]	@ (800203c <TIM_Base_SetConfig+0x104>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d003      	beq.n	8001fc2 <TIM_Base_SetConfig+0x8a>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a20      	ldr	r2, [pc, #128]	@ (8002040 <TIM_Base_SetConfig+0x108>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d108      	bne.n	8001fd4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	68fa      	ldr	r2, [r7, #12]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	689a      	ldr	r2, [r3, #8]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a0c      	ldr	r2, [pc, #48]	@ (8002028 <TIM_Base_SetConfig+0xf0>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d103      	bne.n	8002002 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	691a      	ldr	r2, [r3, #16]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f043 0204 	orr.w	r2, r3, #4
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2201      	movs	r2, #1
 8002012:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	68fa      	ldr	r2, [r7, #12]
 8002018:	601a      	str	r2, [r3, #0]
}
 800201a:	bf00      	nop
 800201c:	3714      	adds	r7, #20
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	40010000 	.word	0x40010000
 800202c:	40000400 	.word	0x40000400
 8002030:	40000800 	.word	0x40000800
 8002034:	40000c00 	.word	0x40000c00
 8002038:	40014000 	.word	0x40014000
 800203c:	40014400 	.word	0x40014400
 8002040:	40014800 	.word	0x40014800

08002044 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002044:	b480      	push	{r7}
 8002046:	b087      	sub	sp, #28
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a1b      	ldr	r3, [r3, #32]
 8002052:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6a1b      	ldr	r3, [r3, #32]
 8002058:	f023 0201 	bic.w	r2, r3, #1
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	699b      	ldr	r3, [r3, #24]
 800206a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002072:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f023 0303 	bic.w	r3, r3, #3
 800207a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	68fa      	ldr	r2, [r7, #12]
 8002082:	4313      	orrs	r3, r2
 8002084:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	f023 0302 	bic.w	r3, r3, #2
 800208c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	697a      	ldr	r2, [r7, #20]
 8002094:	4313      	orrs	r3, r2
 8002096:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4a1c      	ldr	r2, [pc, #112]	@ (800210c <TIM_OC1_SetConfig+0xc8>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d10c      	bne.n	80020ba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	f023 0308 	bic.w	r3, r3, #8
 80020a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	697a      	ldr	r2, [r7, #20]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	f023 0304 	bic.w	r3, r3, #4
 80020b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a13      	ldr	r2, [pc, #76]	@ (800210c <TIM_OC1_SetConfig+0xc8>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d111      	bne.n	80020e6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80020c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80020d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	695b      	ldr	r3, [r3, #20]
 80020d6:	693a      	ldr	r2, [r7, #16]
 80020d8:	4313      	orrs	r3, r2
 80020da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	699b      	ldr	r3, [r3, #24]
 80020e0:	693a      	ldr	r2, [r7, #16]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	693a      	ldr	r2, [r7, #16]
 80020ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685a      	ldr	r2, [r3, #4]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	697a      	ldr	r2, [r7, #20]
 80020fe:	621a      	str	r2, [r3, #32]
}
 8002100:	bf00      	nop
 8002102:	371c      	adds	r7, #28
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	40010000 	.word	0x40010000

08002110 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002110:	b480      	push	{r7}
 8002112:	b087      	sub	sp, #28
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a1b      	ldr	r3, [r3, #32]
 800211e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6a1b      	ldr	r3, [r3, #32]
 8002124:	f023 0210 	bic.w	r2, r3, #16
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800213e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002146:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	021b      	lsls	r3, r3, #8
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	4313      	orrs	r3, r2
 8002152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	f023 0320 	bic.w	r3, r3, #32
 800215a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	011b      	lsls	r3, r3, #4
 8002162:	697a      	ldr	r2, [r7, #20]
 8002164:	4313      	orrs	r3, r2
 8002166:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	4a1e      	ldr	r2, [pc, #120]	@ (80021e4 <TIM_OC2_SetConfig+0xd4>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d10d      	bne.n	800218c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002176:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	011b      	lsls	r3, r3, #4
 800217e:	697a      	ldr	r2, [r7, #20]
 8002180:	4313      	orrs	r3, r2
 8002182:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800218a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	4a15      	ldr	r2, [pc, #84]	@ (80021e4 <TIM_OC2_SetConfig+0xd4>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d113      	bne.n	80021bc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800219a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80021a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	695b      	ldr	r3, [r3, #20]
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	693a      	ldr	r2, [r7, #16]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	699b      	ldr	r3, [r3, #24]
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	68fa      	ldr	r2, [r7, #12]
 80021c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685a      	ldr	r2, [r3, #4]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	697a      	ldr	r2, [r7, #20]
 80021d4:	621a      	str	r2, [r3, #32]
}
 80021d6:	bf00      	nop
 80021d8:	371c      	adds	r7, #28
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	40010000 	.word	0x40010000

080021e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b087      	sub	sp, #28
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a1b      	ldr	r3, [r3, #32]
 80021f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a1b      	ldr	r3, [r3, #32]
 80021fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	69db      	ldr	r3, [r3, #28]
 800220e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002216:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f023 0303 	bic.w	r3, r3, #3
 800221e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	68fa      	ldr	r2, [r7, #12]
 8002226:	4313      	orrs	r3, r2
 8002228:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002230:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	021b      	lsls	r3, r3, #8
 8002238:	697a      	ldr	r2, [r7, #20]
 800223a:	4313      	orrs	r3, r2
 800223c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a1d      	ldr	r2, [pc, #116]	@ (80022b8 <TIM_OC3_SetConfig+0xd0>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d10d      	bne.n	8002262 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800224c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	68db      	ldr	r3, [r3, #12]
 8002252:	021b      	lsls	r3, r3, #8
 8002254:	697a      	ldr	r2, [r7, #20]
 8002256:	4313      	orrs	r3, r2
 8002258:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002260:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a14      	ldr	r2, [pc, #80]	@ (80022b8 <TIM_OC3_SetConfig+0xd0>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d113      	bne.n	8002292 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002270:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002278:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	695b      	ldr	r3, [r3, #20]
 800227e:	011b      	lsls	r3, r3, #4
 8002280:	693a      	ldr	r2, [r7, #16]
 8002282:	4313      	orrs	r3, r2
 8002284:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	699b      	ldr	r3, [r3, #24]
 800228a:	011b      	lsls	r3, r3, #4
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	4313      	orrs	r3, r2
 8002290:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	693a      	ldr	r2, [r7, #16]
 8002296:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	68fa      	ldr	r2, [r7, #12]
 800229c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	697a      	ldr	r2, [r7, #20]
 80022aa:	621a      	str	r2, [r3, #32]
}
 80022ac:	bf00      	nop
 80022ae:	371c      	adds	r7, #28
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr
 80022b8:	40010000 	.word	0x40010000

080022bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80022bc:	b480      	push	{r7}
 80022be:	b087      	sub	sp, #28
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a1b      	ldr	r3, [r3, #32]
 80022ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a1b      	ldr	r3, [r3, #32]
 80022d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	69db      	ldr	r3, [r3, #28]
 80022e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80022ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	021b      	lsls	r3, r3, #8
 80022fa:	68fa      	ldr	r2, [r7, #12]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002306:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	031b      	lsls	r3, r3, #12
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	4313      	orrs	r3, r2
 8002312:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4a10      	ldr	r2, [pc, #64]	@ (8002358 <TIM_OC4_SetConfig+0x9c>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d109      	bne.n	8002330 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002322:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	695b      	ldr	r3, [r3, #20]
 8002328:	019b      	lsls	r3, r3, #6
 800232a:	697a      	ldr	r2, [r7, #20]
 800232c:	4313      	orrs	r3, r2
 800232e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	697a      	ldr	r2, [r7, #20]
 8002334:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	68fa      	ldr	r2, [r7, #12]
 800233a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685a      	ldr	r2, [r3, #4]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	621a      	str	r2, [r3, #32]
}
 800234a:	bf00      	nop
 800234c:	371c      	adds	r7, #28
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	40010000 	.word	0x40010000

0800235c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800235c:	b480      	push	{r7}
 800235e:	b087      	sub	sp, #28
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	60b9      	str	r1, [r7, #8]
 8002366:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	f003 031f 	and.w	r3, r3, #31
 800236e:	2201      	movs	r2, #1
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6a1a      	ldr	r2, [r3, #32]
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	43db      	mvns	r3, r3
 800237e:	401a      	ands	r2, r3
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	6a1a      	ldr	r2, [r3, #32]
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	f003 031f 	and.w	r3, r3, #31
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	fa01 f303 	lsl.w	r3, r1, r3
 8002394:	431a      	orrs	r2, r3
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	621a      	str	r2, [r3, #32]
}
 800239a:	bf00      	nop
 800239c:	371c      	adds	r7, #28
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
	...

080023a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d101      	bne.n	80023c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80023bc:	2302      	movs	r3, #2
 80023be:	e050      	b.n	8002462 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2201      	movs	r2, #1
 80023c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2202      	movs	r2, #2
 80023cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	68fa      	ldr	r2, [r7, #12]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68fa      	ldr	r2, [r7, #12]
 80023f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002470 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d018      	beq.n	8002436 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800240c:	d013      	beq.n	8002436 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a18      	ldr	r2, [pc, #96]	@ (8002474 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d00e      	beq.n	8002436 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a16      	ldr	r2, [pc, #88]	@ (8002478 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d009      	beq.n	8002436 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a15      	ldr	r2, [pc, #84]	@ (800247c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d004      	beq.n	8002436 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a13      	ldr	r2, [pc, #76]	@ (8002480 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d10c      	bne.n	8002450 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800243c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	68ba      	ldr	r2, [r7, #8]
 8002444:	4313      	orrs	r3, r2
 8002446:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68ba      	ldr	r2, [r7, #8]
 800244e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	3714      	adds	r7, #20
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	40010000 	.word	0x40010000
 8002474:	40000400 	.word	0x40000400
 8002478:	40000800 	.word	0x40000800
 800247c:	40000c00 	.word	0x40000c00
 8002480:	40014000 	.word	0x40014000

08002484 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d101      	bne.n	8002496 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e042      	b.n	800251c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800249c:	b2db      	uxtb	r3, r3
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d106      	bne.n	80024b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7fe fab8 	bl	8000a20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2224      	movs	r2, #36	@ 0x24
 80024b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	68da      	ldr	r2, [r3, #12]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80024c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f000 f82b 	bl	8002524 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	691a      	ldr	r2, [r3, #16]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80024dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	695a      	ldr	r2, [r3, #20]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80024ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	68da      	ldr	r2, [r3, #12]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80024fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2220      	movs	r2, #32
 8002508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2220      	movs	r2, #32
 8002510:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002524:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002528:	b0c0      	sub	sp, #256	@ 0x100
 800252a:	af00      	add	r7, sp, #0
 800252c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	691b      	ldr	r3, [r3, #16]
 8002538:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800253c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002540:	68d9      	ldr	r1, [r3, #12]
 8002542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	ea40 0301 	orr.w	r3, r0, r1
 800254c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800254e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002552:	689a      	ldr	r2, [r3, #8]
 8002554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	431a      	orrs	r2, r3
 800255c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002560:	695b      	ldr	r3, [r3, #20]
 8002562:	431a      	orrs	r2, r3
 8002564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002568:	69db      	ldr	r3, [r3, #28]
 800256a:	4313      	orrs	r3, r2
 800256c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800257c:	f021 010c 	bic.w	r1, r1, #12
 8002580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800258a:	430b      	orrs	r3, r1
 800258c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800258e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	695b      	ldr	r3, [r3, #20]
 8002596:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800259a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800259e:	6999      	ldr	r1, [r3, #24]
 80025a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	ea40 0301 	orr.w	r3, r0, r1
 80025aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80025ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	4b8f      	ldr	r3, [pc, #572]	@ (80027f0 <UART_SetConfig+0x2cc>)
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d005      	beq.n	80025c4 <UART_SetConfig+0xa0>
 80025b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	4b8d      	ldr	r3, [pc, #564]	@ (80027f4 <UART_SetConfig+0x2d0>)
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d104      	bne.n	80025ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80025c4:	f7ff fae2 	bl	8001b8c <HAL_RCC_GetPCLK2Freq>
 80025c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80025cc:	e003      	b.n	80025d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80025ce:	f7ff fac9 	bl	8001b64 <HAL_RCC_GetPCLK1Freq>
 80025d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025da:	69db      	ldr	r3, [r3, #28]
 80025dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025e0:	f040 810c 	bne.w	80027fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80025e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025e8:	2200      	movs	r2, #0
 80025ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80025ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80025f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80025f6:	4622      	mov	r2, r4
 80025f8:	462b      	mov	r3, r5
 80025fa:	1891      	adds	r1, r2, r2
 80025fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80025fe:	415b      	adcs	r3, r3
 8002600:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002602:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002606:	4621      	mov	r1, r4
 8002608:	eb12 0801 	adds.w	r8, r2, r1
 800260c:	4629      	mov	r1, r5
 800260e:	eb43 0901 	adc.w	r9, r3, r1
 8002612:	f04f 0200 	mov.w	r2, #0
 8002616:	f04f 0300 	mov.w	r3, #0
 800261a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800261e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002622:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002626:	4690      	mov	r8, r2
 8002628:	4699      	mov	r9, r3
 800262a:	4623      	mov	r3, r4
 800262c:	eb18 0303 	adds.w	r3, r8, r3
 8002630:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002634:	462b      	mov	r3, r5
 8002636:	eb49 0303 	adc.w	r3, r9, r3
 800263a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800263e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800264a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800264e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002652:	460b      	mov	r3, r1
 8002654:	18db      	adds	r3, r3, r3
 8002656:	653b      	str	r3, [r7, #80]	@ 0x50
 8002658:	4613      	mov	r3, r2
 800265a:	eb42 0303 	adc.w	r3, r2, r3
 800265e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002660:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002664:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002668:	f7fd fe0a 	bl	8000280 <__aeabi_uldivmod>
 800266c:	4602      	mov	r2, r0
 800266e:	460b      	mov	r3, r1
 8002670:	4b61      	ldr	r3, [pc, #388]	@ (80027f8 <UART_SetConfig+0x2d4>)
 8002672:	fba3 2302 	umull	r2, r3, r3, r2
 8002676:	095b      	lsrs	r3, r3, #5
 8002678:	011c      	lsls	r4, r3, #4
 800267a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800267e:	2200      	movs	r2, #0
 8002680:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002684:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002688:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800268c:	4642      	mov	r2, r8
 800268e:	464b      	mov	r3, r9
 8002690:	1891      	adds	r1, r2, r2
 8002692:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002694:	415b      	adcs	r3, r3
 8002696:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002698:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800269c:	4641      	mov	r1, r8
 800269e:	eb12 0a01 	adds.w	sl, r2, r1
 80026a2:	4649      	mov	r1, r9
 80026a4:	eb43 0b01 	adc.w	fp, r3, r1
 80026a8:	f04f 0200 	mov.w	r2, #0
 80026ac:	f04f 0300 	mov.w	r3, #0
 80026b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80026b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80026b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80026bc:	4692      	mov	sl, r2
 80026be:	469b      	mov	fp, r3
 80026c0:	4643      	mov	r3, r8
 80026c2:	eb1a 0303 	adds.w	r3, sl, r3
 80026c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80026ca:	464b      	mov	r3, r9
 80026cc:	eb4b 0303 	adc.w	r3, fp, r3
 80026d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80026d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80026e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80026e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80026e8:	460b      	mov	r3, r1
 80026ea:	18db      	adds	r3, r3, r3
 80026ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80026ee:	4613      	mov	r3, r2
 80026f0:	eb42 0303 	adc.w	r3, r2, r3
 80026f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80026f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80026fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80026fe:	f7fd fdbf 	bl	8000280 <__aeabi_uldivmod>
 8002702:	4602      	mov	r2, r0
 8002704:	460b      	mov	r3, r1
 8002706:	4611      	mov	r1, r2
 8002708:	4b3b      	ldr	r3, [pc, #236]	@ (80027f8 <UART_SetConfig+0x2d4>)
 800270a:	fba3 2301 	umull	r2, r3, r3, r1
 800270e:	095b      	lsrs	r3, r3, #5
 8002710:	2264      	movs	r2, #100	@ 0x64
 8002712:	fb02 f303 	mul.w	r3, r2, r3
 8002716:	1acb      	subs	r3, r1, r3
 8002718:	00db      	lsls	r3, r3, #3
 800271a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800271e:	4b36      	ldr	r3, [pc, #216]	@ (80027f8 <UART_SetConfig+0x2d4>)
 8002720:	fba3 2302 	umull	r2, r3, r3, r2
 8002724:	095b      	lsrs	r3, r3, #5
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800272c:	441c      	add	r4, r3
 800272e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002732:	2200      	movs	r2, #0
 8002734:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002738:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800273c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002740:	4642      	mov	r2, r8
 8002742:	464b      	mov	r3, r9
 8002744:	1891      	adds	r1, r2, r2
 8002746:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002748:	415b      	adcs	r3, r3
 800274a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800274c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002750:	4641      	mov	r1, r8
 8002752:	1851      	adds	r1, r2, r1
 8002754:	6339      	str	r1, [r7, #48]	@ 0x30
 8002756:	4649      	mov	r1, r9
 8002758:	414b      	adcs	r3, r1
 800275a:	637b      	str	r3, [r7, #52]	@ 0x34
 800275c:	f04f 0200 	mov.w	r2, #0
 8002760:	f04f 0300 	mov.w	r3, #0
 8002764:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002768:	4659      	mov	r1, fp
 800276a:	00cb      	lsls	r3, r1, #3
 800276c:	4651      	mov	r1, sl
 800276e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002772:	4651      	mov	r1, sl
 8002774:	00ca      	lsls	r2, r1, #3
 8002776:	4610      	mov	r0, r2
 8002778:	4619      	mov	r1, r3
 800277a:	4603      	mov	r3, r0
 800277c:	4642      	mov	r2, r8
 800277e:	189b      	adds	r3, r3, r2
 8002780:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002784:	464b      	mov	r3, r9
 8002786:	460a      	mov	r2, r1
 8002788:	eb42 0303 	adc.w	r3, r2, r3
 800278c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800279c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80027a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80027a4:	460b      	mov	r3, r1
 80027a6:	18db      	adds	r3, r3, r3
 80027a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027aa:	4613      	mov	r3, r2
 80027ac:	eb42 0303 	adc.w	r3, r2, r3
 80027b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80027b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80027ba:	f7fd fd61 	bl	8000280 <__aeabi_uldivmod>
 80027be:	4602      	mov	r2, r0
 80027c0:	460b      	mov	r3, r1
 80027c2:	4b0d      	ldr	r3, [pc, #52]	@ (80027f8 <UART_SetConfig+0x2d4>)
 80027c4:	fba3 1302 	umull	r1, r3, r3, r2
 80027c8:	095b      	lsrs	r3, r3, #5
 80027ca:	2164      	movs	r1, #100	@ 0x64
 80027cc:	fb01 f303 	mul.w	r3, r1, r3
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	00db      	lsls	r3, r3, #3
 80027d4:	3332      	adds	r3, #50	@ 0x32
 80027d6:	4a08      	ldr	r2, [pc, #32]	@ (80027f8 <UART_SetConfig+0x2d4>)
 80027d8:	fba2 2303 	umull	r2, r3, r2, r3
 80027dc:	095b      	lsrs	r3, r3, #5
 80027de:	f003 0207 	and.w	r2, r3, #7
 80027e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4422      	add	r2, r4
 80027ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80027ec:	e106      	b.n	80029fc <UART_SetConfig+0x4d8>
 80027ee:	bf00      	nop
 80027f0:	40011000 	.word	0x40011000
 80027f4:	40011400 	.word	0x40011400
 80027f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002800:	2200      	movs	r2, #0
 8002802:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002806:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800280a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800280e:	4642      	mov	r2, r8
 8002810:	464b      	mov	r3, r9
 8002812:	1891      	adds	r1, r2, r2
 8002814:	6239      	str	r1, [r7, #32]
 8002816:	415b      	adcs	r3, r3
 8002818:	627b      	str	r3, [r7, #36]	@ 0x24
 800281a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800281e:	4641      	mov	r1, r8
 8002820:	1854      	adds	r4, r2, r1
 8002822:	4649      	mov	r1, r9
 8002824:	eb43 0501 	adc.w	r5, r3, r1
 8002828:	f04f 0200 	mov.w	r2, #0
 800282c:	f04f 0300 	mov.w	r3, #0
 8002830:	00eb      	lsls	r3, r5, #3
 8002832:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002836:	00e2      	lsls	r2, r4, #3
 8002838:	4614      	mov	r4, r2
 800283a:	461d      	mov	r5, r3
 800283c:	4643      	mov	r3, r8
 800283e:	18e3      	adds	r3, r4, r3
 8002840:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002844:	464b      	mov	r3, r9
 8002846:	eb45 0303 	adc.w	r3, r5, r3
 800284a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800284e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800285a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800285e:	f04f 0200 	mov.w	r2, #0
 8002862:	f04f 0300 	mov.w	r3, #0
 8002866:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800286a:	4629      	mov	r1, r5
 800286c:	008b      	lsls	r3, r1, #2
 800286e:	4621      	mov	r1, r4
 8002870:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002874:	4621      	mov	r1, r4
 8002876:	008a      	lsls	r2, r1, #2
 8002878:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800287c:	f7fd fd00 	bl	8000280 <__aeabi_uldivmod>
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	4b60      	ldr	r3, [pc, #384]	@ (8002a08 <UART_SetConfig+0x4e4>)
 8002886:	fba3 2302 	umull	r2, r3, r3, r2
 800288a:	095b      	lsrs	r3, r3, #5
 800288c:	011c      	lsls	r4, r3, #4
 800288e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002892:	2200      	movs	r2, #0
 8002894:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002898:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800289c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80028a0:	4642      	mov	r2, r8
 80028a2:	464b      	mov	r3, r9
 80028a4:	1891      	adds	r1, r2, r2
 80028a6:	61b9      	str	r1, [r7, #24]
 80028a8:	415b      	adcs	r3, r3
 80028aa:	61fb      	str	r3, [r7, #28]
 80028ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028b0:	4641      	mov	r1, r8
 80028b2:	1851      	adds	r1, r2, r1
 80028b4:	6139      	str	r1, [r7, #16]
 80028b6:	4649      	mov	r1, r9
 80028b8:	414b      	adcs	r3, r1
 80028ba:	617b      	str	r3, [r7, #20]
 80028bc:	f04f 0200 	mov.w	r2, #0
 80028c0:	f04f 0300 	mov.w	r3, #0
 80028c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028c8:	4659      	mov	r1, fp
 80028ca:	00cb      	lsls	r3, r1, #3
 80028cc:	4651      	mov	r1, sl
 80028ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028d2:	4651      	mov	r1, sl
 80028d4:	00ca      	lsls	r2, r1, #3
 80028d6:	4610      	mov	r0, r2
 80028d8:	4619      	mov	r1, r3
 80028da:	4603      	mov	r3, r0
 80028dc:	4642      	mov	r2, r8
 80028de:	189b      	adds	r3, r3, r2
 80028e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80028e4:	464b      	mov	r3, r9
 80028e6:	460a      	mov	r2, r1
 80028e8:	eb42 0303 	adc.w	r3, r2, r3
 80028ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80028f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80028fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80028fc:	f04f 0200 	mov.w	r2, #0
 8002900:	f04f 0300 	mov.w	r3, #0
 8002904:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002908:	4649      	mov	r1, r9
 800290a:	008b      	lsls	r3, r1, #2
 800290c:	4641      	mov	r1, r8
 800290e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002912:	4641      	mov	r1, r8
 8002914:	008a      	lsls	r2, r1, #2
 8002916:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800291a:	f7fd fcb1 	bl	8000280 <__aeabi_uldivmod>
 800291e:	4602      	mov	r2, r0
 8002920:	460b      	mov	r3, r1
 8002922:	4611      	mov	r1, r2
 8002924:	4b38      	ldr	r3, [pc, #224]	@ (8002a08 <UART_SetConfig+0x4e4>)
 8002926:	fba3 2301 	umull	r2, r3, r3, r1
 800292a:	095b      	lsrs	r3, r3, #5
 800292c:	2264      	movs	r2, #100	@ 0x64
 800292e:	fb02 f303 	mul.w	r3, r2, r3
 8002932:	1acb      	subs	r3, r1, r3
 8002934:	011b      	lsls	r3, r3, #4
 8002936:	3332      	adds	r3, #50	@ 0x32
 8002938:	4a33      	ldr	r2, [pc, #204]	@ (8002a08 <UART_SetConfig+0x4e4>)
 800293a:	fba2 2303 	umull	r2, r3, r2, r3
 800293e:	095b      	lsrs	r3, r3, #5
 8002940:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002944:	441c      	add	r4, r3
 8002946:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800294a:	2200      	movs	r2, #0
 800294c:	673b      	str	r3, [r7, #112]	@ 0x70
 800294e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002950:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002954:	4642      	mov	r2, r8
 8002956:	464b      	mov	r3, r9
 8002958:	1891      	adds	r1, r2, r2
 800295a:	60b9      	str	r1, [r7, #8]
 800295c:	415b      	adcs	r3, r3
 800295e:	60fb      	str	r3, [r7, #12]
 8002960:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002964:	4641      	mov	r1, r8
 8002966:	1851      	adds	r1, r2, r1
 8002968:	6039      	str	r1, [r7, #0]
 800296a:	4649      	mov	r1, r9
 800296c:	414b      	adcs	r3, r1
 800296e:	607b      	str	r3, [r7, #4]
 8002970:	f04f 0200 	mov.w	r2, #0
 8002974:	f04f 0300 	mov.w	r3, #0
 8002978:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800297c:	4659      	mov	r1, fp
 800297e:	00cb      	lsls	r3, r1, #3
 8002980:	4651      	mov	r1, sl
 8002982:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002986:	4651      	mov	r1, sl
 8002988:	00ca      	lsls	r2, r1, #3
 800298a:	4610      	mov	r0, r2
 800298c:	4619      	mov	r1, r3
 800298e:	4603      	mov	r3, r0
 8002990:	4642      	mov	r2, r8
 8002992:	189b      	adds	r3, r3, r2
 8002994:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002996:	464b      	mov	r3, r9
 8002998:	460a      	mov	r2, r1
 800299a:	eb42 0303 	adc.w	r3, r2, r3
 800299e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80029a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80029aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80029ac:	f04f 0200 	mov.w	r2, #0
 80029b0:	f04f 0300 	mov.w	r3, #0
 80029b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80029b8:	4649      	mov	r1, r9
 80029ba:	008b      	lsls	r3, r1, #2
 80029bc:	4641      	mov	r1, r8
 80029be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029c2:	4641      	mov	r1, r8
 80029c4:	008a      	lsls	r2, r1, #2
 80029c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80029ca:	f7fd fc59 	bl	8000280 <__aeabi_uldivmod>
 80029ce:	4602      	mov	r2, r0
 80029d0:	460b      	mov	r3, r1
 80029d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002a08 <UART_SetConfig+0x4e4>)
 80029d4:	fba3 1302 	umull	r1, r3, r3, r2
 80029d8:	095b      	lsrs	r3, r3, #5
 80029da:	2164      	movs	r1, #100	@ 0x64
 80029dc:	fb01 f303 	mul.w	r3, r1, r3
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	011b      	lsls	r3, r3, #4
 80029e4:	3332      	adds	r3, #50	@ 0x32
 80029e6:	4a08      	ldr	r2, [pc, #32]	@ (8002a08 <UART_SetConfig+0x4e4>)
 80029e8:	fba2 2303 	umull	r2, r3, r2, r3
 80029ec:	095b      	lsrs	r3, r3, #5
 80029ee:	f003 020f 	and.w	r2, r3, #15
 80029f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4422      	add	r2, r4
 80029fa:	609a      	str	r2, [r3, #8]
}
 80029fc:	bf00      	nop
 80029fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002a02:	46bd      	mov	sp, r7
 8002a04:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a08:	51eb851f 	.word	0x51eb851f

08002a0c <std>:
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	b510      	push	{r4, lr}
 8002a10:	4604      	mov	r4, r0
 8002a12:	e9c0 3300 	strd	r3, r3, [r0]
 8002a16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002a1a:	6083      	str	r3, [r0, #8]
 8002a1c:	8181      	strh	r1, [r0, #12]
 8002a1e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002a20:	81c2      	strh	r2, [r0, #14]
 8002a22:	6183      	str	r3, [r0, #24]
 8002a24:	4619      	mov	r1, r3
 8002a26:	2208      	movs	r2, #8
 8002a28:	305c      	adds	r0, #92	@ 0x5c
 8002a2a:	f000 f906 	bl	8002c3a <memset>
 8002a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a64 <std+0x58>)
 8002a30:	6263      	str	r3, [r4, #36]	@ 0x24
 8002a32:	4b0d      	ldr	r3, [pc, #52]	@ (8002a68 <std+0x5c>)
 8002a34:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002a36:	4b0d      	ldr	r3, [pc, #52]	@ (8002a6c <std+0x60>)
 8002a38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a70 <std+0x64>)
 8002a3c:	6323      	str	r3, [r4, #48]	@ 0x30
 8002a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a74 <std+0x68>)
 8002a40:	6224      	str	r4, [r4, #32]
 8002a42:	429c      	cmp	r4, r3
 8002a44:	d006      	beq.n	8002a54 <std+0x48>
 8002a46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002a4a:	4294      	cmp	r4, r2
 8002a4c:	d002      	beq.n	8002a54 <std+0x48>
 8002a4e:	33d0      	adds	r3, #208	@ 0xd0
 8002a50:	429c      	cmp	r4, r3
 8002a52:	d105      	bne.n	8002a60 <std+0x54>
 8002a54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002a58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a5c:	f000 b966 	b.w	8002d2c <__retarget_lock_init_recursive>
 8002a60:	bd10      	pop	{r4, pc}
 8002a62:	bf00      	nop
 8002a64:	08002bb5 	.word	0x08002bb5
 8002a68:	08002bd7 	.word	0x08002bd7
 8002a6c:	08002c0f 	.word	0x08002c0f
 8002a70:	08002c33 	.word	0x08002c33
 8002a74:	2000011c 	.word	0x2000011c

08002a78 <stdio_exit_handler>:
 8002a78:	4a02      	ldr	r2, [pc, #8]	@ (8002a84 <stdio_exit_handler+0xc>)
 8002a7a:	4903      	ldr	r1, [pc, #12]	@ (8002a88 <stdio_exit_handler+0x10>)
 8002a7c:	4803      	ldr	r0, [pc, #12]	@ (8002a8c <stdio_exit_handler+0x14>)
 8002a7e:	f000 b869 	b.w	8002b54 <_fwalk_sglue>
 8002a82:	bf00      	nop
 8002a84:	2000000c 	.word	0x2000000c
 8002a88:	080035c9 	.word	0x080035c9
 8002a8c:	2000001c 	.word	0x2000001c

08002a90 <cleanup_stdio>:
 8002a90:	6841      	ldr	r1, [r0, #4]
 8002a92:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac4 <cleanup_stdio+0x34>)
 8002a94:	4299      	cmp	r1, r3
 8002a96:	b510      	push	{r4, lr}
 8002a98:	4604      	mov	r4, r0
 8002a9a:	d001      	beq.n	8002aa0 <cleanup_stdio+0x10>
 8002a9c:	f000 fd94 	bl	80035c8 <_fflush_r>
 8002aa0:	68a1      	ldr	r1, [r4, #8]
 8002aa2:	4b09      	ldr	r3, [pc, #36]	@ (8002ac8 <cleanup_stdio+0x38>)
 8002aa4:	4299      	cmp	r1, r3
 8002aa6:	d002      	beq.n	8002aae <cleanup_stdio+0x1e>
 8002aa8:	4620      	mov	r0, r4
 8002aaa:	f000 fd8d 	bl	80035c8 <_fflush_r>
 8002aae:	68e1      	ldr	r1, [r4, #12]
 8002ab0:	4b06      	ldr	r3, [pc, #24]	@ (8002acc <cleanup_stdio+0x3c>)
 8002ab2:	4299      	cmp	r1, r3
 8002ab4:	d004      	beq.n	8002ac0 <cleanup_stdio+0x30>
 8002ab6:	4620      	mov	r0, r4
 8002ab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002abc:	f000 bd84 	b.w	80035c8 <_fflush_r>
 8002ac0:	bd10      	pop	{r4, pc}
 8002ac2:	bf00      	nop
 8002ac4:	2000011c 	.word	0x2000011c
 8002ac8:	20000184 	.word	0x20000184
 8002acc:	200001ec 	.word	0x200001ec

08002ad0 <global_stdio_init.part.0>:
 8002ad0:	b510      	push	{r4, lr}
 8002ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8002b00 <global_stdio_init.part.0+0x30>)
 8002ad4:	4c0b      	ldr	r4, [pc, #44]	@ (8002b04 <global_stdio_init.part.0+0x34>)
 8002ad6:	4a0c      	ldr	r2, [pc, #48]	@ (8002b08 <global_stdio_init.part.0+0x38>)
 8002ad8:	601a      	str	r2, [r3, #0]
 8002ada:	4620      	mov	r0, r4
 8002adc:	2200      	movs	r2, #0
 8002ade:	2104      	movs	r1, #4
 8002ae0:	f7ff ff94 	bl	8002a0c <std>
 8002ae4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002ae8:	2201      	movs	r2, #1
 8002aea:	2109      	movs	r1, #9
 8002aec:	f7ff ff8e 	bl	8002a0c <std>
 8002af0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002af4:	2202      	movs	r2, #2
 8002af6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002afa:	2112      	movs	r1, #18
 8002afc:	f7ff bf86 	b.w	8002a0c <std>
 8002b00:	20000254 	.word	0x20000254
 8002b04:	2000011c 	.word	0x2000011c
 8002b08:	08002a79 	.word	0x08002a79

08002b0c <__sfp_lock_acquire>:
 8002b0c:	4801      	ldr	r0, [pc, #4]	@ (8002b14 <__sfp_lock_acquire+0x8>)
 8002b0e:	f000 b90e 	b.w	8002d2e <__retarget_lock_acquire_recursive>
 8002b12:	bf00      	nop
 8002b14:	2000025d 	.word	0x2000025d

08002b18 <__sfp_lock_release>:
 8002b18:	4801      	ldr	r0, [pc, #4]	@ (8002b20 <__sfp_lock_release+0x8>)
 8002b1a:	f000 b909 	b.w	8002d30 <__retarget_lock_release_recursive>
 8002b1e:	bf00      	nop
 8002b20:	2000025d 	.word	0x2000025d

08002b24 <__sinit>:
 8002b24:	b510      	push	{r4, lr}
 8002b26:	4604      	mov	r4, r0
 8002b28:	f7ff fff0 	bl	8002b0c <__sfp_lock_acquire>
 8002b2c:	6a23      	ldr	r3, [r4, #32]
 8002b2e:	b11b      	cbz	r3, 8002b38 <__sinit+0x14>
 8002b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b34:	f7ff bff0 	b.w	8002b18 <__sfp_lock_release>
 8002b38:	4b04      	ldr	r3, [pc, #16]	@ (8002b4c <__sinit+0x28>)
 8002b3a:	6223      	str	r3, [r4, #32]
 8002b3c:	4b04      	ldr	r3, [pc, #16]	@ (8002b50 <__sinit+0x2c>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d1f5      	bne.n	8002b30 <__sinit+0xc>
 8002b44:	f7ff ffc4 	bl	8002ad0 <global_stdio_init.part.0>
 8002b48:	e7f2      	b.n	8002b30 <__sinit+0xc>
 8002b4a:	bf00      	nop
 8002b4c:	08002a91 	.word	0x08002a91
 8002b50:	20000254 	.word	0x20000254

08002b54 <_fwalk_sglue>:
 8002b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b58:	4607      	mov	r7, r0
 8002b5a:	4688      	mov	r8, r1
 8002b5c:	4614      	mov	r4, r2
 8002b5e:	2600      	movs	r6, #0
 8002b60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002b64:	f1b9 0901 	subs.w	r9, r9, #1
 8002b68:	d505      	bpl.n	8002b76 <_fwalk_sglue+0x22>
 8002b6a:	6824      	ldr	r4, [r4, #0]
 8002b6c:	2c00      	cmp	r4, #0
 8002b6e:	d1f7      	bne.n	8002b60 <_fwalk_sglue+0xc>
 8002b70:	4630      	mov	r0, r6
 8002b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b76:	89ab      	ldrh	r3, [r5, #12]
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d907      	bls.n	8002b8c <_fwalk_sglue+0x38>
 8002b7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002b80:	3301      	adds	r3, #1
 8002b82:	d003      	beq.n	8002b8c <_fwalk_sglue+0x38>
 8002b84:	4629      	mov	r1, r5
 8002b86:	4638      	mov	r0, r7
 8002b88:	47c0      	blx	r8
 8002b8a:	4306      	orrs	r6, r0
 8002b8c:	3568      	adds	r5, #104	@ 0x68
 8002b8e:	e7e9      	b.n	8002b64 <_fwalk_sglue+0x10>

08002b90 <iprintf>:
 8002b90:	b40f      	push	{r0, r1, r2, r3}
 8002b92:	b507      	push	{r0, r1, r2, lr}
 8002b94:	4906      	ldr	r1, [pc, #24]	@ (8002bb0 <iprintf+0x20>)
 8002b96:	ab04      	add	r3, sp, #16
 8002b98:	6808      	ldr	r0, [r1, #0]
 8002b9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002b9e:	6881      	ldr	r1, [r0, #8]
 8002ba0:	9301      	str	r3, [sp, #4]
 8002ba2:	f000 f9e9 	bl	8002f78 <_vfiprintf_r>
 8002ba6:	b003      	add	sp, #12
 8002ba8:	f85d eb04 	ldr.w	lr, [sp], #4
 8002bac:	b004      	add	sp, #16
 8002bae:	4770      	bx	lr
 8002bb0:	20000018 	.word	0x20000018

08002bb4 <__sread>:
 8002bb4:	b510      	push	{r4, lr}
 8002bb6:	460c      	mov	r4, r1
 8002bb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002bbc:	f000 f868 	bl	8002c90 <_read_r>
 8002bc0:	2800      	cmp	r0, #0
 8002bc2:	bfab      	itete	ge
 8002bc4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002bc6:	89a3      	ldrhlt	r3, [r4, #12]
 8002bc8:	181b      	addge	r3, r3, r0
 8002bca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002bce:	bfac      	ite	ge
 8002bd0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002bd2:	81a3      	strhlt	r3, [r4, #12]
 8002bd4:	bd10      	pop	{r4, pc}

08002bd6 <__swrite>:
 8002bd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002bda:	461f      	mov	r7, r3
 8002bdc:	898b      	ldrh	r3, [r1, #12]
 8002bde:	05db      	lsls	r3, r3, #23
 8002be0:	4605      	mov	r5, r0
 8002be2:	460c      	mov	r4, r1
 8002be4:	4616      	mov	r6, r2
 8002be6:	d505      	bpl.n	8002bf4 <__swrite+0x1e>
 8002be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002bec:	2302      	movs	r3, #2
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f000 f83c 	bl	8002c6c <_lseek_r>
 8002bf4:	89a3      	ldrh	r3, [r4, #12]
 8002bf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002bfa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002bfe:	81a3      	strh	r3, [r4, #12]
 8002c00:	4632      	mov	r2, r6
 8002c02:	463b      	mov	r3, r7
 8002c04:	4628      	mov	r0, r5
 8002c06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c0a:	f000 b853 	b.w	8002cb4 <_write_r>

08002c0e <__sseek>:
 8002c0e:	b510      	push	{r4, lr}
 8002c10:	460c      	mov	r4, r1
 8002c12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c16:	f000 f829 	bl	8002c6c <_lseek_r>
 8002c1a:	1c43      	adds	r3, r0, #1
 8002c1c:	89a3      	ldrh	r3, [r4, #12]
 8002c1e:	bf15      	itete	ne
 8002c20:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002c22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002c26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002c2a:	81a3      	strheq	r3, [r4, #12]
 8002c2c:	bf18      	it	ne
 8002c2e:	81a3      	strhne	r3, [r4, #12]
 8002c30:	bd10      	pop	{r4, pc}

08002c32 <__sclose>:
 8002c32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c36:	f000 b809 	b.w	8002c4c <_close_r>

08002c3a <memset>:
 8002c3a:	4402      	add	r2, r0
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d100      	bne.n	8002c44 <memset+0xa>
 8002c42:	4770      	bx	lr
 8002c44:	f803 1b01 	strb.w	r1, [r3], #1
 8002c48:	e7f9      	b.n	8002c3e <memset+0x4>
	...

08002c4c <_close_r>:
 8002c4c:	b538      	push	{r3, r4, r5, lr}
 8002c4e:	4d06      	ldr	r5, [pc, #24]	@ (8002c68 <_close_r+0x1c>)
 8002c50:	2300      	movs	r3, #0
 8002c52:	4604      	mov	r4, r0
 8002c54:	4608      	mov	r0, r1
 8002c56:	602b      	str	r3, [r5, #0]
 8002c58:	f7fd ff92 	bl	8000b80 <_close>
 8002c5c:	1c43      	adds	r3, r0, #1
 8002c5e:	d102      	bne.n	8002c66 <_close_r+0x1a>
 8002c60:	682b      	ldr	r3, [r5, #0]
 8002c62:	b103      	cbz	r3, 8002c66 <_close_r+0x1a>
 8002c64:	6023      	str	r3, [r4, #0]
 8002c66:	bd38      	pop	{r3, r4, r5, pc}
 8002c68:	20000258 	.word	0x20000258

08002c6c <_lseek_r>:
 8002c6c:	b538      	push	{r3, r4, r5, lr}
 8002c6e:	4d07      	ldr	r5, [pc, #28]	@ (8002c8c <_lseek_r+0x20>)
 8002c70:	4604      	mov	r4, r0
 8002c72:	4608      	mov	r0, r1
 8002c74:	4611      	mov	r1, r2
 8002c76:	2200      	movs	r2, #0
 8002c78:	602a      	str	r2, [r5, #0]
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	f7fd ffa7 	bl	8000bce <_lseek>
 8002c80:	1c43      	adds	r3, r0, #1
 8002c82:	d102      	bne.n	8002c8a <_lseek_r+0x1e>
 8002c84:	682b      	ldr	r3, [r5, #0]
 8002c86:	b103      	cbz	r3, 8002c8a <_lseek_r+0x1e>
 8002c88:	6023      	str	r3, [r4, #0]
 8002c8a:	bd38      	pop	{r3, r4, r5, pc}
 8002c8c:	20000258 	.word	0x20000258

08002c90 <_read_r>:
 8002c90:	b538      	push	{r3, r4, r5, lr}
 8002c92:	4d07      	ldr	r5, [pc, #28]	@ (8002cb0 <_read_r+0x20>)
 8002c94:	4604      	mov	r4, r0
 8002c96:	4608      	mov	r0, r1
 8002c98:	4611      	mov	r1, r2
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	602a      	str	r2, [r5, #0]
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	f7fd ff35 	bl	8000b0e <_read>
 8002ca4:	1c43      	adds	r3, r0, #1
 8002ca6:	d102      	bne.n	8002cae <_read_r+0x1e>
 8002ca8:	682b      	ldr	r3, [r5, #0]
 8002caa:	b103      	cbz	r3, 8002cae <_read_r+0x1e>
 8002cac:	6023      	str	r3, [r4, #0]
 8002cae:	bd38      	pop	{r3, r4, r5, pc}
 8002cb0:	20000258 	.word	0x20000258

08002cb4 <_write_r>:
 8002cb4:	b538      	push	{r3, r4, r5, lr}
 8002cb6:	4d07      	ldr	r5, [pc, #28]	@ (8002cd4 <_write_r+0x20>)
 8002cb8:	4604      	mov	r4, r0
 8002cba:	4608      	mov	r0, r1
 8002cbc:	4611      	mov	r1, r2
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	602a      	str	r2, [r5, #0]
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	f7fd ff40 	bl	8000b48 <_write>
 8002cc8:	1c43      	adds	r3, r0, #1
 8002cca:	d102      	bne.n	8002cd2 <_write_r+0x1e>
 8002ccc:	682b      	ldr	r3, [r5, #0]
 8002cce:	b103      	cbz	r3, 8002cd2 <_write_r+0x1e>
 8002cd0:	6023      	str	r3, [r4, #0]
 8002cd2:	bd38      	pop	{r3, r4, r5, pc}
 8002cd4:	20000258 	.word	0x20000258

08002cd8 <__errno>:
 8002cd8:	4b01      	ldr	r3, [pc, #4]	@ (8002ce0 <__errno+0x8>)
 8002cda:	6818      	ldr	r0, [r3, #0]
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	20000018 	.word	0x20000018

08002ce4 <__libc_init_array>:
 8002ce4:	b570      	push	{r4, r5, r6, lr}
 8002ce6:	4d0d      	ldr	r5, [pc, #52]	@ (8002d1c <__libc_init_array+0x38>)
 8002ce8:	4c0d      	ldr	r4, [pc, #52]	@ (8002d20 <__libc_init_array+0x3c>)
 8002cea:	1b64      	subs	r4, r4, r5
 8002cec:	10a4      	asrs	r4, r4, #2
 8002cee:	2600      	movs	r6, #0
 8002cf0:	42a6      	cmp	r6, r4
 8002cf2:	d109      	bne.n	8002d08 <__libc_init_array+0x24>
 8002cf4:	4d0b      	ldr	r5, [pc, #44]	@ (8002d24 <__libc_init_array+0x40>)
 8002cf6:	4c0c      	ldr	r4, [pc, #48]	@ (8002d28 <__libc_init_array+0x44>)
 8002cf8:	f000 fdb6 	bl	8003868 <_init>
 8002cfc:	1b64      	subs	r4, r4, r5
 8002cfe:	10a4      	asrs	r4, r4, #2
 8002d00:	2600      	movs	r6, #0
 8002d02:	42a6      	cmp	r6, r4
 8002d04:	d105      	bne.n	8002d12 <__libc_init_array+0x2e>
 8002d06:	bd70      	pop	{r4, r5, r6, pc}
 8002d08:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d0c:	4798      	blx	r3
 8002d0e:	3601      	adds	r6, #1
 8002d10:	e7ee      	b.n	8002cf0 <__libc_init_array+0xc>
 8002d12:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d16:	4798      	blx	r3
 8002d18:	3601      	adds	r6, #1
 8002d1a:	e7f2      	b.n	8002d02 <__libc_init_array+0x1e>
 8002d1c:	080038e0 	.word	0x080038e0
 8002d20:	080038e0 	.word	0x080038e0
 8002d24:	080038e0 	.word	0x080038e0
 8002d28:	080038e4 	.word	0x080038e4

08002d2c <__retarget_lock_init_recursive>:
 8002d2c:	4770      	bx	lr

08002d2e <__retarget_lock_acquire_recursive>:
 8002d2e:	4770      	bx	lr

08002d30 <__retarget_lock_release_recursive>:
 8002d30:	4770      	bx	lr
	...

08002d34 <_free_r>:
 8002d34:	b538      	push	{r3, r4, r5, lr}
 8002d36:	4605      	mov	r5, r0
 8002d38:	2900      	cmp	r1, #0
 8002d3a:	d041      	beq.n	8002dc0 <_free_r+0x8c>
 8002d3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d40:	1f0c      	subs	r4, r1, #4
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	bfb8      	it	lt
 8002d46:	18e4      	addlt	r4, r4, r3
 8002d48:	f000 f8e0 	bl	8002f0c <__malloc_lock>
 8002d4c:	4a1d      	ldr	r2, [pc, #116]	@ (8002dc4 <_free_r+0x90>)
 8002d4e:	6813      	ldr	r3, [r2, #0]
 8002d50:	b933      	cbnz	r3, 8002d60 <_free_r+0x2c>
 8002d52:	6063      	str	r3, [r4, #4]
 8002d54:	6014      	str	r4, [r2, #0]
 8002d56:	4628      	mov	r0, r5
 8002d58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d5c:	f000 b8dc 	b.w	8002f18 <__malloc_unlock>
 8002d60:	42a3      	cmp	r3, r4
 8002d62:	d908      	bls.n	8002d76 <_free_r+0x42>
 8002d64:	6820      	ldr	r0, [r4, #0]
 8002d66:	1821      	adds	r1, r4, r0
 8002d68:	428b      	cmp	r3, r1
 8002d6a:	bf01      	itttt	eq
 8002d6c:	6819      	ldreq	r1, [r3, #0]
 8002d6e:	685b      	ldreq	r3, [r3, #4]
 8002d70:	1809      	addeq	r1, r1, r0
 8002d72:	6021      	streq	r1, [r4, #0]
 8002d74:	e7ed      	b.n	8002d52 <_free_r+0x1e>
 8002d76:	461a      	mov	r2, r3
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	b10b      	cbz	r3, 8002d80 <_free_r+0x4c>
 8002d7c:	42a3      	cmp	r3, r4
 8002d7e:	d9fa      	bls.n	8002d76 <_free_r+0x42>
 8002d80:	6811      	ldr	r1, [r2, #0]
 8002d82:	1850      	adds	r0, r2, r1
 8002d84:	42a0      	cmp	r0, r4
 8002d86:	d10b      	bne.n	8002da0 <_free_r+0x6c>
 8002d88:	6820      	ldr	r0, [r4, #0]
 8002d8a:	4401      	add	r1, r0
 8002d8c:	1850      	adds	r0, r2, r1
 8002d8e:	4283      	cmp	r3, r0
 8002d90:	6011      	str	r1, [r2, #0]
 8002d92:	d1e0      	bne.n	8002d56 <_free_r+0x22>
 8002d94:	6818      	ldr	r0, [r3, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	6053      	str	r3, [r2, #4]
 8002d9a:	4408      	add	r0, r1
 8002d9c:	6010      	str	r0, [r2, #0]
 8002d9e:	e7da      	b.n	8002d56 <_free_r+0x22>
 8002da0:	d902      	bls.n	8002da8 <_free_r+0x74>
 8002da2:	230c      	movs	r3, #12
 8002da4:	602b      	str	r3, [r5, #0]
 8002da6:	e7d6      	b.n	8002d56 <_free_r+0x22>
 8002da8:	6820      	ldr	r0, [r4, #0]
 8002daa:	1821      	adds	r1, r4, r0
 8002dac:	428b      	cmp	r3, r1
 8002dae:	bf04      	itt	eq
 8002db0:	6819      	ldreq	r1, [r3, #0]
 8002db2:	685b      	ldreq	r3, [r3, #4]
 8002db4:	6063      	str	r3, [r4, #4]
 8002db6:	bf04      	itt	eq
 8002db8:	1809      	addeq	r1, r1, r0
 8002dba:	6021      	streq	r1, [r4, #0]
 8002dbc:	6054      	str	r4, [r2, #4]
 8002dbe:	e7ca      	b.n	8002d56 <_free_r+0x22>
 8002dc0:	bd38      	pop	{r3, r4, r5, pc}
 8002dc2:	bf00      	nop
 8002dc4:	20000264 	.word	0x20000264

08002dc8 <sbrk_aligned>:
 8002dc8:	b570      	push	{r4, r5, r6, lr}
 8002dca:	4e0f      	ldr	r6, [pc, #60]	@ (8002e08 <sbrk_aligned+0x40>)
 8002dcc:	460c      	mov	r4, r1
 8002dce:	6831      	ldr	r1, [r6, #0]
 8002dd0:	4605      	mov	r5, r0
 8002dd2:	b911      	cbnz	r1, 8002dda <sbrk_aligned+0x12>
 8002dd4:	f000 fcb4 	bl	8003740 <_sbrk_r>
 8002dd8:	6030      	str	r0, [r6, #0]
 8002dda:	4621      	mov	r1, r4
 8002ddc:	4628      	mov	r0, r5
 8002dde:	f000 fcaf 	bl	8003740 <_sbrk_r>
 8002de2:	1c43      	adds	r3, r0, #1
 8002de4:	d103      	bne.n	8002dee <sbrk_aligned+0x26>
 8002de6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002dea:	4620      	mov	r0, r4
 8002dec:	bd70      	pop	{r4, r5, r6, pc}
 8002dee:	1cc4      	adds	r4, r0, #3
 8002df0:	f024 0403 	bic.w	r4, r4, #3
 8002df4:	42a0      	cmp	r0, r4
 8002df6:	d0f8      	beq.n	8002dea <sbrk_aligned+0x22>
 8002df8:	1a21      	subs	r1, r4, r0
 8002dfa:	4628      	mov	r0, r5
 8002dfc:	f000 fca0 	bl	8003740 <_sbrk_r>
 8002e00:	3001      	adds	r0, #1
 8002e02:	d1f2      	bne.n	8002dea <sbrk_aligned+0x22>
 8002e04:	e7ef      	b.n	8002de6 <sbrk_aligned+0x1e>
 8002e06:	bf00      	nop
 8002e08:	20000260 	.word	0x20000260

08002e0c <_malloc_r>:
 8002e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e10:	1ccd      	adds	r5, r1, #3
 8002e12:	f025 0503 	bic.w	r5, r5, #3
 8002e16:	3508      	adds	r5, #8
 8002e18:	2d0c      	cmp	r5, #12
 8002e1a:	bf38      	it	cc
 8002e1c:	250c      	movcc	r5, #12
 8002e1e:	2d00      	cmp	r5, #0
 8002e20:	4606      	mov	r6, r0
 8002e22:	db01      	blt.n	8002e28 <_malloc_r+0x1c>
 8002e24:	42a9      	cmp	r1, r5
 8002e26:	d904      	bls.n	8002e32 <_malloc_r+0x26>
 8002e28:	230c      	movs	r3, #12
 8002e2a:	6033      	str	r3, [r6, #0]
 8002e2c:	2000      	movs	r0, #0
 8002e2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002f08 <_malloc_r+0xfc>
 8002e36:	f000 f869 	bl	8002f0c <__malloc_lock>
 8002e3a:	f8d8 3000 	ldr.w	r3, [r8]
 8002e3e:	461c      	mov	r4, r3
 8002e40:	bb44      	cbnz	r4, 8002e94 <_malloc_r+0x88>
 8002e42:	4629      	mov	r1, r5
 8002e44:	4630      	mov	r0, r6
 8002e46:	f7ff ffbf 	bl	8002dc8 <sbrk_aligned>
 8002e4a:	1c43      	adds	r3, r0, #1
 8002e4c:	4604      	mov	r4, r0
 8002e4e:	d158      	bne.n	8002f02 <_malloc_r+0xf6>
 8002e50:	f8d8 4000 	ldr.w	r4, [r8]
 8002e54:	4627      	mov	r7, r4
 8002e56:	2f00      	cmp	r7, #0
 8002e58:	d143      	bne.n	8002ee2 <_malloc_r+0xd6>
 8002e5a:	2c00      	cmp	r4, #0
 8002e5c:	d04b      	beq.n	8002ef6 <_malloc_r+0xea>
 8002e5e:	6823      	ldr	r3, [r4, #0]
 8002e60:	4639      	mov	r1, r7
 8002e62:	4630      	mov	r0, r6
 8002e64:	eb04 0903 	add.w	r9, r4, r3
 8002e68:	f000 fc6a 	bl	8003740 <_sbrk_r>
 8002e6c:	4581      	cmp	r9, r0
 8002e6e:	d142      	bne.n	8002ef6 <_malloc_r+0xea>
 8002e70:	6821      	ldr	r1, [r4, #0]
 8002e72:	1a6d      	subs	r5, r5, r1
 8002e74:	4629      	mov	r1, r5
 8002e76:	4630      	mov	r0, r6
 8002e78:	f7ff ffa6 	bl	8002dc8 <sbrk_aligned>
 8002e7c:	3001      	adds	r0, #1
 8002e7e:	d03a      	beq.n	8002ef6 <_malloc_r+0xea>
 8002e80:	6823      	ldr	r3, [r4, #0]
 8002e82:	442b      	add	r3, r5
 8002e84:	6023      	str	r3, [r4, #0]
 8002e86:	f8d8 3000 	ldr.w	r3, [r8]
 8002e8a:	685a      	ldr	r2, [r3, #4]
 8002e8c:	bb62      	cbnz	r2, 8002ee8 <_malloc_r+0xdc>
 8002e8e:	f8c8 7000 	str.w	r7, [r8]
 8002e92:	e00f      	b.n	8002eb4 <_malloc_r+0xa8>
 8002e94:	6822      	ldr	r2, [r4, #0]
 8002e96:	1b52      	subs	r2, r2, r5
 8002e98:	d420      	bmi.n	8002edc <_malloc_r+0xd0>
 8002e9a:	2a0b      	cmp	r2, #11
 8002e9c:	d917      	bls.n	8002ece <_malloc_r+0xc2>
 8002e9e:	1961      	adds	r1, r4, r5
 8002ea0:	42a3      	cmp	r3, r4
 8002ea2:	6025      	str	r5, [r4, #0]
 8002ea4:	bf18      	it	ne
 8002ea6:	6059      	strne	r1, [r3, #4]
 8002ea8:	6863      	ldr	r3, [r4, #4]
 8002eaa:	bf08      	it	eq
 8002eac:	f8c8 1000 	streq.w	r1, [r8]
 8002eb0:	5162      	str	r2, [r4, r5]
 8002eb2:	604b      	str	r3, [r1, #4]
 8002eb4:	4630      	mov	r0, r6
 8002eb6:	f000 f82f 	bl	8002f18 <__malloc_unlock>
 8002eba:	f104 000b 	add.w	r0, r4, #11
 8002ebe:	1d23      	adds	r3, r4, #4
 8002ec0:	f020 0007 	bic.w	r0, r0, #7
 8002ec4:	1ac2      	subs	r2, r0, r3
 8002ec6:	bf1c      	itt	ne
 8002ec8:	1a1b      	subne	r3, r3, r0
 8002eca:	50a3      	strne	r3, [r4, r2]
 8002ecc:	e7af      	b.n	8002e2e <_malloc_r+0x22>
 8002ece:	6862      	ldr	r2, [r4, #4]
 8002ed0:	42a3      	cmp	r3, r4
 8002ed2:	bf0c      	ite	eq
 8002ed4:	f8c8 2000 	streq.w	r2, [r8]
 8002ed8:	605a      	strne	r2, [r3, #4]
 8002eda:	e7eb      	b.n	8002eb4 <_malloc_r+0xa8>
 8002edc:	4623      	mov	r3, r4
 8002ede:	6864      	ldr	r4, [r4, #4]
 8002ee0:	e7ae      	b.n	8002e40 <_malloc_r+0x34>
 8002ee2:	463c      	mov	r4, r7
 8002ee4:	687f      	ldr	r7, [r7, #4]
 8002ee6:	e7b6      	b.n	8002e56 <_malloc_r+0x4a>
 8002ee8:	461a      	mov	r2, r3
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	42a3      	cmp	r3, r4
 8002eee:	d1fb      	bne.n	8002ee8 <_malloc_r+0xdc>
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	6053      	str	r3, [r2, #4]
 8002ef4:	e7de      	b.n	8002eb4 <_malloc_r+0xa8>
 8002ef6:	230c      	movs	r3, #12
 8002ef8:	6033      	str	r3, [r6, #0]
 8002efa:	4630      	mov	r0, r6
 8002efc:	f000 f80c 	bl	8002f18 <__malloc_unlock>
 8002f00:	e794      	b.n	8002e2c <_malloc_r+0x20>
 8002f02:	6005      	str	r5, [r0, #0]
 8002f04:	e7d6      	b.n	8002eb4 <_malloc_r+0xa8>
 8002f06:	bf00      	nop
 8002f08:	20000264 	.word	0x20000264

08002f0c <__malloc_lock>:
 8002f0c:	4801      	ldr	r0, [pc, #4]	@ (8002f14 <__malloc_lock+0x8>)
 8002f0e:	f7ff bf0e 	b.w	8002d2e <__retarget_lock_acquire_recursive>
 8002f12:	bf00      	nop
 8002f14:	2000025c 	.word	0x2000025c

08002f18 <__malloc_unlock>:
 8002f18:	4801      	ldr	r0, [pc, #4]	@ (8002f20 <__malloc_unlock+0x8>)
 8002f1a:	f7ff bf09 	b.w	8002d30 <__retarget_lock_release_recursive>
 8002f1e:	bf00      	nop
 8002f20:	2000025c 	.word	0x2000025c

08002f24 <__sfputc_r>:
 8002f24:	6893      	ldr	r3, [r2, #8]
 8002f26:	3b01      	subs	r3, #1
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	b410      	push	{r4}
 8002f2c:	6093      	str	r3, [r2, #8]
 8002f2e:	da08      	bge.n	8002f42 <__sfputc_r+0x1e>
 8002f30:	6994      	ldr	r4, [r2, #24]
 8002f32:	42a3      	cmp	r3, r4
 8002f34:	db01      	blt.n	8002f3a <__sfputc_r+0x16>
 8002f36:	290a      	cmp	r1, #10
 8002f38:	d103      	bne.n	8002f42 <__sfputc_r+0x1e>
 8002f3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f3e:	f000 bb6b 	b.w	8003618 <__swbuf_r>
 8002f42:	6813      	ldr	r3, [r2, #0]
 8002f44:	1c58      	adds	r0, r3, #1
 8002f46:	6010      	str	r0, [r2, #0]
 8002f48:	7019      	strb	r1, [r3, #0]
 8002f4a:	4608      	mov	r0, r1
 8002f4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f50:	4770      	bx	lr

08002f52 <__sfputs_r>:
 8002f52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f54:	4606      	mov	r6, r0
 8002f56:	460f      	mov	r7, r1
 8002f58:	4614      	mov	r4, r2
 8002f5a:	18d5      	adds	r5, r2, r3
 8002f5c:	42ac      	cmp	r4, r5
 8002f5e:	d101      	bne.n	8002f64 <__sfputs_r+0x12>
 8002f60:	2000      	movs	r0, #0
 8002f62:	e007      	b.n	8002f74 <__sfputs_r+0x22>
 8002f64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f68:	463a      	mov	r2, r7
 8002f6a:	4630      	mov	r0, r6
 8002f6c:	f7ff ffda 	bl	8002f24 <__sfputc_r>
 8002f70:	1c43      	adds	r3, r0, #1
 8002f72:	d1f3      	bne.n	8002f5c <__sfputs_r+0xa>
 8002f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002f78 <_vfiprintf_r>:
 8002f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f7c:	460d      	mov	r5, r1
 8002f7e:	b09d      	sub	sp, #116	@ 0x74
 8002f80:	4614      	mov	r4, r2
 8002f82:	4698      	mov	r8, r3
 8002f84:	4606      	mov	r6, r0
 8002f86:	b118      	cbz	r0, 8002f90 <_vfiprintf_r+0x18>
 8002f88:	6a03      	ldr	r3, [r0, #32]
 8002f8a:	b90b      	cbnz	r3, 8002f90 <_vfiprintf_r+0x18>
 8002f8c:	f7ff fdca 	bl	8002b24 <__sinit>
 8002f90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002f92:	07d9      	lsls	r1, r3, #31
 8002f94:	d405      	bmi.n	8002fa2 <_vfiprintf_r+0x2a>
 8002f96:	89ab      	ldrh	r3, [r5, #12]
 8002f98:	059a      	lsls	r2, r3, #22
 8002f9a:	d402      	bmi.n	8002fa2 <_vfiprintf_r+0x2a>
 8002f9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002f9e:	f7ff fec6 	bl	8002d2e <__retarget_lock_acquire_recursive>
 8002fa2:	89ab      	ldrh	r3, [r5, #12]
 8002fa4:	071b      	lsls	r3, r3, #28
 8002fa6:	d501      	bpl.n	8002fac <_vfiprintf_r+0x34>
 8002fa8:	692b      	ldr	r3, [r5, #16]
 8002faa:	b99b      	cbnz	r3, 8002fd4 <_vfiprintf_r+0x5c>
 8002fac:	4629      	mov	r1, r5
 8002fae:	4630      	mov	r0, r6
 8002fb0:	f000 fb70 	bl	8003694 <__swsetup_r>
 8002fb4:	b170      	cbz	r0, 8002fd4 <_vfiprintf_r+0x5c>
 8002fb6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002fb8:	07dc      	lsls	r4, r3, #31
 8002fba:	d504      	bpl.n	8002fc6 <_vfiprintf_r+0x4e>
 8002fbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002fc0:	b01d      	add	sp, #116	@ 0x74
 8002fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fc6:	89ab      	ldrh	r3, [r5, #12]
 8002fc8:	0598      	lsls	r0, r3, #22
 8002fca:	d4f7      	bmi.n	8002fbc <_vfiprintf_r+0x44>
 8002fcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002fce:	f7ff feaf 	bl	8002d30 <__retarget_lock_release_recursive>
 8002fd2:	e7f3      	b.n	8002fbc <_vfiprintf_r+0x44>
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8002fd8:	2320      	movs	r3, #32
 8002fda:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002fde:	f8cd 800c 	str.w	r8, [sp, #12]
 8002fe2:	2330      	movs	r3, #48	@ 0x30
 8002fe4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003194 <_vfiprintf_r+0x21c>
 8002fe8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002fec:	f04f 0901 	mov.w	r9, #1
 8002ff0:	4623      	mov	r3, r4
 8002ff2:	469a      	mov	sl, r3
 8002ff4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002ff8:	b10a      	cbz	r2, 8002ffe <_vfiprintf_r+0x86>
 8002ffa:	2a25      	cmp	r2, #37	@ 0x25
 8002ffc:	d1f9      	bne.n	8002ff2 <_vfiprintf_r+0x7a>
 8002ffe:	ebba 0b04 	subs.w	fp, sl, r4
 8003002:	d00b      	beq.n	800301c <_vfiprintf_r+0xa4>
 8003004:	465b      	mov	r3, fp
 8003006:	4622      	mov	r2, r4
 8003008:	4629      	mov	r1, r5
 800300a:	4630      	mov	r0, r6
 800300c:	f7ff ffa1 	bl	8002f52 <__sfputs_r>
 8003010:	3001      	adds	r0, #1
 8003012:	f000 80a7 	beq.w	8003164 <_vfiprintf_r+0x1ec>
 8003016:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003018:	445a      	add	r2, fp
 800301a:	9209      	str	r2, [sp, #36]	@ 0x24
 800301c:	f89a 3000 	ldrb.w	r3, [sl]
 8003020:	2b00      	cmp	r3, #0
 8003022:	f000 809f 	beq.w	8003164 <_vfiprintf_r+0x1ec>
 8003026:	2300      	movs	r3, #0
 8003028:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800302c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003030:	f10a 0a01 	add.w	sl, sl, #1
 8003034:	9304      	str	r3, [sp, #16]
 8003036:	9307      	str	r3, [sp, #28]
 8003038:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800303c:	931a      	str	r3, [sp, #104]	@ 0x68
 800303e:	4654      	mov	r4, sl
 8003040:	2205      	movs	r2, #5
 8003042:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003046:	4853      	ldr	r0, [pc, #332]	@ (8003194 <_vfiprintf_r+0x21c>)
 8003048:	f7fd f8ca 	bl	80001e0 <memchr>
 800304c:	9a04      	ldr	r2, [sp, #16]
 800304e:	b9d8      	cbnz	r0, 8003088 <_vfiprintf_r+0x110>
 8003050:	06d1      	lsls	r1, r2, #27
 8003052:	bf44      	itt	mi
 8003054:	2320      	movmi	r3, #32
 8003056:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800305a:	0713      	lsls	r3, r2, #28
 800305c:	bf44      	itt	mi
 800305e:	232b      	movmi	r3, #43	@ 0x2b
 8003060:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003064:	f89a 3000 	ldrb.w	r3, [sl]
 8003068:	2b2a      	cmp	r3, #42	@ 0x2a
 800306a:	d015      	beq.n	8003098 <_vfiprintf_r+0x120>
 800306c:	9a07      	ldr	r2, [sp, #28]
 800306e:	4654      	mov	r4, sl
 8003070:	2000      	movs	r0, #0
 8003072:	f04f 0c0a 	mov.w	ip, #10
 8003076:	4621      	mov	r1, r4
 8003078:	f811 3b01 	ldrb.w	r3, [r1], #1
 800307c:	3b30      	subs	r3, #48	@ 0x30
 800307e:	2b09      	cmp	r3, #9
 8003080:	d94b      	bls.n	800311a <_vfiprintf_r+0x1a2>
 8003082:	b1b0      	cbz	r0, 80030b2 <_vfiprintf_r+0x13a>
 8003084:	9207      	str	r2, [sp, #28]
 8003086:	e014      	b.n	80030b2 <_vfiprintf_r+0x13a>
 8003088:	eba0 0308 	sub.w	r3, r0, r8
 800308c:	fa09 f303 	lsl.w	r3, r9, r3
 8003090:	4313      	orrs	r3, r2
 8003092:	9304      	str	r3, [sp, #16]
 8003094:	46a2      	mov	sl, r4
 8003096:	e7d2      	b.n	800303e <_vfiprintf_r+0xc6>
 8003098:	9b03      	ldr	r3, [sp, #12]
 800309a:	1d19      	adds	r1, r3, #4
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	9103      	str	r1, [sp, #12]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	bfbb      	ittet	lt
 80030a4:	425b      	neglt	r3, r3
 80030a6:	f042 0202 	orrlt.w	r2, r2, #2
 80030aa:	9307      	strge	r3, [sp, #28]
 80030ac:	9307      	strlt	r3, [sp, #28]
 80030ae:	bfb8      	it	lt
 80030b0:	9204      	strlt	r2, [sp, #16]
 80030b2:	7823      	ldrb	r3, [r4, #0]
 80030b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80030b6:	d10a      	bne.n	80030ce <_vfiprintf_r+0x156>
 80030b8:	7863      	ldrb	r3, [r4, #1]
 80030ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80030bc:	d132      	bne.n	8003124 <_vfiprintf_r+0x1ac>
 80030be:	9b03      	ldr	r3, [sp, #12]
 80030c0:	1d1a      	adds	r2, r3, #4
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	9203      	str	r2, [sp, #12]
 80030c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80030ca:	3402      	adds	r4, #2
 80030cc:	9305      	str	r3, [sp, #20]
 80030ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80031a4 <_vfiprintf_r+0x22c>
 80030d2:	7821      	ldrb	r1, [r4, #0]
 80030d4:	2203      	movs	r2, #3
 80030d6:	4650      	mov	r0, sl
 80030d8:	f7fd f882 	bl	80001e0 <memchr>
 80030dc:	b138      	cbz	r0, 80030ee <_vfiprintf_r+0x176>
 80030de:	9b04      	ldr	r3, [sp, #16]
 80030e0:	eba0 000a 	sub.w	r0, r0, sl
 80030e4:	2240      	movs	r2, #64	@ 0x40
 80030e6:	4082      	lsls	r2, r0
 80030e8:	4313      	orrs	r3, r2
 80030ea:	3401      	adds	r4, #1
 80030ec:	9304      	str	r3, [sp, #16]
 80030ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030f2:	4829      	ldr	r0, [pc, #164]	@ (8003198 <_vfiprintf_r+0x220>)
 80030f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80030f8:	2206      	movs	r2, #6
 80030fa:	f7fd f871 	bl	80001e0 <memchr>
 80030fe:	2800      	cmp	r0, #0
 8003100:	d03f      	beq.n	8003182 <_vfiprintf_r+0x20a>
 8003102:	4b26      	ldr	r3, [pc, #152]	@ (800319c <_vfiprintf_r+0x224>)
 8003104:	bb1b      	cbnz	r3, 800314e <_vfiprintf_r+0x1d6>
 8003106:	9b03      	ldr	r3, [sp, #12]
 8003108:	3307      	adds	r3, #7
 800310a:	f023 0307 	bic.w	r3, r3, #7
 800310e:	3308      	adds	r3, #8
 8003110:	9303      	str	r3, [sp, #12]
 8003112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003114:	443b      	add	r3, r7
 8003116:	9309      	str	r3, [sp, #36]	@ 0x24
 8003118:	e76a      	b.n	8002ff0 <_vfiprintf_r+0x78>
 800311a:	fb0c 3202 	mla	r2, ip, r2, r3
 800311e:	460c      	mov	r4, r1
 8003120:	2001      	movs	r0, #1
 8003122:	e7a8      	b.n	8003076 <_vfiprintf_r+0xfe>
 8003124:	2300      	movs	r3, #0
 8003126:	3401      	adds	r4, #1
 8003128:	9305      	str	r3, [sp, #20]
 800312a:	4619      	mov	r1, r3
 800312c:	f04f 0c0a 	mov.w	ip, #10
 8003130:	4620      	mov	r0, r4
 8003132:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003136:	3a30      	subs	r2, #48	@ 0x30
 8003138:	2a09      	cmp	r2, #9
 800313a:	d903      	bls.n	8003144 <_vfiprintf_r+0x1cc>
 800313c:	2b00      	cmp	r3, #0
 800313e:	d0c6      	beq.n	80030ce <_vfiprintf_r+0x156>
 8003140:	9105      	str	r1, [sp, #20]
 8003142:	e7c4      	b.n	80030ce <_vfiprintf_r+0x156>
 8003144:	fb0c 2101 	mla	r1, ip, r1, r2
 8003148:	4604      	mov	r4, r0
 800314a:	2301      	movs	r3, #1
 800314c:	e7f0      	b.n	8003130 <_vfiprintf_r+0x1b8>
 800314e:	ab03      	add	r3, sp, #12
 8003150:	9300      	str	r3, [sp, #0]
 8003152:	462a      	mov	r2, r5
 8003154:	4b12      	ldr	r3, [pc, #72]	@ (80031a0 <_vfiprintf_r+0x228>)
 8003156:	a904      	add	r1, sp, #16
 8003158:	4630      	mov	r0, r6
 800315a:	f3af 8000 	nop.w
 800315e:	4607      	mov	r7, r0
 8003160:	1c78      	adds	r0, r7, #1
 8003162:	d1d6      	bne.n	8003112 <_vfiprintf_r+0x19a>
 8003164:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003166:	07d9      	lsls	r1, r3, #31
 8003168:	d405      	bmi.n	8003176 <_vfiprintf_r+0x1fe>
 800316a:	89ab      	ldrh	r3, [r5, #12]
 800316c:	059a      	lsls	r2, r3, #22
 800316e:	d402      	bmi.n	8003176 <_vfiprintf_r+0x1fe>
 8003170:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003172:	f7ff fddd 	bl	8002d30 <__retarget_lock_release_recursive>
 8003176:	89ab      	ldrh	r3, [r5, #12]
 8003178:	065b      	lsls	r3, r3, #25
 800317a:	f53f af1f 	bmi.w	8002fbc <_vfiprintf_r+0x44>
 800317e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003180:	e71e      	b.n	8002fc0 <_vfiprintf_r+0x48>
 8003182:	ab03      	add	r3, sp, #12
 8003184:	9300      	str	r3, [sp, #0]
 8003186:	462a      	mov	r2, r5
 8003188:	4b05      	ldr	r3, [pc, #20]	@ (80031a0 <_vfiprintf_r+0x228>)
 800318a:	a904      	add	r1, sp, #16
 800318c:	4630      	mov	r0, r6
 800318e:	f000 f879 	bl	8003284 <_printf_i>
 8003192:	e7e4      	b.n	800315e <_vfiprintf_r+0x1e6>
 8003194:	080038a4 	.word	0x080038a4
 8003198:	080038ae 	.word	0x080038ae
 800319c:	00000000 	.word	0x00000000
 80031a0:	08002f53 	.word	0x08002f53
 80031a4:	080038aa 	.word	0x080038aa

080031a8 <_printf_common>:
 80031a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031ac:	4616      	mov	r6, r2
 80031ae:	4698      	mov	r8, r3
 80031b0:	688a      	ldr	r2, [r1, #8]
 80031b2:	690b      	ldr	r3, [r1, #16]
 80031b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80031b8:	4293      	cmp	r3, r2
 80031ba:	bfb8      	it	lt
 80031bc:	4613      	movlt	r3, r2
 80031be:	6033      	str	r3, [r6, #0]
 80031c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80031c4:	4607      	mov	r7, r0
 80031c6:	460c      	mov	r4, r1
 80031c8:	b10a      	cbz	r2, 80031ce <_printf_common+0x26>
 80031ca:	3301      	adds	r3, #1
 80031cc:	6033      	str	r3, [r6, #0]
 80031ce:	6823      	ldr	r3, [r4, #0]
 80031d0:	0699      	lsls	r1, r3, #26
 80031d2:	bf42      	ittt	mi
 80031d4:	6833      	ldrmi	r3, [r6, #0]
 80031d6:	3302      	addmi	r3, #2
 80031d8:	6033      	strmi	r3, [r6, #0]
 80031da:	6825      	ldr	r5, [r4, #0]
 80031dc:	f015 0506 	ands.w	r5, r5, #6
 80031e0:	d106      	bne.n	80031f0 <_printf_common+0x48>
 80031e2:	f104 0a19 	add.w	sl, r4, #25
 80031e6:	68e3      	ldr	r3, [r4, #12]
 80031e8:	6832      	ldr	r2, [r6, #0]
 80031ea:	1a9b      	subs	r3, r3, r2
 80031ec:	42ab      	cmp	r3, r5
 80031ee:	dc26      	bgt.n	800323e <_printf_common+0x96>
 80031f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80031f4:	6822      	ldr	r2, [r4, #0]
 80031f6:	3b00      	subs	r3, #0
 80031f8:	bf18      	it	ne
 80031fa:	2301      	movne	r3, #1
 80031fc:	0692      	lsls	r2, r2, #26
 80031fe:	d42b      	bmi.n	8003258 <_printf_common+0xb0>
 8003200:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003204:	4641      	mov	r1, r8
 8003206:	4638      	mov	r0, r7
 8003208:	47c8      	blx	r9
 800320a:	3001      	adds	r0, #1
 800320c:	d01e      	beq.n	800324c <_printf_common+0xa4>
 800320e:	6823      	ldr	r3, [r4, #0]
 8003210:	6922      	ldr	r2, [r4, #16]
 8003212:	f003 0306 	and.w	r3, r3, #6
 8003216:	2b04      	cmp	r3, #4
 8003218:	bf02      	ittt	eq
 800321a:	68e5      	ldreq	r5, [r4, #12]
 800321c:	6833      	ldreq	r3, [r6, #0]
 800321e:	1aed      	subeq	r5, r5, r3
 8003220:	68a3      	ldr	r3, [r4, #8]
 8003222:	bf0c      	ite	eq
 8003224:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003228:	2500      	movne	r5, #0
 800322a:	4293      	cmp	r3, r2
 800322c:	bfc4      	itt	gt
 800322e:	1a9b      	subgt	r3, r3, r2
 8003230:	18ed      	addgt	r5, r5, r3
 8003232:	2600      	movs	r6, #0
 8003234:	341a      	adds	r4, #26
 8003236:	42b5      	cmp	r5, r6
 8003238:	d11a      	bne.n	8003270 <_printf_common+0xc8>
 800323a:	2000      	movs	r0, #0
 800323c:	e008      	b.n	8003250 <_printf_common+0xa8>
 800323e:	2301      	movs	r3, #1
 8003240:	4652      	mov	r2, sl
 8003242:	4641      	mov	r1, r8
 8003244:	4638      	mov	r0, r7
 8003246:	47c8      	blx	r9
 8003248:	3001      	adds	r0, #1
 800324a:	d103      	bne.n	8003254 <_printf_common+0xac>
 800324c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003254:	3501      	adds	r5, #1
 8003256:	e7c6      	b.n	80031e6 <_printf_common+0x3e>
 8003258:	18e1      	adds	r1, r4, r3
 800325a:	1c5a      	adds	r2, r3, #1
 800325c:	2030      	movs	r0, #48	@ 0x30
 800325e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003262:	4422      	add	r2, r4
 8003264:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003268:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800326c:	3302      	adds	r3, #2
 800326e:	e7c7      	b.n	8003200 <_printf_common+0x58>
 8003270:	2301      	movs	r3, #1
 8003272:	4622      	mov	r2, r4
 8003274:	4641      	mov	r1, r8
 8003276:	4638      	mov	r0, r7
 8003278:	47c8      	blx	r9
 800327a:	3001      	adds	r0, #1
 800327c:	d0e6      	beq.n	800324c <_printf_common+0xa4>
 800327e:	3601      	adds	r6, #1
 8003280:	e7d9      	b.n	8003236 <_printf_common+0x8e>
	...

08003284 <_printf_i>:
 8003284:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003288:	7e0f      	ldrb	r7, [r1, #24]
 800328a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800328c:	2f78      	cmp	r7, #120	@ 0x78
 800328e:	4691      	mov	r9, r2
 8003290:	4680      	mov	r8, r0
 8003292:	460c      	mov	r4, r1
 8003294:	469a      	mov	sl, r3
 8003296:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800329a:	d807      	bhi.n	80032ac <_printf_i+0x28>
 800329c:	2f62      	cmp	r7, #98	@ 0x62
 800329e:	d80a      	bhi.n	80032b6 <_printf_i+0x32>
 80032a0:	2f00      	cmp	r7, #0
 80032a2:	f000 80d1 	beq.w	8003448 <_printf_i+0x1c4>
 80032a6:	2f58      	cmp	r7, #88	@ 0x58
 80032a8:	f000 80b8 	beq.w	800341c <_printf_i+0x198>
 80032ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80032b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80032b4:	e03a      	b.n	800332c <_printf_i+0xa8>
 80032b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80032ba:	2b15      	cmp	r3, #21
 80032bc:	d8f6      	bhi.n	80032ac <_printf_i+0x28>
 80032be:	a101      	add	r1, pc, #4	@ (adr r1, 80032c4 <_printf_i+0x40>)
 80032c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80032c4:	0800331d 	.word	0x0800331d
 80032c8:	08003331 	.word	0x08003331
 80032cc:	080032ad 	.word	0x080032ad
 80032d0:	080032ad 	.word	0x080032ad
 80032d4:	080032ad 	.word	0x080032ad
 80032d8:	080032ad 	.word	0x080032ad
 80032dc:	08003331 	.word	0x08003331
 80032e0:	080032ad 	.word	0x080032ad
 80032e4:	080032ad 	.word	0x080032ad
 80032e8:	080032ad 	.word	0x080032ad
 80032ec:	080032ad 	.word	0x080032ad
 80032f0:	0800342f 	.word	0x0800342f
 80032f4:	0800335b 	.word	0x0800335b
 80032f8:	080033e9 	.word	0x080033e9
 80032fc:	080032ad 	.word	0x080032ad
 8003300:	080032ad 	.word	0x080032ad
 8003304:	08003451 	.word	0x08003451
 8003308:	080032ad 	.word	0x080032ad
 800330c:	0800335b 	.word	0x0800335b
 8003310:	080032ad 	.word	0x080032ad
 8003314:	080032ad 	.word	0x080032ad
 8003318:	080033f1 	.word	0x080033f1
 800331c:	6833      	ldr	r3, [r6, #0]
 800331e:	1d1a      	adds	r2, r3, #4
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6032      	str	r2, [r6, #0]
 8003324:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003328:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800332c:	2301      	movs	r3, #1
 800332e:	e09c      	b.n	800346a <_printf_i+0x1e6>
 8003330:	6833      	ldr	r3, [r6, #0]
 8003332:	6820      	ldr	r0, [r4, #0]
 8003334:	1d19      	adds	r1, r3, #4
 8003336:	6031      	str	r1, [r6, #0]
 8003338:	0606      	lsls	r6, r0, #24
 800333a:	d501      	bpl.n	8003340 <_printf_i+0xbc>
 800333c:	681d      	ldr	r5, [r3, #0]
 800333e:	e003      	b.n	8003348 <_printf_i+0xc4>
 8003340:	0645      	lsls	r5, r0, #25
 8003342:	d5fb      	bpl.n	800333c <_printf_i+0xb8>
 8003344:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003348:	2d00      	cmp	r5, #0
 800334a:	da03      	bge.n	8003354 <_printf_i+0xd0>
 800334c:	232d      	movs	r3, #45	@ 0x2d
 800334e:	426d      	negs	r5, r5
 8003350:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003354:	4858      	ldr	r0, [pc, #352]	@ (80034b8 <_printf_i+0x234>)
 8003356:	230a      	movs	r3, #10
 8003358:	e011      	b.n	800337e <_printf_i+0xfa>
 800335a:	6821      	ldr	r1, [r4, #0]
 800335c:	6833      	ldr	r3, [r6, #0]
 800335e:	0608      	lsls	r0, r1, #24
 8003360:	f853 5b04 	ldr.w	r5, [r3], #4
 8003364:	d402      	bmi.n	800336c <_printf_i+0xe8>
 8003366:	0649      	lsls	r1, r1, #25
 8003368:	bf48      	it	mi
 800336a:	b2ad      	uxthmi	r5, r5
 800336c:	2f6f      	cmp	r7, #111	@ 0x6f
 800336e:	4852      	ldr	r0, [pc, #328]	@ (80034b8 <_printf_i+0x234>)
 8003370:	6033      	str	r3, [r6, #0]
 8003372:	bf14      	ite	ne
 8003374:	230a      	movne	r3, #10
 8003376:	2308      	moveq	r3, #8
 8003378:	2100      	movs	r1, #0
 800337a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800337e:	6866      	ldr	r6, [r4, #4]
 8003380:	60a6      	str	r6, [r4, #8]
 8003382:	2e00      	cmp	r6, #0
 8003384:	db05      	blt.n	8003392 <_printf_i+0x10e>
 8003386:	6821      	ldr	r1, [r4, #0]
 8003388:	432e      	orrs	r6, r5
 800338a:	f021 0104 	bic.w	r1, r1, #4
 800338e:	6021      	str	r1, [r4, #0]
 8003390:	d04b      	beq.n	800342a <_printf_i+0x1a6>
 8003392:	4616      	mov	r6, r2
 8003394:	fbb5 f1f3 	udiv	r1, r5, r3
 8003398:	fb03 5711 	mls	r7, r3, r1, r5
 800339c:	5dc7      	ldrb	r7, [r0, r7]
 800339e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80033a2:	462f      	mov	r7, r5
 80033a4:	42bb      	cmp	r3, r7
 80033a6:	460d      	mov	r5, r1
 80033a8:	d9f4      	bls.n	8003394 <_printf_i+0x110>
 80033aa:	2b08      	cmp	r3, #8
 80033ac:	d10b      	bne.n	80033c6 <_printf_i+0x142>
 80033ae:	6823      	ldr	r3, [r4, #0]
 80033b0:	07df      	lsls	r7, r3, #31
 80033b2:	d508      	bpl.n	80033c6 <_printf_i+0x142>
 80033b4:	6923      	ldr	r3, [r4, #16]
 80033b6:	6861      	ldr	r1, [r4, #4]
 80033b8:	4299      	cmp	r1, r3
 80033ba:	bfde      	ittt	le
 80033bc:	2330      	movle	r3, #48	@ 0x30
 80033be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80033c2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80033c6:	1b92      	subs	r2, r2, r6
 80033c8:	6122      	str	r2, [r4, #16]
 80033ca:	f8cd a000 	str.w	sl, [sp]
 80033ce:	464b      	mov	r3, r9
 80033d0:	aa03      	add	r2, sp, #12
 80033d2:	4621      	mov	r1, r4
 80033d4:	4640      	mov	r0, r8
 80033d6:	f7ff fee7 	bl	80031a8 <_printf_common>
 80033da:	3001      	adds	r0, #1
 80033dc:	d14a      	bne.n	8003474 <_printf_i+0x1f0>
 80033de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80033e2:	b004      	add	sp, #16
 80033e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033e8:	6823      	ldr	r3, [r4, #0]
 80033ea:	f043 0320 	orr.w	r3, r3, #32
 80033ee:	6023      	str	r3, [r4, #0]
 80033f0:	4832      	ldr	r0, [pc, #200]	@ (80034bc <_printf_i+0x238>)
 80033f2:	2778      	movs	r7, #120	@ 0x78
 80033f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80033f8:	6823      	ldr	r3, [r4, #0]
 80033fa:	6831      	ldr	r1, [r6, #0]
 80033fc:	061f      	lsls	r7, r3, #24
 80033fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8003402:	d402      	bmi.n	800340a <_printf_i+0x186>
 8003404:	065f      	lsls	r7, r3, #25
 8003406:	bf48      	it	mi
 8003408:	b2ad      	uxthmi	r5, r5
 800340a:	6031      	str	r1, [r6, #0]
 800340c:	07d9      	lsls	r1, r3, #31
 800340e:	bf44      	itt	mi
 8003410:	f043 0320 	orrmi.w	r3, r3, #32
 8003414:	6023      	strmi	r3, [r4, #0]
 8003416:	b11d      	cbz	r5, 8003420 <_printf_i+0x19c>
 8003418:	2310      	movs	r3, #16
 800341a:	e7ad      	b.n	8003378 <_printf_i+0xf4>
 800341c:	4826      	ldr	r0, [pc, #152]	@ (80034b8 <_printf_i+0x234>)
 800341e:	e7e9      	b.n	80033f4 <_printf_i+0x170>
 8003420:	6823      	ldr	r3, [r4, #0]
 8003422:	f023 0320 	bic.w	r3, r3, #32
 8003426:	6023      	str	r3, [r4, #0]
 8003428:	e7f6      	b.n	8003418 <_printf_i+0x194>
 800342a:	4616      	mov	r6, r2
 800342c:	e7bd      	b.n	80033aa <_printf_i+0x126>
 800342e:	6833      	ldr	r3, [r6, #0]
 8003430:	6825      	ldr	r5, [r4, #0]
 8003432:	6961      	ldr	r1, [r4, #20]
 8003434:	1d18      	adds	r0, r3, #4
 8003436:	6030      	str	r0, [r6, #0]
 8003438:	062e      	lsls	r6, r5, #24
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	d501      	bpl.n	8003442 <_printf_i+0x1be>
 800343e:	6019      	str	r1, [r3, #0]
 8003440:	e002      	b.n	8003448 <_printf_i+0x1c4>
 8003442:	0668      	lsls	r0, r5, #25
 8003444:	d5fb      	bpl.n	800343e <_printf_i+0x1ba>
 8003446:	8019      	strh	r1, [r3, #0]
 8003448:	2300      	movs	r3, #0
 800344a:	6123      	str	r3, [r4, #16]
 800344c:	4616      	mov	r6, r2
 800344e:	e7bc      	b.n	80033ca <_printf_i+0x146>
 8003450:	6833      	ldr	r3, [r6, #0]
 8003452:	1d1a      	adds	r2, r3, #4
 8003454:	6032      	str	r2, [r6, #0]
 8003456:	681e      	ldr	r6, [r3, #0]
 8003458:	6862      	ldr	r2, [r4, #4]
 800345a:	2100      	movs	r1, #0
 800345c:	4630      	mov	r0, r6
 800345e:	f7fc febf 	bl	80001e0 <memchr>
 8003462:	b108      	cbz	r0, 8003468 <_printf_i+0x1e4>
 8003464:	1b80      	subs	r0, r0, r6
 8003466:	6060      	str	r0, [r4, #4]
 8003468:	6863      	ldr	r3, [r4, #4]
 800346a:	6123      	str	r3, [r4, #16]
 800346c:	2300      	movs	r3, #0
 800346e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003472:	e7aa      	b.n	80033ca <_printf_i+0x146>
 8003474:	6923      	ldr	r3, [r4, #16]
 8003476:	4632      	mov	r2, r6
 8003478:	4649      	mov	r1, r9
 800347a:	4640      	mov	r0, r8
 800347c:	47d0      	blx	sl
 800347e:	3001      	adds	r0, #1
 8003480:	d0ad      	beq.n	80033de <_printf_i+0x15a>
 8003482:	6823      	ldr	r3, [r4, #0]
 8003484:	079b      	lsls	r3, r3, #30
 8003486:	d413      	bmi.n	80034b0 <_printf_i+0x22c>
 8003488:	68e0      	ldr	r0, [r4, #12]
 800348a:	9b03      	ldr	r3, [sp, #12]
 800348c:	4298      	cmp	r0, r3
 800348e:	bfb8      	it	lt
 8003490:	4618      	movlt	r0, r3
 8003492:	e7a6      	b.n	80033e2 <_printf_i+0x15e>
 8003494:	2301      	movs	r3, #1
 8003496:	4632      	mov	r2, r6
 8003498:	4649      	mov	r1, r9
 800349a:	4640      	mov	r0, r8
 800349c:	47d0      	blx	sl
 800349e:	3001      	adds	r0, #1
 80034a0:	d09d      	beq.n	80033de <_printf_i+0x15a>
 80034a2:	3501      	adds	r5, #1
 80034a4:	68e3      	ldr	r3, [r4, #12]
 80034a6:	9903      	ldr	r1, [sp, #12]
 80034a8:	1a5b      	subs	r3, r3, r1
 80034aa:	42ab      	cmp	r3, r5
 80034ac:	dcf2      	bgt.n	8003494 <_printf_i+0x210>
 80034ae:	e7eb      	b.n	8003488 <_printf_i+0x204>
 80034b0:	2500      	movs	r5, #0
 80034b2:	f104 0619 	add.w	r6, r4, #25
 80034b6:	e7f5      	b.n	80034a4 <_printf_i+0x220>
 80034b8:	080038b5 	.word	0x080038b5
 80034bc:	080038c6 	.word	0x080038c6

080034c0 <__sflush_r>:
 80034c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80034c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034c8:	0716      	lsls	r6, r2, #28
 80034ca:	4605      	mov	r5, r0
 80034cc:	460c      	mov	r4, r1
 80034ce:	d454      	bmi.n	800357a <__sflush_r+0xba>
 80034d0:	684b      	ldr	r3, [r1, #4]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	dc02      	bgt.n	80034dc <__sflush_r+0x1c>
 80034d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80034d8:	2b00      	cmp	r3, #0
 80034da:	dd48      	ble.n	800356e <__sflush_r+0xae>
 80034dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80034de:	2e00      	cmp	r6, #0
 80034e0:	d045      	beq.n	800356e <__sflush_r+0xae>
 80034e2:	2300      	movs	r3, #0
 80034e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80034e8:	682f      	ldr	r7, [r5, #0]
 80034ea:	6a21      	ldr	r1, [r4, #32]
 80034ec:	602b      	str	r3, [r5, #0]
 80034ee:	d030      	beq.n	8003552 <__sflush_r+0x92>
 80034f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80034f2:	89a3      	ldrh	r3, [r4, #12]
 80034f4:	0759      	lsls	r1, r3, #29
 80034f6:	d505      	bpl.n	8003504 <__sflush_r+0x44>
 80034f8:	6863      	ldr	r3, [r4, #4]
 80034fa:	1ad2      	subs	r2, r2, r3
 80034fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80034fe:	b10b      	cbz	r3, 8003504 <__sflush_r+0x44>
 8003500:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003502:	1ad2      	subs	r2, r2, r3
 8003504:	2300      	movs	r3, #0
 8003506:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003508:	6a21      	ldr	r1, [r4, #32]
 800350a:	4628      	mov	r0, r5
 800350c:	47b0      	blx	r6
 800350e:	1c43      	adds	r3, r0, #1
 8003510:	89a3      	ldrh	r3, [r4, #12]
 8003512:	d106      	bne.n	8003522 <__sflush_r+0x62>
 8003514:	6829      	ldr	r1, [r5, #0]
 8003516:	291d      	cmp	r1, #29
 8003518:	d82b      	bhi.n	8003572 <__sflush_r+0xb2>
 800351a:	4a2a      	ldr	r2, [pc, #168]	@ (80035c4 <__sflush_r+0x104>)
 800351c:	40ca      	lsrs	r2, r1
 800351e:	07d6      	lsls	r6, r2, #31
 8003520:	d527      	bpl.n	8003572 <__sflush_r+0xb2>
 8003522:	2200      	movs	r2, #0
 8003524:	6062      	str	r2, [r4, #4]
 8003526:	04d9      	lsls	r1, r3, #19
 8003528:	6922      	ldr	r2, [r4, #16]
 800352a:	6022      	str	r2, [r4, #0]
 800352c:	d504      	bpl.n	8003538 <__sflush_r+0x78>
 800352e:	1c42      	adds	r2, r0, #1
 8003530:	d101      	bne.n	8003536 <__sflush_r+0x76>
 8003532:	682b      	ldr	r3, [r5, #0]
 8003534:	b903      	cbnz	r3, 8003538 <__sflush_r+0x78>
 8003536:	6560      	str	r0, [r4, #84]	@ 0x54
 8003538:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800353a:	602f      	str	r7, [r5, #0]
 800353c:	b1b9      	cbz	r1, 800356e <__sflush_r+0xae>
 800353e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003542:	4299      	cmp	r1, r3
 8003544:	d002      	beq.n	800354c <__sflush_r+0x8c>
 8003546:	4628      	mov	r0, r5
 8003548:	f7ff fbf4 	bl	8002d34 <_free_r>
 800354c:	2300      	movs	r3, #0
 800354e:	6363      	str	r3, [r4, #52]	@ 0x34
 8003550:	e00d      	b.n	800356e <__sflush_r+0xae>
 8003552:	2301      	movs	r3, #1
 8003554:	4628      	mov	r0, r5
 8003556:	47b0      	blx	r6
 8003558:	4602      	mov	r2, r0
 800355a:	1c50      	adds	r0, r2, #1
 800355c:	d1c9      	bne.n	80034f2 <__sflush_r+0x32>
 800355e:	682b      	ldr	r3, [r5, #0]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d0c6      	beq.n	80034f2 <__sflush_r+0x32>
 8003564:	2b1d      	cmp	r3, #29
 8003566:	d001      	beq.n	800356c <__sflush_r+0xac>
 8003568:	2b16      	cmp	r3, #22
 800356a:	d11e      	bne.n	80035aa <__sflush_r+0xea>
 800356c:	602f      	str	r7, [r5, #0]
 800356e:	2000      	movs	r0, #0
 8003570:	e022      	b.n	80035b8 <__sflush_r+0xf8>
 8003572:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003576:	b21b      	sxth	r3, r3
 8003578:	e01b      	b.n	80035b2 <__sflush_r+0xf2>
 800357a:	690f      	ldr	r7, [r1, #16]
 800357c:	2f00      	cmp	r7, #0
 800357e:	d0f6      	beq.n	800356e <__sflush_r+0xae>
 8003580:	0793      	lsls	r3, r2, #30
 8003582:	680e      	ldr	r6, [r1, #0]
 8003584:	bf08      	it	eq
 8003586:	694b      	ldreq	r3, [r1, #20]
 8003588:	600f      	str	r7, [r1, #0]
 800358a:	bf18      	it	ne
 800358c:	2300      	movne	r3, #0
 800358e:	eba6 0807 	sub.w	r8, r6, r7
 8003592:	608b      	str	r3, [r1, #8]
 8003594:	f1b8 0f00 	cmp.w	r8, #0
 8003598:	dde9      	ble.n	800356e <__sflush_r+0xae>
 800359a:	6a21      	ldr	r1, [r4, #32]
 800359c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800359e:	4643      	mov	r3, r8
 80035a0:	463a      	mov	r2, r7
 80035a2:	4628      	mov	r0, r5
 80035a4:	47b0      	blx	r6
 80035a6:	2800      	cmp	r0, #0
 80035a8:	dc08      	bgt.n	80035bc <__sflush_r+0xfc>
 80035aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035b2:	81a3      	strh	r3, [r4, #12]
 80035b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80035b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035bc:	4407      	add	r7, r0
 80035be:	eba8 0800 	sub.w	r8, r8, r0
 80035c2:	e7e7      	b.n	8003594 <__sflush_r+0xd4>
 80035c4:	20400001 	.word	0x20400001

080035c8 <_fflush_r>:
 80035c8:	b538      	push	{r3, r4, r5, lr}
 80035ca:	690b      	ldr	r3, [r1, #16]
 80035cc:	4605      	mov	r5, r0
 80035ce:	460c      	mov	r4, r1
 80035d0:	b913      	cbnz	r3, 80035d8 <_fflush_r+0x10>
 80035d2:	2500      	movs	r5, #0
 80035d4:	4628      	mov	r0, r5
 80035d6:	bd38      	pop	{r3, r4, r5, pc}
 80035d8:	b118      	cbz	r0, 80035e2 <_fflush_r+0x1a>
 80035da:	6a03      	ldr	r3, [r0, #32]
 80035dc:	b90b      	cbnz	r3, 80035e2 <_fflush_r+0x1a>
 80035de:	f7ff faa1 	bl	8002b24 <__sinit>
 80035e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d0f3      	beq.n	80035d2 <_fflush_r+0xa>
 80035ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80035ec:	07d0      	lsls	r0, r2, #31
 80035ee:	d404      	bmi.n	80035fa <_fflush_r+0x32>
 80035f0:	0599      	lsls	r1, r3, #22
 80035f2:	d402      	bmi.n	80035fa <_fflush_r+0x32>
 80035f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035f6:	f7ff fb9a 	bl	8002d2e <__retarget_lock_acquire_recursive>
 80035fa:	4628      	mov	r0, r5
 80035fc:	4621      	mov	r1, r4
 80035fe:	f7ff ff5f 	bl	80034c0 <__sflush_r>
 8003602:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003604:	07da      	lsls	r2, r3, #31
 8003606:	4605      	mov	r5, r0
 8003608:	d4e4      	bmi.n	80035d4 <_fflush_r+0xc>
 800360a:	89a3      	ldrh	r3, [r4, #12]
 800360c:	059b      	lsls	r3, r3, #22
 800360e:	d4e1      	bmi.n	80035d4 <_fflush_r+0xc>
 8003610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003612:	f7ff fb8d 	bl	8002d30 <__retarget_lock_release_recursive>
 8003616:	e7dd      	b.n	80035d4 <_fflush_r+0xc>

08003618 <__swbuf_r>:
 8003618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800361a:	460e      	mov	r6, r1
 800361c:	4614      	mov	r4, r2
 800361e:	4605      	mov	r5, r0
 8003620:	b118      	cbz	r0, 800362a <__swbuf_r+0x12>
 8003622:	6a03      	ldr	r3, [r0, #32]
 8003624:	b90b      	cbnz	r3, 800362a <__swbuf_r+0x12>
 8003626:	f7ff fa7d 	bl	8002b24 <__sinit>
 800362a:	69a3      	ldr	r3, [r4, #24]
 800362c:	60a3      	str	r3, [r4, #8]
 800362e:	89a3      	ldrh	r3, [r4, #12]
 8003630:	071a      	lsls	r2, r3, #28
 8003632:	d501      	bpl.n	8003638 <__swbuf_r+0x20>
 8003634:	6923      	ldr	r3, [r4, #16]
 8003636:	b943      	cbnz	r3, 800364a <__swbuf_r+0x32>
 8003638:	4621      	mov	r1, r4
 800363a:	4628      	mov	r0, r5
 800363c:	f000 f82a 	bl	8003694 <__swsetup_r>
 8003640:	b118      	cbz	r0, 800364a <__swbuf_r+0x32>
 8003642:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003646:	4638      	mov	r0, r7
 8003648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800364a:	6823      	ldr	r3, [r4, #0]
 800364c:	6922      	ldr	r2, [r4, #16]
 800364e:	1a98      	subs	r0, r3, r2
 8003650:	6963      	ldr	r3, [r4, #20]
 8003652:	b2f6      	uxtb	r6, r6
 8003654:	4283      	cmp	r3, r0
 8003656:	4637      	mov	r7, r6
 8003658:	dc05      	bgt.n	8003666 <__swbuf_r+0x4e>
 800365a:	4621      	mov	r1, r4
 800365c:	4628      	mov	r0, r5
 800365e:	f7ff ffb3 	bl	80035c8 <_fflush_r>
 8003662:	2800      	cmp	r0, #0
 8003664:	d1ed      	bne.n	8003642 <__swbuf_r+0x2a>
 8003666:	68a3      	ldr	r3, [r4, #8]
 8003668:	3b01      	subs	r3, #1
 800366a:	60a3      	str	r3, [r4, #8]
 800366c:	6823      	ldr	r3, [r4, #0]
 800366e:	1c5a      	adds	r2, r3, #1
 8003670:	6022      	str	r2, [r4, #0]
 8003672:	701e      	strb	r6, [r3, #0]
 8003674:	6962      	ldr	r2, [r4, #20]
 8003676:	1c43      	adds	r3, r0, #1
 8003678:	429a      	cmp	r2, r3
 800367a:	d004      	beq.n	8003686 <__swbuf_r+0x6e>
 800367c:	89a3      	ldrh	r3, [r4, #12]
 800367e:	07db      	lsls	r3, r3, #31
 8003680:	d5e1      	bpl.n	8003646 <__swbuf_r+0x2e>
 8003682:	2e0a      	cmp	r6, #10
 8003684:	d1df      	bne.n	8003646 <__swbuf_r+0x2e>
 8003686:	4621      	mov	r1, r4
 8003688:	4628      	mov	r0, r5
 800368a:	f7ff ff9d 	bl	80035c8 <_fflush_r>
 800368e:	2800      	cmp	r0, #0
 8003690:	d0d9      	beq.n	8003646 <__swbuf_r+0x2e>
 8003692:	e7d6      	b.n	8003642 <__swbuf_r+0x2a>

08003694 <__swsetup_r>:
 8003694:	b538      	push	{r3, r4, r5, lr}
 8003696:	4b29      	ldr	r3, [pc, #164]	@ (800373c <__swsetup_r+0xa8>)
 8003698:	4605      	mov	r5, r0
 800369a:	6818      	ldr	r0, [r3, #0]
 800369c:	460c      	mov	r4, r1
 800369e:	b118      	cbz	r0, 80036a8 <__swsetup_r+0x14>
 80036a0:	6a03      	ldr	r3, [r0, #32]
 80036a2:	b90b      	cbnz	r3, 80036a8 <__swsetup_r+0x14>
 80036a4:	f7ff fa3e 	bl	8002b24 <__sinit>
 80036a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036ac:	0719      	lsls	r1, r3, #28
 80036ae:	d422      	bmi.n	80036f6 <__swsetup_r+0x62>
 80036b0:	06da      	lsls	r2, r3, #27
 80036b2:	d407      	bmi.n	80036c4 <__swsetup_r+0x30>
 80036b4:	2209      	movs	r2, #9
 80036b6:	602a      	str	r2, [r5, #0]
 80036b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036bc:	81a3      	strh	r3, [r4, #12]
 80036be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80036c2:	e033      	b.n	800372c <__swsetup_r+0x98>
 80036c4:	0758      	lsls	r0, r3, #29
 80036c6:	d512      	bpl.n	80036ee <__swsetup_r+0x5a>
 80036c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80036ca:	b141      	cbz	r1, 80036de <__swsetup_r+0x4a>
 80036cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80036d0:	4299      	cmp	r1, r3
 80036d2:	d002      	beq.n	80036da <__swsetup_r+0x46>
 80036d4:	4628      	mov	r0, r5
 80036d6:	f7ff fb2d 	bl	8002d34 <_free_r>
 80036da:	2300      	movs	r3, #0
 80036dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80036de:	89a3      	ldrh	r3, [r4, #12]
 80036e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80036e4:	81a3      	strh	r3, [r4, #12]
 80036e6:	2300      	movs	r3, #0
 80036e8:	6063      	str	r3, [r4, #4]
 80036ea:	6923      	ldr	r3, [r4, #16]
 80036ec:	6023      	str	r3, [r4, #0]
 80036ee:	89a3      	ldrh	r3, [r4, #12]
 80036f0:	f043 0308 	orr.w	r3, r3, #8
 80036f4:	81a3      	strh	r3, [r4, #12]
 80036f6:	6923      	ldr	r3, [r4, #16]
 80036f8:	b94b      	cbnz	r3, 800370e <__swsetup_r+0x7a>
 80036fa:	89a3      	ldrh	r3, [r4, #12]
 80036fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003700:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003704:	d003      	beq.n	800370e <__swsetup_r+0x7a>
 8003706:	4621      	mov	r1, r4
 8003708:	4628      	mov	r0, r5
 800370a:	f000 f84f 	bl	80037ac <__smakebuf_r>
 800370e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003712:	f013 0201 	ands.w	r2, r3, #1
 8003716:	d00a      	beq.n	800372e <__swsetup_r+0x9a>
 8003718:	2200      	movs	r2, #0
 800371a:	60a2      	str	r2, [r4, #8]
 800371c:	6962      	ldr	r2, [r4, #20]
 800371e:	4252      	negs	r2, r2
 8003720:	61a2      	str	r2, [r4, #24]
 8003722:	6922      	ldr	r2, [r4, #16]
 8003724:	b942      	cbnz	r2, 8003738 <__swsetup_r+0xa4>
 8003726:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800372a:	d1c5      	bne.n	80036b8 <__swsetup_r+0x24>
 800372c:	bd38      	pop	{r3, r4, r5, pc}
 800372e:	0799      	lsls	r1, r3, #30
 8003730:	bf58      	it	pl
 8003732:	6962      	ldrpl	r2, [r4, #20]
 8003734:	60a2      	str	r2, [r4, #8]
 8003736:	e7f4      	b.n	8003722 <__swsetup_r+0x8e>
 8003738:	2000      	movs	r0, #0
 800373a:	e7f7      	b.n	800372c <__swsetup_r+0x98>
 800373c:	20000018 	.word	0x20000018

08003740 <_sbrk_r>:
 8003740:	b538      	push	{r3, r4, r5, lr}
 8003742:	4d06      	ldr	r5, [pc, #24]	@ (800375c <_sbrk_r+0x1c>)
 8003744:	2300      	movs	r3, #0
 8003746:	4604      	mov	r4, r0
 8003748:	4608      	mov	r0, r1
 800374a:	602b      	str	r3, [r5, #0]
 800374c:	f7fd fa4c 	bl	8000be8 <_sbrk>
 8003750:	1c43      	adds	r3, r0, #1
 8003752:	d102      	bne.n	800375a <_sbrk_r+0x1a>
 8003754:	682b      	ldr	r3, [r5, #0]
 8003756:	b103      	cbz	r3, 800375a <_sbrk_r+0x1a>
 8003758:	6023      	str	r3, [r4, #0]
 800375a:	bd38      	pop	{r3, r4, r5, pc}
 800375c:	20000258 	.word	0x20000258

08003760 <__swhatbuf_r>:
 8003760:	b570      	push	{r4, r5, r6, lr}
 8003762:	460c      	mov	r4, r1
 8003764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003768:	2900      	cmp	r1, #0
 800376a:	b096      	sub	sp, #88	@ 0x58
 800376c:	4615      	mov	r5, r2
 800376e:	461e      	mov	r6, r3
 8003770:	da0d      	bge.n	800378e <__swhatbuf_r+0x2e>
 8003772:	89a3      	ldrh	r3, [r4, #12]
 8003774:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003778:	f04f 0100 	mov.w	r1, #0
 800377c:	bf14      	ite	ne
 800377e:	2340      	movne	r3, #64	@ 0x40
 8003780:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003784:	2000      	movs	r0, #0
 8003786:	6031      	str	r1, [r6, #0]
 8003788:	602b      	str	r3, [r5, #0]
 800378a:	b016      	add	sp, #88	@ 0x58
 800378c:	bd70      	pop	{r4, r5, r6, pc}
 800378e:	466a      	mov	r2, sp
 8003790:	f000 f848 	bl	8003824 <_fstat_r>
 8003794:	2800      	cmp	r0, #0
 8003796:	dbec      	blt.n	8003772 <__swhatbuf_r+0x12>
 8003798:	9901      	ldr	r1, [sp, #4]
 800379a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800379e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80037a2:	4259      	negs	r1, r3
 80037a4:	4159      	adcs	r1, r3
 80037a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80037aa:	e7eb      	b.n	8003784 <__swhatbuf_r+0x24>

080037ac <__smakebuf_r>:
 80037ac:	898b      	ldrh	r3, [r1, #12]
 80037ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80037b0:	079d      	lsls	r5, r3, #30
 80037b2:	4606      	mov	r6, r0
 80037b4:	460c      	mov	r4, r1
 80037b6:	d507      	bpl.n	80037c8 <__smakebuf_r+0x1c>
 80037b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80037bc:	6023      	str	r3, [r4, #0]
 80037be:	6123      	str	r3, [r4, #16]
 80037c0:	2301      	movs	r3, #1
 80037c2:	6163      	str	r3, [r4, #20]
 80037c4:	b003      	add	sp, #12
 80037c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037c8:	ab01      	add	r3, sp, #4
 80037ca:	466a      	mov	r2, sp
 80037cc:	f7ff ffc8 	bl	8003760 <__swhatbuf_r>
 80037d0:	9f00      	ldr	r7, [sp, #0]
 80037d2:	4605      	mov	r5, r0
 80037d4:	4639      	mov	r1, r7
 80037d6:	4630      	mov	r0, r6
 80037d8:	f7ff fb18 	bl	8002e0c <_malloc_r>
 80037dc:	b948      	cbnz	r0, 80037f2 <__smakebuf_r+0x46>
 80037de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037e2:	059a      	lsls	r2, r3, #22
 80037e4:	d4ee      	bmi.n	80037c4 <__smakebuf_r+0x18>
 80037e6:	f023 0303 	bic.w	r3, r3, #3
 80037ea:	f043 0302 	orr.w	r3, r3, #2
 80037ee:	81a3      	strh	r3, [r4, #12]
 80037f0:	e7e2      	b.n	80037b8 <__smakebuf_r+0xc>
 80037f2:	89a3      	ldrh	r3, [r4, #12]
 80037f4:	6020      	str	r0, [r4, #0]
 80037f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037fa:	81a3      	strh	r3, [r4, #12]
 80037fc:	9b01      	ldr	r3, [sp, #4]
 80037fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003802:	b15b      	cbz	r3, 800381c <__smakebuf_r+0x70>
 8003804:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003808:	4630      	mov	r0, r6
 800380a:	f000 f81d 	bl	8003848 <_isatty_r>
 800380e:	b128      	cbz	r0, 800381c <__smakebuf_r+0x70>
 8003810:	89a3      	ldrh	r3, [r4, #12]
 8003812:	f023 0303 	bic.w	r3, r3, #3
 8003816:	f043 0301 	orr.w	r3, r3, #1
 800381a:	81a3      	strh	r3, [r4, #12]
 800381c:	89a3      	ldrh	r3, [r4, #12]
 800381e:	431d      	orrs	r5, r3
 8003820:	81a5      	strh	r5, [r4, #12]
 8003822:	e7cf      	b.n	80037c4 <__smakebuf_r+0x18>

08003824 <_fstat_r>:
 8003824:	b538      	push	{r3, r4, r5, lr}
 8003826:	4d07      	ldr	r5, [pc, #28]	@ (8003844 <_fstat_r+0x20>)
 8003828:	2300      	movs	r3, #0
 800382a:	4604      	mov	r4, r0
 800382c:	4608      	mov	r0, r1
 800382e:	4611      	mov	r1, r2
 8003830:	602b      	str	r3, [r5, #0]
 8003832:	f7fd f9b1 	bl	8000b98 <_fstat>
 8003836:	1c43      	adds	r3, r0, #1
 8003838:	d102      	bne.n	8003840 <_fstat_r+0x1c>
 800383a:	682b      	ldr	r3, [r5, #0]
 800383c:	b103      	cbz	r3, 8003840 <_fstat_r+0x1c>
 800383e:	6023      	str	r3, [r4, #0]
 8003840:	bd38      	pop	{r3, r4, r5, pc}
 8003842:	bf00      	nop
 8003844:	20000258 	.word	0x20000258

08003848 <_isatty_r>:
 8003848:	b538      	push	{r3, r4, r5, lr}
 800384a:	4d06      	ldr	r5, [pc, #24]	@ (8003864 <_isatty_r+0x1c>)
 800384c:	2300      	movs	r3, #0
 800384e:	4604      	mov	r4, r0
 8003850:	4608      	mov	r0, r1
 8003852:	602b      	str	r3, [r5, #0]
 8003854:	f7fd f9b0 	bl	8000bb8 <_isatty>
 8003858:	1c43      	adds	r3, r0, #1
 800385a:	d102      	bne.n	8003862 <_isatty_r+0x1a>
 800385c:	682b      	ldr	r3, [r5, #0]
 800385e:	b103      	cbz	r3, 8003862 <_isatty_r+0x1a>
 8003860:	6023      	str	r3, [r4, #0]
 8003862:	bd38      	pop	{r3, r4, r5, pc}
 8003864:	20000258 	.word	0x20000258

08003868 <_init>:
 8003868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800386a:	bf00      	nop
 800386c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800386e:	bc08      	pop	{r3}
 8003870:	469e      	mov	lr, r3
 8003872:	4770      	bx	lr

08003874 <_fini>:
 8003874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003876:	bf00      	nop
 8003878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800387a:	bc08      	pop	{r3}
 800387c:	469e      	mov	lr, r3
 800387e:	4770      	bx	lr
