{
    "PEModules": [],
    "MlibObjs": {},
    "stat": {
        "Frontend(%)": 79.288043187770597,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.029668,
            "ru_nivcsw": 1,
            "ru_stime_sec": 0.014834,
            "ru_maxrss_kb": 81436,
            "ru_majflt": 0,
            "ru_minflt": 5605,
            "ru_nvcsw": 28
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0062469999999999999,
            "ru_nivcsw": 0,
            "ru_stime_sec": 0.0017830000000000001,
            "ru_maxrss_kb": 15156,
            "ru_majflt": 0,
            "ru_minflt": 929,
            "ru_nvcsw": 5
        },
        "nMops": 527,
        "outputSizePerQuad": 631.0,
        "ru_childs_end": {
            "ru_utime_sec": 0.0062469999999999999,
            "ru_nivcsw": 0,
            "ru_stime_sec": 0.0017830000000000001,
            "ru_maxrss_kb": 15156,
            "ru_majflt": 0,
            "ru_minflt": 929,
            "ru_nvcsw": 5
        },
        "nQuads": 176,
        "totalObjSize": 111231,
        "ru_self_end": {
            "ru_utime_sec": 0.037418,
            "ru_nivcsw": 1,
            "ru_stime_sec": 0.018709,
            "ru_maxrss_kb": 89564,
            "ru_majflt": 0,
            "ru_minflt": 7008,
            "ru_nvcsw": 28
        },
        "CodeGen(%)": 20.71195681222941
    },
    "CurCompileUdps": {},
    "PrevCompiledModules": {},
    "LVLData": [
        "SIM"
    ],
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "ALU32_tb": [
            "ALU32_tb",
            "MDsiC",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CompileStatus": "Successful",
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "ALU32_tb",
        "ALU32_tb"
    ],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 89176
    },
    "CompileProcesses": [
        "cgproc.11987.json"
    ],
    "Misc": {
        "archive_dir": "archive.0",
        "cwd": "/home/lindongyi/Github_Project/First_RV/VCS_Testbech/ALU32",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "csrc_abs": "/home/lindongyi/Github_Project/First_RV/VCS_Testbech/ALU32/csrc",
        "daidir_abs": "/home/lindongyi/Github_Project/First_RV/VCS_Testbech/ALU32/simv.daidir",
        "default_output_dir": "csrc"
    }
}