\doxysection{DMA\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___type_def}\index{DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ISR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IFCR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 398} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!IFCR@{IFCR}}
\index{IFCR@{IFCR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{IFCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IFCR}

DMA interrupt flag clear register, Address offset\+: 0x04 

Definition at line \textbf{ 401} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{ISR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ISR}

DMA interrupt status register, Address offset\+: 0x00 

Definition at line \textbf{ 400} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
