[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~RippleCarryAdder|FullAdder",
    "duplicate":"~RippleCarryAdder|RippleCarryAdder/fa:FullAdder",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~RippleCarryAdder|FullAdder_1",
    "duplicate":"~RippleCarryAdder|RippleCarryAdder/fa_1:FullAdder",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~RippleCarryAdder|FullAdder_2",
    "duplicate":"~RippleCarryAdder|RippleCarryAdder/fa_2:FullAdder",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RippleCarryAdder|RippleCarryAdder>io_cout",
    "sources":[
      "~RippleCarryAdder|RippleCarryAdder>io_a",
      "~RippleCarryAdder|RippleCarryAdder>io_b",
      "~RippleCarryAdder|RippleCarryAdder>io_cin"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RippleCarryAdder|RippleCarryAdder>io_sum",
    "sources":[
      "~RippleCarryAdder|RippleCarryAdder>io_cin",
      "~RippleCarryAdder|RippleCarryAdder>io_a",
      "~RippleCarryAdder|RippleCarryAdder>io_b"
    ]
  }
]