
---------- Begin Simulation Statistics ----------
final_tick                                22799755000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189699                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691640                       # Number of bytes of host memory used
host_op_rate                                   190235                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    52.72                       # Real time elapsed on the host
host_tick_rate                              432505988                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022800                       # Number of seconds simulated
sim_ticks                                 22799755000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.808897                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300300                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               303920                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7161                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603844                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                127                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             397                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              270                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716770                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6944                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028311                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.279975                       # CPI: cycles per instruction
system.cpu.discardedOps                         15346                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2169290                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5801006                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454379                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8308350                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.438601                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         22799755                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830172     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721878     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455694     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028311                       # Class of committed instruction
system.cpu.tickCycles                        14491405                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        85767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        204531                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       120030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          310                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240908                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            310                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  22799755000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              48534                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57743                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28019                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70235                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70235                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         48534                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       323300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 323300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11296768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11296768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            118769                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  118769    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              118769                       # Request fanout histogram
system.membus.respLayer1.occupancy          638146500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           435503000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22799755000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             50558                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       128608                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          253                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           77233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            70328                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           70328                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           605                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49953                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       360331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                361794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        54912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12233344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12288256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           86072                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3695552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           206958                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001812                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042529                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 206583     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    375      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             206958                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          383144000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         360846996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1815000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  22799755000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2035                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2113                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  78                       # number of overall hits
system.l2.overall_hits::.cpu.data                2035                       # number of overall hits
system.l2.overall_hits::total                    2113                       # number of overall hits
system.l2.demand_misses::.cpu.inst                527                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             118246                       # number of demand (read+write) misses
system.l2.demand_misses::total                 118773                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               527                       # number of overall misses
system.l2.overall_misses::.cpu.data            118246                       # number of overall misses
system.l2.overall_misses::total                118773                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51753000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12024571000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12076324000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51753000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12024571000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12076324000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              605                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           120281                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120886                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             605                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          120281                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120886                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.871074                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.983081                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.982521                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.871074                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.983081                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.982521                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98203.036053                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101691.143886                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101675.667029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98203.036053                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101691.143886                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101675.667029                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               57743                       # number of writebacks
system.l2.writebacks::total                     57743                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        118242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            118769                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       118242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           118769                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41213000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9659441000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9700654000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41213000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9659441000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9700654000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.871074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.983048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.982488                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.871074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.983048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.982488                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78203.036053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81692.131392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81676.649631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78203.036053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81692.131392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81676.649631                       # average overall mshr miss latency
system.l2.replacements                          86072                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70865                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70865                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          244                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              244                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          244                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          244                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                93                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    93                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           70235                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               70235                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7351047000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7351047000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         70328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104663.586531                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104663.586531                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        70235                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70235                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5946347000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5946347000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84663.586531                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84663.586531                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51753000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51753000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          605                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            605                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.871074                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.871074                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98203.036053                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98203.036053                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41213000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41213000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.871074                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.871074                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78203.036053                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78203.036053                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1942                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        48011                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48011                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4673524000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4673524000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.961123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.961123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97342.775614                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97342.775614                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        48007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3713094000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3713094000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.961043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.961043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77344.845543                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77344.845543                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22799755000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 28454.052910                       # Cycle average of tags in use
system.l2.tags.total_refs                      240847                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    118840                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.026649                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      43.072161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       129.038483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28281.942266                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.863096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.868349                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1812                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30780                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2045648                       # Number of tag accesses
system.l2.tags.data_accesses                  2045648                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22799755000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7567488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7601216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3695552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3695552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          118242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              118769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57743                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57743                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1479314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         331910935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             333390249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1479314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1479314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      162087356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            162087356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      162087356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1479314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        331910935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            495477605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     57743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    118242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002755798500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3593                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3593                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              294026                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54191                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      118769                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      57743                       # Number of write requests accepted
system.mem_ctrls.readBursts                    118769                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    57743                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3566                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1369525500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  593845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3596444250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11531.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30281.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105490                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49969                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                118769                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                57743                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   74561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   44112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        21026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    537.193950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   405.494175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   322.477872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2628     12.50%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1984      9.44%     21.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1303      6.20%     28.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          829      3.94%     32.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8315     39.55%     71.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          505      2.40%     74.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          392      1.86%     75.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          301      1.43%     77.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4769     22.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        21026                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.033955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.447172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.000182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3460     96.30%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           11      0.31%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          121      3.37%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3593                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.063457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.059255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.388279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3475     96.72%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      1.14%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               61      1.70%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.08%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.25%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3593                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7601216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3693824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7601216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3695552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       333.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    333.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    162.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22791737000                       # Total gap between requests
system.mem_ctrls.avgGap                     129122.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7567488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3693824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1479314.141752838856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 331910935.007854223251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 162011565.475155323744                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       118242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        57743                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14160500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3582283750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 528855397250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26870.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30296.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9158779.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             71821260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             38173905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           420874440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          148780440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1799665920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4539372270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4932476640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11951164875                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.179531                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  12760478750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    761280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9277996250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             78304380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             41619765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           427136220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          152497080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1799665920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5569260810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4065202080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12133686255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        532.184940                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10494350750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    761280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11544124250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     22799755000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22799755000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1162180                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1162180                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1162180                       # number of overall hits
system.cpu.icache.overall_hits::total         1162180                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          605                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            605                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          605                       # number of overall misses
system.cpu.icache.overall_misses::total           605                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     56453000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56453000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56453000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56453000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1162785                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1162785                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1162785                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1162785                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000520                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000520                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000520                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000520                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93310.743802                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93310.743802                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93310.743802                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93310.743802                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          253                       # number of writebacks
system.cpu.icache.writebacks::total               253                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          605                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          605                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          605                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          605                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55243000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55243000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000520                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000520                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000520                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000520                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91310.743802                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91310.743802                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91310.743802                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91310.743802                       # average overall mshr miss latency
system.cpu.icache.replacements                    253                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1162180                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1162180                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          605                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           605                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56453000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56453000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1162785                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1162785                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000520                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000520                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93310.743802                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93310.743802                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55243000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55243000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000520                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000520                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91310.743802                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91310.743802                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22799755000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           329.497011                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1162785                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               605                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1921.958678                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   329.497011                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.643549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.643549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          352                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2326175                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2326175                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22799755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22799755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22799755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6991502                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6991502                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6991607                       # number of overall hits
system.cpu.dcache.overall_hits::total         6991607                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       150763                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         150763                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       152271                       # number of overall misses
system.cpu.dcache.overall_misses::total        152271                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12777160999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12777160999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12777160999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12777160999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7142265                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7142265                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7143878                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7143878                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021109                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021109                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021315                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021315                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84749.978436                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84749.978436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83910.665846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83910.665846                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17781                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               588                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.239796                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        70865                       # number of writebacks
system.cpu.dcache.writebacks::total             70865                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31985                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31985                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31985                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31985                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       118778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       118778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       120281                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       120281                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12270211000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12270211000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  12428276999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12428276999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016630                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016837                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016837                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 103303.734698                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103303.734698                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 103327.017559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103327.017559                       # average overall mshr miss latency
system.cpu.dcache.replacements                 119769                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5638219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5638219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        48546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         48546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4808024000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4808024000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5686765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5686765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008537                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008537                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 99040.580068                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 99040.580068                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           96                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48450                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48450                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4706216000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4706216000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008520                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008520                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 97135.521156                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 97135.521156                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1353283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1353283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       102217                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       102217                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7969136999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7969136999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.070228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77962.931792                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77962.931792                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        31889                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        31889                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        70328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7563995000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7563995000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.048319                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048319                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 107553.108293                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 107553.108293                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          105                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           105                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1508                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1508                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.934904                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.934904                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1503                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1503                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    158065999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    158065999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.931804                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.931804                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105166.998669                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105166.998669                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22799755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           479.685756                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7111964                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            120281                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.127909                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   479.685756                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.936886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.936886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14408189                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14408189                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22799755000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22799755000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
