[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ParamOverload1/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 177
LIB: work
FILE: ${SURELOG_DIR}/tests/ParamOverload1/dut.sv
n<> u<176> t<Top_level_rule> c<1> l<1:1> el<12:1>
  n<> u<1> t<Null_rule> p<176> s<175> l<1:1>
  n<> u<175> t<Source_text> p<176> c<82> l<1:1> el<10:10>
    n<> u<82> t<Description> p<175> c<81> s<174> l<1:1> el<4:10>
      n<> u<81> t<Module_declaration> p<82> c<14> l<1:1> el<4:10>
        n<> u<14> t<Module_ansi_header> p<81> c<2> s<58> l<1:1> el<1:26>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<14> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<1:11> el<1:11>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<1:11> el<1:25>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:12> el<1:24>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:12> el<1:22>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<1:12> el<1:18>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:19> el<1:22>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:19> el<1:22>
                    n<> u<7> t<Data_type> p<8> c<6> l<1:19> el<1:22>
                      n<> u<6> t<IntegerAtomType_Int> p<7> l<1:19> el<1:22>
              n<x> u<11> t<STRING_CONST> p<12> l<1:23> el<1:24>
        n<> u<58> t<Non_port_module_item> p<81> c<57> s<79> l<2:4> el<2:43>
          n<> u<57> t<Module_or_generate_item> p<58> c<56> l<2:4> el<2:43>
            n<> u<56> t<Module_common_item> p<57> c<55> l<2:4> el<2:43>
              n<> u<55> t<Module_or_generate_item_declaration> p<56> c<54> l<2:4> el<2:43>
                n<> u<54> t<Package_or_generate_item_declaration> p<55> c<53> l<2:4> el<2:43>
                  n<> u<53> t<Parameter_declaration> p<54> c<17> l<2:4> el<2:42>
                    n<> u<17> t<Data_type_or_implicit> p<53> c<16> s<52> l<2:14> el<2:17>
                      n<> u<16> t<Data_type> p<17> c<15> l<2:14> el<2:17>
                        n<> u<15> t<IntegerAtomType_Int> p<16> l<2:14> el<2:17>
                    n<> u<52> t<Param_assignment_list> p<53> c<51> l<2:18> el<2:42>
                      n<> u<51> t<Param_assignment> p<52> c<18> l<2:18> el<2:42>
                        n<P> u<18> t<STRING_CONST> p<51> s<23> l<2:18> el<2:19>
                        n<> u<23> t<Unpacked_dimension> p<51> c<22> s<50> l<2:20> el<2:23>
                          n<> u<22> t<Constant_expression> p<23> c<21> l<2:21> el<2:22>
                            n<> u<21> t<Constant_primary> p<22> c<20> l<2:21> el<2:22>
                              n<> u<20> t<Primary_literal> p<21> c<19> l<2:21> el<2:22>
                                n<5> u<19> t<INT_CONST> p<20> l<2:21> el<2:22>
                        n<> u<50> t<Constant_param_expression> p<51> c<49> l<2:26> el<2:42>
                          n<> u<49> t<Constant_mintypmax_expression> p<50> c<48> l<2:26> el<2:42>
                            n<> u<48> t<Constant_expression> p<49> c<47> l<2:26> el<2:42>
                              n<> u<47> t<Constant_primary> p<48> c<46> l<2:26> el<2:42>
                                n<> u<46> t<Constant_assignment_pattern_expression> p<47> c<45> l<2:26> el<2:42>
                                  n<> u<45> t<Assignment_pattern_expression> p<46> c<44> l<2:26> el<2:42>
                                    n<> u<44> t<Assignment_pattern> p<45> c<27> l<2:26> el<2:42>
                                      n<> u<27> t<Expression> p<44> c<26> s<31> l<2:28> el<2:29>
                                        n<> u<26> t<Primary> p<27> c<25> l<2:28> el<2:29>
                                          n<> u<25> t<Primary_literal> p<26> c<24> l<2:28> el<2:29>
                                            n<1> u<24> t<INT_CONST> p<25> l<2:28> el<2:29>
                                      n<> u<31> t<Expression> p<44> c<30> s<35> l<2:31> el<2:32>
                                        n<> u<30> t<Primary> p<31> c<29> l<2:31> el<2:32>
                                          n<> u<29> t<Primary_literal> p<30> c<28> l<2:31> el<2:32>
                                            n<2> u<28> t<INT_CONST> p<29> l<2:31> el<2:32>
                                      n<> u<35> t<Expression> p<44> c<34> s<39> l<2:34> el<2:35>
                                        n<> u<34> t<Primary> p<35> c<33> l<2:34> el<2:35>
                                          n<> u<33> t<Primary_literal> p<34> c<32> l<2:34> el<2:35>
                                            n<3> u<32> t<INT_CONST> p<33> l<2:34> el<2:35>
                                      n<> u<39> t<Expression> p<44> c<38> s<43> l<2:37> el<2:38>
                                        n<> u<38> t<Primary> p<39> c<37> l<2:37> el<2:38>
                                          n<> u<37> t<Primary_literal> p<38> c<36> l<2:37> el<2:38>
                                            n<4> u<36> t<INT_CONST> p<37> l<2:37> el<2:38>
                                      n<> u<43> t<Expression> p<44> c<42> l<2:40> el<2:41>
                                        n<> u<42> t<Primary> p<43> c<41> l<2:40> el<2:41>
                                          n<> u<41> t<Primary_literal> p<42> c<40> l<2:40> el<2:41>
                                            n<5> u<40> t<INT_CONST> p<41> l<2:40> el<2:41>
        n<> u<79> t<Non_port_module_item> p<81> c<78> s<80> l<3:4> el<3:20>
          n<> u<78> t<Module_or_generate_item> p<79> c<77> l<3:4> el<3:20>
            n<> u<77> t<Module_common_item> p<78> c<76> l<3:4> el<3:20>
              n<> u<76> t<Continuous_assign> p<77> c<75> l<3:4> el<3:20>
                n<> u<75> t<Net_assignment_list> p<76> c<74> l<3:11> el<3:19>
                  n<> u<74> t<Net_assignment> p<75> c<63> l<3:11> el<3:19>
                    n<> u<63> t<Net_lvalue> p<74> c<60> s<73> l<3:11> el<3:12>
                      n<> u<60> t<Ps_or_hierarchical_identifier> p<63> c<59> s<62> l<3:11> el<3:12>
                        n<x> u<59> t<STRING_CONST> p<60> l<3:11> el<3:12>
                      n<> u<62> t<Constant_select> p<63> c<61> l<3:13> el<3:13>
                        n<> u<61> t<Constant_bit_select> p<62> l<3:13> el<3:13>
                    n<> u<73> t<Expression> p<74> c<72> l<3:15> el<3:19>
                      n<> u<72> t<Primary> p<73> c<71> l<3:15> el<3:19>
                        n<> u<71> t<Complex_func_call> p<72> c<64> l<3:15> el<3:19>
                          n<P> u<64> t<STRING_CONST> p<71> s<70> l<3:15> el<3:16>
                          n<> u<70> t<Select> p<71> c<69> l<3:16> el<3:19>
                            n<> u<69> t<Bit_select> p<70> c<68> l<3:16> el<3:19>
                              n<> u<68> t<Expression> p<69> c<67> l<3:17> el<3:18>
                                n<> u<67> t<Primary> p<68> c<66> l<3:17> el<3:18>
                                  n<> u<66> t<Primary_literal> p<67> c<65> l<3:17> el<3:18>
                                    n<2> u<65> t<INT_CONST> p<66> l<3:17> el<3:18>
        n<> u<80> t<ENDMODULE> p<81> l<4:1> el<4:10>
    n<> u<174> t<Description> p<175> c<173> l<6:1> el<10:10>
      n<> u<173> t<Module_declaration> p<174> c<95> l<6:1> el<10:10>
        n<> u<95> t<Module_ansi_header> p<173> c<83> s<129> l<6:1> el<6:26>
          n<module> u<83> t<Module_keyword> p<95> s<84> l<6:1> el<6:7>
          n<top> u<84> t<STRING_CONST> p<95> s<85> l<6:8> el<6:11>
          n<> u<85> t<Package_import_declaration_list> p<95> s<94> l<6:11> el<6:11>
          n<> u<94> t<Port_declaration_list> p<95> c<93> l<6:11> el<6:25>
            n<> u<93> t<Ansi_port_declaration> p<94> c<91> l<6:12> el<6:24>
              n<> u<91> t<Net_port_header> p<93> c<86> s<92> l<6:12> el<6:22>
                n<> u<86> t<PortDir_Out> p<91> s<90> l<6:12> el<6:18>
                n<> u<90> t<Net_port_type> p<91> c<89> l<6:19> el<6:22>
                  n<> u<89> t<Data_type_or_implicit> p<90> c<88> l<6:19> el<6:22>
                    n<> u<88> t<Data_type> p<89> c<87> l<6:19> el<6:22>
                      n<> u<87> t<IntegerAtomType_Int> p<88> l<6:19> el<6:22>
              n<o> u<92> t<STRING_CONST> p<93> l<6:23> el<6:24>
        n<> u<129> t<Non_port_module_item> p<173> c<128> s<145> l<7:4> el<7:43>
          n<> u<128> t<Module_or_generate_item> p<129> c<127> l<7:4> el<7:43>
            n<> u<127> t<Module_instantiation> p<128> c<96> l<7:4> el<7:43>
              n<dut> u<96> t<STRING_CONST> p<127> s<114> l<7:4> el<7:7>
              n<> u<114> t<Parameter_value_assignment> p<127> c<113> s<126> l<7:8> el<7:28>
                n<> u<113> t<Parameter_assignment_list> p<114> c<112> l<7:10> el<7:27>
                  n<> u<112> t<Named_parameter_assignment> p<113> c<97> l<7:10> el<7:27>
                    n<P> u<97> t<STRING_CONST> p<112> s<111> l<7:11> el<7:12>
                    n<> u<111> t<Param_expression> p<112> c<110> l<7:13> el<7:26>
                      n<> u<110> t<Mintypmax_expression> p<111> c<109> l<7:13> el<7:26>
                        n<> u<109> t<Expression> p<110> c<108> l<7:13> el<7:26>
                          n<> u<108> t<Primary> p<109> c<107> l<7:13> el<7:26>
                            n<> u<107> t<Assignment_pattern_expression> p<108> c<106> l<7:13> el<7:26>
                              n<> u<106> t<Assignment_pattern> p<107> c<101> l<7:13> el<7:26>
                                n<> u<101> t<Expression> p<106> c<100> s<105> l<7:15> el<7:19>
                                  n<> u<100> t<Primary> p<101> c<99> l<7:15> el<7:19>
                                    n<> u<99> t<Primary_literal> p<100> c<98> l<7:15> el<7:19>
                                      n<1000> u<98> t<INT_CONST> p<99> l<7:15> el<7:19>
                                n<> u<105> t<Expression> p<106> c<104> l<7:21> el<7:25>
                                  n<> u<104> t<Primary> p<105> c<103> l<7:21> el<7:25>
                                    n<> u<103> t<Primary_literal> p<104> c<102> l<7:21> el<7:25>
                                      n<2000> u<102> t<INT_CONST> p<103> l<7:21> el<7:25>
              n<> u<126> t<Hierarchical_instance> p<127> c<116> l<7:29> el<7:42>
                n<> u<116> t<Name_of_instance> p<126> c<115> s<125> l<7:29> el<7:35>
                  n<u_dut1> u<115> t<STRING_CONST> p<116> l<7:29> el<7:35>
                n<> u<125> t<Port_connection_list> p<126> c<124> l<7:36> el<7:41>
                  n<> u<124> t<Named_port_connection> p<125> c<117> l<7:36> el<7:41>
                    n<x> u<117> t<STRING_CONST> p<124> s<122> l<7:37> el<7:38>
                    n<> u<122> t<OPEN_PARENS> p<124> s<121> l<7:38> el<7:39>
                    n<> u<121> t<Expression> p<124> c<120> s<123> l<7:39> el<7:40>
                      n<> u<120> t<Primary> p<121> c<119> l<7:39> el<7:40>
                        n<> u<119> t<Primary_literal> p<120> c<118> l<7:39> el<7:40>
                          n<o> u<118> t<STRING_CONST> p<119> l<7:39> el<7:40>
                    n<> u<123> t<CLOSE_PARENS> p<124> l<7:40> el<7:41>
        n<> u<145> t<Non_port_module_item> p<173> c<144> s<171> l<8:4> el<8:22>
          n<> u<144> t<Module_or_generate_item> p<145> c<143> l<8:4> el<8:22>
            n<> u<143> t<Module_instantiation> p<144> c<130> l<8:4> el<8:22>
              n<dut> u<130> t<STRING_CONST> p<143> s<142> l<8:4> el<8:7>
              n<> u<142> t<Hierarchical_instance> p<143> c<132> l<8:8> el<8:21>
                n<> u<132> t<Name_of_instance> p<142> c<131> s<141> l<8:8> el<8:14>
                  n<u_dut2> u<131> t<STRING_CONST> p<132> l<8:8> el<8:14>
                n<> u<141> t<Port_connection_list> p<142> c<140> l<8:15> el<8:20>
                  n<> u<140> t<Named_port_connection> p<141> c<133> l<8:15> el<8:20>
                    n<x> u<133> t<STRING_CONST> p<140> s<138> l<8:16> el<8:17>
                    n<> u<138> t<OPEN_PARENS> p<140> s<137> l<8:17> el<8:18>
                    n<> u<137> t<Expression> p<140> c<136> s<139> l<8:18> el<8:19>
                      n<> u<136> t<Primary> p<137> c<135> l<8:18> el<8:19>
                        n<> u<135> t<Primary_literal> p<136> c<134> l<8:18> el<8:19>
                          n<o> u<134> t<STRING_CONST> p<135> l<8:18> el<8:19>
                    n<> u<139> t<CLOSE_PARENS> p<140> l<8:19> el<8:20>
        n<> u<171> t<Non_port_module_item> p<173> c<170> s<172> l<9:4> el<9:34>
          n<> u<170> t<Module_or_generate_item> p<171> c<169> l<9:4> el<9:34>
            n<> u<169> t<Module_instantiation> p<170> c<146> l<9:4> el<9:34>
              n<dut> u<146> t<STRING_CONST> p<169> s<156> l<9:4> el<9:7>
              n<> u<156> t<Parameter_value_assignment> p<169> c<155> s<168> l<9:8> el<9:19>
                n<> u<155> t<Parameter_assignment_list> p<156> c<154> l<9:10> el<9:18>
                  n<> u<154> t<Named_parameter_assignment> p<155> c<147> l<9:10> el<9:18>
                    n<P> u<147> t<STRING_CONST> p<154> s<153> l<9:11> el<9:12>
                    n<> u<153> t<Param_expression> p<154> c<152> l<9:13> el<9:17>
                      n<> u<152> t<Mintypmax_expression> p<153> c<151> l<9:13> el<9:17>
                        n<> u<151> t<Expression> p<152> c<150> l<9:13> el<9:17>
                          n<> u<150> t<Primary> p<151> c<149> l<9:13> el<9:17>
                            n<> u<149> t<Primary_literal> p<150> c<148> l<9:13> el<9:17>
                              n<3000> u<148> t<INT_CONST> p<149> l<9:13> el<9:17>
              n<> u<168> t<Hierarchical_instance> p<169> c<158> l<9:20> el<9:33>
                n<> u<158> t<Name_of_instance> p<168> c<157> s<167> l<9:20> el<9:26>
                  n<u_dut3> u<157> t<STRING_CONST> p<158> l<9:20> el<9:26>
                n<> u<167> t<Port_connection_list> p<168> c<166> l<9:27> el<9:32>
                  n<> u<166> t<Named_port_connection> p<167> c<159> l<9:27> el<9:32>
                    n<x> u<159> t<STRING_CONST> p<166> s<164> l<9:28> el<9:29>
                    n<> u<164> t<OPEN_PARENS> p<166> s<163> l<9:29> el<9:30>
                    n<> u<163> t<Expression> p<166> c<162> s<165> l<9:30> el<9:31>
                      n<> u<162> t<Primary> p<163> c<161> l<9:30> el<9:31>
                        n<> u<161> t<Primary_literal> p<162> c<160> l<9:30> el<9:31>
                          n<o> u<160> t<STRING_CONST> p<161> l<9:30> el<9:31>
                    n<> u<165> t<CLOSE_PARENS> p<166> l<9:31> el<9:32>
        n<> u<172> t<ENDMODULE> p<173> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamOverload1/dut.sv:1:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamOverload1/dut.sv:6:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ParamOverload1/dut.sv:1:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/ParamOverload1/dut.sv:6:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
BitSelect                                              1
Constant                                               7
ContAssign                                             1
Design                                                 1
IntTypespec                                            5
IntVar                                                 2
Module                                                 2
ModuleTypespec                                         1
Operation                                              2
ParamAssign                                            1
Parameter                                              1
Port                                                   5
Range                                                  1
RefModule                                              3
RefObj                                                 4
RefTypespec                                            6
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamOverload1/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiVariables:
  \_IntVar: (work@dut.x), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.x), line:1:19, endln:1:22
      |vpiParent:
      \_IntVar: (work@dut.x), line:1:23, endln:1:24
      |vpiFullName:work@dut.x
      |vpiActual:
      \_IntTypespec: 
    |vpiName:x
    |vpiFullName:work@dut.x
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiParameter:
  \_Parameter: (work@dut.P), line:2:18, endln:2:42
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:1:1, endln:4:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.P), line:2:14, endln:2:17
      |vpiParent:
      \_Parameter: (work@dut.P), line:2:18, endln:2:42
      |vpiFullName:work@dut.P
      |vpiActual:
      \_ArrayTypespec: 
    |vpiSigned:1
    |vpiName:P
    |vpiFullName:work@dut.P
  |vpiParamAssign:
  \_ParamAssign: , line:2:18, endln:2:42
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_Operation: , line:2:26, endln:2:42
      |vpiParent:
      \_ParamAssign: , line:2:18, endln:2:42
      |vpiOpType:75
      |vpiOperand:
      \_Constant: , line:2:28, endln:2:29
        |vpiParent:
        \_Operation: , line:2:26, endln:2:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:2:31, endln:2:32
        |vpiParent:
        \_Operation: , line:2:26, endln:2:42
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:2:34, endln:2:35
        |vpiParent:
        \_Operation: , line:2:26, endln:2:42
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:2:37, endln:2:38
        |vpiParent:
        \_Operation: , line:2:26, endln:2:42
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:2:40, endln:2:41
        |vpiParent:
        \_Operation: , line:2:26, endln:2:42
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@dut.P), line:2:18, endln:2:42
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:1:1, endln:4:10
    |vpiSigned:1
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:1:1, endln:4:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:2:20, endln:2:23
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:2:21, endln:2:22
        |vpiParent:
        \_Range: , line:2:20, endln:2:23
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:2:21, endln:2:22
          |vpiParent:
          \_Operation: , line:2:21, endln:2:22
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut), line:2:14, endln:2:17
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@dut
      |vpiActual:
      \_IntTypespec: 
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:1:1, endln:4:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:1:1, endln:4:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntVar: (work@dut.x), line:1:23, endln:1:24
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiDefName:work@dut
  |vpiPort:
  \_Port: (x), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:1:1, endln:4:10
    |vpiName:x
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.x), line:1:19, endln:1:22
      |vpiParent:
      \_Port: (x), line:1:23, endln:1:24
      |vpiFullName:work@dut.x
      |vpiActual:
      \_IntTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:3:11, endln:3:19
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_BitSelect: (work@dut.P), line:3:16, endln:3:19
      |vpiParent:
      \_ContAssign: , line:3:11, endln:3:19
      |vpiName:P
      |vpiFullName:work@dut.P
      |vpiActual:
      \_Parameter: (work@dut.P), line:2:18, endln:2:42
      |vpiIndex:
      \_Constant: , line:3:17, endln:3:18
        |vpiParent:
        \_BitSelect: (work@dut.P), line:3:16, endln:3:19
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@dut.x), line:3:11, endln:3:12
      |vpiParent:
      \_ContAssign: , line:3:11, endln:3:19
      |vpiName:x
      |vpiFullName:work@dut.x
      |vpiActual:
      \_IntVar: (work@dut.x), line:1:23, endln:1:24
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:6:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiVariables:
  \_IntVar: (work@top.o), line:6:23, endln:6:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:6:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:6:19, endln:6:22
      |vpiParent:
      \_IntVar: (work@top.o), line:6:23, endln:6:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: 
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_ModuleTypespec: (dut)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:6:1, endln:10:10
    |vpiName:dut
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:6:1, endln:10:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:6:1, endln:10:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_ModuleTypespec: (dut)
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntVar: (work@top.o), line:6:23, endln:6:24
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiDefName:work@top
  |vpiPort:
  \_Port: (o), line:6:23, endln:6:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:6:1, endln:10:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:6:19, endln:6:22
      |vpiParent:
      \_Port: (o), line:6:23, endln:6:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: 
  |vpiRefModule:
  \_RefModule: work@dut (u_dut1), line:7:4, endln:7:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:6:1, endln:10:10
    |vpiName:u_dut1
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:1:1, endln:4:10
    |vpiPort:
    \_Port: (x), line:7:37, endln:7:38
      |vpiParent:
      \_RefModule: work@dut (u_dut1), line:7:4, endln:7:7
      |vpiName:x
      |vpiHighConn:
      \_RefObj: (work@top.u_dut1.x.o), line:7:39, endln:7:40
        |vpiParent:
        \_Port: (x), line:7:37, endln:7:38
        |vpiName:o
        |vpiFullName:work@top.u_dut1.x.o
        |vpiActual:
        \_IntVar: (work@top.o), line:6:23, endln:6:24
  |vpiRefModule:
  \_RefModule: work@dut (u_dut2), line:8:4, endln:8:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:6:1, endln:10:10
    |vpiName:u_dut2
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:1:1, endln:4:10
    |vpiPort:
    \_Port: (x), line:8:16, endln:8:17
      |vpiParent:
      \_RefModule: work@dut (u_dut2), line:8:4, endln:8:7
      |vpiName:x
      |vpiHighConn:
      \_RefObj: (work@top.u_dut2.x.o), line:8:18, endln:8:19
        |vpiParent:
        \_Port: (x), line:8:16, endln:8:17
        |vpiName:o
        |vpiFullName:work@top.u_dut2.x.o
        |vpiActual:
        \_IntVar: (work@top.o), line:6:23, endln:6:24
  |vpiRefModule:
  \_RefModule: work@dut (u_dut3), line:9:4, endln:9:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:6:1, endln:10:10
    |vpiName:u_dut3
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamOverload1/dut.sv, line:1:1, endln:4:10
    |vpiPort:
    \_Port: (x), line:9:28, endln:9:29
      |vpiParent:
      \_RefModule: work@dut (u_dut3), line:9:4, endln:9:7
      |vpiName:x
      |vpiHighConn:
      \_RefObj: (work@top.u_dut3.x.o), line:9:30, endln:9:31
        |vpiParent:
        \_Port: (x), line:9:28, endln:9:29
        |vpiName:o
        |vpiFullName:work@top.u_dut3.x.o
        |vpiActual:
        \_IntVar: (work@top.o), line:6:23, endln:6:24
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
