Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/roby/full-adder/fa_test_isim_beh.exe -prj /home/roby/full-adder/fa_test_beh.prj work.fa_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/roby/full-adder/full-adder.vhd" into library work
Parsing VHDL file "/home/roby/full-adder/fa_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95968 KB
Fuse CPU Usage: 1400 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavior of entity fa_test
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/roby/full-adder/fa_test_isim_beh.exe
Fuse Memory Usage: 661580 KB
Fuse CPU Usage: 1430 ms
GCC CPU Usage: 270 ms
