Analysis & Synthesis report for Nios
Sun Jul 27 19:15:24 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 18. Source assignments for altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 19. Source assignments for Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 20. Source assignments for Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 21. Source assignments for Nios_V_SRAM:sram|altsyncram:the_altsyncram|altsyncram_88m1:auto_generated
 22. Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux:cmd_demux
 23. Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux:cmd_demux_001
 24. Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 25. Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux_002:cmd_demux_003
 26. Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux:rsp_demux
 27. Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 28. Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux:rsp_demux_002
 29. Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux:rsp_demux_003
 30. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 32. Source assignments for altera_reset_controller:rst_controller_001
 33. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Parameter Settings for User Entity Instance: altera_avalon_jtag_uart:debug
 36. Parameter Settings for User Entity Instance: altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w
 37. Parameter Settings for User Entity Instance: altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo
 38. Parameter Settings for User Entity Instance: altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r
 39. Parameter Settings for User Entity Instance: altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo
 40. Parameter Settings for User Entity Instance: Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart
 41. Parameter Settings for User Entity Instance: Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller
 42. Parameter Settings for User Entity Instance: Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001
 43. Parameter Settings for User Entity Instance: Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Parameter Settings for User Entity Instance: Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Parameter Settings for User Entity Instance: Nios_V_SRAM:sram
 46. Parameter Settings for User Entity Instance: Nios_V_SRAM:sram|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator
 48. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_v_dm_agent_translator
 49. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_v_timer_sw_agent_translator
 50. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator
 51. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_data_manager_agent
 52. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_instruction_manager_agent
 53. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent
 54. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 55. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo
 56. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo
 57. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_dm_agent_agent
 58. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor
 59. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo
 60. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo
 61. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_timer_sw_agent_agent
 62. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor
 63. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo
 64. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo
 65. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent
 66. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo
 69. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router:router|Nios_V_mm_interconnect_0_router_default_decode:the_default_decode
 70. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router:router_001|Nios_V_mm_interconnect_0_router_default_decode:the_default_decode
 71. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_002:router_002|Nios_V_mm_interconnect_0_router_002_default_decode:the_default_decode
 72. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_002:router_003|Nios_V_mm_interconnect_0_router_002_default_decode:the_default_decode
 73. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_004:router_004|Nios_V_mm_interconnect_0_router_004_default_decode:the_default_decode
 74. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_005:router_005|Nios_V_mm_interconnect_0_router_005_default_decode:the_default_decode
 75. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_004:router_006|Nios_V_mm_interconnect_0_router_004_default_decode:the_default_decode
 76. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_007:router_007|Nios_V_mm_interconnect_0_router_007_default_decode:the_default_decode
 77. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_wr_limiter
 78. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_rd_limiter
 79. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 80. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 81. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 82. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 83. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
 84. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 85. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
 86. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 87. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 88. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 89. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
 90. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 91. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
 92. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 93. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb
 94. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 95. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 96. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 97. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 98. Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 99. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
100. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
101. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
102. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
103. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
104. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
105. scfifo Parameter Settings by Entity Instance
106. altsyncram Parameter Settings by Entity Instance
107. Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
108. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
109. Port Connectivity Checks: "altera_reset_controller:rst_controller"
110. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
111. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
112. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
113. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
114. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_007:router_007|Nios_V_mm_interconnect_0_router_007_default_decode:the_default_decode"
115. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_005:router_005|Nios_V_mm_interconnect_0_router_005_default_decode:the_default_decode"
116. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_004:router_004|Nios_V_mm_interconnect_0_router_004_default_decode:the_default_decode"
117. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_002:router_002|Nios_V_mm_interconnect_0_router_002_default_decode:the_default_decode"
118. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router:router|Nios_V_mm_interconnect_0_router_default_decode:the_default_decode"
119. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo"
120. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo"
121. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent"
122. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo"
123. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo"
124. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_timer_sw_agent_agent"
125. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo"
126. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo"
127. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_dm_agent_agent"
128. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo"
129. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo"
130. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent"
131. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_instruction_manager_agent"
132. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_data_manager_agent"
133. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator"
134. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_v_timer_sw_agent_translator"
135. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_v_dm_agent_translator"
136. Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator"
137. Port Connectivity Checks: "Nios_V_SRAM:sram"
138. Port Connectivity Checks: "Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
139. Port Connectivity Checks: "Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001"
140. Port Connectivity Checks: "Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller"
141. Port Connectivity Checks: "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart"
142. Port Connectivity Checks: "altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic"
143. Post-Synthesis Netlist Statistics for Top Partition
144. Elapsed Time Per Partition
145. Analysis & Synthesis Messages
146. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jul 27 19:15:24 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; Nios                                            ;
; Top-level Entity Name           ; Nios_V                                          ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2920                                            ;
; Total pins                      ; 1                                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,051,648                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Nios_V             ; Nios               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                          ; Library     ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; Nios_V/synthesis/Nios_V.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/Nios_V.v                                                                 ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_reset_controller.v                                     ; yes             ; User Verilog HDL File                        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_reset_controller.v                                     ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_reset_synchronizer.v                                   ; yes             ; User Verilog HDL File                        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_reset_synchronizer.v                                   ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_irq_mapper.sv                                          ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v                                    ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_avalon_st_adapter.v                  ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_mux_002.sv                       ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_merlin_arbitrator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_arbitrator.sv                                   ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_mux.sv                           ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_demux_001.sv                     ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_demux.sv                         ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_mux_001.sv                       ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_mux.sv                           ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_demux_002.sv                     ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_demux.sv                         ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_merlin_traffic_limiter.sv                              ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_traffic_limiter.sv                              ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_avalon_sc_fifo.v                                       ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_sc_fifo.v                                       ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_avalon_st_pipeline_base.v                              ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_st_pipeline_base.v                              ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_007.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_007.sv                        ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_005.sv                        ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_004.sv                        ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_002.sv                        ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router.sv                            ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_merlin_slave_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_slave_agent.sv                                  ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_merlin_axi_master_ni.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_axi_master_ni.sv                                ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_merlin_slave_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_slave_translator.sv                             ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_SRAM.hex                                               ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_SRAM.hex                                               ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_SRAM.v                                                 ; yes             ; User Verilog HDL File                        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_SRAM.v                                                 ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_Nios_V.v                                               ; yes             ; User Verilog HDL File                        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_Nios_V.v                                               ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_Nios_V_irq_mapper.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_Nios_V_irq_mapper.sv                                   ; Nios_V      ;
; Nios_V/synthesis/submodules/csr_mlab.mif                                                  ; yes             ; User Memory Initialization File              ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/csr_mlab.mif                                                  ; Nios_V      ;
; Nios_V/synthesis/submodules/debug_rom.mif                                                 ; yes             ; User Memory Initialization File              ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/debug_rom.mif                                                 ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_dm_def.sv                                               ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_dm_def.sv                                               ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_ram.sv                                                  ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_ram.sv                                                  ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_dm_jtag2mm.sv                                           ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_dm_jtag2mm.sv                                           ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_dm_top.sv                                               ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_dm_top.sv                                               ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_debug_module.sv                                         ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_debug_module.sv                                         ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_std_synchronizer_nocut.v                               ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_std_synchronizer_nocut.v                               ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_avalon_st_clock_crosser.v                              ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_st_clock_crosser.v                              ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                    ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                    ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_timer_msip.sv                                           ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_timer_msip.sv                                           ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_opcode_def.sv                                           ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_opcode_def.sv                                           ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_mem_op_state.sv                                         ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_mem_op_state.sv                                         ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_reg_file.sv                                             ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_reg_file.sv                                             ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_csr.sv                                                  ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_csr.sv                                                  ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_csrind_if.sv                                            ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_csrind_if.sv                                            ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_interrupt_handler.sv                                    ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_interrupt_handler.sv                                    ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_instr_buffer.sv                                         ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_instr_buffer.sv                                         ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_shift.sv                                                ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_shift.sv                                                ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_alu.sv                                                  ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_alu.sv                                                  ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_lsu.sv                                                  ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_lsu.sv                                                  ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_m_decoder.sv                                            ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_decoder.sv                                            ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_m_core.sv                                               ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_core.sv                                               ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_m_instr_prefetch.sv                                     ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_instr_prefetch.sv                                     ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_m_D_stage.sv                                            ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_D_stage.sv                                            ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_m_E_stage.sv                                            ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_E_stage.sv                                            ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_m_M0_stage.sv                                           ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_M0_stage.sv                                           ; Nios_V      ;
; Nios_V/synthesis/submodules/niosv_m_W_stage.sv                                            ; yes             ; Encrypted User SystemVerilog HDL File        ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_W_stage.sv                                            ; Nios_V      ;
; Nios_V/synthesis/submodules/Nios_V_Nios_V_hart.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_Nios_V_hart.sv                                         ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_avalon_jtag_uart.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart.sv                                    ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv                           ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv                           ; Nios_V      ;
; Nios_V/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv                       ; Nios_V      ;
; scfifo.tdf                                                                                ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf                                      ;             ;
; a_regfifo.inc                                                                             ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/a_regfifo.inc                                   ;             ;
; a_dpfifo.inc                                                                              ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                    ;             ;
; a_i2fifo.inc                                                                              ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                    ;             ;
; a_fffifo.inc                                                                              ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/a_fffifo.inc                                    ;             ;
; a_f2fifo.inc                                                                              ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                    ;             ;
; aglobal241.inc                                                                            ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                                  ;             ;
; db/scfifo_1t91.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/rissun57/Desktop/Nios/db/scfifo_1t91.tdf                                                                        ;             ;
; db/a_dpfifo_5771.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/rissun57/Desktop/Nios/db/a_dpfifo_5771.tdf                                                                      ;             ;
; db/a_fefifo_7cf.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/rissun57/Desktop/Nios/db/a_fefifo_7cf.tdf                                                                       ;             ;
; db/cntr_vg7.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/rissun57/Desktop/Nios/db/cntr_vg7.tdf                                                                           ;             ;
; db/altsyncram_7pu1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/rissun57/Desktop/Nios/db/altsyncram_7pu1.tdf                                                                    ;             ;
; db/cntr_jgb.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/rissun57/Desktop/Nios/db/cntr_jgb.tdf                                                                           ;             ;
; alt_jtag_atlantic.v                                                                       ; yes             ; Encrypted Megafunction                       ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                                             ; yes             ; Encrypted Megafunction                       ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                         ; yes             ; Encrypted Megafunction                       ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv               ;             ;
; altsyncram.tdf                                                                            ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                                  ;             ;
; stratix_ram_block.inc                                                                     ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;             ;
; lpm_mux.inc                                                                               ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                                     ;             ;
; lpm_decode.inc                                                                            ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                                  ;             ;
; a_rdenreg.inc                                                                             ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;             ;
; altrom.inc                                                                                ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                                      ;             ;
; altram.inc                                                                                ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altram.inc                                      ;             ;
; altdpram.inc                                                                              ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                                    ;             ;
; db/altsyncram_qsv1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/rissun57/Desktop/Nios/db/altsyncram_qsv1.tdf                                                                    ;             ;
; sld_virtual_jtag_basic.v                                                                  ; yes             ; Megafunction                                 ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                        ;             ;
; db/altsyncram_lts1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/rissun57/Desktop/Nios/db/altsyncram_lts1.tdf                                                                    ;             ;
; db/altsyncram_k1t1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/rissun57/Desktop/Nios/db/altsyncram_k1t1.tdf                                                                    ;             ;
; db/decode_5la.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/rissun57/Desktop/Nios/db/decode_5la.tdf                                                                         ;             ;
; db/mux_2hb.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/rissun57/Desktop/Nios/db/mux_2hb.tdf                                                                            ;             ;
; db/altsyncram_88m1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/rissun57/Desktop/Nios/db/altsyncram_88m1.tdf                                                                    ;             ;
; db/decode_8la.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/rissun57/Desktop/Nios/db/decode_8la.tdf                                                                         ;             ;
; db/mux_5hb.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/rissun57/Desktop/Nios/db/mux_5hb.tdf                                                                            ;             ;
; sld_hub.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_hub.vhd                                     ; altera_sld  ;
; db/ip/sld1ab89a71/alt_sld_fab.v                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/rissun57/Desktop/Nios/db/ip/sld1ab89a71/alt_sld_fab.v                                                           ; alt_sld_fab ;
; db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/rissun57/Desktop/Nios/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/rissun57/Desktop/Nios/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; alt_sld_fab ;
; db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/rissun57/Desktop/Nios/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; alt_sld_fab ;
; db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; yes             ; Encrypted Auto-Found VHDL File               ; /home/rissun57/Desktop/Nios/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; alt_sld_fab ;
; db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/rissun57/Desktop/Nios/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                ;             ;
; sld_rom_sr.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                  ;             ;
+-------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 2320          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 3225          ;
;     -- 7 input functions                    ; 29            ;
;     -- 6 input functions                    ; 1002          ;
;     -- 5 input functions                    ; 505           ;
;     -- 4 input functions                    ; 656           ;
;     -- <=3 input functions                  ; 1033          ;
; Memory ALUT usage                           ; 96            ;
;     -- 64-address deep                      ; 0             ;
;     -- 32-address deep                      ; 96            ;
;                                             ;               ;
; Dedicated logic registers                   ; 2920          ;
;                                             ;               ;
; I/O pins                                    ; 1             ;
; Total MLAB memory bits                      ; 1664          ;
; Total block memory bits                     ; 1051648       ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 2817          ;
; Total fan-out                               ; 28209         ;
; Average fan-out                             ; 4.37          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |Nios_V                                                                                                                                 ; 3225 (1)            ; 2920 (0)                  ; 1051648           ; 0          ; 1    ; 0            ; |Nios_V                                                                                                                                                                                                                                                                                                                                            ; Nios_V                                   ; Nios_V       ;
;    |Nios_V_Nios_V:nios_v|                                                                                                               ; 2497 (0)            ; 2359 (0)                  ; 2048              ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v                                                                                                                                                                                                                                                                                                                       ; Nios_V_Nios_V                            ; Nios_V       ;
;       |Nios_V_Nios_V_hart:hart|                                                                                                         ; 1885 (0)            ; 1471 (0)                  ; 2048              ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart                                                                                                                                                                                                                                                                                               ; Nios_V_Nios_V_hart                       ; Nios_V       ;
;          |niosv_m_core:m_core.niosv_m_full_inst|                                                                                        ; 1885 (329)          ; 1471 (108)                ; 2048              ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst                                                                                                                                                                                                                                                         ; niosv_m_core                             ; Nios_V       ;
;             |niosv_csr:csr_inst|                                                                                                        ; 588 (583)           ; 342 (334)                 ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst                                                                                                                                                                                                                                      ; niosv_csr                                ; Nios_V       ;
;                |niosv_interrupt_handler:irq_inst|                                                                                       ; 5 (5)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst                                                                                                                                                                                                     ; niosv_interrupt_handler                  ; Nios_V       ;
;             |niosv_lsu:lsu_inst|                                                                                                        ; 135 (130)           ; 43 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst                                                                                                                                                                                                                                      ; niosv_lsu                                ; Nios_V       ;
;                |niosv_mem_op_state:read_cmd|                                                                                            ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:read_cmd                                                                                                                                                                                                          ; niosv_mem_op_state                       ; Nios_V       ;
;                |niosv_mem_op_state:wr_addr|                                                                                             ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_addr                                                                                                                                                                                                           ; niosv_mem_op_state                       ; Nios_V       ;
;             |niosv_m_D_stage:D_stage_inst|                                                                                              ; 105 (18)            ; 146 (146)                 ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst                                                                                                                                                                                                                            ; niosv_m_D_stage                          ; Nios_V       ;
;                |niosv_m_decoder:instr_decoder_inst|                                                                                     ; 87 (87)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|niosv_m_decoder:instr_decoder_inst                                                                                                                                                                                         ; niosv_m_decoder                          ; Nios_V       ;
;             |niosv_m_E_stage:E_stage_inst|                                                                                              ; 339 (255)           ; 305 (305)                 ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst                                                                                                                                                                                                                            ; niosv_m_E_stage                          ; Nios_V       ;
;                |niosv_alu:alu_inst|                                                                                                     ; 84 (84)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|niosv_alu:alu_inst                                                                                                                                                                                                         ; niosv_alu                                ; Nios_V       ;
;             |niosv_m_M0_stage:M0_stage_inst|                                                                                            ; 222 (133)           ; 255 (215)                 ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst                                                                                                                                                                                                                          ; niosv_m_M0_stage                         ; Nios_V       ;
;                |niosv_shift:shifter_inst|                                                                                               ; 89 (89)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|niosv_shift:shifter_inst                                                                                                                                                                                                 ; niosv_shift                              ; Nios_V       ;
;             |niosv_m_W_stage:W_stage_inst|                                                                                              ; 0 (0)               ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_W_stage:W_stage_inst                                                                                                                                                                                                                            ; niosv_m_W_stage                          ; Nios_V       ;
;             |niosv_m_instr_prefetch:prefetch_inst|                                                                                      ; 167 (123)           ; 234 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst                                                                                                                                                                                                                    ; niosv_m_instr_prefetch                   ; Nios_V       ;
;                |niosv_instr_buffer:buffer_inst|                                                                                         ; 44 (44)             ; 134 (134)                 ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst                                                                                                                                                                                     ; niosv_instr_buffer                       ; Nios_V       ;
;             |niosv_reg_file:reg_file_inst|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst                                                                                                                                                                                                                            ; niosv_reg_file                           ; Nios_V       ;
;                |niosv_ram:reg_file_a|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a                                                                                                                                                                                                       ; niosv_ram                                ; Nios_V       ;
;                   |altsyncram:ram_no_ecc.data_ram|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                        ; altsyncram                               ; work         ;
;                      |altsyncram_qsv1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a|altsyncram:ram_no_ecc.data_ram|altsyncram_qsv1:auto_generated                                                                                                                                         ; altsyncram_qsv1                          ; work         ;
;                |niosv_ram:reg_file_b|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_b                                                                                                                                                                                                       ; niosv_ram                                ; Nios_V       ;
;                   |altsyncram:ram_no_ecc.data_ram|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_b|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                        ; altsyncram                               ; work         ;
;                      |altsyncram_qsv1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_b|altsyncram:ram_no_ecc.data_ram|altsyncram_qsv1:auto_generated                                                                                                                                         ; altsyncram_qsv1                          ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                            ; altera_reset_controller                  ; Nios_V       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ; altera_reset_synchronizer                ; Nios_V       ;
;       |niosv_dm_top:dbg_mod|                                                                                                            ; 409 (0)             ; 721 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod                                                                                                                                                                                                                                                                                                  ; niosv_dm_top                             ; Nios_V       ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                           ; altera_reset_controller                  ; Nios_V       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                ; altera_reset_synchronizer                ; Nios_V       ;
;          |niosv_debug_module:dm_inst|                                                                                                   ; 345 (304)           ; 314 (228)                 ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst                                                                                                                                                                                                                                                                       ; niosv_debug_module                       ; Nios_V       ;
;             |niosv_ram:dbg_rom_inst|                                                                                                    ; 41 (0)              ; 45 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst                                                                                                                                                                                                                                                ; niosv_ram                                ; Nios_V       ;
;                |altsyncram:ram_no_ecc.data_ram|                                                                                         ; 41 (0)              ; 45 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                                                                 ; altsyncram                               ; work         ;
;                   |altsyncram_k1t1:auto_generated|                                                                                      ; 41 (39)             ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated                                                                                                                                                                                  ; altsyncram_k1t1                          ; work         ;
;                      |decode_5la:wr_decode|                                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|decode_5la:wr_decode                                                                                                                                                             ; decode_5la                               ; work         ;
;             |niosv_ram:niosv_dm_csr_mem_inst|                                                                                           ; 0 (0)               ; 41 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst                                                                                                                                                                                                                                       ; niosv_ram                                ; Nios_V       ;
;                |altsyncram:ram_no_ecc.data_ram|                                                                                         ; 0 (0)               ; 41 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram                                                                                                                                                                                                        ; altsyncram                               ; work         ;
;                   |altsyncram_lts1:auto_generated|                                                                                      ; 0 (0)               ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated                                                                                                                                                                         ; altsyncram_lts1                          ; work         ;
;          |niosv_dm_jtag2mm:dtm_inst|                                                                                                    ; 64 (55)             ; 404 (162)                 ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst                                                                                                                                                                                                                                                                        ; niosv_dm_jtag2mm                         ; Nios_V       ;
;             |altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|                                                                      ; 4 (0)               ; 136 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser ; Nios_V       ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 4 (3)               ; 136 (88)                  ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                          ; altera_avalon_st_clock_crosser           ; Nios_V       ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)               ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage                                                                                                                              ; altera_avalon_st_pipeline_base           ; Nios_V       ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                     ; altera_std_synchronizer_nocut            ; Nios_V       ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                     ; altera_std_synchronizer_nocut            ; Nios_V       ;
;             |altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|                                                                      ; 3 (0)               ; 103 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser ; Nios_V       ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 3 (2)               ; 103 (66)                  ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                          ; altera_avalon_st_clock_crosser           ; Nios_V       ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage                                                                                                                              ; altera_avalon_st_pipeline_base           ; Nios_V       ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                     ; altera_std_synchronizer_nocut            ; Nios_V       ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                     ; altera_std_synchronizer_nocut            ; Nios_V       ;
;             |altera_reset_controller:rst_controller|                                                                                    ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                 ; altera_reset_controller                  ; Nios_V       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                      ; altera_reset_synchronizer                ; Nios_V       ;
;             |sld_virtual_jtag_basic:vjtag_inst|                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst                                                                                                                                                                                                                                      ; sld_virtual_jtag_basic                   ; work         ;
;       |niosv_timer_msip:timer_module|                                                                                                   ; 203 (203)           ; 164 (164)                 ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_timer_msip:timer_module                                                                                                                                                                                                                                                                                         ; niosv_timer_msip                         ; Nios_V       ;
;    |Nios_V_SRAM:sram|                                                                                                                   ; 32 (0)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_SRAM:sram                                                                                                                                                                                                                                                                                                                           ; Nios_V_SRAM                              ; Nios_V       ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 32 (0)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_SRAM:sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                 ; altsyncram                               ; work         ;
;          |altsyncram_88m1:auto_generated|                                                                                               ; 32 (0)              ; 2 (2)                     ; 1048576           ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_SRAM:sram|altsyncram:the_altsyncram|altsyncram_88m1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_88m1                          ; work         ;
;             |mux_5hb:mux2|                                                                                                              ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_SRAM:sram|altsyncram:the_altsyncram|altsyncram_88m1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                     ; mux_5hb                                  ; work         ;
;    |Nios_V_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 449 (0)             ; 339 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                 ; Nios_V_mm_interconnect_0                 ; Nios_V       ;
;       |Nios_V_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                ; Nios_V_mm_interconnect_0_cmd_demux       ; Nios_V       ;
;       |Nios_V_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                    ; Nios_V_mm_interconnect_0_cmd_demux       ; Nios_V       ;
;       |Nios_V_mm_interconnect_0_cmd_demux_002:cmd_demux_003|                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                            ; Nios_V_mm_interconnect_0_cmd_demux_002   ; Nios_V       ;
;       |Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                    ; 43 (39)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                    ; Nios_V_mm_interconnect_0_cmd_mux         ; Nios_V       ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                       ; altera_merlin_arbitrator                 ; Nios_V       ;
;       |Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                    ; 18 (18)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                    ; Nios_V_mm_interconnect_0_cmd_mux         ; Nios_V       ;
;       |Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                        ; 17 (13)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                        ; Nios_V_mm_interconnect_0_cmd_mux         ; Nios_V       ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                           ; altera_merlin_arbitrator                 ; Nios_V       ;
;       |Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                                ; 23 (16)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                ; Nios_V_mm_interconnect_0_cmd_mux_001     ; Nios_V       ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 7 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                   ; altera_merlin_arbitrator                 ; Nios_V       ;
;             |altera_merlin_arb_adder:adder|                                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                     ; altera_merlin_arb_adder                  ; Nios_V       ;
;       |Nios_V_mm_interconnect_0_router:router|                                                                                          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router:router                                                                                                                                                                                                                                                          ; Nios_V_mm_interconnect_0_router          ; Nios_V       ;
;       |Nios_V_mm_interconnect_0_router_002:router_003|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                  ; Nios_V_mm_interconnect_0_router_002      ; Nios_V       ;
;       |Nios_V_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                ; Nios_V_mm_interconnect_0_rsp_demux       ; Nios_V       ;
;       |Nios_V_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                    ; Nios_V_mm_interconnect_0_rsp_demux       ; Nios_V       ;
;       |Nios_V_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                            ; Nios_V_mm_interconnect_0_rsp_demux_001   ; Nios_V       ;
;       |Nios_V_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                    ; 115 (115)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                    ; Nios_V_mm_interconnect_0_rsp_mux         ; Nios_V       ;
;       |Nios_V_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                        ; Nios_V_mm_interconnect_0_rsp_mux         ; Nios_V       ;
;       |Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_003|                                                                                ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                                                                ; Nios_V_mm_interconnect_0_rsp_mux_002     ; Nios_V       ;
;       |altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|                                                                  ; 27 (27)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                    ; Nios_V       ;
;       |altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|                                                                    ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                    ; Nios_V       ;
;       |altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo|                                                                          ; 40 (40)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                    ; Nios_V       ;
;       |altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|                                                                            ; 18 (18)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                    ; Nios_V       ;
;       |altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo|                                                                    ; 39 (39)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                    ; Nios_V       ;
;       |altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|                                                                      ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                    ; Nios_V       ;
;       |altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|                                                                                    ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                    ; Nios_V       ;
;       |altera_merlin_axi_master_ni:nios_v_data_manager_agent|                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_data_manager_agent                                                                                                                                                                                                                                           ; altera_merlin_axi_master_ni              ; Nios_V       ;
;       |altera_merlin_slave_agent:nios_v_dm_agent_agent|                                                                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_dm_agent_agent                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                ; Nios_V       ;
;       |altera_merlin_slave_agent:nios_v_timer_sw_agent_agent|                                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_timer_sw_agent_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                ; Nios_V       ;
;       |altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|                                                               ; 2 (2)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator           ; Nios_V       ;
;       |altera_merlin_slave_translator:sram_s1_translator|                                                                               ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator                                                                                                                                                                                                                                               ; altera_merlin_slave_translator           ; Nios_V       ;
;       |altera_merlin_traffic_limiter:nios_v_instruction_manager_rd_limiter|                                                             ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_rd_limiter                                                                                                                                                                                                                             ; altera_merlin_traffic_limiter            ; Nios_V       ;
;    |altera_avalon_jtag_uart:debug|                                                                                                      ; 117 (36)            ; 112 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug                                                                                                                                                                                                                                                                                                              ; altera_avalon_jtag_uart                  ; Nios_V       ;
;       |alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|                                                                     ; 33 (33)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                  ; alt_jtag_atlantic                        ; work         ;
;       |altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|                                                               ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r                                                                                                                                                                                                                                            ; altera_avalon_jtag_uart_scfifo_r         ; Nios_V       ;
;          |scfifo:rfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                               ; scfifo                                   ; work         ;
;             |scfifo_1t91:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1t91:auto_generated                                                                                                                                                                                                    ; scfifo_1t91                              ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                               ; a_dpfifo_5771                            ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                       ; a_fefifo_7cf                             ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                  ; cntr_vg7                                 ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                       ; altsyncram_7pu1                          ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                         ; cntr_jgb                                 ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                               ; cntr_jgb                                 ; work         ;
;       |altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|                                                               ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w                                                                                                                                                                                                                                            ; altera_avalon_jtag_uart_scfifo_w         ; Nios_V       ;
;          |scfifo:wfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                               ; scfifo                                   ; work         ;
;             |scfifo_1t91:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated                                                                                                                                                                                                    ; scfifo_1t91                              ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                               ; a_dpfifo_5771                            ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                       ; a_fefifo_7cf                             ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                  ; cntr_vg7                                 ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                       ; altsyncram_7pu1                          ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                         ; cntr_jgb                                 ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                               ; cntr_jgb                                 ; work         ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                  ; Nios_V       ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                ; Nios_V       ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                ; Nios_V       ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                  ; Nios_V       ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                ; Nios_V       ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 89 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (84)            ; 83 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_V|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                           ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+-----------------+
; Name                                                                                                                                                                                                          ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+-----------------+
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a|altsyncram:ram_no_ecc.data_ram|altsyncram_qsv1:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None            ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_b|altsyncram:ram_no_ecc.data_ram|altsyncram_qsv1:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None            ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|ALTDPRAM_INSTANCE                                   ; MLAB       ; Simple Dual Port ; 42           ; 32           ; 42           ; 32           ; 1344    ; ./debug_rom.mif ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|ALTDPRAM_INSTANCE                          ; MLAB       ; Simple Dual Port ; 10           ; 32           ; 10           ; 32           ; 320     ; ./csr_mlab.mif  ;
; Nios_V_SRAM:sram|altsyncram:the_altsyncram|altsyncram_88m1:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO       ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; Nios_V_SRAM.hex ;
; altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None            ;
; altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM               ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+--------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                           ; 24.1    ; N/A          ; N/A          ; |Nios_V                                                                                                                                                                                                                                                                     ; Nios_V.qsys     ;
; Altera ; Signal Tap                     ; N/A     ; N/A          ; Licensed     ; |Nios_V|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                     ; N/A     ; N/A          ; Licensed     ; |Nios_V|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                     ; N/A     ; N/A          ; Licensed     ; |Nios_V|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                     ; N/A     ; N/A          ; Licensed     ; |Nios_V|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                     ; N/A     ; N/A          ; Licensed     ; |Nios_V|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_avalon_jtag_uart        ; 24.1    ; N/A          ; N/A          ; |Nios_V|altera_avalon_jtag_uart:debug                                                                                                                                                                                                                                       ; Nios_V.qsys     ;
; Altera ; altera_irq_mapper              ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_irq_mapper:irq_mapper                                                                                                                                                                                                                                        ; Nios_V.qsys     ;
; Altera ; altera_mm_interconnect         ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                          ; Nios_V.qsys     ;
; Altera ; altera_avalon_st_adapter       ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                             ; Nios_V.qsys     ;
; Altera ; error_adapter                  ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Nios_V_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                  ; Nios_V.qsys     ;
; Altera ; altera_avalon_st_adapter       ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                         ; Nios_V.qsys     ;
; Altera ; error_adapter                  ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Nios_V_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; Nios_V.qsys     ;
; Altera ; altera_avalon_st_adapter       ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                         ; Nios_V.qsys     ;
; Altera ; error_adapter                  ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|Nios_V_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; Nios_V.qsys     ;
; Altera ; altera_avalon_st_adapter       ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                         ; Nios_V.qsys     ;
; Altera ; error_adapter                  ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|Nios_V_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; Nios_V.qsys     ;
; Altera ; altera_merlin_demultiplexer    ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                             ; Nios_V.qsys     ;
; Altera ; altera_merlin_demultiplexer    ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                         ; Nios_V.qsys     ;
; Altera ; altera_merlin_demultiplexer    ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                     ; Nios_V.qsys     ;
; Altera ; altera_merlin_demultiplexer    ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                     ; Nios_V.qsys     ;
; Altera ; altera_merlin_multiplexer      ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                 ; Nios_V.qsys     ;
; Altera ; altera_merlin_multiplexer      ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                         ; Nios_V.qsys     ;
; Altera ; altera_merlin_multiplexer      ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                             ; Nios_V.qsys     ;
; Altera ; altera_merlin_multiplexer      ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                             ; Nios_V.qsys     ;
; Altera ; altera_merlin_slave_agent      ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent                                                                                                                                                                  ; Nios_V.qsys     ;
; Altera ; altera_avalon_sc_fifo          ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                           ; Nios_V.qsys     ;
; Altera ; altera_avalon_sc_fifo          ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                             ; Nios_V.qsys     ;
; Altera ; altera_merlin_slave_translator ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator                                                                                                                                                        ; Nios_V.qsys     ;
; Altera ; altera_merlin_axi_master_ni    ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_data_manager_agent                                                                                                                                                                    ; Nios_V.qsys     ;
; Altera ; altera_merlin_slave_agent      ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_dm_agent_agent                                                                                                                                                                          ; Nios_V.qsys     ;
; Altera ; altera_avalon_sc_fifo          ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo                                                                                                                                                                   ; Nios_V.qsys     ;
; Altera ; altera_avalon_sc_fifo          ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo                                                                                                                                                                     ; Nios_V.qsys     ;
; Altera ; altera_merlin_slave_translator ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_v_dm_agent_translator                                                                                                                                                                ; Nios_V.qsys     ;
; Altera ; altera_merlin_axi_master_ni    ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_instruction_manager_agent                                                                                                                                                             ; Nios_V.qsys     ;
; Altera ; altera_merlin_traffic_limiter  ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_rd_limiter                                                                                                                                                      ; Nios_V.qsys     ;
; Altera ; altera_merlin_traffic_limiter  ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_wr_limiter                                                                                                                                                      ; Nios_V.qsys     ;
; Altera ; altera_merlin_slave_agent      ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_timer_sw_agent_agent                                                                                                                                                                    ; Nios_V.qsys     ;
; Altera ; altera_avalon_sc_fifo          ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo                                                                                                                                                             ; Nios_V.qsys     ;
; Altera ; altera_avalon_sc_fifo          ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo                                                                                                                                                               ; Nios_V.qsys     ;
; Altera ; altera_merlin_slave_translator ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_v_timer_sw_agent_translator                                                                                                                                                          ; Nios_V.qsys     ;
; Altera ; altera_merlin_router           ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router:router                                                                                                                                                                                   ; Nios_V.qsys     ;
; Altera ; altera_merlin_router           ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router:router_001                                                                                                                                                                               ; Nios_V.qsys     ;
; Altera ; altera_merlin_router           ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_002:router_002                                                                                                                                                                           ; Nios_V.qsys     ;
; Altera ; altera_merlin_router           ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_002:router_003                                                                                                                                                                           ; Nios_V.qsys     ;
; Altera ; altera_merlin_router           ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_004:router_004                                                                                                                                                                           ; Nios_V.qsys     ;
; Altera ; altera_merlin_router           ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_005:router_005                                                                                                                                                                           ; Nios_V.qsys     ;
; Altera ; altera_merlin_router           ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_004:router_006                                                                                                                                                                           ; Nios_V.qsys     ;
; Altera ; altera_merlin_router           ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_007:router_007                                                                                                                                                                           ; Nios_V.qsys     ;
; Altera ; altera_merlin_demultiplexer    ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                             ; Nios_V.qsys     ;
; Altera ; altera_merlin_demultiplexer    ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                     ; Nios_V.qsys     ;
; Altera ; altera_merlin_demultiplexer    ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                         ; Nios_V.qsys     ;
; Altera ; altera_merlin_demultiplexer    ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                         ; Nios_V.qsys     ;
; Altera ; altera_merlin_multiplexer      ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                 ; Nios_V.qsys     ;
; Altera ; altera_merlin_multiplexer      ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                             ; Nios_V.qsys     ;
; Altera ; altera_merlin_multiplexer      ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                         ; Nios_V.qsys     ;
; Altera ; altera_merlin_multiplexer      ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                         ; Nios_V.qsys     ;
; Altera ; altera_merlin_slave_agent      ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent                                                                                                                                                                                  ; Nios_V.qsys     ;
; Altera ; altera_avalon_sc_fifo          ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo                                                                                                                                                                           ; Nios_V.qsys     ;
; Altera ; altera_avalon_sc_fifo          ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo                                                                                                                                                                             ; Nios_V.qsys     ;
; Altera ; altera_merlin_slave_translator ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator                                                                                                                                                                        ; Nios_V.qsys     ;
; Altera ; intel_niosv_m                  ; 26.0.0  ; N/A          ; N/A          ; |Nios_V|Nios_V_Nios_V:nios_v                                                                                                                                                                                                                                                ; Nios_V.qsys     ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod                                                                                                                                                                                                                           ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst                                                                                                                                                                                                ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst                                                                                                                                                                         ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst                                                                                                                                                                ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst                                                                                                                                                                                                 ;                 ;
; Altera ; altera_reset_controller        ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller                                                                                                                                                          ; Nios_V.qsys     ;
; Altera ; altera_reset_controller        ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|altera_reset_controller:rst_controller                                                                                                                                                                                    ; Nios_V.qsys     ;
; Altera ; intel_niosv_m_unit             ; 26.0.0  ; N/A          ; N/A          ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart                                                                                                                                                                                                                        ; Nios_V.qsys     ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst                                                                                                                                                                                  ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst                                                                                                                                                     ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|niosv_m_decoder:instr_decoder_inst                                                                                                                  ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst                                                                                                                                                     ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|niosv_alu:alu_inst                                                                                                                                  ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst                                                                                                                                                   ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|niosv_shift:shifter_inst                                                                                                                          ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_W_stage:W_stage_inst                                                                                                                                                     ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst                                                                                                                                                               ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst                                                                                                                              ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csrind_if:csrind_if                                                                                                                                                        ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst                                                                                                                                                               ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:read_cmd                                                                                                                                   ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_addr                                                                                                                                    ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_data                                                                                                                                    ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst                                                                                                                                             ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst                                                                                                              ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst                                                                                                                                                     ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a                                                                                                                                ;                 ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_b                                                                                                                                ;                 ;
; Altera ; altera_irq_mapper              ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_irq_mapper:irq_mapper                                                                                                                                                                                                            ; Nios_V.qsys     ;
; Altera ; altera_irq_mapper              ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_irq_mapper:irq_mapper_001                                                                                                                                                                                                        ; Nios_V.qsys     ;
; Altera ; altera_irq_mapper              ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_irq_mapper:irq_mapper_002                                                                                                                                                                                                        ; Nios_V.qsys     ;
; Altera ; altera_reset_controller        ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller                                                                                                                                                                                                         ; Nios_V.qsys     ;
; Altera ; altera_reset_controller        ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001                                                                                                                                                                                                     ; Nios_V.qsys     ;
; Altera ; 6AF7_D036                      ; N/A     ; N/A          ; Licensed     ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_timer_msip:timer_module                                                                                                                                                                                                                  ;                 ;
; Altera ; altera_reset_controller        ; 24.1    ; N/A          ; N/A          ; |Nios_V|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; Nios_V.qsys     ;
; Altera ; altera_reset_controller        ; 24.1    ; N/A          ; N/A          ; |Nios_V|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                          ; Nios_V.qsys     ;
; Altera ; altera_avalon_onchip_memory2   ; 24.1    ; N/A          ; N/A          ; |Nios_V|Nios_V_SRAM:sram                                                                                                                                                                                                                                                    ; Nios_V.qsys     ;
+--------+--------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state                             ;
+-------------------+-------------------+-------------------+------------------+-----------------+------------------+---------------+
; Name              ; dm_state.EXE_PNDG ; dm_state.RESUMING ; dm_state.CMD_EXE ; dm_state.HALTED ; dm_state.HALTREQ ; dm_state.IDLE ;
+-------------------+-------------------+-------------------+------------------+-----------------+------------------+---------------+
; dm_state.IDLE     ; 0                 ; 0                 ; 0                ; 0               ; 0                ; 0             ;
; dm_state.HALTREQ  ; 0                 ; 0                 ; 0                ; 0               ; 1                ; 1             ;
; dm_state.HALTED   ; 0                 ; 0                 ; 0                ; 1               ; 0                ; 1             ;
; dm_state.CMD_EXE  ; 0                 ; 0                 ; 1                ; 0               ; 0                ; 1             ;
; dm_state.RESUMING ; 0                 ; 1                 ; 0                ; 0               ; 0                ; 1             ;
; dm_state.EXE_PNDG ; 1                 ; 0                 ; 0                ; 0               ; 0                ; 1             ;
+-------------------+-------------------+-------------------+------------------+-----------------+------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                   ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|read                                                                                                                                 ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                             ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|ndmreset_shifter[3]                                                                                                                                       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                             ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|ndmreset_shifter[2]                                                                                                                                       ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|ndmreset_shifter[1]                                                                                                                                       ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|write                                                                                                                                ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|rdaddr_reg[5]                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|ndmreset_shifter[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|wr_en_reg[0]                                                ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[0]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|wraddr_reg[0]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|wraddr_reg[1]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|wraddr_reg[2]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|wraddr_reg[3]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|rdaddr_reg[0]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|rdaddr_reg[1]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|rdaddr_reg[2]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|rdaddr_reg[3]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|wr_en_reg[0]                                                         ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|wraddr_reg[5]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[0]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|wraddr_reg[0]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|wraddr_reg[1]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|wraddr_reg[2]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|wraddr_reg[3]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|wraddr_reg[4]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|rdaddr_reg[0]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|rdaddr_reg[1]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|rdaddr_reg[2]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|rdaddr_reg[3]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|rdaddr_reg[4]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[16]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[16]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[8]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[8]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[24]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[24]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[1]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[1]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[17]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[17]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[9]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[9]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[25]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[25]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[2]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[2]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[18]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[18]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[10]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[10]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[26]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[26]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[3]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[3]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[19]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[19]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[11]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[11]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[27]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[27]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[4]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[4]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[20]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[20]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[12]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[12]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[28]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[28]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[5]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[5]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[21]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[21]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[13]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[13]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[29]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[29]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[6]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[6]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[22]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[22]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[14]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[14]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[30]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[30]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[7]                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[7]                                                        ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[23]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[23]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[15]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[15]                                                       ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[31]                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|datain_reg[31]                                                       ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                              ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                   ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                              ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                               ; yes                                                              ; yes                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 140                                                                                                                                                                                     ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0..3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_instruction_manager_agent|sop_enable                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_instruction_manager_agent|burst_bytecount[0..2]                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_data_manager_agent|sop_enable                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_data_manager_agent|burst_bytecount[0..2]                                                                                                     ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][14]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][10]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][9]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][8]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][7]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][2]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][1]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][0]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][19]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][17]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][15]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][14]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][12]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][11]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][10]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][2]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][1]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][0]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][30]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][25]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][19]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][14]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][2]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][1]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][0]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][19]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][0]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][1]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][2]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][4]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][10]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][11]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][12]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][14]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][15]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][16]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][17]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][18]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][19]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][20]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][21]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][22]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][23]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][24]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][25]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][27]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][30]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][0]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][1]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][2]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][4]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][7]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][8]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][9]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][10]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][11]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][12]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][13]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][14]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][15]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][16]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][17]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][18]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][19]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][21]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][22]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][23]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][24]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][25]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][26]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][27]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][28]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][29]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][30]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|core_reset_req                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[6..11]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|core_irq_cause[5..11]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_ext_irq                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_ext_irq                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[1..15]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[1..15]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_reg_incorrect                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_mem_byteen[0]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.code[1..11]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[12..30]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.interrupt                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_amo_op                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_wr_limiter|last_channel[0]                                                                                             ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_wr_limiter|last_dest_id[0,1]                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_wr_limiter|last_channel[1]                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                   ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_reg_incorrect                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_mem_byteen[0]                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_amo_op                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.code[2,4..11]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[12..30]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.interrupt                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|core_irq_cause[3]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.code[2,4..11]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[12..30]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.interrupt                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[2]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_type.code[5..11]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_wr_limiter|has_pending_responses                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_wr_limiter|pending_response_count[0,1]                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dmctrl.ackhaverst                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full0        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full0        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[18..31]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[17]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[0..2,5..16]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[0..31]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[0..31] ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[0..42] ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_rd_limiter|last_channel[1]                                                                                             ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_rd_limiter|last_dest_id[1]                                                    ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][32]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][33]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][105]                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][76]                                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][75]                                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][75]                                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][75]                                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo|mem[2][32]                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo|mem[2][33]                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[2][68]                                                                                                           ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[2][88]                                                                  ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[2][74]                                                                                                           ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[2][88]                                                                  ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[2][75]                                                                                                           ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[2][88]                                                                  ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[2][87]                                                                                                           ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[2][88]                                                                  ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo|mem[2][32]                                                                                                               ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo|mem[2][33]                                                                      ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[2][76]                                                                                                                 ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[2][105]                                                                       ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[2][75]                                                                                                                 ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[2][88]                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[2][74]                                                                                                                 ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[2][88]                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[2][68]                                                                                                                 ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[2][88]                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][32]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[3]                                                                                                                           ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|dbg_vector[4]                                                                                  ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|fcsr.frm[1]                                                                                                          ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|fcsr.frm[2]                                                                 ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|fcsr.fflags[0..2,4]                                                                                                  ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|fcsr.frm[2]                                                                 ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|fcsr.frm[0]                                                                                                          ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|fcsr.frm[2]                                                                 ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.trig_type[2,3]                                                                                              ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|fcsr.frm[2]                                                                 ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.nmip                                                                                                            ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|fcsr.frm[2]                                                                 ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.stepie                                                                                                          ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|fcsr.frm[2]                                                                 ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|fcsr.fflags[3]                                                                                                       ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|fcsr.frm[2]                                                                 ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.trig_type[0]                                                                                                ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|fcsr.frm[2]                                                                 ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_csr_read                                                                                                 ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_csr_write                                                       ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_mem_size[1]                                                                                              ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_mem_byteen[2]                                                   ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_mem_byteen[3]                                                                                            ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_mem_byteen[2]                                                   ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_instr_pc[0]                                                                                              ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_nxt_seq_pc[0]                                                   ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_instr_pc[1]                                                                                              ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_nxt_seq_pc[1]                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][76]                                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][105]                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][88]                                                                                ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_mem_size[1]                                                                                           ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_mem_byteen[2]                                                ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_mem_byteen[3]                                                                                         ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_mem_byteen[2]                                                ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_data|state[1]                                                                                  ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[1]                                         ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_data|state[0]                                                                                  ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:wr_addr|state[0]                                         ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator|waitrequest_reset_override                                                                                                    ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[0]                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_shift_amt[0]                                                                                             ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_exe_s2[0]                                                       ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_shift_amt[1]                                                                                             ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_exe_s2[1]                                                       ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_shift_amt[2]                                                                                             ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_exe_s2[2]                                                       ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_shift_amt[3]                                                                                             ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_exe_s2[3]                                                       ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_shift_amt[4]                                                                                             ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_exe_s2[4]                                                       ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[0][74]                                                                                                                 ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[0][68]                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[0][75]                                                                                                                 ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[0][68]                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[0][88]                                                                                                                 ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[0][68]                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[0][74]                                                                                                           ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[0][68]                                                                  ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[0][75]                                                                                                           ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[0][68]                                                                  ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[0][87]                                                                                                           ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[0][68]                                                                  ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[0][88]                                                                                                           ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[0][68]                                                                  ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][32]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][33]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo|mem[0][33]                                                                                                               ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo|mem[0][32]                                                                      ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo|mem[0][33]                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo|mem[0][32]                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][68]                                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][74]                                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][68]                                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][68]                                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][68]                                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][105]                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][76]                                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][105]                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][105]                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[0][76]                                                                                                                 ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[0][105]                                                                       ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[1]                                                                                                                                          ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|dmi_status[0]                                                                                                 ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                             ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|waitrequest_reset_override                                           ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[1][74]                                                                                                                 ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[1][68]                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[1][75]                                                                                                                 ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[1][68]                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[1][88]                                                                                                                 ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[1][68]                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[1][74]                                                                                                           ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[1][68]                                                                  ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[1][75]                                                                                                           ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[1][68]                                                                  ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[1][87]                                                                                                           ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[1][68]                                                                  ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[1][88]                                                                                                           ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[1][68]                                                                  ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|core_irq_cause[1]                                                                                                    ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|core_irq_cause[0]                                                           ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo|mem[1][33]                                                                                                               ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo|mem[1][32]                                                                      ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo|mem[1][33]                                                                                                         ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo|mem[1][32]                                                                ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|av_readdata_pre[24..31]                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|av_readdata_pre[23]                                                  ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmdbuf_instr[15,17]                                                                                                                                   ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmdbuf_instr[12]                                                                                             ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmdbuf_instr[19]                                                                                                                                      ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmdbuf_instr[14]                                                                                             ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmdbuf_instr[3]                                                                                                                                       ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmdbuf_instr[2]                                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[1][76]                                                                                                                 ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[1][105]                                                                       ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                              ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[4..9,11..31]                                                                                                                                 ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[10]                                                                                                 ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][18]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][16]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][12]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][16]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][15]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][16]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][17]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][16]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][6]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][16]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][15]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][17]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][28]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][29]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][6]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][13]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][7]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][8]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][9]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][16]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][5]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][13]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][26]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][28]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][29]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][5]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][6]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][7]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][8]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[3][9]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][12]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][18]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][13]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][27]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][13]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][26]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][16]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][5]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][20]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][6]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[4][20]                                                                                               ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][6]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][5]                                                                                                ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][11]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][5]                                                                                                ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][13]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][5]                                                                                                ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][18]                                                                                                                                        ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][5]                                                                                                ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[3]                                                                                                                                           ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[2]                                                                                                  ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][33]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][32]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                 ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                            ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                  ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]         ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                          ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_instr_pc[2]                                                                                              ; Merged with Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_nxt_seq_pc[2]                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][33]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo|mem[2][33]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[2][88]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo|mem[2][33]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[2][88]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|fcsr.frm[2]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcontrol.trig_type[1]                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][32]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo|mem[1][32]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[1][68]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo|mem[1][32]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[1][68]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                         ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo|mem[0][32]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[0][68]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[0][76]                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[1][76]                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                         ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo|mem[0][32]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[0][68]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                               ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                             ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|ls_ld_expn_q                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.code[0]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[2][76]                                                                                                           ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                         ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[10]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmdbuf_instr[14]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][104]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][104]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstcs.cmderr[2]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dtmcs[16]                                                                                                                                      ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][0]                                                                                                                        ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][0]                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][1]                                                                                                                        ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][1]                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][2]                                                                                                                        ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][2]                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][3]                                                                                                                        ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][3]                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][4]                                                                                                                        ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][4]                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][5]                                                                                                                        ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][5]                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][6]                                                                                                                        ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][6]                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][7]                                                                                                                        ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][7]                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][8]                                                                                                                        ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][8]                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][9]                                                                                                                        ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][9]                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][10]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][10]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][11]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][11]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][12]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][12]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][13]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][13]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][14]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][14]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][15]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][15]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][16]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][16]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][17]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][17]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][18]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][18]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][19]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][19]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][20]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][20]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][21]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][21]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][22]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][22]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][23]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][23]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][24]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][24]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][25]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][25]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][26]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][26]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][27]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][27]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][28]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][28]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][29]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][29]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][30]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][30]                                                                              ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][31]                                                                                                                       ; Merged with Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][31]                                                                              ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state~4                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state~5                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_state~6                                                                                                                                            ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][4]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][16]                                                                                               ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem_used[0,1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][13]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][12]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][15]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][16]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][17]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][18]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][19]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][20]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][21]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][22]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][23]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][24]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][6]                                                                                                                        ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][5]                                                                                                                        ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][4]                                                                                                                        ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][3]                                                                                                                        ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][2]                                                                                                                        ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][14]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][8]                                                                                                                        ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][7]                                                                                                                        ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][31]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][30]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][29]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][28]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][27]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][26]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][25]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][9]                                                                                                                        ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][10]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][11]                                                                                                                       ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][0]                                                                                                                        ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][1]                                                                                                                        ; Lost fanout                                                                                                                                                                                   ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][4]                                                                                                                                         ; Merged with Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][13]                                                                                               ;
; Total Number of Removed Registers = 719                                                                                                                                                                                    ;                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|core_reset_req                                                                                                                   ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_reg_incorrect,                                                                                         ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.code[1],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.code[2],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.code[3],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.code[4],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.code[5],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.code[6],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.code[7],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.code[8],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.code[9],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.code[10],                                                                                  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.code[11],                                                                                  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[12],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[13],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[14],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[15],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[16],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[17],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[18],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[19],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[20],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[21],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[22],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[23],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[24],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[25],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[26],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[27],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[28],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[29],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.rsvd_30_12[30],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.interrupt,                                                                                 ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_amo_op,                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_reg_incorrect,                                                                                      ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_amo_op,                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.code[2],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.code[4],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.code[5],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.code[6],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.code[7],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.code[8],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.code[9],                                                                                   ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.code[10],                                                                                  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.code[11],                                                                                  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[12],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[13],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[14],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[15],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[16],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[17],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[18],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[19],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[20],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[21],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[22],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[23],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[24],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[25],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[26],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[27],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[28],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[29],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.rsvd_30_12[30],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_d_expn_type.interrupt,                                                                                 ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.code[2],                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.code[4],                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.code[5],                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.code[6],                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.code[7],                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.code[8],                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.code[9],                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.code[10],                                                                               ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.code[11],                                                                               ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[12],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[13],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[14],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[15],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[16],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[17],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[18],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[19],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[20],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[21],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[22],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[23],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[24],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[25],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[26],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[27],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[28],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[29],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.rsvd_30_12[30],                                                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_e_expn_type.interrupt,                                                                              ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_type.code[11],                                                                                                                 ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_type.code[10],                                                                                                                 ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_type.code[9],                                                                                                                  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_type.code[8],                                                                                                                  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_type.code[7],                                                                                                                  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_type.code[6],                                                                                                                  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_type.code[5],                                                                                                                  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[31],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[30],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[29],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[28],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[27],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[26],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[25],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[24],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[23],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[22],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[21],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[20],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[19],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[18],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[17],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[16],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[15],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[14],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[13],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[12],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[11],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[10],                                                                                                ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[9],                                                                                                 ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[8],                                                                                                 ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[7],                                                                                                 ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[6],                                                                                                 ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[5],                                                                                                 ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[4],                                                                                                 ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[3],                                                                                                 ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[2],                                                                                                 ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[1],                                                                                                 ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|alt_ecc_inject[0],                                                                                                 ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|D_i_expn_type.code[0]                                                                                    ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[42], ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[41], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[40], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[39], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[38], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[37], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[36], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[35], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[34], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[33], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[32], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[31], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[30], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[29], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[28], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[27], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[26], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[25], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[24], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[23], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[22], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[21], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[20], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[19], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[18], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[17], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[16], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[15], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[14], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[13], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[12], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[11], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[10], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[9],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[8],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[7],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[6],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[5],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[4],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[3],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[2],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[1],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[0]   ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|full0 ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[31], ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[30], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[29], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[28], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[27], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[26], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[25], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[24], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[23], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[22], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[21], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[20], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[19], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[18], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[17], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[16], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[15], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[14], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[13], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[12], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[11], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[10], ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[9],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[8],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[7],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[6],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[5],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[4],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[3],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[2],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[1],  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage|data0[0]   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[0][68]                                                                                                          ; Stuck at GND                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][13],                                                                                                                    ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][12],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][15],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][16],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][17],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][18],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][19],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][20],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][21],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][22],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][23],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][24],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][6],                                                                                                                     ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][5],                                                                                                                     ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][4],                                                                                                                     ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][3],                                                                                                                     ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][2],                                                                                                                     ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][14],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][8],                                                                                                                     ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][7],                                                                                                                     ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][31],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][30],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][29],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][28],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][27],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][26],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][25],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][9],                                                                                                                     ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][10],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][11],                                                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][0]                                                                                                                      ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                  ; Stuck at GND                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                                      ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][76],                                                                                                      ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                  ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|ls_ld_expn_q,                                                                                                      ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                       ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[2]                                                                                                               ; Stuck at GND                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_wr_limiter|last_channel[0],                                                                                          ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[2],                                                                                                              ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[3],                                                                            ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[10]                                                                                                                                        ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[2][88]                                                                                                    ; Stuck at GND                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[1][68],                                                                                                        ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[0][76],                                                                                                        ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                         ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_wr_limiter|last_channel[1]                                                                                      ; Stuck at GND                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][104],                                                                                                                     ;
;                                                                                                                                                                                                                     ; due to stuck port clock_enable ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][104],                                                                                                                     ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag,                                                                                                           ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                   ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0]                                                                                                                   ; Stuck at GND                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0],                                                                                                                  ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_wr_limiter|has_pending_responses,                                                                                    ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                 ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_instruction_manager_agent|sop_enable                                                                                                  ; Stuck at VCC                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_data_manager_agent|burst_bytecount[2],                                                                                                     ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_data_manager_agent|burst_bytecount[1],                                                                                                     ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_data_manager_agent|burst_bytecount[0]                                                                                                      ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[2][88]                                                                                                          ; Stuck at GND                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo|mem[1][68],                                                                                                              ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                               ;
;                                                                                                                                                                                                                     ;                                ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                           ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem_used[1]                                                                                                               ; Stuck at GND                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem_used[0],                                                                                                                   ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][1]                                                                                                                      ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo|mem[2][33]                                                                                                        ; Stuck at GND                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo|mem[1][32],                                                                                                            ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo|mem[0][32]                                                                                                             ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo|mem[2][33]                                                                                                  ; Stuck at GND                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo|mem[1][32],                                                                                                      ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo|mem[0][32]                                                                                                       ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                  ; Stuck at GND                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo|mem[0][68],                                                                                                                      ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                   ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[7]                                                           ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[7],                                                               ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|core_irq_cause[3]                                                                                                  ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_data_manager_agent|sop_enable                                                                                                         ; Stuck at VCC                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[1][76],                                                                                                        ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo|mem[2][76]                                                                                                         ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[1][33]                                                                                                                ; Stuck at GND                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo|mem[0][32]                                                                                                                     ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[1]                                                                                                                   ; Stuck at GND                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                 ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                       ; Stuck at VCC                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                   ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                           ; Stuck at VCC                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                       ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                   ; Stuck at VCC                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                               ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                    ; Stuck at GND                   ; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                     ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][14]                                                                                                                                 ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmdbuf_instr[14]                                                                                                                                    ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_ext_irq                                                                   ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_ext_irq                                                                        ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[15]                                                          ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[15]                                                               ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[14]                                                          ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[14]                                                               ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[13]                                                          ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[13]                                                               ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[8]                                                           ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[8]                                                                ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[12]                                                          ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[12]                                                               ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[11]                                                          ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[11]                                                               ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[10]                                                          ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[10]                                                               ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_mem_byteen[0]                                                                                     ; Stuck at VCC                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_mem_byteen[0]                                                                                       ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[1]                                                           ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[1]                                                                ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[2]                                                           ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[2]                                                                ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[3]                                                           ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[3]                                                                ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[4]                                                           ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[4]                                                                ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[5]                                                           ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[5]                                                                ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[6]                                                           ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[6]                                                                ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A0_plat_irq_vec[9]                                                           ; Stuck at GND                   ; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst|A1_plat_irq_vec[9]                                                                ;
;                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2920  ;
; Number of registers using Synchronous Clear  ; 219   ;
; Number of registers using Synchronous Load   ; 419   ;
; Number of registers using Asynchronous Clear ; 1171  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1918  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                              ; 11      ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                   ; 117     ;
; altera_avalon_jtag_uart:debug|t_dav                                                                                                                                                                                                                                                                                             ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 159     ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                    ; 1       ;
; altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                  ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                             ; 6       ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                  ; 1       ;
; altera_avalon_jtag_uart:debug|av_waitrequest                                                                                                                                                                                                                                                                                    ; 11      ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                         ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                              ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                               ; 4       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                  ; 2       ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                            ; 2       ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_redirect                                                                                                                                                                                                   ; 7       ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                              ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                  ; 1       ;
; Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                              ; 68      ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[7]                                                                                                                                                                                        ; 4       ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                        ; 2       ;
; Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                    ; 2       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                               ; 1       ;
; Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; 1       ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[0]                                                                                                                                                                                        ; 5       ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[6]                                                                                                                                                                                        ; 1       ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|jmp_adrs[2]                                                                                                                                                                                                                                                ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 1       ;
; Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; 1       ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[5]                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[4]                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[3]                                                                                                                                                                                        ; 1       ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[2]                                                                                                                                                                                        ; 1       ;
; Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|pc_fetch_stop[1]                                                                                                                                                                                        ; 1       ;
; Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dmstatus.anyreset                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 43                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dtmcs[4]                                                                                              ;
; 3:1                ; 43 bits   ; 86 LEs        ; 0 LEs                ; 86 LEs                 ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|shifted_dmi[24]                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|load_data[4]                                                                ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmdbuf_instr[11]                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Nios_V|altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|count[2]                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|updated_dmi[2]                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[0]                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|st_data_match                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|dispatch_pc[12]                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|read_addr[2]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|total_lookahead[0]                                        ;
; 3:1                ; 149 bits  ; 298 LEs       ; 298 LEs              ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[18]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|core_irq_cause[2]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|load_data[25]                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|write_addr[2]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_mtval[12]                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|flush_count[3]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][4]                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|wraddr_reg[2]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|axi_lookahead[0]                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|load_data[13]                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                             ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[9]                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|fetch_pc[3]                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|dcsr.cause[0]                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mscratch[14]                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec.base[2]                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_nxt_pc[6]                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_type.code[0]                                                                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|C_expn_pc[16]                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|load_data[21]                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Nios_V|altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Nios_V|altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                             ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mepc.epc[25]                                                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtval2[23]                                                                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mcause.code[4]                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][23]                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][8]                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][27]                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][4]                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][23]                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][23]                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][24]                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][5]                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[0][11]                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][30]                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[2][22]                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf[1][29]                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|C_dbg_expn_pc[0]                                                                               ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|C_dbg_expn_pc[25]                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtval[25]                                                                   ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_timer_msip:timer_module|hart_readdata[28]                                                                                                              ;
; 33:1               ; 27 bits   ; 594 LEs       ; 0 LEs                ; 594 LEs                ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_exe_s1[5]                                                       ;
; 33:1               ; 5 bits    ; 110 LEs       ; 10 LEs               ; 100 LEs                ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_exe_s1[2]                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmdbuf_instr[1]                                                                                              ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|niosv_shift:shifter_inst|shift_result[1]                        ;
; 9:1                ; 27 bits   ; 162 LEs       ; 108 LEs              ; 54 LEs                 ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|niosv_shift:shifter_inst|shift_result[7]                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|debug_pc[13]                                                                ;
; 512:1              ; 4 bits    ; 1364 LEs      ; 36 LEs               ; 1328 LEs               ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_readdata[27]                                                                                              ;
; 512:1              ; 4 bits    ; 1364 LEs      ; 44 LEs               ; 1320 LEs               ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_readdata[23]                                                                                              ;
; 512:1              ; 2 bits    ; 682 LEs       ; 24 LEs               ; 658 LEs                ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_readdata[1]                                                                                               ;
; 128:1              ; 4 bits    ; 340 LEs       ; 36 LEs               ; 304 LEs                ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_readdata[16]                                                                                              ;
; 23:1               ; 2 bits    ; 30 LEs        ; 16 LEs               ; 14 LEs                 ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|dm_readdata[9]                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated|datain_reg[16] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|nxt_jmp_adrs                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router:router|src_channel[2]                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|ls_wdata[15]                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|aligned_ld_data[15]                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|signext_ld_data[7]                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|prog_buf_access[6]                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|niosv_alu:alu_inst|E_exe_logic_result[24]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|mtvec_nxt                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_SRAM:sram|altsyncram:the_altsyncram|altsyncram_88m1:auto_generated|mux_5hb:mux2|l2_w12_n0_mux_dataout                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|mlab_rd_addr[2]                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|nxt_cmd_buf                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|niosv_shift:shifter_inst|nxt_count[2]                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|nxt_shifted_dmi[1]                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|hart_readdata[15]                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|cmd_buf_num[1]                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|Mux23                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|Mux13                                                                                                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|Mux6                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|Mux8                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Nios_V|Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_005:router_005|src_channel[1]                                                                          ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|Selector34                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|D_rs1_gpr_val[0]                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|D_rs2_gpr_val[8]                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|Mux3                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|M0_result_data_nxt[21]                                          ;
; 509:1              ; 3 bits    ; 1017 LEs      ; 12 LEs               ; 1005 LEs               ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|abstcs_nxt.cmderr[0]                                                                                         ;
; 23:1               ; 2 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_exe_result[14]                                                  ;
; 24:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_exe_result[9]                                                   ;
; 25:1               ; 3 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_exe_result[24]                                                  ;
; 26:1               ; 7 bits    ; 119 LEs       ; 119 LEs              ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_exe_result[21]                                                  ;
; 27:1               ; 2 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Nios_V|Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|E_exe_result[19]                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V_SRAM:sram|altsyncram:the_altsyncram|altsyncram_88m1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux_002:cmd_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001         ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_jtag_uart:debug ;
+----------------------------+-------+---------------------------------------+
; Parameter Name             ; Value ; Type                                  ;
+----------------------------+-------+---------------------------------------+
; legacySignalAllow          ; 0     ; Signed Integer                        ;
; writeBufferDepth           ; 64    ; Signed Integer                        ;
; readBufferDepth            ; 64    ; Signed Integer                        ;
; writeIRQThreshold          ; 8     ; Signed Integer                        ;
; readIRQThreshold           ; 8     ; Signed Integer                        ;
; useRegistersForReadBuffer  ; 0     ; Signed Integer                        ;
; useRegistersForWriteBuffer ; 0     ; Signed Integer                        ;
; printingMethod             ; 0     ; Signed Integer                        ;
; FIFO_WIDTH                 ; 8     ; Signed Integer                        ;
; WR_WIDTHU                  ; 6     ; Signed Integer                        ;
; RD_WIDTHU                  ; 6     ; Signed Integer                        ;
; write_le                   ; ON    ; String                                ;
; read_le                    ; ON    ; String                                ;
; HEX_WRITE_DEPTH_STR        ; 64    ; Signed Integer                        ;
; HEX_READ_DEPTH_STR         ; 64    ; Signed Integer                        ;
+----------------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; FIFO_WIDTH       ; 8     ; Signed Integer                                                                                                    ;
; WR_WIDTHU        ; 6     ; Signed Integer                                                                                                    ;
; write_le         ; ON    ; String                                                                                                            ;
; writeBufferDepth ; 64    ; Signed Integer                                                                                                    ;
; printingMethod   ; 0     ; Signed Integer                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                    ;
; lpm_width               ; 8           ; Signed Integer                                                                                                    ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                    ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_1t91 ; Untyped                                                                                                           ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; FIFO_WIDTH         ; 8     ; Signed Integer                                                                                                  ;
; RD_WIDTHU          ; 6     ; Signed Integer                                                                                                  ;
; read_le            ; ON    ; String                                                                                                          ;
; readBufferDepth    ; 64    ; Signed Integer                                                                                                  ;
; HEX_READ_DEPTH_STR ; 64    ; Signed Integer                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                    ;
; lpm_width               ; 8           ; Signed Integer                                                                                                    ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                    ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_1t91 ; Untyped                                                                                                           ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart ;
+----------------------+----------------------------------+---------------------------------+
; Parameter Name       ; Value                            ; Type                            ;
+----------------------+----------------------------------+---------------------------------+
; DBG_EXPN_VECTOR      ; 00000000000000100000000000000000 ; Unsigned Binary                 ;
; RESET_VECTOR         ; 00000000000000000000000000000000 ; Unsigned Binary                 ;
; CORE_EXTN            ; 256                              ; Signed Integer                  ;
; HARTID               ; 00000000000000000000000000000000 ; Unsigned Binary                 ;
; DEBUG_ENABLED        ; 1                                ; Signed Integer                  ;
; DEVICE_FAMILY        ; Cyclone V                        ; String                          ;
; DBG_PARK_LOOP_OFFSET ; 00000000000000000000000000011000 ; Unsigned Binary                 ;
; USE_RESET_REQ        ; 0                                ; Signed Integer                  ;
; SMALL_CORE           ; 0                                ; Signed Integer                  ;
; ECC_EN               ; 0                                ; Signed Integer                  ;
+----------------------+----------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller ;
+---------------------------+-------+----------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                               ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                       ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                       ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                       ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                       ;
+---------------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_SRAM:sram ;
+----------------+-----------------+----------------------------+
; Parameter Name ; Value           ; Type                       ;
+----------------+-----------------+----------------------------+
; INIT_FILE      ; Nios_V_SRAM.hex ; String                     ;
+----------------+-----------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_SRAM:sram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer              ;
; NUMWORDS_A                         ; 32768                ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; Nios_V_SRAM.hex      ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 32768                ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_88m1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_v_dm_agent_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_v_timer_sw_agent_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 6     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_data_manager_agent ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                   ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 1        ; Signed Integer                                                                                         ;
; ADDR_WIDTH                ; 32       ; Signed Integer                                                                                         ;
; RDATA_WIDTH               ; 32       ; Signed Integer                                                                                         ;
; WDATA_WIDTH               ; 32       ; Signed Integer                                                                                         ;
; ADDR_USER_WIDTH           ; 1        ; Signed Integer                                                                                         ;
; DATA_USER_WIDTH           ; 1        ; Signed Integer                                                                                         ;
; AXI_LOCK_WIDTH            ; 2        ; Signed Integer                                                                                         ;
; AXI_BURST_LENGTH_WIDTH    ; 4        ; Signed Integer                                                                                         ;
; WRITE_ISSUING_CAPABILITY  ; 1        ; Signed Integer                                                                                         ;
; READ_ISSUING_CAPABILITY   ; 1        ; Signed Integer                                                                                         ;
; AXI_VERSION               ; AXI4Lite ; String                                                                                                 ;
; PKT_THREAD_ID_H           ; 91       ; Signed Integer                                                                                         ;
; PKT_THREAD_ID_L           ; 91       ; Signed Integer                                                                                         ;
; PKT_QOS_H                 ; 86       ; Signed Integer                                                                                         ;
; PKT_QOS_L                 ; 86       ; Signed Integer                                                                                         ;
; PKT_BEGIN_BURST           ; 85       ; Signed Integer                                                                                         ;
; PKT_CACHE_H               ; 98       ; Signed Integer                                                                                         ;
; PKT_CACHE_L               ; 95       ; Signed Integer                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 83       ; Signed Integer                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 83       ; Signed Integer                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 84       ; Signed Integer                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 84       ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 94       ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 92       ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 80       ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 78       ; Signed Integer                                                                                         ;
; PKT_BURST_TYPE_H          ; 82       ; Signed Integer                                                                                         ;
; PKT_BURST_TYPE_L          ; 81       ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99       ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100      ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 77       ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 77       ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 76       ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 74       ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 67       ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36       ; Signed Integer                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 73       ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 72       ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68       ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 69       ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 70       ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 71       ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31       ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0        ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35       ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32       ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 88       ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 87       ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 90       ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 89       ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103      ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101      ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 104      ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 4        ; Signed Integer                                                                                         ;
; ID                        ; 0        ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_W           ; 1        ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_W            ; 3        ; Signed Integer                                                                                         ;
; PKT_ADDR_W                ; 32       ; Signed Integer                                                                                         ;
; PKT_DATA_W                ; 32       ; Signed Integer                                                                                         ;
; PKT_BYTEEN_W              ; 4        ; Signed Integer                                                                                         ;
; PKT_SRC_ID_W              ; 2        ; Signed Integer                                                                                         ;
; PKT_DEST_ID_W             ; 2        ; Signed Integer                                                                                         ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_instruction_manager_agent ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                          ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 1        ; Signed Integer                                                                                                ;
; ADDR_WIDTH                ; 32       ; Signed Integer                                                                                                ;
; RDATA_WIDTH               ; 32       ; Signed Integer                                                                                                ;
; WDATA_WIDTH               ; 32       ; Signed Integer                                                                                                ;
; ADDR_USER_WIDTH           ; 1        ; Signed Integer                                                                                                ;
; DATA_USER_WIDTH           ; 1        ; Signed Integer                                                                                                ;
; AXI_LOCK_WIDTH            ; 2        ; Signed Integer                                                                                                ;
; AXI_BURST_LENGTH_WIDTH    ; 4        ; Signed Integer                                                                                                ;
; WRITE_ISSUING_CAPABILITY  ; 1        ; Signed Integer                                                                                                ;
; READ_ISSUING_CAPABILITY   ; 8        ; Signed Integer                                                                                                ;
; AXI_VERSION               ; AXI4Lite ; String                                                                                                        ;
; PKT_THREAD_ID_H           ; 91       ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_L           ; 91       ; Signed Integer                                                                                                ;
; PKT_QOS_H                 ; 86       ; Signed Integer                                                                                                ;
; PKT_QOS_L                 ; 86       ; Signed Integer                                                                                                ;
; PKT_BEGIN_BURST           ; 85       ; Signed Integer                                                                                                ;
; PKT_CACHE_H               ; 98       ; Signed Integer                                                                                                ;
; PKT_CACHE_L               ; 95       ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 83       ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 83       ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 84       ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 84       ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 94       ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 92       ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 80       ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 78       ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_H          ; 82       ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_L          ; 81       ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99       ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100      ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 77       ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 77       ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 76       ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 74       ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 67       ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36       ; Signed Integer                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73       ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 72       ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68       ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 69       ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 70       ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 71       ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31       ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0        ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35       ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32       ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 88       ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 87       ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 90       ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 89       ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103      ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101      ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 104      ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 4        ; Signed Integer                                                                                                ;
; ID                        ; 1        ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_W           ; 1        ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_W            ; 3        ; Signed Integer                                                                                                ;
; PKT_ADDR_W                ; 32       ; Signed Integer                                                                                                ;
; PKT_DATA_W                ; 32       ; Signed Integer                                                                                                ;
; PKT_BYTEEN_W              ; 4        ; Signed Integer                                                                                                ;
; PKT_SRC_ID_W              ; 2        ; Signed Integer                                                                                                ;
; PKT_DEST_ID_W             ; 2        ; Signed Integer                                                                                                ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_dm_agent_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_dm_agent_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_timer_sw_agent_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_timer_sw_agent_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router:router|Nios_V_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router:router_001|Nios_V_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                          ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_002:router_002|Nios_V_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_002:router_003|Nios_V_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_004:router_004|Nios_V_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_005:router_005|Nios_V_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_004:router_006|Nios_V_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_007:router_007|Nios_V_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_wr_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 2     ; Signed Integer                                                                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                          ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                          ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                          ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                          ;
; REORDER                   ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_rd_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 2     ; Signed Integer                                                                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                          ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                          ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                          ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                          ;
; REORDER                   ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                            ;
; Entity Instance            ; altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                           ;
; Entity Instance            ; altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                           ;
+----------------------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; Nios_V_SRAM:sram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 32                                         ;
;     -- NUMWORDS_A                         ; 32768                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                       ;
; reset_in1      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------+
; Port           ; Type   ; Severity ; Details                       ;
+----------------+--------+----------+-------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                  ;
+----------------+--------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_007:router_007|Nios_V_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_005:router_005|Nios_V_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_004:router_004|Nios_V_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_002:router_002|Nios_V_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router:router|Nios_V_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_timer_sw_agent_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_timer_sw_agent_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_v_dm_agent_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_instruction_manager_agent" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------+
; awid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; awlen      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; awsize[2]  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; awsize[1]  ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; awsize[0]  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; awburst[1] ; Input  ; Info     ; Stuck at GND                                                                                       ;
; awburst[0] ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; awlock     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; awcache    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; awqos      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; awregion   ; Input  ; Info     ; Stuck at GND                                                                                       ;
; awuser     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; arid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; arlen      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; arsize[2]  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; arsize[1]  ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; arsize[0]  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; arburst[1] ; Input  ; Info     ; Stuck at GND                                                                                       ;
; arburst[0] ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; arlock     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; arcache    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; arqos      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; arregion   ; Input  ; Info     ; Stuck at GND                                                                                       ;
; aruser     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; wid        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; wlast      ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; wuser      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; bid        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; buser      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; rid        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; rlast      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; ruser      ; Output ; Info     ; Explicitly unconnected                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_data_manager_agent" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------+
; awid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; awlen      ; Input  ; Info     ; Stuck at GND                                                                                ;
; awsize[2]  ; Input  ; Info     ; Stuck at GND                                                                                ;
; awsize[1]  ; Input  ; Info     ; Stuck at VCC                                                                                ;
; awsize[0]  ; Input  ; Info     ; Stuck at GND                                                                                ;
; awburst[1] ; Input  ; Info     ; Stuck at GND                                                                                ;
; awburst[0] ; Input  ; Info     ; Stuck at VCC                                                                                ;
; awlock     ; Input  ; Info     ; Stuck at GND                                                                                ;
; awcache    ; Input  ; Info     ; Stuck at GND                                                                                ;
; awqos      ; Input  ; Info     ; Stuck at GND                                                                                ;
; awregion   ; Input  ; Info     ; Stuck at GND                                                                                ;
; awuser     ; Input  ; Info     ; Stuck at GND                                                                                ;
; arid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; arlen      ; Input  ; Info     ; Stuck at GND                                                                                ;
; arsize[2]  ; Input  ; Info     ; Stuck at GND                                                                                ;
; arsize[1]  ; Input  ; Info     ; Stuck at VCC                                                                                ;
; arsize[0]  ; Input  ; Info     ; Stuck at GND                                                                                ;
; arburst[1] ; Input  ; Info     ; Stuck at GND                                                                                ;
; arburst[0] ; Input  ; Info     ; Stuck at VCC                                                                                ;
; arlock     ; Input  ; Info     ; Stuck at GND                                                                                ;
; arcache    ; Input  ; Info     ; Stuck at GND                                                                                ;
; arqos      ; Input  ; Info     ; Stuck at GND                                                                                ;
; arregion   ; Input  ; Info     ; Stuck at GND                                                                                ;
; aruser     ; Input  ; Info     ; Stuck at GND                                                                                ;
; wid        ; Input  ; Info     ; Stuck at GND                                                                                ;
; wlast      ; Input  ; Info     ; Stuck at VCC                                                                                ;
; wuser      ; Input  ; Info     ; Stuck at GND                                                                                ;
; bid        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; buser      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; rid        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; rlast      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ruser      ; Output ; Info     ; Explicitly unconnected                                                                      ;
+------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_v_timer_sw_agent_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_v_dm_agent_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "Nios_V_SRAM:sram" ;
+--------+-------+----------+------------------+
; Port   ; Type  ; Severity ; Details          ;
+--------+-------+----------+------------------+
; freeze ; Input ; Info     ; Stuck at GND     ;
+--------+-------+----------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                ;
+----------------+--------+----------+--------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                           ;
+----------------+--------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                             ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart" ;
+-----------------+--------+----------+------------------------------------+
; Port            ; Type   ; Severity ; Details                            ;
+-----------------+--------+----------+------------------------------------+
; reset_req       ; Input  ; Info     ; Stuck at GND                       ;
; reset_req_ack   ; Output ; Info     ; Explicitly unconnected             ;
; core_ecc_status ; Output ; Info     ; Explicitly unconnected             ;
; core_ecc_src    ; Output ; Info     ; Explicitly unconnected             ;
; instr_awsize    ; Output ; Info     ; Explicitly unconnected             ;
; instr_wlast     ; Output ; Info     ; Explicitly unconnected             ;
; instr_arsize    ; Output ; Info     ; Explicitly unconnected             ;
; data_awsize     ; Output ; Info     ; Explicitly unconnected             ;
; data_wlast      ; Output ; Info     ; Explicitly unconnected             ;
; data_arsize     ; Output ; Info     ; Explicitly unconnected             ;
; irq_ext         ; Input  ; Info     ; Stuck at GND                       ;
+-----------------+--------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic"                                                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2831                        ;
;     CLR               ; 453                         ;
;     CLR SCLR          ; 6                           ;
;     CLR SLD           ; 82                          ;
;     ENA               ; 995                         ;
;     ENA CLR           ; 475                         ;
;     ENA CLR SCLR      ; 13                          ;
;     ENA CLR SLD       ; 106                         ;
;     ENA SCLR          ; 73                          ;
;     ENA SCLR SLD      ; 59                          ;
;     ENA SLD           ; 139                         ;
;     SCLR              ; 61                          ;
;     SLD               ; 32                          ;
;     plain             ; 337                         ;
; arriav_lcell_comb     ; 3102                        ;
;     arith             ; 270                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 192                         ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 28                          ;
;         7 data inputs ; 28                          ;
;     normal            ; 2800                        ;
;         0 data inputs ; 41                          ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 232                         ;
;         3 data inputs ; 411                         ;
;         4 data inputs ; 636                         ;
;         5 data inputs ; 480                         ;
;         6 data inputs ; 977                         ;
;     shared            ; 4                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 1                           ;
; arriav_mlab_cell      ; 96                          ;
; boundary_port         ; 46                          ;
; stratixv_ram_block    ; 208                         ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 3.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:43     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sun Jul 27 19:13:13 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Nios -c Nios
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/Nios_V.v
    Info (12023): Found entity 1: Nios_V File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/Nios_V.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_irq_mapper.sv
    Info (12023): Found entity 1: Nios_V_irq_mapper File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0 File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0_avalon_st_adapter File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0_rsp_mux_002 File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file Nios_V/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0_rsp_mux File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0_rsp_demux_001 File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0_rsp_demux File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0_cmd_mux_001 File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0_cmd_mux File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0_cmd_demux_002 File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0_cmd_demux File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file Nios_V/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0_router_007_default_decode File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: Nios_V_mm_interconnect_0_router_007 File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0_router_005_default_decode File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: Nios_V_mm_interconnect_0_router_005 File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0_router_004_default_decode File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: Nios_V_mm_interconnect_0_router_004 File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0_router_002_default_decode File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Nios_V_mm_interconnect_0_router_002 File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Nios_V_mm_interconnect_0_router_default_decode File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Nios_V_mm_interconnect_0_router File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_SRAM.v
    Info (12023): Found entity 1: Nios_V_SRAM File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_SRAM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_Nios_V.v
    Info (12023): Found entity 1: Nios_V_Nios_V File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_Nios_V.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_Nios_V_irq_mapper.sv
    Info (12023): Found entity 1: Nios_V_Nios_V_irq_mapper File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_Nios_V_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 0 entities, in source file Nios_V/synthesis/submodules/niosv_dm_def.sv
    Info (12022): Found design unit 1: niosv_dm_def (SystemVerilog) (Nios_V) File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_dm_def.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_ram.sv
    Info (12023): Found entity 1: niosv_ram File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_ram.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_dm_jtag2mm.sv
    Info (12023): Found entity 1: niosv_dm_jtag2mm File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_dm_jtag2mm.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_dm_top.sv
    Info (12023): Found entity 1: niosv_dm_top File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_dm_top.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_debug_module.sv
    Info (12023): Found entity 1: niosv_debug_module File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_debug_module.sv Line: 60
Warning (12090): Entity "altera_std_synchronizer_bundle" obtained from "Nios_V/synthesis/submodules/altera_std_synchronizer_bundle.v" instead of from Quartus Prime megafunction library File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_std_synchronizer_bundle.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_std_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_std_synchronizer_bundle File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_std_synchronizer_bundle.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Warning (12090): Entity "altera_std_synchronizer" obtained from "Nios_V/synthesis/submodules/altera_std_synchronizer.v" instead of from Quartus Prime megafunction library File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_std_synchronizer.v
    Info (12023): Found entity 1: altera_std_synchronizer File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_timer_msip.sv
    Info (12023): Found entity 1: niosv_timer_msip File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_timer_msip.sv Line: 16
Info (12021): Found 1 design units, including 0 entities, in source file Nios_V/synthesis/submodules/niosv_opcode_def.sv
    Info (12022): Found design unit 1: niosv_opcode_def (SystemVerilog) (Nios_V) File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_opcode_def.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_mem_op_state.sv
    Info (12023): Found entity 1: niosv_mem_op_state File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_mem_op_state.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/ecc_enc.sv
    Info (12023): Found entity 1: ecc_enc File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/ecc_enc.sv Line: 108
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/ecc_dec.sv
    Info (12023): Found entity 1: ecc_dec File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/ecc_dec.sv Line: 111
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altecc_enc.sv
    Info (12023): Found entity 1: altecc_enc File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altecc_enc.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altecc_dec.sv
    Info (12023): Found entity 1: altecc_dec File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altecc_dec.sv Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_reg_file.sv
    Info (12023): Found entity 1: niosv_reg_file File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_reg_file.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_csr.sv
    Info (12023): Found entity 1: niosv_csr File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_csr.sv Line: 156
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_csrind_if.sv
    Info (12023): Found entity 1: niosv_csrind_if File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_csrind_if.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_csrind_host.sv
    Info (12023): Found entity 1: niosv_csrind_host File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_csrind_host.sv Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_interrupt_handler.sv
    Info (12023): Found entity 1: niosv_interrupt_handler File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_interrupt_handler.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_instr_buffer.sv
    Info (12023): Found entity 1: niosv_instr_buffer File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_instr_buffer.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_bus_req.sv
    Info (12023): Found entity 1: niosv_bus_req File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_bus_req.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_shift.sv
    Info (12023): Found entity 1: niosv_shift File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_shift.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_alu.sv
    Info (12023): Found entity 1: niosv_alu File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_alu.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_lsu.sv
    Info (12023): Found entity 1: niosv_lsu File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_lsu.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_c_decoder.sv
    Info (12023): Found entity 1: niosv_c_decoder File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_c_decoder.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_c_core.sv
    Info (12023): Found entity 1: niosv_c_core File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_c_core.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_c_csr.sv
    Info (12023): Found entity 1: niosv_c_csr File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_c_csr.sv Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_c_D_stage.sv
    Info (12023): Found entity 1: niosv_c_D_stage File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_c_D_stage.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_c_E_stage.sv
    Info (12023): Found entity 1: niosv_c_E_stage File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_c_E_stage.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_c_M0_stage.sv
    Info (12023): Found entity 1: niosv_c_M0_stage File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_c_M0_stage.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_m_decoder.sv
    Info (12023): Found entity 1: niosv_m_decoder File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_decoder.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_m_core.sv
    Info (12023): Found entity 1: niosv_m_core File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_core.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_m_instr_prefetch.sv
    Info (12023): Found entity 1: niosv_m_instr_prefetch File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_instr_prefetch.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_m_D_stage.sv
    Info (12023): Found entity 1: niosv_m_D_stage File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_D_stage.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_m_E_stage.sv
    Info (12023): Found entity 1: niosv_m_E_stage File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_E_stage.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_m_M0_stage.sv
    Info (12023): Found entity 1: niosv_m_M0_stage File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_M0_stage.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_m_W_stage.sv
    Info (12023): Found entity 1: niosv_m_W_stage File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_W_stage.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/Nios_V_Nios_V_hart.sv
    Info (12023): Found entity 1: Nios_V_Nios_V_hart File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_Nios_V_hart.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/niosv_reset_controller.v
    Info (12023): Found entity 1: niosv_reset_controller File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_reset_controller.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_avalon_jtag_uart.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart_log_module File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart_scfifo_r File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart_scfifo_w File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart_sim_scfifo_r File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file Nios_V/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv
    Info (12023): Found entity 1: altera_avalon_jtag_uart_sim_scfifo_w File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv Line: 22
Info (12127): Elaborating entity "Nios_V" for the top level hierarchy
Info (12128): Elaborating entity "altera_avalon_jtag_uart" for hierarchy "altera_avalon_jtag_uart:debug" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/Nios_V.v Line: 111
Info (12128): Elaborating entity "altera_avalon_jtag_uart_scfifo_w" for hierarchy "altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart.sv Line: 133
Info (12128): Elaborating entity "scfifo" for hierarchy "altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv Line: 97
Info (12130): Elaborated megafunction instantiation "altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv Line: 97
Info (12133): Instantiated megafunction "altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv Line: 97
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1t91.tdf
    Info (12023): Found entity 1: scfifo_1t91 File: /home/rissun57/Desktop/Nios/db/scfifo_1t91.tdf Line: 25
Info (12128): Elaborating entity "scfifo_1t91" for hierarchy "altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated" File: /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/rissun57/Desktop/Nios/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo" File: /home/rissun57/Desktop/Nios/db/scfifo_1t91.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/rissun57/Desktop/Nios/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/rissun57/Desktop/Nios/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/rissun57/Desktop/Nios/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/rissun57/Desktop/Nios/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/rissun57/Desktop/Nios/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/rissun57/Desktop/Nios/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/rissun57/Desktop/Nios/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1t91:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/rissun57/Desktop/Nios/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "altera_avalon_jtag_uart_scfifo_r" for hierarchy "altera_avalon_jtag_uart:debug|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart.sv Line: 155
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart.sv Line: 281
Info (12130): Elaborated megafunction instantiation "altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart.sv Line: 281
Info (12133): Instantiated megafunction "altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic" with the following parameter: File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_jtag_uart.sv Line: 281
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "altera_avalon_jtag_uart:debug|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Nios_V_Nios_V" for hierarchy "Nios_V_Nios_V:nios_v" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/Nios_V.v Line: 172
Info (12128): Elaborating entity "Nios_V_Nios_V_hart" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_Nios_V.v Line: 145
Info (12128): Elaborating entity "niosv_m_core" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_Nios_V_hart.sv Line: 209
Info (12128): Elaborating entity "niosv_m_instr_prefetch" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_core.sv Line: 624
Info (12128): Elaborating entity "niosv_instr_buffer" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_instr_prefetch.sv Line: 193
Info (12128): Elaborating entity "niosv_m_D_stage" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_core.sv Line: 831
Info (12128): Elaborating entity "niosv_m_decoder" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_D_stage:D_stage_inst|niosv_m_decoder:instr_decoder_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_D_stage.sv Line: 234
Info (12128): Elaborating entity "niosv_m_E_stage" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_core.sv Line: 957
Info (12128): Elaborating entity "niosv_alu" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_E_stage:E_stage_inst|niosv_alu:alu_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_E_stage.sv Line: 282
Info (12128): Elaborating entity "niosv_m_M0_stage" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_core.sv Line: 1093
Info (12128): Elaborating entity "niosv_shift" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_M0_stage:M0_stage_inst|niosv_shift:shifter_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_M0_stage.sv Line: 352
Info (12128): Elaborating entity "niosv_m_W_stage" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_W_stage:W_stage_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_core.sv Line: 1120
Info (12128): Elaborating entity "niosv_reg_file" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_core.sv Line: 1367
Info (12128): Elaborating entity "niosv_ram" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_reg_file.sv Line: 101
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a|altsyncram:ram_no_ecc.data_ram" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_ram.sv Line: 267
Info (12130): Elaborated megafunction instantiation "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a|altsyncram:ram_no_ecc.data_ram" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_ram.sv Line: 267
Info (12133): Instantiated megafunction "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a|altsyncram:ram_no_ecc.data_ram" with the following parameter: File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_ram.sv Line: 267
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsv1.tdf
    Info (12023): Found entity 1: altsyncram_qsv1 File: /home/rissun57/Desktop/Nios/db/altsyncram_qsv1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qsv1" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a|altsyncram:ram_no_ecc.data_ram|altsyncram_qsv1:auto_generated" File: /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "data_b" is defined but never used. File: /home/rissun57/Desktop/Nios/db/altsyncram_qsv1.tdf Line: 35
Info (12128): Elaborating entity "niosv_lsu" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_core.sv Line: 1473
Info (12128): Elaborating entity "niosv_mem_op_state" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_lsu:lsu_inst|niosv_mem_op_state:read_cmd" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_lsu.sv Line: 404
Info (12128): Elaborating entity "niosv_csrind_if" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csrind_if:csrind_if" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_core.sv Line: 1514
Warning (12158): Entity "niosv_csrind_if" contains only dangling pins File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_core.sv Line: 1514
Info (12128): Elaborating entity "niosv_csr" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_m_core.sv Line: 1603
Info (12128): Elaborating entity "niosv_interrupt_handler" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_csr:csr_inst|niosv_interrupt_handler:irq_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_csr.sv Line: 1534
Info (12128): Elaborating entity "niosv_timer_msip" for hierarchy "Nios_V_Nios_V:nios_v|niosv_timer_msip:timer_module" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_Nios_V.v Line: 164
Info (12128): Elaborating entity "niosv_dm_top" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_Nios_V.v Line: 182
Info (12128): Elaborating entity "niosv_dm_jtag2mm" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_dm_top.sv Line: 62
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_dm_jtag2mm.sv Line: 89
Info (12130): Elaborated megafunction instantiation "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_dm_jtag2mm.sv Line: 89
Info (12133): Instantiated megafunction "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst" with the following parameter: File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_dm_jtag2mm.sv Line: 89
    Info (12134): Parameter "sld_ir_width" = "5"
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "19"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst" File: /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|sld_virtual_jtag_basic:vjtag_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_dm_jtag2mm.sv Line: 297
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_dm_jtag2mm.sv Line: 329
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer|altera_avalon_st_clock_crosser:clock_xer|altera_avalon_st_pipeline_base:output_stage" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_dm_jtag2mm.sv Line: 392
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_dm_jtag2mm:dtm_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "niosv_debug_module" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_dm_top.sv Line: 89
Info (12128): Elaborating entity "niosv_ram" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_debug_module.sv Line: 532
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_ram.sv Line: 316
Info (12130): Elaborated megafunction instantiation "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_ram.sv Line: 316
Info (12133): Instantiated megafunction "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram" with the following parameter: File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_ram.sv Line: 316
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./csr_mlab.mif"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "10"
    Info (12134): Parameter "numwords_b" = "10"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lts1.tdf
    Info (12023): Found entity 1: altsyncram_lts1 File: /home/rissun57/Desktop/Nios/db/altsyncram_lts1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lts1" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated" File: /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "data_b" is defined but never used. File: /home/rissun57/Desktop/Nios/db/altsyncram_lts1.tdf Line: 34
Info (12128): Elaborating entity "niosv_ram" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_debug_module.sv Line: 1273
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_ram.sv Line: 316
Info (12130): Elaborated megafunction instantiation "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_ram.sv Line: 316
Info (12133): Instantiated megafunction "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram" with the following parameter: File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_ram.sv Line: 316
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./debug_rom.mif"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "42"
    Info (12134): Parameter "numwords_b" = "42"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k1t1.tdf
    Info (12023): Found entity 1: altsyncram_k1t1 File: /home/rissun57/Desktop/Nios/db/altsyncram_k1t1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_k1t1" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated" File: /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "data_b" is defined but never used. File: /home/rissun57/Desktop/Nios/db/altsyncram_k1t1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /home/rissun57/Desktop/Nios/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|decode_5la:wr_decode" File: /home/rissun57/Desktop/Nios/db/altsyncram_k1t1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: /home/rissun57/Desktop/Nios/db/mux_2hb.tdf Line: 23
Info (12128): Elaborating entity "mux_2hb" for hierarchy "Nios_V_Nios_V:nios_v|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated|mux_2hb:rd_mux" File: /home/rissun57/Desktop/Nios/db/altsyncram_k1t1.tdf Line: 48
Info (12128): Elaborating entity "Nios_V_Nios_V_irq_mapper" for hierarchy "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_irq_mapper:irq_mapper" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_Nios_V.v Line: 189
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_Nios_V.v Line: 266
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Nios_V_Nios_V:nios_v|altera_reset_controller:rst_controller_001" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_Nios_V.v Line: 329
Info (12128): Elaborating entity "Nios_V_SRAM" for hierarchy "Nios_V_SRAM:sram" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/Nios_V.v Line: 186
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_V_SRAM:sram|altsyncram:the_altsyncram" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_SRAM.v Line: 69
Info (12130): Elaborated megafunction instantiation "Nios_V_SRAM:sram|altsyncram:the_altsyncram" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_SRAM.v Line: 69
Info (12133): Instantiated megafunction "Nios_V_SRAM:sram|altsyncram:the_altsyncram" with the following parameter: File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_SRAM.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Nios_V_SRAM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_88m1.tdf
    Info (12023): Found entity 1: altsyncram_88m1 File: /home/rissun57/Desktop/Nios/db/altsyncram_88m1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_88m1" for hierarchy "Nios_V_SRAM:sram|altsyncram:the_altsyncram|altsyncram_88m1:auto_generated" File: /home/rissun57/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: /home/rissun57/Desktop/Nios/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "Nios_V_SRAM:sram|altsyncram:the_altsyncram|altsyncram_88m1:auto_generated|decode_8la:decode3" File: /home/rissun57/Desktop/Nios/db/altsyncram_88m1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: /home/rissun57/Desktop/Nios/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "Nios_V_SRAM:sram|altsyncram:the_altsyncram|altsyncram_88m1:auto_generated|mux_5hb:mux2" File: /home/rissun57/Desktop/Nios/db/altsyncram_88m1.tdf Line: 45
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/Nios_V.v Line: 259
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 549
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_v_dm_agent_translator" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 613
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_v_timer_sw_agent_translator" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 677
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_s1_translator" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 741
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_data_manager_agent" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 869
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(362): truncated value with size 3 to match size of target (1) File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 362
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(385): truncated value with size 3 to match size of target (1) File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 385
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:nios_v_instruction_manager_agent" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 997
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(362): truncated value with size 3 to match size of target (1) File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 362
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(385): truncated value with size 3 to match size of target (1) File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 385
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 1081
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 1122
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rdata_fifo" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 1163
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rsp_fifo" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 1288
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_v_dm_agent_agent_rdata_fifo" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 1329
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_router" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router:router" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 1677
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_router_default_decode" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router:router|Nios_V_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router.sv Line: 181
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_router_002" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_002:router_002" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 1709
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_router_002_default_decode" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_002:router_002|Nios_V_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_002.sv Line: 180
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_router_004" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_004:router_004" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 1741
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_router_004_default_decode" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_004:router_004|Nios_V_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_004.sv Line: 181
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_router_005" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_005:router_005" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 1757
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_router_005_default_decode" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_005:router_005|Nios_V_mm_interconnect_0_router_005_default_decode:the_default_decode" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_005.sv Line: 181
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_router_007" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_007:router_007" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 1789
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_router_007_default_decode" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_router_007:router_007|Nios_V_mm_interconnect_0_router_007_default_decode:the_default_decode" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_router_007.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_v_instruction_manager_wr_limiter" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 1839
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_cmd_demux" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 1918
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_cmd_demux_002" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 1970
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_cmd_mux" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 2016
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_cmd_mux_001" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 2051
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_cmd_mux_001.sv Line: 315
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_rsp_demux" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 2120
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_rsp_demux_001" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 2155
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_rsp_mux" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 2230
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_rsp_mux_002" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 2282
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_rsp_mux_002.sv Line: 310
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_avalon_st_adapter" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0.v Line: 2334
Info (12128): Elaborating entity "Nios_V_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Nios_V_mm_interconnect_0:mm_interconnect_0|Nios_V_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Nios_V_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/Nios_V_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Nios_V_irq_mapper" for hierarchy "Nios_V_irq_mapper:irq_mapper" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/Nios_V.v Line: 266
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001" File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/Nios_V.v Line: 392
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.07.27.19:14:04 Progress: Loading sld1ab89a71/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/rissun57/Desktop/Nios/db/ip/sld1ab89a71/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/rissun57/Desktop/Nios/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/rissun57/Desktop/Nios/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/rissun57/Desktop/Nios/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/rissun57/Desktop/Nios/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/rissun57/Desktop/Nios/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/rissun57/Desktop/Nios/db/ip/sld1ab89a71/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276006): RAM logic "Nios_V_Nios_V:nios_v|Nios_V_Nios_V_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_m_instr_prefetch:prefetch_inst|niosv_instr_buffer:buffer_inst|queue_mem" is uninferred due to "logic" being set as ramstyle synthesis attribute File: /home/rissun57/Desktop/Nios/Nios_V/synthesis/submodules/niosv_instr_buffer.sv Line: 58
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 142 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 34 assignments for entity "niosv_reset_controller" -- entity does not exist in design
Info (144001): Generated suppressed messages file /home/rissun57/Desktop/Nios/output_files/Nios.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5198 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 4888 logic cells
    Info (21064): Implemented 304 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 653 megabytes
    Info: Processing ended: Sun Jul 27 19:15:24 2025
    Info: Elapsed time: 00:02:11
    Info: Total CPU time (on all processors): 00:02:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/rissun57/Desktop/Nios/output_files/Nios.map.smsg.


