#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jul 26 14:40:07 2024
# Process ID: 3256
# Current directory: D:/StudioProjects/DEPI_Projects/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: D:/StudioProjects/DEPI_Projects/project_1/project_1.runs/synth_1/ALU.vds
# Journal file: D:/StudioProjects/DEPI_Projects/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 382.367 ; gain = 97.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/StudioProjects/DEPI_Projects/ALU with clk.v:1]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_0' [D:/StudioProjects/DEPI_Projects/project_1/project_1.runs/synth_1/.Xil/Vivado-3256-DESKTOP-I75BLI6/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_0' (1#1) [D:/StudioProjects/DEPI_Projects/project_1/project_1.runs/synth_1/.Xil/Vivado-3256-DESKTOP-I75BLI6/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [D:/StudioProjects/DEPI_Projects/project_1/project_1.runs/synth_1/.Xil/Vivado-3256-DESKTOP-I75BLI6/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (2#1) [D:/StudioProjects/DEPI_Projects/project_1/project_1.runs/synth_1/.Xil/Vivado-3256-DESKTOP-I75BLI6/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-5788] Register out_reg in module ALU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/StudioProjects/DEPI_Projects/ALU with clk.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [D:/StudioProjects/DEPI_Projects/ALU with clk.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 437.016 ; gain = 151.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 437.016 ; gain = 151.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 437.016 ; gain = 151.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/StudioProjects/DEPI_Projects/project_1/project_1.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'a1'
Finished Parsing XDC File [d:/StudioProjects/DEPI_Projects/project_1/project_1.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'a1'
Parsing XDC File [d:/StudioProjects/DEPI_Projects/project_1/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'm1'
Finished Parsing XDC File [d:/StudioProjects/DEPI_Projects/project_1/project_1.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'm1'
Parsing XDC File [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc]
WARNING: [Vivado 12-507] No nets matched 'A_IBUF[0]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:161]
WARNING: [Vivado 12-507] No nets matched 'A_IBUF[1]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:162]
WARNING: [Vivado 12-507] No nets matched 'A_IBUF[2]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:163]
WARNING: [Vivado 12-507] No nets matched 'A_IBUF[3]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:164]
WARNING: [Vivado 12-507] No nets matched 'B_IBUF[0]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:165]
WARNING: [Vivado 12-507] No nets matched 'B_IBUF[1]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:166]
WARNING: [Vivado 12-507] No nets matched 'B_IBUF[2]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:167]
WARNING: [Vivado 12-507] No nets matched 'B_IBUF[3]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:168]
WARNING: [Vivado 12-507] No nets matched 'op_IBUF[0]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:169]
WARNING: [Vivado 12-507] No nets matched 'op_IBUF[1]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:170]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:171]
WARNING: [Vivado 12-507] No nets matched 'rst_IBUF'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:172]
WARNING: [Vivado 12-507] No nets matched 'out_OBUF[0]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:173]
WARNING: [Vivado 12-507] No nets matched 'out_OBUF[1]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:174]
WARNING: [Vivado 12-507] No nets matched 'out_OBUF[2]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:175]
WARNING: [Vivado 12-507] No nets matched 'out_OBUF[3]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:176]
WARNING: [Vivado 12-507] No nets matched 'out_OBUF[4]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:177]
WARNING: [Vivado 12-507] No nets matched 'out_OBUF[5]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:178]
WARNING: [Vivado 12-507] No nets matched 'out_OBUF[6]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:179]
WARNING: [Vivado 12-507] No nets matched 'out_OBUF[7]'. [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc:180]
Finished Parsing XDC File [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ALU_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/StudioProjects/DEPI_Projects/Constraints_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 766.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 766.227 ; gain = 481.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 766.227 ; gain = 481.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for a1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 766.227 ; gain = 481.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 766.227 ; gain = 481.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 766.227 ; gain = 481.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 783.383 ; gain = 498.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 793.020 ; gain = 507.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 793.047 ; gain = 507.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 793.047 ; gain = 507.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 793.047 ; gain = 507.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 793.047 ; gain = 507.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 793.047 ; gain = 507.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 793.047 ; gain = 507.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 793.047 ; gain = 507.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |c_addsub_0    |         1|
|2     |mult_gen_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |c_addsub_0 |     1|
|2     |mult_gen_0 |     1|
|3     |BUFG       |     1|
|4     |LUT1       |     1|
|5     |LUT2       |     4|
|6     |LUT3       |     1|
|7     |LUT6       |     4|
|8     |FDCE       |    10|
|9     |FDRE       |     8|
|10    |IBUF       |    12|
|11    |OBUF       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    62|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 793.047 ; gain = 507.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 793.047 ; gain = 178.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 793.047 ; gain = 507.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 803.691 ; gain = 530.020
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/StudioProjects/DEPI_Projects/project_1/project_1.runs/synth_1/ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 803.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 14:40:51 2024...
