# EE-309-Project-2-Pipelining
Designing a 6 stage pipelined processor, IITB - RISC, whose instruction set architecture is provided. The  IITB - RISC is  an  8 - register,  16 - bit  computer  system.  It follows  the  standard  6  stage  pipelines  (Instruction fetch, instruction decode, register read, execute, memory access, and write back). 
