# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Multi_CPU.srcs/sources_1/imports/new/selector5.v"
verilog xil_defaultlib  "../../../Multi_CPU.srcs/sources_1/imports/new/PC.v"
verilog xil_defaultlib  "../../../Multi_CPU.srcs/sources_1/imports/new/RegFile.v"
verilog xil_defaultlib  "../../../Multi_CPU.srcs/sources_1/imports/new/PCSelect.v"
verilog xil_defaultlib  "../../../Multi_CPU.srcs/sources_1/imports/new/IR.v"
verilog xil_defaultlib  "../../../Multi_CPU.srcs/sources_1/imports/new/InstDecode.v"
verilog xil_defaultlib  "../../../Multi_CPU.srcs/sources_1/imports/new/Extend.v"
verilog xil_defaultlib  "../../../Multi_CPU.srcs/sources_1/imports/new/DR.v"
verilog xil_defaultlib  "../../../Multi_CPU.srcs/sources_1/imports/new/ControlUnit.v"
verilog xil_defaultlib  "../../../Multi_CPU.srcs/sources_1/imports/new/ALU.v"
verilog xil_defaultlib  "../../../Multi_CPU.srcs/sources_1/imports/new/DataMemory.v"
verilog xil_defaultlib  "../../../Multi_CPU.srcs/sources_1/imports/new/InstructionMemory.v"
verilog xil_defaultlib  "../../../Multi_CPU.srcs/sources_1/imports/new/selector32.v"
verilog xil_defaultlib  "../../../Multi_CPU.srcs/sources_1/imports/new/Multi_CPU.v"
verilog xil_defaultlib  "../../../Multi_CPU.srcs/sim_1/imports/new/cpu_test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
