{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/jun1okamura/SecurityCamp-XLS/blob/main/Jun_ichi_Okamura_xls_workshop_tohoku.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "# 🛠️ XLS ワーショップ\n",
        "\n",
        "[XLS](https://google.github.io/xls/)は高位合成(High Level Synthesis: HLS)のツールチェインを提供します。XLSを用いることで、ソフトウェア開発に近い方法でハードウェアの設計が可能です。\n",
        "\n",
        "![img](https://google.github.io/xls/images/xls_stack_diagram.png)"
      ],
      "metadata": {
        "id": "enYaWsZENAkz"
      }
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "AgEbSoTEcNF0"
      },
      "outputs": [],
      "source": [
        "#@title 📦 XLSのインストール {display-mode: \"form\"}\n",
        "#@markdown - ▷ ボタンをクリックすると、XLSのセットアップが開始されます。\n",
        "\n",
        "xls_version = 'v0.0.0-7122-gade506a92' #@param {type:\"string\"}\n",
        "xls_colab_version = 'v0.0.0-7122-gade506a92'\n",
        "rules_hdl_version = '2eb050e80a5c42ac3ffdb7e70392d86a6896dfc7' #@param {type:\"string\"}\n",
        "\n",
        "!echo '📦 downloading xls-{xls_version}'\n",
        "!curl --show-error -L https://github.com/proppy/xls/releases/download/{xls_version}/xls-{xls_version}-linux-x64.tar.gz | tar xzf - --strip-components=1\n",
        "!echo '🧪 setting up colab integration'\n",
        "import sys\n",
        "!{sys.executable} -m pip install --upgrade protobuf\n",
        "!{sys.executable} -m pip install --quiet --no-cache-dir --ignore-installed https://github.com/proppy/xls/releases/download/{xls_colab_version}/xls_colab-0.0.0-py3-none-any.whl\n",
        "import xls.contrib.colab\n",
        "_ = xls.contrib.colab.register_dslx_magic()\n",
        "\n",
        "!echo '🧰 generating PDK metadata'\n",
        "!curl --show-error -L  https://github.com/hdl/bazel_rules_hdl/archive/{rules_hdl_version}.tar.gz | tar xzf - --strip-components=1\n",
        "!curl -L -O https://github.com/protocolbuffers/protobuf/releases/download/v24.3/protoc-24.3-linux-x86_64.zip\n",
        "!unzip -q -o protoc-24.3-linux-x86_64.zip\n",
        "import sys\n",
        "!gsutil cp gs://proppy-eda/pdk_info_asap7.zip .\n",
        "!unzip -q -o pdk_info_asap7.zip\n",
        "!mkdir -p org_theopenroadproject_asap7sc7p5t_28/{LEF,techlef_misc} asap7/dependency_support/org_theopenroadproject_asap7_pdk_r1p7/\n",
        "!cp asap7/asap7sc7p5t_28_R_1x_220121a.lef org_theopenroadproject_asap7sc7p5t_28/LEF/\n",
        "!cp asap7/asap7_tech_1x_201209.lef org_theopenroadproject_asap7sc7p5t_28/techlef_misc/\n",
        "!cp asap7/asap7_rvt_1x_SS.lib org_theopenroadproject_asap7sc7p5t_28/\n",
        "!cp asap7/tracks.tcl asap7/dependency_support/org_theopenroadproject_asap7_pdk_r1p7/\n",
        "!cp asap7/pdn_config.pdn asap7/dependency_support/org_theopenroadproject_asap7_pdk_r1p7/\n",
        "!cp asap7/rc_script.tcl asap7/dependency_support/org_theopenroadproject_asap7_pdk_r1p7/\n",
        "!bin/protoc --python_out=. pdk/proto/pdk_info.proto\n",
        "!ln -sf pdk/proto/pdk_info_pb2.py\n",
        "import pdk_info_pb2\n",
        "\n",
        "import enum\n",
        "import dataclasses\n",
        "import json\n",
        "import pathlib\n",
        "import subprocess\n",
        "from typing import Any, Callable, Dict, Optional, Union\n",
        "\n",
        "from google.colab import widgets\n",
        "from google.protobuf import text_format\n",
        "import pandas as pd\n",
        "\n",
        "yosys = 'oss-cad-suite/bin/yosys'\n",
        "openroad = 'openroad'\n",
        "yosys_tcl = 'synthesis/synth.tcl'\n",
        "\n",
        "default_work_dir = xls.contrib.colab.default_work_dir\n",
        "\n",
        "def pdk_info_proto(\n",
        "    path: pathlib.Path, optional: bool = False\n",
        ") -> Optional[pdk_info_pb2.PdkInfoProto]:\n",
        "  \"\"\"Load PDK info from prototext.\n",
        "\n",
        "  Args:\n",
        "    path: path to prototext file.\n",
        "    optional: if True, failure to access the pdk info will not produce an error.\n",
        "\n",
        "  Returns:\n",
        "    Decoded pdk info proto or None if optional.\n",
        "  \"\"\"\n",
        "  if optional and not path.exists():\n",
        "    return None\n",
        "  with path.open('r') as f:\n",
        "    proto = pdk_info_pb2.PdkInfoProto()\n",
        "    text_format.Parse(f.read(), proto)\n",
        "    return proto\n",
        "\n",
        "pdks = {\n",
        "    'asap7': {\n",
        "        'delay_model': 'asap7',\n",
        "        'pdk_info': pdk_info_proto(\n",
        "            pathlib.Path('asap7/asap7_data_pdk_info.textproto'),\n",
        "        ),\n",
        "    },\n",
        "}\n",
        "\n",
        "pdk = 'asap7'\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class RelativeCoreArea:\n",
        "  utilization_percent: float\n",
        "\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class AbsoluteCoreArea:\n",
        "  core_width_microns: int\n",
        "  core_padding_microns: int\n",
        "\n",
        "\n",
        "@enum.unique\n",
        "class ImplementationStep(enum.Enum):\n",
        "  \"\"\"Steps in the implementation flow.\"\"\"\n",
        "\n",
        "  XLS = 'xls'\n",
        "  SYNTHESIS = 'synthesis'\n",
        "  PLACEMENT = 'placement'\n",
        "\n",
        "\n",
        "class PdkRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "class OpenroadRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "class OpenstaRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "class YosysRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class SynthesisResults:\n",
        "  synth_v: pathlib.Path\n",
        "  design_stats: pd.DataFrame\n",
        "  cell_stats: pd.DataFrame\n",
        "\n",
        "\n",
        "def run_synthesis(\n",
        "    *,\n",
        "    selected_pdk: Optional[str] = None,\n",
        "    work_dir: pathlib.Path = default_work_dir,\n",
        "    silent: bool = False,\n",
        ") -> SynthesisResults:\n",
        "  \"\"\"Run synthesis with Yosys.\n",
        "\n",
        "  Args:\n",
        "    selected_pdk: The pdk to use.\n",
        "    work_dir: Directory that contains verilog and will be where outputs are put.\n",
        "    silent: Suppress output.\n",
        "\n",
        "  Returns:\n",
        "    Metrics from running synthesis.\n",
        "\n",
        "  Raises:\n",
        "    PdkRuntimeError: on PDK error.\n",
        "    YosysRuntimeError: on yosys error.\n",
        "  \"\"\"\n",
        "  if selected_pdk is None:\n",
        "    selected_pdk = pdk\n",
        "  pdk_info = pdks[selected_pdk]['pdk_info']\n",
        "  if pdk_info is None:\n",
        "    raise PdkRuntimeError(f'PDK \"{selected_pdk}\" is restricted')\n",
        "\n",
        "  liberty = (pathlib.Path(pdk) / pathlib.Path(pdk_info.liberty_path).name).resolve()\n",
        "  synth_v = (work_dir / 'user_module_synth.v').resolve()\n",
        "  synth_v_flist = (work_dir / 'user_module_synth_v.flist').resolve()\n",
        "  synth_uhdm_flist = (work_dir / 'user_module_synth_uhdm.flist').resolve()\n",
        "  synth_uhdm_flist.touch()\n",
        "  synth_stats_json = (work_dir / 'user_module_synth_stats.json').resolve()\n",
        "  dont_use_args = ' '.join(\n",
        "      f'-dont_use {pat}'\n",
        "      for pat in pdk_info.do_not_use_cell_list\n",
        "  )\n",
        "  # run yosys synthesis\n",
        "  with synth_v_flist.open('w') as f:\n",
        "    top_v = work_dir / 'user_module.sv'\n",
        "    f.write(str(top_v.resolve()))\n",
        "  !FLIST='{synth_v_flist}' ABC_SCRIPT='' CONSTR='' TOP='user_module' OUTPUT='{synth_v}' UHDM_FLIST='{synth_uhdm_flist}' LIBERTY='{liberty}' STATS_JSON='{synth_stats_json}' DONT_USE_ARGS='{dont_use_args}' {yosys} -c '{yosys_tcl}'\n",
        "  with synth_stats_json.open('r') as f:\n",
        "    synth_stats = json.load(f)\n",
        "  design_stats = synth_stats['design']\n",
        "  cells_stats = design_stats.pop('num_cells_by_type')\n",
        "  design_stats = pd.DataFrame.from_dict(\n",
        "      design_stats, orient='index', columns=['cells']\n",
        "  )\n",
        "  cells_stats = pd.DataFrame.from_dict(\n",
        "      cells_stats, orient='index', columns=['stats']\n",
        "  )\n",
        "\n",
        "  return SynthesisResults(\n",
        "      synth_v=synth_v, design_stats=design_stats, cell_stats=cells_stats\n",
        "  )\n",
        "\n",
        "\n",
        "def run_opensta(\n",
        "    *,\n",
        "    selected_pdk: Optional[str] = None,\n",
        "    work_dir: pathlib.Path = default_work_dir,\n",
        "    silent: bool = False,\n",
        ") -> pd.DataFrame:\n",
        "  \"\"\"Run OpenSta and collect timing metrics.\n",
        "\n",
        "  Args:\n",
        "    selected_pdk: The pdk to use.\n",
        "    work_dir: Directory that contains verilog.\n",
        "    silent: Suppress output.\n",
        "\n",
        "  Returns:\n",
        "    Dataframe containing timing report.\n",
        "\n",
        "  Raises:\n",
        "    OpenstaRuntimeError: on OpenSTA error.\n",
        "    PdkRuntimeError: on PDK error.\n",
        "  \"\"\"\n",
        "  if selected_pdk is None:\n",
        "    selected_pdk = pdk\n",
        "  pdk_info = pdks[selected_pdk]['pdk_info']\n",
        "  if pdk_info is None:\n",
        "    raise PdkRuntimeError(f'PDK \"{selected_pdk}\" is restricted')\n",
        "\n",
        "  liberty = pathlib.Path(pdk) / pdk_info.liberty_path\n",
        "  tech_lef = pathlib.Path(pdk) / pdk_info.tech_lef_path\n",
        "  read_cell_lefs = '\\n'.join(\n",
        "      f'read_lef {pathlib.Path(pdk) / cell_lef_path}'\n",
        "      for cell_lef_path in pdk_info.cell_lef_paths\n",
        "  )\n",
        "  synth_v = work_dir / 'user_module_synth.v'\n",
        "  top = 'user_module'\n",
        "  opensta_log = work_dir / 'user_module_sta.log'\n",
        "\n",
        "  openroad_script = f\"\"\"\n",
        "  sta::redirect_file_begin {opensta_log}\n",
        "  read_lef {tech_lef}\n",
        "  {read_cell_lefs}\n",
        "  read_liberty {liberty}\n",
        "  read_verilog {synth_v}\n",
        "  link_design  {top}\n",
        "  report_checks -unconstrained\n",
        "  sta::redirect_file_end\n",
        "  \"\"\"\n",
        "  openroad_tcl = work_dir / 'openroad_sta.tcl'\n",
        "  with openroad_tcl.open('w') as f:\n",
        "    f.write(openroad_script)\n",
        "\n",
        "  # run opensta static timing analysis\n",
        "  !{openroad} {openroad_tcl} -exit\n",
        "\n",
        "  columns = ['delay', 'time', 'edge', 'net', 'gate']\n",
        "\n",
        "  import re\n",
        "  def sta_report_paths(opensta_log):\n",
        "    with open(opensta_log) as f:\n",
        "      sta_report = f.read()\n",
        "    m = re.search(r'---+(.*)---+', sta_report, flags=re.M | re.S)\n",
        "    for path in m.group(1).split('\\n')[1:-2]:\n",
        "      parts = path.split(None, maxsplit=len(columns) - 1)\n",
        "      yield float(parts[0]), float(parts[1]), parts[2], parts[3], parts[4]\n",
        "\n",
        "  df = pd.DataFrame.from_records(sta_report_paths(opensta_log), columns=columns)\n",
        "  df['gate'] = df['gate'].str.replace('[()]', '', regex=True)\n",
        "\n",
        "  return df\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class PlacementResults:\n",
        "  openroad_global_placement_layout: pathlib.Path\n",
        "  metrics: pd.DataFrame\n",
        "  power: pd.DataFrame\n",
        "\n",
        "def run_placement(\n",
        "    *,\n",
        "    clock_period_ps: int,\n",
        "    placement_density: float,\n",
        "    core_area: Union[RelativeCoreArea, AbsoluteCoreArea],\n",
        "    selected_pdk: Optional[str] = None,\n",
        "    work_dir: pathlib.Path = default_work_dir,\n",
        "    silent: bool = False,\n",
        ") -> PlacementResults:\n",
        "  \"\"\"Run OpenRoad placement.\n",
        "\n",
        "  Args:\n",
        "    clock_period_ps: Clock period in picoseconds.\n",
        "    placement_density: Placement density in [0.0, 1.0].\n",
        "    core_area: Relative or absolute core area specification.\n",
        "    selected_pdk: The pdk to use.\n",
        "    work_dir: Directory that contains verilog and will be where outputs are put.\n",
        "    silent: Suppress output.\n",
        "\n",
        "  Returns:\n",
        "    Outputs from running placement.\n",
        "\n",
        "  Raises:\n",
        "    OpenroadRuntimeError: on OpenRoad error.\n",
        "    OpenstaRuntimeError: on OpenSTA error.\n",
        "    PdkRuntimeError: on PDK error.\n",
        "    ValueError: on invalid inputs.\n",
        "    YosysRuntimeError: on yosys error.\n",
        "  \"\"\"\n",
        "  clock_period_ns = clock_period_ps / 1000.0\n",
        "  if selected_pdk is None:\n",
        "    selected_pdk = pdk\n",
        "  pdk_info = pdks[selected_pdk]['pdk_info']\n",
        "  if pdk_info is None:\n",
        "    raise PdkRuntimeError(f'PDK \"{selected_pdk}\" is restricted')\n",
        "\n",
        "  liberty = pathlib.Path(pdk) / pdk_info.liberty_path\n",
        "  tech_lef = pathlib.Path(pdk) / pdk_info.tech_lef_path\n",
        "  read_cell_lefs = '\\n'.join(\n",
        "      f'read_lef {pathlib.Path(pdk) / cell_lef_path}'\n",
        "      for cell_lef_path in pdk_info.cell_lef_paths\n",
        "  )\n",
        "\n",
        "  if isinstance(core_area, AbsoluteCoreArea):\n",
        "    die_side_microns = (\n",
        "        core_area.core_width_microns + core_area.core_padding_microns * 2\n",
        "    )\n",
        "    core_side_microns = (\n",
        "        core_area.core_width_microns + core_area.core_padding_microns\n",
        "    )\n",
        "    initialize_floorplan_args = (\n",
        "        f' -die_area \"0 0 {die_side_microns} {die_side_microns}\" -core_area'\n",
        "        f' \"{core_area.core_padding_microns} {core_area.core_padding_microns} {core_side_microns} {core_side_microns}\"'\n",
        "    )\n",
        "  elif isinstance(core_area, RelativeCoreArea):\n",
        "    initialize_floorplan_args = (\n",
        "        f' -utilization {core_area.utilization_percent} -aspect_ratio 1.0'\n",
        "    )\n",
        "  else:\n",
        "    raise ValueError(\n",
        "        'Expected core_area to be AbsoluteCoreArea or RelativeCoreArea, got'\n",
        "        f' {core_area!r}'\n",
        "    )\n",
        "\n",
        "  initialize_floorplan_command = (\n",
        "      f'initialize_floorplan -site \"{pdk_info.cell_site}\"'\n",
        "      f' {initialize_floorplan_args}'\n",
        "  )\n",
        "\n",
        "  def source_pdk_info_tcl(path):\n",
        "    return f'source {pathlib.Path(pdk) / path}' if path else ''\n",
        "\n",
        "  source_tracks_file = source_pdk_info_tcl(pdk_info.tracks_file_path)\n",
        "  source_rc_script_configuration = source_pdk_info_tcl(\n",
        "      pdk_info.rc_script_configuration_path\n",
        "  )\n",
        "  source_pdn_config = source_pdk_info_tcl(pdk_info.pdn_config_path)\n",
        "  if pdk_info.tapcell_tcl_path:\n",
        "    tapcell_command = source_pdk_info_tcl(pdk_info.tapcell_tcl_path)\n",
        "  else:\n",
        "    tapcell_command = (\n",
        "        f'tapcell -distance {pdk_info.tapcell_distance} -tapcell_master'\n",
        "        f' {pdk_info.tap_cell}'\n",
        "    )\n",
        "\n",
        "  synth_v = work_dir / 'user_module_synth.v'\n",
        "  openroad_metrics = work_dir / 'openroad_metrics.json'\n",
        "  openroad_global_placement_layout = work_dir / 'openroad_global_placement.png'\n",
        "\n",
        "  global_routing_layer_adjustments = '\\n'.join(\n",
        "    f'set_global_routing_layer_adjustment {layer} {adjustement}'\n",
        "    for (layer, adjustement) in pdk_info.global_routing_layer_adjustments.items()\n",
        "  )\n",
        "  openroad_script = f\"\"\"\n",
        "  read_lef {tech_lef}\n",
        "  {read_cell_lefs}\n",
        "  read_liberty {liberty}\n",
        "  read_verilog {synth_v}\n",
        "  link_design user_module\n",
        "  {initialize_floorplan_command}\n",
        "  {source_tracks_file}\n",
        "  insert_tiecells {pdk_info.tie_high_port} -prefix \"TIE_ONE_\"\n",
        "  insert_tiecells {pdk_info.tie_low_port} -prefix \"TIE_ZERO_\"\n",
        "  create_clock [get_ports clk] -period {clock_period_ns}\n",
        "  {source_rc_script_configuration}\n",
        "  set_wire_rc -signal -layer \"{pdk_info.wire_rc_signal_metal_layer}\"\n",
        "  set_wire_rc -clock  -layer \"{pdk_info.wire_rc_clock_metal_layer}\"\n",
        "  place_pins -hor_layers {pdk_info.pin_horizontal_metal_layer} -ver_layers {pdk_info.pin_vertical_metal_layer}\n",
        "  {tapcell_command}\n",
        "  {source_pdn_config}\n",
        "  pdngen -verbose\n",
        "  global_placement -timing_driven -routability_driven -density {placement_density} -pad_left {pdk_info.global_placement_cell_pad} -pad_right {pdk_info.global_placement_cell_pad}\n",
        "  remove_buffers\n",
        "  estimate_parasitics -placement\n",
        "  repair_design\n",
        "  repair_timing\n",
        "  detailed_placement\n",
        "  improve_placement\n",
        "  optimize_mirroring\n",
        "  check_placement -verbose\n",
        "  {global_routing_layer_adjustments}\n",
        "  set_routing_layers -signal {pdk_info.global_routing_signal_layers} -clock {pdk_info.global_routing_clock_layers}\n",
        "  global_route -congestion_iterations 100\n",
        "  set_propagated_clock [all_clocks]\n",
        "  detailed_route\n",
        "  report_power\n",
        "  report_design_area\n",
        "  report_wire_length -net * -detailed_route\n",
        "  report_wns\n",
        "  utl::metric \"utilization_percent\" [rsz::utilization]\n",
        "  utl::metric \"design_area\" [rsz::design_area]\n",
        "  utl::metric \"power\" [sta::design_power [sta::parse_corner {{}}]]\n",
        "  utl::metric \"wns\" [sta::worst_slack -max]\n",
        "  if {{[info procs save_image] == \"save_image\"}} {{\n",
        "    save_image -resolution 0.005 \"{openroad_global_placement_layout}\"\n",
        "  }}\n",
        "  \"\"\"\n",
        "  openroad_tcl = work_dir / 'place.tcl'\n",
        "  with openroad_tcl.open('w') as f:\n",
        "    f.write(openroad_script)\n",
        "  !QT_QPA_PLATFORM=minimal {openroad} -metrics {openroad_metrics} -exit {openroad_tcl}\n",
        "\n",
        "  with open(work_dir / 'openroad_metrics.json', 'r') as f:\n",
        "    metrics = json.loads(f.read())\n",
        "  metrics_power = [float(m) * 1e6 for m in metrics['power'].split(' ')]\n",
        "  df_power = pd.DataFrame().from_dict(\n",
        "      {\n",
        "          'sequential': metrics_power[4:8],\n",
        "          'combinational': metrics_power[8:12],\n",
        "          'clock': metrics_power[12:16],\n",
        "          'macro': metrics_power[16:20],\n",
        "          'pad': metrics_power[20:],\n",
        "          'total': metrics_power[0:4],\n",
        "      },\n",
        "      orient='index',\n",
        "      columns=['internal', 'switching', 'leakage', 'total'],\n",
        "  )\n",
        "  df_metrics = (\n",
        "      pd.DataFrame.from_records([metrics])\n",
        "      .transpose()\n",
        "      .set_axis(['metrics'], axis=1)\n",
        "  )\n",
        "  return PlacementResults(\n",
        "      openroad_global_placement_layout=openroad_global_placement_layout,\n",
        "      metrics=df_metrics,\n",
        "      power=df_power,\n",
        "  )"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "##📜 DSLXを使った設計\n",
        "\n",
        "[DSLX](https://google.github.io/xls/dslx_reference/) はハードウェア設計向けのデータフロー志向・関数型のドメイン特化言語(Domain Specific Language: DSL)です。DSLXで記述した高レベルな機能の設計から、具体的なハードウェアデザインを生成できます。"
      ],
      "metadata": {
        "id": "zocXbXvLh122"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=inverter --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "fn inverter(x: u1) -> u1 {\n",
        "    !x\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn inverter_test() {\n",
        "  assert_eq(inverter(u1:0b0), u1:0b1);\n",
        "  assert_eq(inverter(u1:0b1), u1:0b0);\n",
        "}"
      ],
      "metadata": {
        "id": "bQjCL8_EeO3e"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## 🧪 Synthesis\n",
        "\n",
        "### 回路合成\n",
        "\n",
        "- ツール: Yosys\n",
        "- 入力: [RTL](https://en.wikipedia.org/wiki/Register-transfer_level) (Verilog)\n",
        "- 出力: 素子情報付きの[ネットリスト](https://en.wikipedia.org/wiki/Netlist) (Verilog)\n",
        "- マインメトリック: セルの数"
      ],
      "metadata": {
        "id": "mJBylZZoNMXO"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#@title 📦 Yosysのインストール {display-mode: \"form\"}\n",
        "#@markdown - ▷ ボタンをクリックすると、Yosysのセットアップが開始されます。\n",
        "\n",
        "from IPython.core import magic_arguments\n",
        "from IPython.core.magic import register_cell_magic\n",
        "from google.colab import widgets\n",
        "import pandas as pd\n",
        "import graphviz\n",
        "\n",
        "import pathlib\n",
        "import json\n",
        "\n",
        "yosys_version = '2024-11-28' #@param {type:\"string\"}\n",
        "yosys_version_1 = yosys_version.replace('-', '')\n",
        "print(f'📦 downloading yosys-{yosys_version}')\n",
        "!test -d oss-cad-suite || (curl --show-error -L  https://github.com/YosysHQ/oss-cad-suite-build/releases/download/{yosys_version}/oss-cad-suite-linux-x64-{yosys_version_1}.tgz | tar xzf -)\n",
        "\n",
        "yosys_path = 'oss-cad-suite/bin/yosys'\n",
        "work_dir = pathlib.Path('xls_work_dir')\n",
        "\n",
        "def yosys(line: str, cell: str):\n",
        "  tb = widgets.TabBar(['logs', 'netlist', 'graph', 'metrics'])\n",
        "  yosys_script = work_dir / 'yosys.script'\n",
        "  user_module_synth_v = work_dir / 'user_module_synth.v'\n",
        "  synth_metrics_json = work_dir / 'synth_metrics.json'\n",
        "  synth_graph_dot = work_dir / 'synth_graph.dot'\n",
        "  with yosys_script.open('w') as f:\n",
        "    f.write(cell)\n",
        "  with tb.output_to('logs', select=True):\n",
        "    !{yosys_path} -s '{yosys_script}'\n",
        "  with tb.output_to('netlist', select=True):\n",
        "    with user_module_synth_v.open() as f:\n",
        "      print(f.read())\n",
        "  with tb.output_to('graph', select=True):\n",
        "    display(graphviz.Source.from_file(synth_graph_dot))\n",
        "  with tb.output_to('metrics', select=True):\n",
        "    with synth_metrics_json.open() as f:\n",
        "      metrics = json.load(f)\n",
        "      display(\n",
        "          pd.DataFrame.from_records([metrics['design']])\n",
        "          .transpose()\n",
        "          .set_axis(['metrics'], axis=1)\n",
        "      )\n",
        "\n",
        "register_cell_magic(yosys)\n",
        "\n",
        "iverilog_path = 'oss-cad-suite/bin/iverilog'\n",
        "!{sys.executable} -m pip install https://github.com/Toroid-io/vcd2wavedrom/archive/refs/heads/main.zip wavedrom vcdvcd\n",
        "import wavedrom\n",
        "from vcd2wavedrom import vcd2wavedrom\n",
        "\n",
        "def iverilog(line: str, cell: str):\n",
        "  user_module_sv = work_dir / 'user_module.sv'\n",
        "  user_module_vcd = pathlib.Path('user_module.vcd')\n",
        "  user_module_tb_sv = work_dir / 'user_module_tb.sv'\n",
        "  with user_module_tb_sv.open('w') as f:\n",
        "    f.write(cell)\n",
        "  iverilog_output=!{iverilog_path} -g2012 {user_module_tb_sv} {user_module_sv}\n",
        "  vvp_output=!./a.out\n",
        "  with user_module_vcd.open('r') as f:\n",
        "    vcd = vcd2wavedrom.VCD2Wavedrom({'input_text': f.read()})\n",
        "    drom = vcd.execute(True)\n",
        "    svg = wavedrom.render(json.dumps(drom))\n",
        "    display(svg)\n",
        "\n",
        "register_cell_magic(iverilog)\n",
        "\n",
        "print(f'✅ installed yosys-{yosys_version}')"
      ],
      "metadata": {
        "id": "rcIZn3ygid8S"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "%%yosys\n",
        "\n",
        "read_verilog -sv xls_work_dir/user_module.sv\n",
        "hierarchy -top user_module\n",
        "proc\n",
        "flatten\n",
        "\n",
        "synth\n",
        "abc -liberty org_theopenroadproject_asap7sc7p5t_28/asap7_rvt_1x_SS.lib\n",
        "dfflibmap -liberty org_theopenroadproject_asap7sc7p5t_28/asap7_rvt_1x_SS.lib\n",
        "\n",
        "opt_expr\n",
        "opt_clean\n",
        "\n",
        "write_verilog xls_work_dir/user_module_synth.v\n",
        "\n",
        "show -format dot -prefix xls_work_dir/synth_graph\n",
        "tee -q -o xls_work_dir/synth_metrics.json stat -liberty org_theopenroadproject_asap7sc7p5t_28/asap7_rvt_1x_SS.lib -json"
      ],
      "metadata": {
        "id": "ObimOPVXaFc9"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## 🛣️ Place & Route\n",
        "\n",
        "### フロアプラン\n",
        "\n",
        "- 入力: 素子情報付きの[ネットリスト](https://en.wikipedia.org/wiki/Netlist) (Verilog)\n",
        "- 出力: 電源供給配線網(Power Delivery Network: PDN)とI/Oピンのついたダイ上のレイアウト([DEF](https://en.wikipedia.org/wiki/Design_Exchange_Format))\n",
        "- メトリック: コアの面積\n",
        "\n",
        "### 配置\n",
        "\n",
        "- 入力: 素子情報付きの[ネットリスト](https://en.wikipedia.org/wiki/Netlist) (Verilog),\n",
        "PDNとI/Oピンつきのダイの物理レイアウト([DEF](https://en.wikipedia.org/wiki/Design_Exchange_Format))\n",
        "- 出力: コンポーネントのセルが配置された物理レイアウト ([DEF](https://en.wikipedia.org/wiki/Design_Exchange_Format))\n",
        "- メトリック: コア面積, セル密度, [タイミング収束](https://en.wikipedia.org/wiki/Timing_closure)の推定値\n",
        "\n",
        "### 配線\n",
        "\n",
        "- 入力: 素子情報付きの[ネットリスト](https://en.wikipedia.org/wiki/Netlist) (Verilog),\n",
        "コンポーネントのセルが配置された物理レイアウト([DEF](https://en.wikipedia.org/wiki/Design_Exchange_Format))\n",
        "- 出力: コンポーネントのセルへの配線が完了した物理レイアウト ([DEF](https://en.wikipedia.org/wiki/Design_Exchange_Format))\n",
        "- メトリック: ルートの衝突, [タイミング収束](https://en.wikipedia.org/wiki/Timing_closure)の予測値"
      ],
      "metadata": {
        "id": "jyg3Bb0wljGC"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#@title 📦 OpenROADのインストール {display-mode: \"form\"}\n",
        "#@markdown - ▷ ボタンをクリックすると、OpenROADのセットアップが開始されます。\n",
        "\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "import pandas as pd\n",
        "\n",
        "openroad_version = '2.0-17198-g8396d0866' #@param {type:\"string\"}\n",
        "\n",
        "print(f'📦 downloading openroad-{openroad_version}')\n",
        "!which openroad || (curl -O --show-error -L https://github.com/Precision-Innovations/OpenROAD/releases/download/{openroad_version}/openroad_{openroad_version}_amd64-ubuntu-22.04.deb && apt -qq install ./openroad_{openroad_version}_amd64-ubuntu-22.04.deb)\n",
        "\n",
        "work_dir = pathlib.Path('xls_work_dir')\n",
        "\n",
        "def openroad(line: str, cell: str):\n",
        "  tb = widgets.TabBar(['logs', 'floorplan', 'placement', 'routing', 'metrics'])\n",
        "  openroad_tcl = work_dir / 'openroad.tcl'\n",
        "  openroad_metrics_json = work_dir / 'openroad_metrics.json'\n",
        "  layout_floorplan_png = work_dir / 'layout_floorplan.png'\n",
        "  layout_placement_png = work_dir / 'layout_placement.png'\n",
        "  layout_routing_png = work_dir / 'layout_routing.png'\n",
        "  with openroad_tcl.open('w') as f:\n",
        "    f.write(cell)\n",
        "  with tb.output_to('logs', select=True):\n",
        "    !QT_QPA_PLATFORM=minimal openroad -metrics {openroad_metrics_json} -exit {openroad_tcl}\n",
        "  with tb.output_to('floorplan', select=True):\n",
        "    img = PIL.Image.open(layout_floorplan_png)\n",
        "    img = img.resize((500, 500))\n",
        "    IPython.display.display_png(img)\n",
        "  with tb.output_to('placement', select=True):\n",
        "    img = PIL.Image.open(layout_placement_png)\n",
        "    img = img.resize((500, 500))\n",
        "    IPython.display.display_png(img)\n",
        "  with tb.output_to('routing', select=True):\n",
        "    img = PIL.Image.open(layout_routing_png)\n",
        "    img = img.resize((500, 500))\n",
        "    IPython.display.display_png(img)\n",
        "  with tb.output_to('metrics', select=True):\n",
        "    with openroad_metrics_json.open() as f:\n",
        "      metrics = json.load(f)\n",
        "      display(\n",
        "          pd.DataFrame.from_records([metrics])\n",
        "          .transpose()\n",
        "          .set_axis(['metrics'], axis=1)\n",
        "      )\n",
        "\n",
        "register_cell_magic(openroad)\n",
        "\n",
        "print(f'✅ installed openroad-{openroad_version}')"
      ],
      "metadata": {
        "id": "v8gxhwKFSSvu"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "%%openroad\n",
        "\n",
        "# フロアプラン\n",
        "read_lef asap7/../org_theopenroadproject_asap7sc7p5t_28/techlef_misc/asap7_tech_1x_201209.lef\n",
        "read_lef asap7/../org_theopenroadproject_asap7sc7p5t_28/LEF/asap7sc7p5t_28_R_1x_220121a.lef\n",
        "read_liberty asap7/../org_theopenroadproject_asap7sc7p5t_28/asap7_rvt_1x_SS.lib\n",
        "read_verilog xls_work_dir/user_module_synth.v\n",
        "link_design user_module\n",
        "initialize_floorplan -site \"asap7sc7p5t\"  -die_area \"0 0 8 10\" -core_area \"1 1 7 9\"\n",
        "source asap7/dependency_support/org_theopenroadproject_asap7_pdk_r1p7/tracks.tcl\n",
        "insert_tiecells TIEHIx1_ASAP7_75t_R/H -prefix \"TIE_ONE_\"\n",
        "insert_tiecells TIELOx1_ASAP7_75t_R/L -prefix \"TIE_ZERO_\"\n",
        "create_clock [get_ports clk] -period 0.8\n",
        "source asap7/dependency_support/org_theopenroadproject_asap7_pdk_r1p7/rc_script.tcl\n",
        "set_wire_rc -signal -layer \"M2\"\n",
        "set_wire_rc -clock  -layer \"M5\"\n",
        "place_pins -hor_layers M4 -ver_layers M5\n",
        "tapcell -distance 25 -tapcell_master TAPCELL_ASAP7_75t_R\n",
        "source asap7/dependency_support/org_theopenroadproject_asap7_pdk_r1p7/pdn_config.pdn\n",
        "pdngen -verbose\n",
        "\n",
        "save_image -resolution 0.005 \"xls_work_dir/layout_floorplan.png\"\n",
        "\n",
        "# 配置\n",
        "global_placement -timing_driven -routability_driven -density 0.95 -pad_left 1 -pad_right 1\n",
        "remove_buffers\n",
        "estimate_parasitics -placement\n",
        "repair_design\n",
        "repair_timing\n",
        "detailed_placement\n",
        "improve_placement\n",
        "optimize_mirroring\n",
        "check_placement -verbose\n",
        "\n",
        "save_image -resolution 0.005 \"xls_work_dir/layout_placement.png\"\n",
        "\n",
        "# 配線\n",
        "set_global_routing_layer_adjustment M4 0.5\n",
        "set_global_routing_layer_adjustment M2 0.5\n",
        "set_global_routing_layer_adjustment M7 0.5\n",
        "set_global_routing_layer_adjustment M3 0.5\n",
        "set_global_routing_layer_adjustment M6 0.5\n",
        "set_global_routing_layer_adjustment M5 0.5\n",
        "set_routing_layers -signal M2-M7 -clock M2-M7\n",
        "global_route -congestion_iterations 100\n",
        "set_propagated_clock [all_clocks]\n",
        "detailed_route\n",
        "\n",
        "save_image -resolution 0.005 \"xls_work_dir/layout_routing.png\"\n",
        "\n",
        "report_power\n",
        "report_design_area\n",
        "report_wire_length -net * -detailed_route\n",
        "report_wns\n",
        "utl::metric \"utilization_percent\" [rsz::utilization]\n",
        "utl::metric \"design_area\" [rsz::design_area]\n",
        "utl::metric \"power\" [sta::design_power [sta::parse_corner {}]]\n",
        "utl::metric \"wns\" [sta::worst_slack -max]"
      ],
      "metadata": {
        "id": "wMH39du7i-gZ"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## 🏋️‍♂️ 演習課題"
      ],
      "metadata": {
        "id": "ZujUuQyBetNp"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "### ➕ 足し算\n",
        "\n",
        "1. 下記の１ビットの足し算を試し\n",
        "1. 回路合成の後：ゲートの種類の理解 ([ヒント](https://ja.wikipedia.org/wiki/%E8%AB%96%E7%90%86%E5%9B%9E%E8%B7%AF#%E7%B5%84%E3%81%BF%E5%90%88%E3%82%8F%E3%81%9B%E5%9B%9E%E8%B7%AF))\n",
        "1. Place & Routeの後：ゲートのつなぎ方の理解\n",
        "1. 足し算のビット数を増やすこと ([ヒント](https://google.github.io/xls/dslx_reference/#bit-type))\n",
        "\n"
      ],
      "metadata": {
        "id": "-Uav2UeIgJgf"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=adder1 --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "fn adder1(a: u1, b: u1) -> u2 {\n",
        "    a as u2 + b as u2\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn adder1_test() {\n",
        "  assert_eq(adder1(u1:0, u1:0), u2:0b00);\n",
        "  assert_eq(adder1(u1:0, u1:1), u2:0b01);\n",
        "  assert_eq(adder1(u1:1, u1:0), u2:0b01);\n",
        "  assert_eq(adder1(u1:1, u1:1), u2:0b10);\n",
        "}"
      ],
      "metadata": {
        "id": "v-mIJ1nFgmZK"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "### ✖️ 掛け算\n",
        "\n",
        "1. 下記の8ビットの掛け算の設計\n",
        "1. 回路合成の後：ゲートの数の理解\n",
        "1. scheduleのタイミングをの確認\n",
        "1. stdライブラリを使っても16ビットのoutputの変更\n",
        "\n",
        "    ヒント：\n",
        "    ```\n",
        "    import std;\n",
        "    \n",
        "    fn mul8(a: u8, b: u8) -> u16 {\n",
        "      // ...\n",
        "    }\n",
        "    ```\n",
        "    [std::umul](https://google.github.io/xls/dslx_std/#stdmul)\n",
        "\n",
        "1. scheduleのタイミングをの確認\n"
      ],
      "metadata": {
        "id": "QKS783uGkne4"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=mul8 --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "import std;\n",
        "\n",
        "fn mul8(a: u8, b: u8) -> u8 {\n",
        "    a * b\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn mul8_test() {\n",
        "  assert_eq(mul8(u8:2, u8:2), u8:4);\n",
        "  assert_eq(mul8(u8:128, u8:2), u8:0);\n",
        "}"
      ],
      "metadata": {
        "id": "KjbMoGlWlAsA"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "### 👷 パイプライン\n",
        "\n",
        "1. 足し算と掛け算の回路の組み合わせ\n",
        "1. scheduleのタイミングをの確認\n",
        "1. clock_period_psを800psに下げること、scheduleのステージの数の確認\n",
        "\n",
        "    ヒント：[命令パイプライン](https://ja.wikipedia.org/wiki/%E5%91%BD%E4%BB%A4%E3%83%91%E3%82%A4%E3%83%97%E3%83%A9%E3%82%A4%E3%83%B3)\n"
      ],
      "metadata": {
        "id": "fC0yR-winRGh"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=muladd --clock_period_ps=800 --flop_inputs=true --flop_outputs=true\n",
        "                    // TODO: clock_period_psの設定をいじってみてください\n",
        "\n",
        "import std;\n",
        "\n",
        "fn muladd(a: u8, b: u8, c: u8) -> u16 {\n",
        "    // TODO：ここに「a」と「b」の掛け算と「c」の足し算を書き直して下さい\n",
        "    u16:0\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn muladd_test() {\n",
        "  assert_eq(muladd(u8:2, u8:2, u8:2), u16:6);\n",
        "  assert_eq(muladd(u8:16, u8:16, u8:16), u16:272);\n",
        "  // TODO：ここにtestsを増やして下さい。\n",
        "}"
      ],
      "metadata": {
        "id": "k0TfkX8voUjt"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "### 🧪 シミュレーション\n",
        "\n",
        "1. シミュレーションを動かすこと。\n",
        "1. テストインプットの変更。\n",
        "1. `clk`と他の信号の動きの理解（前のverilogタブをチェックしながら）\n"
      ],
      "metadata": {
        "id": "RWeAG4Q4Uoo5"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%iverilog\n",
        "\n",
        "module user_module_tb;\n",
        "  reg clk;\n",
        "  wire [15:0] out;\n",
        "  // TODO:`2`の変わり他のテストインプットを選んで下さい（`8`はビット数、`h`はHEX、`d`はDEC）。\n",
        "  user_module dut(clk, 8'h2, 8'h2, 8'h2, out);\n",
        "always #1 clk = ~clk;\n",
        "initial begin\n",
        "  clk = 0;\n",
        "  $dumpfile(\"user_module.vcd\");\n",
        "  $dumpvars(0, dut);\n",
        "  #10 $finish;\n",
        "end\n",
        "endmodule"
      ],
      "metadata": {
        "id": "iMVr6RTvSC9R"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## 🏆 チャレンジ課題\n",
        "\n",
        "1. DSLXもっと詳しく学びたい人 → https://bit.ly/learn-xls\n",
        "1. 浮動小数点数の足し算の設計 → https://google.github.io/xls/floating_point/\n",
        "1. 自分のチップを作りたい人 → https://tinytapeout.com/"
      ],
      "metadata": {
        "id": "ANYs1S4TkCq7"
      }
    }
  ]
}