<stg><name>dut_conv1</name>


<trans_list>

<trans id="353" from="1" to="2">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="2" to="3">
<condition id="106">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="3" to="4">
<condition id="108">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="3" to="2">
<condition id="199">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="4" to="5">
<condition id="110">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="4" to="3">
<condition id="197">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="5" to="48">
<condition id="111">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="5" to="6">
<condition id="113">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="6" to="7">
<condition id="115">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="6" to="5">
<condition id="162">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="7" to="8">
<condition id="116">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="7" to="6">
<condition id="160">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="8" to="9">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="9" to="10">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="10" to="11">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="11" to="12">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="12" to="13">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="13" to="14">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="14" to="15">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="15" to="16">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="16" to="17">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="17" to="18">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="18" to="19">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="19" to="20">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="20" to="21">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="21" to="22">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="22" to="23">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="23" to="24">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="24" to="25">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="25" to="26">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="26" to="27">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="27" to="28">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="28" to="29">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="29" to="30">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="30" to="31">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="31" to="32">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="32" to="33">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="33" to="34">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="34" to="35">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="35" to="36">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="36" to="37">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="37" to="38">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="38" to="39">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="39" to="40">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="40" to="41">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="41" to="42">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="42" to="43">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="43" to="44">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="44" to="45">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="45" to="46">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="46" to="47">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="47" to="7">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="48" to="49">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="49" to="50">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="50" to="51">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="51" to="52">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="52" to="53">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="53" to="54">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="54" to="55">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="55" to="56">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="56" to="57">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="57" to="58">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="58" to="59">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="59" to="60">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="60" to="61">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="61" to="62">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="62" to="63">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="63" to="4">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %n = phi i5 [ 0, %0 ], [ %n_2, %18 ]

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond4 = icmp eq i5 %n, -16

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %n_2 = add i5 %n, 1

]]></node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %19, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str12) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str12)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="4" op_0_bw="5">
<![CDATA[
:2  %tmp_146 = trunc i5 %n to i4

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:3  %p_shl3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_146, i3 0)

]]></node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="7">
<![CDATA[
:4  %p_shl3_cast = zext i7 %p_shl3 to i8

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_147 = shl i5 %n, 1

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="5">
<![CDATA[
:6  %p_shl4_cast1 = zext i5 %tmp_147 to i6

]]></node>
<StgValue><ssdm name="p_shl4_cast1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="5">
<![CDATA[
:7  %p_shl4_cast = zext i5 %tmp_147 to i8

]]></node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_19 = sub i8 %p_shl3_cast, %p_shl4_cast

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %x = phi i4 [ 0, %2 ], [ %x_2, %17 ]

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="4">
<![CDATA[
:1  %x_cast = zext i4 %x to i6

]]></node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond5 = icmp eq i4 %x, -6

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %x_2 = add i4 %x, 1

]]></node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond5, label %18, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %tmp1 = add i6 %x_cast, %p_shl4_cast1

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="6">
<![CDATA[
:3  %tmp1_cast = zext i6 %tmp1 to i8

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp = add i8 %p_shl3_cast, %tmp1_cast

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:5  %p_shl5 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp, i3 0)

]]></node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:6  %p_shl6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp, i1 false)

]]></node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str12, i32 %tmp_63)

]]></node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %y = phi i4 [ 0, %4 ], [ %y_2, %16 ]

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="12" op_0_bw="4">
<![CDATA[
:1  %y_cast = zext i4 %y to i12

]]></node>
<StgValue><ssdm name="y_cast"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="9" op_0_bw="4">
<![CDATA[
:2  %y_cast1 = zext i4 %y to i9

]]></node>
<StgValue><ssdm name="y_cast1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond2 = icmp eq i4 %y, -6

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %y_2 = add i4 %y, 1

]]></node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond2, label %17, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str14) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str14)

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp2 = add i9 %p_shl6, %y_cast1

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="11" op_0_bw="9">
<![CDATA[
:3  %tmp2_cast = zext i9 %tmp2 to i11

]]></node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %o_index = add i11 %tmp2_cast, %p_shl5

]]></node>
<StgValue><ssdm name="o_index"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_64)

]]></node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum = phi float [ 0.000000e+00, %6 ], [ %sum_1, %14 ]

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %m = phi i3 [ 0, %6 ], [ %m_3, %14 ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="3">
<![CDATA[
:2  %m_cast1 = zext i3 %m to i8

]]></node>
<StgValue><ssdm name="m_cast1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %exitcond6 = icmp eq i3 %m, -2

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %m_3 = add i3 %m, 1

]]></node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond6, label %15, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str15) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str15)

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:2  %p_shl7 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %m, i4 0)

]]></node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="7">
<![CDATA[
:3  %p_shl7_cast = zext i7 %p_shl7 to i8

]]></node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:4  %p_shl8 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %m, i1 false)

]]></node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="4">
<![CDATA[
:5  %p_shl8_cast = zext i4 %p_shl8 to i8

]]></node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_22 = sub i8 %p_shl7_cast, %p_shl8_cast

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp_23 = add i8 %m_cast1, %tmp_19

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="13" op_0_bw="8">
<![CDATA[
:8  %tmp_23_cast_cast = sext i8 %tmp_23 to i13

]]></node>
<StgValue><ssdm name="tmp_23_cast_cast"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %tmp_24 = mul i13 %tmp_23_cast_cast, 25

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_27 = icmp ult i11 %o_index, -872

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_28 = add i11 872, %o_index

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:2  %tmp_66 = select i1 %tmp_27, i11 %o_index, i11 %tmp_28

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="15" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %newIndex4 = urem i11 %tmp_66, 147

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum_1 = phi float [ %sum, %8 ], [ %sum_2, %13 ]

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %c = phi i3 [ 0, %8 ], [ %c_2, %13 ]

]]></node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="13" op_0_bw="3">
<![CDATA[
:2  %c_cast = zext i3 %c to i13

]]></node>
<StgValue><ssdm name="c_cast"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="12" op_0_bw="3">
<![CDATA[
:3  %c_cast2 = zext i3 %c to i12

]]></node>
<StgValue><ssdm name="c_cast2"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %exitcond1 = icmp eq i3 %c, -3

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %c_2 = add i3 %c, 1

]]></node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond1, label %14, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str16)

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %tmp8 = add i13 %c_cast, %tmp_24

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str15, i32 %tmp_68)

]]></node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum_2 = phi float [ %sum_1, %10 ], [ %sum_3, %12 ]

]]></node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %r = phi i3 [ 0, %10 ], [ %r_2, %12 ]

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="5" op_0_bw="3">
<![CDATA[
:2  %r_cast1 = zext i3 %r to i5

]]></node>
<StgValue><ssdm name="r_cast1"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="4" op_0_bw="3">
<![CDATA[
:3  %r_cast = zext i3 %r to i4

]]></node>
<StgValue><ssdm name="r_cast"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %exitcond = icmp eq i3 %r, -3

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %r_2 = add i3 %r, 1

]]></node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond, label %13, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp6 = add i4 %x, %r_cast

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="4">
<![CDATA[
:2  %tmp6_cast = zext i4 %tmp6 to i8

]]></node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp4 = add i8 %tmp6_cast, %tmp_22

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4  %p_shl9 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp4, i4 0)

]]></node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:5  %p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp4, i1 false)

]]></node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="12" op_0_bw="9">
<![CDATA[
:6  %p_shl1_cast = sext i9 %p_shl1 to i12

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp5 = sub i12 %p_shl9, %p_shl1_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp7 = add i12 %y_cast, %tmp5

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %i_index = add i12 %tmp7, %c_cast2

]]></node>
<StgValue><ssdm name="i_index"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:10  %p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r, i2 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %tmp9 = add i5 %p_shl, %r_cast1

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="13" op_0_bw="5">
<![CDATA[
:12  %tmp9_cast = zext i5 %tmp9 to i13

]]></node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:13  %w_index = add i13 %tmp9_cast, %tmp8

]]></node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str16, i32 %tmp_69)

]]></node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="14" op_0_bw="12">
<![CDATA[
:15  %tmp_70 = sext i12 %i_index to i14

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="16" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="30" op_0_bw="14">
<![CDATA[
:18  %zext1_cast = zext i14 %tmp_70 to i30

]]></node>
<StgValue><ssdm name="zext1_cast"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:19  %mul2 = mul i30 %zext1_cast, 28533

]]></node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_29 = call i4 @_ssdm_op_PartSelect.i4.i30.i32.i32(i30 %mul2, i32 25, i32 28)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="3" op_0_bw="3" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45  %tmp_162 = call i3 @_ssdm_op_PartSelect.i3.i30.i32.i32(i30 %mul2, i32 25, i32 27)

]]></node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="177" st_id="9" stage="15" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="178" st_id="10" stage="14" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="179" st_id="11" stage="13" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="180" st_id="12" stage="12" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="181" st_id="13" stage="11" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="182" st_id="14" stage="10" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="183" st_id="15" stage="9" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="184" st_id="16" stage="8" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="185" st_id="17" stage="7" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="186" st_id="18" stage="6" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="187" st_id="19" stage="5" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="188" st_id="20" stage="4" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="189" st_id="21" stage="3" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="190" st_id="22" stage="2" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="191" st_id="23" stage="1" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_71 = urem i12 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="11" op_0_bw="11">
<![CDATA[
:17  %tmp_160 = trunc i12 %tmp_71 to i11

]]></node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="15" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %newIndex = urem i11 %tmp_160, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="194" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="24" op_0_bw="11">
<![CDATA[
:20  %zext_cast = zext i11 %tmp_160 to i24

]]></node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:21  %mul = mul i24 %zext_cast, 3567

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="5" op_0_bw="5" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %tmp_161 = call i5 @_ssdm_op_PartSelect.i5.i24.i32.i32(i24 %mul, i32 19, i32 23)

]]></node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="14" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %newIndex = urem i11 %tmp_160, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="198" st_id="25" stage="13" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %newIndex = urem i11 %tmp_160, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="199" st_id="26" stage="12" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %newIndex = urem i11 %tmp_160, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="200" st_id="27" stage="11" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %newIndex = urem i11 %tmp_160, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="201" st_id="28" stage="10" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %newIndex = urem i11 %tmp_160, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="202" st_id="29" stage="9" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %newIndex = urem i11 %tmp_160, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="203" st_id="30" stage="8" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %newIndex = urem i11 %tmp_160, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="204" st_id="31" stage="7" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %newIndex = urem i11 %tmp_160, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="205" st_id="32" stage="6" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %newIndex = urem i11 %tmp_160, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="206" st_id="33" stage="5" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %newIndex = urem i11 %tmp_160, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="207" st_id="34" stage="4" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %newIndex = urem i11 %tmp_160, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="208" st_id="35" stage="3" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %newIndex = urem i11 %tmp_160, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="209" st_id="36" stage="2" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %newIndex = urem i11 %tmp_160, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="210" st_id="37" stage="1" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:25  %newIndex = urem i11 %tmp_160, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="211" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="64" op_0_bw="11">
<![CDATA[
:26  %newIndex6 = zext i11 %newIndex to i64

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="212" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %input_0_addr = getelementptr [147 x i128]* %input_0, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="213" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="128" op_0_bw="8">
<![CDATA[
:28  %input_0_load = load i128* %input_0_addr, align 8

]]></node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="214" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %input_1_addr = getelementptr [147 x i128]* %input_1, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="215" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="128" op_0_bw="8">
<![CDATA[
:30  %input_1_load = load i128* %input_1_addr, align 8

]]></node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="216" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %input_2_addr = getelementptr [147 x i128]* %input_2, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="217" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="128" op_0_bw="8">
<![CDATA[
:32  %input_2_load = load i128* %input_2_addr, align 8

]]></node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="218" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %input_3_addr = getelementptr [147 x i128]* %input_3, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="219" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="128" op_0_bw="8">
<![CDATA[
:34  %input_3_load = load i128* %input_3_addr, align 8

]]></node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="220" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %input_4_addr = getelementptr [147 x i128]* %input_4, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="input_4_addr"/></StgValue>
</operation>

<operation id="221" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="128" op_0_bw="8">
<![CDATA[
:36  %input_4_load = load i128* %input_4_addr, align 8

]]></node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="222" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %input_5_addr = getelementptr [147 x i128]* %input_5, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="input_5_addr"/></StgValue>
</operation>

<operation id="223" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="128" op_0_bw="8">
<![CDATA[
:38  %input_5_load = load i128* %input_5_addr, align 8

]]></node>
<StgValue><ssdm name="input_5_load"/></StgValue>
</operation>

<operation id="224" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %input_6_addr = getelementptr [147 x i128]* %input_6, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="input_6_addr"/></StgValue>
</operation>

<operation id="225" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="128" op_0_bw="8">
<![CDATA[
:40  %input_6_load = load i128* %input_6_addr, align 8

]]></node>
<StgValue><ssdm name="input_6_load"/></StgValue>
</operation>

<operation id="226" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %input_7_addr = getelementptr [147 x i128]* %input_7, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="input_7_addr"/></StgValue>
</operation>

<operation id="227" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="128" op_0_bw="8">
<![CDATA[
:42  %input_7_load = load i128* %input_7_addr, align 8

]]></node>
<StgValue><ssdm name="input_7_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="228" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="13">
<![CDATA[
:14  %w_index_cast = sext i13 %w_index to i32

]]></node>
<StgValue><ssdm name="w_index_cast"/></StgValue>
</operation>

<operation id="229" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="11" op_0_bw="5">
<![CDATA[
:23  %arrayNo = sext i5 %tmp_161 to i11

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="230" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="14" op_0_bw="11">
<![CDATA[
:24  %arrayNo_cast = zext i11 %arrayNo to i14

]]></node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="231" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="128" op_0_bw="8">
<![CDATA[
:28  %input_0_load = load i128* %input_0_addr, align 8

]]></node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="232" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="128" op_0_bw="8">
<![CDATA[
:30  %input_1_load = load i128* %input_1_addr, align 8

]]></node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="233" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="128" op_0_bw="8">
<![CDATA[
:32  %input_2_load = load i128* %input_2_addr, align 8

]]></node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="234" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="128" op_0_bw="8">
<![CDATA[
:34  %input_3_load = load i128* %input_3_addr, align 8

]]></node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="235" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="128" op_0_bw="8">
<![CDATA[
:36  %input_4_load = load i128* %input_4_addr, align 8

]]></node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="236" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="128" op_0_bw="8">
<![CDATA[
:38  %input_5_load = load i128* %input_5_addr, align 8

]]></node>
<StgValue><ssdm name="input_5_load"/></StgValue>
</operation>

<operation id="237" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="128" op_0_bw="8">
<![CDATA[
:40  %input_6_load = load i128* %input_6_addr, align 8

]]></node>
<StgValue><ssdm name="input_6_load"/></StgValue>
</operation>

<operation id="238" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="128" op_0_bw="8">
<![CDATA[
:42  %input_7_load = load i128* %input_7_addr, align 8

]]></node>
<StgValue><ssdm name="input_7_load"/></StgValue>
</operation>

<operation id="239" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="14">
<![CDATA[
:43  %tmp_61 = call i128 @_ssdm_op_Mux.ap_auto.8i128.i14(i128 %input_0_load, i128 %input_1_load, i128 %input_2_load, i128 %input_3_load, i128 %input_4_load, i128 %input_5_load, i128 %input_6_load, i128 %input_7_load, i14 %arrayNo_cast)

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="240" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:46  %tmp_72 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_29, i5 0)

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="241" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:47  %tmp_73 = or i9 %tmp_72, 31

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="242" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:48  %tmp_163 = icmp ugt i9 %tmp_72, %tmp_73

]]></node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="243" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:49  %tmp_164 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_162, i5 0)

]]></node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="244" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="9">
<![CDATA[
:50  %tmp_165 = trunc i9 %tmp_73 to i8

]]></node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="245" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %tmp_166 = call i128 @llvm.part.select.i128(i128 %tmp_61, i32 127, i32 0)

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="246" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:52  %tmp_167 = sub i8 %tmp_164, %tmp_165

]]></node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="247" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:53  %tmp_168 = sub i8 127, %tmp_164

]]></node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="248" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:54  %tmp_169 = sub i8 %tmp_165, %tmp_164

]]></node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="249" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:55  %tmp_170 = select i1 %tmp_163, i8 %tmp_167, i8 %tmp_169

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="250" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
:56  %tmp_171 = select i1 %tmp_163, i128 %tmp_166, i128 %tmp_61

]]></node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="251" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:57  %tmp_172 = select i1 %tmp_163, i8 %tmp_168, i8 %tmp_164

]]></node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="252" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:58  %tmp_173 = sub i8 127, %tmp_170

]]></node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="253" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="128" op_0_bw="8">
<![CDATA[
:59  %tmp_174 = zext i8 %tmp_172 to i128

]]></node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="254" st_id="38" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:61  %tmp_176 = lshr i128 %tmp_171, %tmp_174

]]></node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="255" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="32">
<![CDATA[
:66  %tmp_s = zext i32 %w_index_cast to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="256" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %conv2_weight_addr = getelementptr inbounds [2400 x float]* @conv2_weight, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="conv2_weight_addr"/></StgValue>
</operation>

<operation id="257" st_id="38" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="12">
<![CDATA[
:68  %conv2_weight_load = load float* %conv2_weight_addr, align 4

]]></node>
<StgValue><ssdm name="conv2_weight_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="258" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="128" op_0_bw="8">
<![CDATA[
:60  %tmp_175 = zext i8 %tmp_173 to i128

]]></node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="259" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:62  %tmp_177 = lshr i128 -1, %tmp_175

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="260" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:63  %tmp_178 = and i128 %tmp_176, %tmp_177

]]></node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="261" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="128">
<![CDATA[
:64  %tmp_179 = trunc i128 %tmp_178 to i32

]]></node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="262" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32">
<![CDATA[
:65  %tmp_74 = bitcast i32 %tmp_179 to float

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="263" st_id="39" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="12">
<![CDATA[
:68  %conv2_weight_load = load float* %conv2_weight_addr, align 4

]]></node>
<StgValue><ssdm name="conv2_weight_load"/></StgValue>
</operation>

<operation id="264" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_30 = fmul float %tmp_74, %conv2_weight_load

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="265" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_30 = fmul float %tmp_74, %conv2_weight_load

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="266" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_30 = fmul float %tmp_74, %conv2_weight_load

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="267" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %tmp_30 = fmul float %tmp_74, %conv2_weight_load

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="268" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %sum_3 = fadd float %sum_2, %tmp_30

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="269" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %sum_3 = fadd float %sum_2, %tmp_30

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="270" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %sum_3 = fadd float %sum_2, %tmp_30

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="271" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %sum_3 = fadd float %sum_2, %tmp_30

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="272" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str17) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %sum_3 = fadd float %sum_2, %tmp_30

]]></node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="274" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="0">
<![CDATA[
:71  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="275" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="24" op_0_bw="11">
<![CDATA[
:3  %zext4_cast = zext i11 %tmp_66 to i24

]]></node>
<StgValue><ssdm name="zext4_cast"/></StgValue>
</operation>

<operation id="276" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:4  %mul5 = mul i24 3567, %zext4_cast

]]></node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="277" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="5" op_0_bw="5" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_148 = call i5 @_ssdm_op_PartSelect.i5.i24.i32.i32(i24 %mul5, i32 19, i32 23)

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="278" st_id="48" stage="14" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %newIndex4 = urem i11 %tmp_66, 147

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="279" st_id="49" stage="13" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %newIndex4 = urem i11 %tmp_66, 147

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="280" st_id="50" stage="12" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %newIndex4 = urem i11 %tmp_66, 147

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="281" st_id="51" stage="11" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %newIndex4 = urem i11 %tmp_66, 147

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="282" st_id="52" stage="10" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %newIndex4 = urem i11 %tmp_66, 147

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="283" st_id="53" stage="9" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %newIndex4 = urem i11 %tmp_66, 147

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="284" st_id="54" stage="8" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %newIndex4 = urem i11 %tmp_66, 147

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="285" st_id="55" stage="7" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %newIndex4 = urem i11 %tmp_66, 147

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="286" st_id="56" stage="6" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %newIndex4 = urem i11 %tmp_66, 147

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="287" st_id="57" stage="5" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %newIndex4 = urem i11 %tmp_66, 147

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="288" st_id="58" stage="4" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %newIndex4 = urem i11 %tmp_66, 147

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="289" st_id="59" stage="3" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %newIndex4 = urem i11 %tmp_66, 147

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="290" st_id="60" stage="2" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %newIndex4 = urem i11 %tmp_66, 147

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="291" st_id="61" stage="1" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %newIndex4 = urem i11 %tmp_66, 147

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="292" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="64" op_0_bw="11">
<![CDATA[
:9  %newIndex5 = zext i11 %newIndex4 to i64

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="293" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %output_0_addr = getelementptr [147 x i128]* %output_0, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="294" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %output_1_addr = getelementptr [147 x i128]* %output_1, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="output_1_addr"/></StgValue>
</operation>

<operation id="295" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %output_2_addr = getelementptr [147 x i128]* %output_2, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="output_2_addr"/></StgValue>
</operation>

<operation id="296" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %output_3_addr = getelementptr [147 x i128]* %output_3, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="output_3_addr"/></StgValue>
</operation>

<operation id="297" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %output_4_addr = getelementptr [147 x i128]* %output_4, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="output_4_addr"/></StgValue>
</operation>

<operation id="298" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %output_5_addr = getelementptr [147 x i128]* %output_5, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="output_5_addr"/></StgValue>
</operation>

<operation id="299" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %output_6_addr = getelementptr [147 x i128]* %output_6, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="output_6_addr"/></StgValue>
</operation>

<operation id="300" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %output_7_addr = getelementptr [147 x i128]* %output_7, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="output_7_addr"/></StgValue>
</operation>

<operation id="301" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="128" op_0_bw="8">
<![CDATA[
:19  %output_0_load = load i128* %output_0_addr, align 8

]]></node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="302" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="128" op_0_bw="8">
<![CDATA[
:20  %output_1_load = load i128* %output_1_addr, align 8

]]></node>
<StgValue><ssdm name="output_1_load"/></StgValue>
</operation>

<operation id="303" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="128" op_0_bw="8">
<![CDATA[
:21  %output_2_load = load i128* %output_2_addr, align 8

]]></node>
<StgValue><ssdm name="output_2_load"/></StgValue>
</operation>

<operation id="304" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="128" op_0_bw="8">
<![CDATA[
:22  %output_3_load = load i128* %output_3_addr, align 8

]]></node>
<StgValue><ssdm name="output_3_load"/></StgValue>
</operation>

<operation id="305" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="128" op_0_bw="8">
<![CDATA[
:23  %output_4_load = load i128* %output_4_addr, align 8

]]></node>
<StgValue><ssdm name="output_4_load"/></StgValue>
</operation>

<operation id="306" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="128" op_0_bw="8">
<![CDATA[
:24  %output_5_load = load i128* %output_5_addr, align 8

]]></node>
<StgValue><ssdm name="output_5_load"/></StgValue>
</operation>

<operation id="307" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="128" op_0_bw="8">
<![CDATA[
:25  %output_6_load = load i128* %output_6_addr, align 8

]]></node>
<StgValue><ssdm name="output_6_load"/></StgValue>
</operation>

<operation id="308" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="128" op_0_bw="8">
<![CDATA[
:26  %output_7_load = load i128* %output_7_addr, align 8

]]></node>
<StgValue><ssdm name="output_7_load"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="309" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="11" op_0_bw="5">
<![CDATA[
:6  %arrayNo5 = sext i5 %tmp_148 to i11

]]></node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="310" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="14" op_0_bw="11">
<![CDATA[
:7  %arrayNo5_cast = zext i11 %arrayNo5 to i14

]]></node>
<StgValue><ssdm name="arrayNo5_cast"/></StgValue>
</operation>

<operation id="311" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32">
<![CDATA[
:18  %tmp_67 = bitcast float %sum to i32

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="312" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="128" op_0_bw="8">
<![CDATA[
:19  %output_0_load = load i128* %output_0_addr, align 8

]]></node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="313" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="128" op_0_bw="8">
<![CDATA[
:20  %output_1_load = load i128* %output_1_addr, align 8

]]></node>
<StgValue><ssdm name="output_1_load"/></StgValue>
</operation>

<operation id="314" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="128" op_0_bw="8">
<![CDATA[
:21  %output_2_load = load i128* %output_2_addr, align 8

]]></node>
<StgValue><ssdm name="output_2_load"/></StgValue>
</operation>

<operation id="315" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="128" op_0_bw="8">
<![CDATA[
:22  %output_3_load = load i128* %output_3_addr, align 8

]]></node>
<StgValue><ssdm name="output_3_load"/></StgValue>
</operation>

<operation id="316" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="128" op_0_bw="8">
<![CDATA[
:23  %output_4_load = load i128* %output_4_addr, align 8

]]></node>
<StgValue><ssdm name="output_4_load"/></StgValue>
</operation>

<operation id="317" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="128" op_0_bw="8">
<![CDATA[
:24  %output_5_load = load i128* %output_5_addr, align 8

]]></node>
<StgValue><ssdm name="output_5_load"/></StgValue>
</operation>

<operation id="318" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="128" op_0_bw="8">
<![CDATA[
:25  %output_6_load = load i128* %output_6_addr, align 8

]]></node>
<StgValue><ssdm name="output_6_load"/></StgValue>
</operation>

<operation id="319" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="128" op_0_bw="8">
<![CDATA[
:26  %output_7_load = load i128* %output_7_addr, align 8

]]></node>
<StgValue><ssdm name="output_7_load"/></StgValue>
</operation>

<operation id="320" st_id="62" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="14">
<![CDATA[
:27  %tmp_60 = call i128 @_ssdm_op_Mux.ap_auto.8i128.i14(i128 %output_0_load, i128 %output_1_load, i128 %output_2_load, i128 %output_3_load, i128 %output_4_load, i128 %output_5_load, i128 %output_6_load, i128 %output_7_load, i14 %arrayNo5_cast)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="321" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="128" op_0_bw="32">
<![CDATA[
:28  %tmp_149 = zext i32 %tmp_67 to i128

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="322" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %tmp_150 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %tmp_67, i32 0)

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="323" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="128" op_0_bw="64">
<![CDATA[
:30  %sf = zext i64 %tmp_150 to i128

]]></node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="324" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
:31  %tmp_151 = select i1 %tmp_27, i128 %tmp_149, i128 %sf

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="325" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
:32  %tmp_152 = select i1 %tmp_27, i128 -1, i128 -4294967296

]]></node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="326" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
:33  %tmp_153 = select i1 %tmp_27, i128 0, i128 4294967295

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="327" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
:34  %tmp_154 = select i1 %tmp_27, i128 -4294967296, i128 -18446744073709551616

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="328" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:35  %tmp_155 = or i128 %tmp_154, %tmp_153

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="329" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
:36  %p_not = select i1 %tmp_27, i128 4294967295, i128 18446744073709551615

]]></node>
<StgValue><ssdm name="p_not"/></StgValue>
</operation>

<operation id="330" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:37  %tmp_156 = and i128 %tmp_152, %p_not

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="331" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:38  %tmp_157 = and i128 %tmp_60, %tmp_155

]]></node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="332" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:39  %tmp_158 = and i128 %tmp_151, %tmp_156

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="333" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:40  %tmp_159 = or i128 %tmp_157, %tmp_158

]]></node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="334" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0" op_6_bw="11" op_7_bw="0" op_8_bw="11" op_9_bw="0" op_10_bw="11" op_11_bw="0" op_12_bw="11" op_13_bw="0" op_14_bw="11" op_15_bw="0">
<![CDATA[
:41  switch i11 %arrayNo5, label %branch7 [
    i11 0, label %branch0
    i11 1, label %branch1
    i11 2, label %branch2
    i11 3, label %branch3
    i11 4, label %branch4
    i11 5, label %branch5
    i11 6, label %branch6
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="arrayNo5" val="6"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch6:0  store i128 %tmp_159, i128* %output_6_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="arrayNo5" val="6"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="arrayNo5" val="5"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch5:0  store i128 %tmp_159, i128* %output_5_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="arrayNo5" val="5"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="arrayNo5" val="4"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch4:0  store i128 %tmp_159, i128* %output_4_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="arrayNo5" val="4"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="arrayNo5" val="3"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch3:0  store i128 %tmp_159, i128* %output_3_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="arrayNo5" val="3"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="arrayNo5" val="2"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch2:0  store i128 %tmp_159, i128* %output_2_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="arrayNo5" val="2"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="arrayNo5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch1:0  store i128 %tmp_159, i128* %output_1_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="arrayNo5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="arrayNo5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch0:0  store i128 %tmp_159, i128* %output_0_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="arrayNo5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="arrayNo5" val="!0"/>
<literal name="arrayNo5" val="!1"/>
<literal name="arrayNo5" val="!2"/>
<literal name="arrayNo5" val="!3"/>
<literal name="arrayNo5" val="!4"/>
<literal name="arrayNo5" val="!5"/>
<literal name="arrayNo5" val="!6"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch7:0  store i128 %tmp_159, i128* %output_7_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="arrayNo5" val="!0"/>
<literal name="arrayNo5" val="!1"/>
<literal name="arrayNo5" val="!2"/>
<literal name="arrayNo5" val="!3"/>
<literal name="arrayNo5" val="!4"/>
<literal name="arrayNo5" val="!5"/>
<literal name="arrayNo5" val="!6"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="351" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str14, i32 %tmp_65)

]]></node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="352" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
