{
  "cells": [
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "collapsed": false
      },
      "outputs": [],
      "source": [
        "%matplotlib inline"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {},
      "source": [
        "\n# Create Netlist with SpyDrNet\n\nBuilds a netlist with a lookup table and HDI primitives from scratch ready to be used for a \"post-synthesis\" project\n\nThis script shows how SpyDrNet is capable of creating a real netlist that can be downloaded to an FPGA development board. This specific design is meant for Digilent development boards with Xilinx FPGAs, but should work for other FPGAs that use the same primitives.\n\nUsing SpyDrNet, this script creates a netlist with a lookup table and the necessary primitive definitions to implement it on a board. The number of inputs to the lookup table and the configuration of the lookup table can be set by changing the ``LUT_SIZE`` and ``LUT_CONFIG`` variables. The configuration for the lookup table is simply the output from an n-input truth table in hexadecimal. The lookup table will use however many of the lower switches on the FPGA development board necessary for the specified number of inputs. The output will be displayed on the first LED. \n\nAt the end of the script, the netlist will be composed into an EDIF netlist called ```my_LUT.edf``` that can be added as a design source to a \"post-synthesis\" project in Vivado. To better visualize what is happening, click on \"Open Synthesized Design\" and then open the \"Schematic\" to view the netlist. Once added to the project in Vivado, a simple constraints file must be added ([Digilent master XDC files can be found here](https://github.com/Digilent/digilent-xdc)), and then a bitstream that can be downloaded onto a board is generated.\n\nBelow are SystemVerilog modules that will generate a 4-input LUT after synthesis. The netlist created by the included python script generates something very similar to what Vivado will generate. \n\n```sv\nmodule basic_LUT(\n    input wire logic A,B,C,D,\n    output logic Q\n    );\n\n    assign Q = (A & B) || (C & D);\n\nendmodule\n```\n```sv\nmodule top_LUT(\n    input wire logic [3:0] sw,\n    output logic led\n);\n\n    basic_LUT my_basic_LUT(\n        .A(sw[0]),.B(sw[1]), .C(sw[2]), .D(sw[3]), .Q(led)); \n\nendmodule\n```\nTry adding these modules to a fresh RTL project in Vivado and run synthesis. After synthesis is run, open the schematic from the synthesized design. Besides perhaps some naming differences, it should match what is produced by this Python script. \n\nBelow is an example of a constraints file for the Digilent BASYS3 board. Comment/uncomment the switch lines as needed for the number of inputs. \n\n```\n## LEDs \nset_property PACKAGE_PIN U16 [get_ports {led[0]}]\n    set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]\n\n## Switches\nset_property PACKAGE_PIN V17 [get_ports { sw[0] }]\n    set_property IOSTANDARD LVCMOS33 [get_ports { sw[0] }]\nset_property PACKAGE_PIN V16 [get_ports {sw[1]}]\n    set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]\nset_property PACKAGE_PIN W16 [get_ports {sw[2]}]\n    set_property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]\nset_property PACKAGE_PIN W17 [get_ports {sw[3]}]\n    set_property IOSTANDARD LVCMOS33 [get_ports {sw[3]}]\n#set_property PACKAGE_PIN W15 [get_ports {sw[4]}]\n#   set_property IOSTANDARD LVCMOS33 [get_ports {sw[4]}]\n#set_property PACKAGE_PIN V15 [get_ports {sw[5]}]\n#   set_property IOSTANDARD LVCMOS33 [get_ports {sw[5]}]\n\n\n## Configuration options, can be used for all designs\nset_property CONFIG_VOLTAGE 3.3 [current_design]\nset_property CFGBVS VCCO [current_design]\n```\nBelow is all the python code used to create the netlist from scratch with SpyDrNet\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "collapsed": false
      },
      "outputs": [],
      "source": [
        "import spydrnet as sdn\nimport string\nimport sys\n\n# Specify number of inputs for the lookup-table\n# Possible sizes for lookup-table: 2, 3, 4, 5, 6. Bigger sizes may not be\n# supported on the device you are working with.\nLUT_SIZE = 4\n\n# Configure the LUT with a hex value. Lookup table can be configured easily by\n# creating a n-input truth table, then converting the output column from\n# binary to hexadecimal.\n# 0xF888 refers to the following logic equation: (A * B) + (C * D)\nLUT_CONFIG = 0xF888\n\nif len(bin(LUT_CONFIG)[2:]) > 2 ** LUT_SIZE:\n    sys.exit(\"LUT_CONFIG has too many bits for LUT size\")\n\n# Create netlist\nnetlist = sdn.Netlist(name=\"netlist\")\n\n# Create HDI primitives library within netlist.\nprim_library = netlist.create_library(name=\"hdi_primitives\")\n\n# Create all definitions for the primitives library\nIBUF_def = prim_library.create_definition(name=\"IBUF\")\n# Output Buffer definition\nOBUF_def = prim_library.create_definition(name=\"OBUF\")\n# Lookup table definition\nprim_LUT_def = prim_library.create_definition(name=\"LUT\" + str(LUT_SIZE))\n# Inverter definition\nINV_def = prim_library.create_definition(name=\"INV\")\n\n# Create input/output ports for IBUF and OBUF definition\nIBUF_port_output = IBUF_def.create_port(name=\"O\", direction=sdn.OUT)\nIBUF_port_input = IBUF_def.create_port(name=\"I\", direction=sdn.IN)\nOBUF_port_output = OBUF_def.create_port(name=\"O\", direction=sdn.OUT)\nOBUF_port_input = OBUF_def.create_port(name=\"I\", direction=sdn.IN)\n\n# Create input/output pins for each port\nIBUF_pin_output = IBUF_port_output.create_pin()\nIBUF_pin_input = IBUF_port_input.create_pin()\nOBUF_pin_output = OBUF_port_output.create_pin()\nOBUF_pin_input = OBUF_port_input.create_pin()\n\n# Create lookup table output port and accompanying pin\nprim_LUT_port_output = prim_LUT_def.create_port(name=\"O\", direction=sdn.OUT)\nprim_LUT_pin_output = prim_LUT_port_output.create_pin()\n\n# Create lookup table input ports and pins, and store them in lists\nprim_LUT_port_input_list = list()\nprim_LUT_pin_input_list = list()\nfor i in range(LUT_SIZE):\n    prim_LUT_port_input = prim_LUT_def.create_port(\n        name=\"I\" + str(i), direction=sdn.IN\n    )\n    prim_LUT_port_input_list.append(prim_LUT_port_input)\n    prim_LUT_pin_input_list.append(prim_LUT_port_input.create_pin())\n\n# Create input/output port for inverter\nINV_port_output = INV_def.create_port(name=\"O\", direction=sdn.OUT)\nINV_port_input = INV_def.create_port(name=\"I\", direction=sdn.IN)\n\n# Create work library\nwork_library = netlist.create_library(name=\"work\")\n\n# Create custom LUT definition\nmy_LUT_def = work_library.create_definition(name=\"my_LUT\")\n\n# Create port and pin for the output of the custom LUT\nmy_LUT_port_output = my_LUT_def.create_port(name=\"Q\", direction=sdn.OUT)\nmy_LUT_pin_output = my_LUT_port_output.create_pin()\n\n# Create ports and pins for the inputs to the custom LUT\nmy_prim_LUT_port_input_list = list()\nmy_LUT_pin_input_list = list()\nfor i in range(LUT_SIZE):\n    my_LUT_port_input = my_LUT_def.create_port(\n        name=string.ascii_uppercase[i], direction=sdn.IN\n    )\n    my_prim_LUT_port_input_list.append(my_LUT_port_input)\n    my_LUT_pin_input_list.append(my_LUT_port_input.create_pin())\n\n# Create cables with wires to connect primitive LUT instance to ports\nmy_LUT_cable_list = list()\nmy_LUT_wire_list = list()\n\n# cables with wires for input ports\nfor i in range(LUT_SIZE):\n    my_LUT_cable = my_LUT_def.create_cable(name=string.ascii_uppercase[i])\n    my_LUT_cable_list.append(my_LUT_cable)\n    my_LUT_wire_list.append(my_LUT_cable.create_wire())\n\n# cable with wire output port\nmy_LUT_cable_Q = my_LUT_def.create_cable(name=\"Q\")\nmy_LUT_wire_Q = my_LUT_cable_Q.create_wire()\n\n# Create instance of lookup table primitive\nmy_LUT_inst = my_LUT_def.create_child(\n    name=\"my_LUT_inst\", reference=prim_LUT_def\n)\n\n# Modify the lookup table configuration\nmy_LUT_inst_properties = list()\nmy_LUT_inst_properties.append(\n    {\"identifier\": \"INIT\", \"value\": \"16'h\" + str(hex(LUT_CONFIG))[2:]}\n)\nmy_LUT_inst[\"EDIF.properties\"] = my_LUT_inst_properties\n\n# Connect pins from LUT instance to ports\nfor wire, inner_pin, outer_pin in zip(\n    my_LUT_wire_list, my_LUT_pin_input_list, prim_LUT_pin_input_list\n):\n    wire.connect_pin(inner_pin)\n    wire.connect_pin(my_LUT_inst.pins[outer_pin])\n\nmy_LUT_wire_Q.connect_pin(my_LUT_inst.pins[prim_LUT_pin_output])\nmy_LUT_wire_Q.connect_pin(my_LUT_pin_output)\n\n# Create top-level definition\ntop_def = work_library.create_definition(name=\"top_LUT\")\n\n# Create ports for top-level definition\ntop_port_sw = top_def.create_port(\n    name=\"sw\", is_downto=True, is_scalar=True, direction=sdn.IN\n)\ntop_port_led = top_def.create_port(name=\"led\", direction=sdn.OUT)\n\n# instance basic LUT\nmy_LUT_inst = top_def.create_child(name=\"my_LUT_inst\", reference=my_LUT_def)\n\n# instance LED output buffer\ntop_led_OBUF_inst = top_def.create_child(\n    name=\"led_OBUF_inst\", reference=OBUF_def\n)\n\n# instance switch input buffers\ntop_sw_IBUF_inst_list = list()\nfor i in range(LUT_SIZE):\n    top_sw_IBUF_inst_list.append(\n        top_def.create_child(\n            name=\"sw_IBUF_\" + str(i) + \"__inst\", reference=IBUF_def\n        )\n    )\n\n# connect switches to input of sw_IBUF's\ntop_cables_sw = top_def.create_cable(name=\"sw\")\ntop_wires_sw = top_cables_sw.create_wires(LUT_SIZE)\ntop_pins_sw = top_port_sw.create_pins(LUT_SIZE)\n\nfor instance, i in zip(top_sw_IBUF_inst_list, range(LUT_SIZE)):\n    top_wires_sw[i].connect_pin(top_pins_sw[i])\n    top_wires_sw[i].connect_pin(instance.pins[IBUF_pin_input])\n\n# connect output of sw_IBUF's to input of basic LUT\ntop_cables_sw_IBUF = top_def.create_cable(name=\"sw_IBUF\")\ntop_wires_sw_IBUF = top_cables_sw_IBUF.create_wires(LUT_SIZE)\n\nfor IBUF_inst, my_LUT_pin, i in zip(\n    top_sw_IBUF_inst_list, my_LUT_pin_input_list, range(LUT_SIZE)\n):\n    top_wires_sw_IBUF[i].connect_pin(IBUF_inst.pins[IBUF_pin_output])\n    top_wires_sw_IBUF[i].connect_pin(my_LUT_inst.pins[my_LUT_pin])\n\n# connect output of basic LUT to input of led_OBUF\ntop_cable_led_OBUF = top_def.create_cable(name=\"led_OBUF\")\ntop_wire_led_OBUF = top_cable_led_OBUF.create_wire()\n\ntop_wire_led_OBUF.connect_pin(top_led_OBUF_inst.pins[OBUF_pin_input])\ntop_wire_led_OBUF.connect_pin(my_LUT_inst.pins[my_LUT_pin_output])\n\n# connect output of led_OBUF to led\ntop_led_cable = top_def.create_cable(name=\"led\")\ntop_led_wire = top_led_cable.create_wire()\ntop_pin_led = top_port_led.create_pin()\n\ntop_led_wire.connect_pin(top_led_OBUF_inst.pins[OBUF_pin_output])\ntop_led_wire.connect_pin(top_pin_led)\n\nnetlist.set_top_instance(top_def, instance_name=top_def.name)\n\nsdn.compose(netlist, \"my_LUT.edf\")"
      ]
    }
  ],
  "metadata": {
    "kernelspec": {
      "display_name": "Python 3",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.9.16"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}