Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 59997ecdb3f14f2599e6379b413c0314 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bcd2led7seg_tb_simple_behav xil_defaultlib.bcd2led7seg_tb_simple xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/datda/Downloads/prj/bcd2led7seg/bcd2led7seg.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce_default
Compiling module xil_defaultlib.bin_to_bcd
Compiling module xil_defaultlib.seven_seg_controller_default
Compiling module xil_defaultlib.seven_seg_converter
Compiling module xil_defaultlib.bcd2led7seg_default
Compiling module xil_defaultlib.bcd2led7seg_tb_simple
Compiling module xil_defaultlib.glbl
Built simulation snapshot bcd2led7seg_tb_simple_behav
