-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity backprop_update_weights_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weights1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights1_ce0 : OUT STD_LOGIC;
    weights1_we0 : OUT STD_LOGIC;
    weights1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    weights1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    weights1_ce1 : OUT STD_LOGIC;
    weights1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    weights2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weights2_ce0 : OUT STD_LOGIC;
    weights2_we0 : OUT STD_LOGIC;
    weights2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    weights2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weights2_ce1 : OUT STD_LOGIC;
    weights2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    weights3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights3_ce0 : OUT STD_LOGIC;
    weights3_we0 : OUT STD_LOGIC;
    weights3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    weights3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights3_ce1 : OUT STD_LOGIC;
    weights3_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    d_weights1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    d_weights1_ce0 : OUT STD_LOGIC;
    d_weights1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    d_weights2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    d_weights2_ce0 : OUT STD_LOGIC;
    d_weights2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    d_weights3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    d_weights3_ce0 : OUT STD_LOGIC;
    d_weights3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    biases1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    biases1_ce0 : OUT STD_LOGIC;
    biases1_we0 : OUT STD_LOGIC;
    biases1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    biases1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    biases1_ce1 : OUT STD_LOGIC;
    biases1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    biases2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    biases2_ce0 : OUT STD_LOGIC;
    biases2_we0 : OUT STD_LOGIC;
    biases2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    biases2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    biases2_ce1 : OUT STD_LOGIC;
    biases2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    biases3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    biases3_ce0 : OUT STD_LOGIC;
    biases3_we0 : OUT STD_LOGIC;
    biases3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    biases3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    biases3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    biases3_ce1 : OUT STD_LOGIC;
    biases3_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    d_biases1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    d_biases1_ce0 : OUT STD_LOGIC;
    d_biases1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    d_biases2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    d_biases2_ce0 : OUT STD_LOGIC;
    d_biases2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6768_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6768_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6768_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_6768_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6768_p_ce : OUT STD_LOGIC;
    grp_fu_6776_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6776_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6776_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6776_p_ce : OUT STD_LOGIC;
    grp_fu_6772_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6772_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6772_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_6772_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6772_p_ce : OUT STD_LOGIC;
    grp_fu_6780_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6780_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6780_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6780_p_ce : OUT STD_LOGIC;
    grp_fu_6784_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6784_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6784_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6784_p_ce : OUT STD_LOGIC;
    grp_fu_6792_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6792_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6792_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6792_p_ce : OUT STD_LOGIC;
    grp_fu_6796_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6796_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6796_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6796_p_ce : OUT STD_LOGIC;
    grp_fu_6800_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6800_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6800_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_6800_p_ce : OUT STD_LOGIC );
end;


architecture behav of backprop_update_weights_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (23 downto 0) := "000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (23 downto 0) := "000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (23 downto 0) := "000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (23 downto 0) := "000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (23 downto 0) := "000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (23 downto 0) := "000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (23 downto 0) := "000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (23 downto 0) := "000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (23 downto 0) := "001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (23 downto 0) := "010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_210_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_1_reg_339 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal grp_fu_216_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bias_norm_reg_344 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_222_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_reg_349 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_228_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bias_norm_3_reg_354 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_234_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal norm_3_reg_359 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_240_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bias_norm_4_reg_364 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_start : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_done : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_idle : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_ready : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_d_weights1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_d_weights1_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_we0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_ce1 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_norm_2_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_norm_2_out_ap_vld : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_369_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_369_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_369_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_369_p_ce : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_373_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_373_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_373_p_ce : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_start : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_done : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_idle : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_ready : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_d_biases1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_d_biases1_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_we0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_ce1 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_bias_norm_1_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_bias_norm_1_out_ap_vld : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_377_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_377_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_377_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_377_p_ce : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_381_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_381_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_381_p_ce : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_start : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_done : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_idle : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_ready : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_d_weights2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_d_weights2_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_we0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_ce1 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_norm_4_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_norm_4_out_ap_vld : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_grp_fu_389_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_grp_fu_389_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_grp_fu_389_p_ce : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_start : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_done : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_idle : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_ready : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_d_biases2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_d_biases2_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_we0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_ce1 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_bias_norm_4_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_bias_norm_4_out_ap_vld : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_grp_fu_393_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_grp_fu_393_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_grp_fu_393_p_ce : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_start : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_done : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_idle : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_ready : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_d_weights3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_d_weights3_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_we0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_ce1 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_norm_7_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_norm_7_out_ap_vld : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_grp_fu_397_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_grp_fu_397_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_grp_fu_397_p_ce : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_start : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_done : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_idle : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_ready : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_we0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_bias_norm_7_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_bias_norm_7_out_ap_vld : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_start : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_done : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_idle : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_ready : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_we0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_ce1 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_grp_fu_385_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_grp_fu_385_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_grp_fu_385_p_ce : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_start : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_done : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_idle : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_ready : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_we0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_ce1 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_start : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_done : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_idle : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_ready : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_we0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_ce1 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_start : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_done : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_idle : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_ready : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_we0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_ce1 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_start : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_done : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_idle : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_ready : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_we0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_ce1 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_start : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_done : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_idle : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_ready : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_ce0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_we0 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_ce1 : STD_LOGIC;
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_start_reg : STD_LOGIC := '0';
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_start_reg : STD_LOGIC := '0';
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_start_reg : STD_LOGIC := '0';
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_start_reg : STD_LOGIC := '0';
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_start_reg : STD_LOGIC := '0';
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_start_reg : STD_LOGIC := '0';
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_start_reg : STD_LOGIC := '0';
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_start_reg : STD_LOGIC := '0';
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_start_reg : STD_LOGIC := '0';
    signal grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_369_ce : STD_LOGIC;
    signal grp_fu_373_ce : STD_LOGIC;
    signal grp_fu_377_ce : STD_LOGIC;
    signal grp_fu_381_ce : STD_LOGIC;
    signal grp_fu_385_ce : STD_LOGIC;
    signal grp_fu_389_ce : STD_LOGIC;
    signal grp_fu_393_ce : STD_LOGIC;
    signal grp_fu_397_ce : STD_LOGIC;
    signal ap_block_state24_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component backprop_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        d_weights1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        d_weights1_ce0 : OUT STD_LOGIC;
        d_weights1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        weights1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights1_ce0 : OUT STD_LOGIC;
        weights1_we0 : OUT STD_LOGIC;
        weights1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights1_ce1 : OUT STD_LOGIC;
        weights1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        norm_2_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        norm_2_out_ap_vld : OUT STD_LOGIC;
        grp_fu_369_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_369_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_369_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_369_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_369_p_ce : OUT STD_LOGIC;
        grp_fu_373_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_373_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_373_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_373_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_update_weights_1_Pipeline_VITIS_LOOP_169_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        d_biases1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        d_biases1_ce0 : OUT STD_LOGIC;
        d_biases1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        biases1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        biases1_ce0 : OUT STD_LOGIC;
        biases1_we0 : OUT STD_LOGIC;
        biases1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        biases1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        biases1_ce1 : OUT STD_LOGIC;
        biases1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_norm_1_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        bias_norm_1_out_ap_vld : OUT STD_LOGIC;
        grp_fu_377_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_377_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_377_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_377_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_377_p_ce : OUT STD_LOGIC;
        grp_fu_381_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_381_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_381_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_381_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        d_weights2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        d_weights2_ce0 : OUT STD_LOGIC;
        d_weights2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        weights2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weights2_ce0 : OUT STD_LOGIC;
        weights2_we0 : OUT STD_LOGIC;
        weights2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weights2_ce1 : OUT STD_LOGIC;
        weights2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        norm_4_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        norm_4_out_ap_vld : OUT STD_LOGIC;
        grp_fu_389_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_389_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_389_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_389_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_update_weights_1_Pipeline_VITIS_LOOP_195_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        d_biases2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        d_biases2_ce0 : OUT STD_LOGIC;
        d_biases2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        biases2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        biases2_ce0 : OUT STD_LOGIC;
        biases2_we0 : OUT STD_LOGIC;
        biases2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        biases2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        biases2_ce1 : OUT STD_LOGIC;
        biases2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_norm_4_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        bias_norm_4_out_ap_vld : OUT STD_LOGIC;
        grp_fu_393_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_393_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_393_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_393_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        d_weights3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        d_weights3_ce0 : OUT STD_LOGIC;
        d_weights3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        weights3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights3_ce0 : OUT STD_LOGIC;
        weights3_we0 : OUT STD_LOGIC;
        weights3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights3_ce1 : OUT STD_LOGIC;
        weights3_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        norm_7_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        norm_7_out_ap_vld : OUT STD_LOGIC;
        grp_fu_397_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_397_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_397_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_397_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_update_weights_1_Pipeline_VITIS_LOOP_221_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (63 downto 0);
        biases3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        biases3_ce0 : OUT STD_LOGIC;
        biases3_we0 : OUT STD_LOGIC;
        biases3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        biases3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_norm_7_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        bias_norm_7_out_ap_vld : OUT STD_LOGIC );
    end component;


    component backprop_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights1_ce0 : OUT STD_LOGIC;
        weights1_we0 : OUT STD_LOGIC;
        weights1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        weights1_ce1 : OUT STD_LOGIC;
        weights1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        norm_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_385_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_385_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_385_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_385_p_ce : OUT STD_LOGIC );
    end component;


    component backprop_update_weights_1_Pipeline_VITIS_LOOP_182_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        biases1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        biases1_ce0 : OUT STD_LOGIC;
        biases1_we0 : OUT STD_LOGIC;
        biases1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        biases1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        biases1_ce1 : OUT STD_LOGIC;
        biases1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_norm : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weights2_ce0 : OUT STD_LOGIC;
        weights2_we0 : OUT STD_LOGIC;
        weights2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weights2_ce1 : OUT STD_LOGIC;
        weights2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        norm_5 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_update_weights_1_Pipeline_VITIS_LOOP_208_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        biases2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        biases2_ce0 : OUT STD_LOGIC;
        biases2_we0 : OUT STD_LOGIC;
        biases2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        biases2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        biases2_ce1 : OUT STD_LOGIC;
        biases2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_norm_3 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights3_ce0 : OUT STD_LOGIC;
        weights3_we0 : OUT STD_LOGIC;
        weights3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        weights3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weights3_ce1 : OUT STD_LOGIC;
        weights3_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        norm_8 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_update_weights_1_Pipeline_VITIS_LOOP_234_18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        biases3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        biases3_ce0 : OUT STD_LOGIC;
        biases3_we0 : OUT STD_LOGIC;
        biases3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        biases3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        biases3_ce1 : OUT STD_LOGIC;
        biases3_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_norm_6 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_dsqrt_64ns_64ns_64_21_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_dadddsub_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_dmul_64ns_64ns_64_5_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component backprop_ddiv_64ns_64ns_64_22_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110 : component backprop_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_start,
        ap_done => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_done,
        ap_idle => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_idle,
        ap_ready => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_ready,
        d_weights1_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_d_weights1_address0,
        d_weights1_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_d_weights1_ce0,
        d_weights1_q0 => d_weights1_q0,
        weights1_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_address0,
        weights1_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_ce0,
        weights1_we0 => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_we0,
        weights1_d0 => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_d0,
        weights1_address1 => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_address1,
        weights1_ce1 => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_ce1,
        weights1_q1 => weights1_q1,
        norm_2_out => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_norm_2_out,
        norm_2_out_ap_vld => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_norm_2_out_ap_vld,
        grp_fu_369_p_din0 => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_369_p_din0,
        grp_fu_369_p_din1 => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_369_p_din1,
        grp_fu_369_p_opcode => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_369_p_opcode,
        grp_fu_369_p_dout0 => grp_fu_6768_p_dout0,
        grp_fu_369_p_ce => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_369_p_ce,
        grp_fu_373_p_din0 => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_373_p_din0,
        grp_fu_373_p_din1 => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_373_p_din1,
        grp_fu_373_p_dout0 => grp_fu_6776_p_dout0,
        grp_fu_373_p_ce => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_373_p_ce);

    grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119 : component backprop_update_weights_1_Pipeline_VITIS_LOOP_169_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_start,
        ap_done => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_done,
        ap_idle => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_idle,
        ap_ready => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_ready,
        d_biases1_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_d_biases1_address0,
        d_biases1_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_d_biases1_ce0,
        d_biases1_q0 => d_biases1_q0,
        biases1_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_address0,
        biases1_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_ce0,
        biases1_we0 => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_we0,
        biases1_d0 => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_d0,
        biases1_address1 => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_address1,
        biases1_ce1 => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_ce1,
        biases1_q1 => biases1_q1,
        bias_norm_1_out => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_bias_norm_1_out,
        bias_norm_1_out_ap_vld => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_bias_norm_1_out_ap_vld,
        grp_fu_377_p_din0 => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_377_p_din0,
        grp_fu_377_p_din1 => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_377_p_din1,
        grp_fu_377_p_opcode => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_377_p_opcode,
        grp_fu_377_p_dout0 => grp_fu_6772_p_dout0,
        grp_fu_377_p_ce => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_377_p_ce,
        grp_fu_381_p_din0 => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_381_p_din0,
        grp_fu_381_p_din1 => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_381_p_din1,
        grp_fu_381_p_dout0 => grp_fu_6780_p_dout0,
        grp_fu_381_p_ce => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_381_p_ce);

    grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128 : component backprop_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_start,
        ap_done => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_done,
        ap_idle => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_idle,
        ap_ready => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_ready,
        d_weights2_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_d_weights2_address0,
        d_weights2_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_d_weights2_ce0,
        d_weights2_q0 => d_weights2_q0,
        weights2_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_address0,
        weights2_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_ce0,
        weights2_we0 => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_we0,
        weights2_d0 => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_d0,
        weights2_address1 => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_address1,
        weights2_ce1 => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_ce1,
        weights2_q1 => weights2_q1,
        norm_4_out => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_norm_4_out,
        norm_4_out_ap_vld => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_norm_4_out_ap_vld,
        grp_fu_389_p_din0 => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_grp_fu_389_p_din0,
        grp_fu_389_p_din1 => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_grp_fu_389_p_din1,
        grp_fu_389_p_dout0 => grp_fu_6792_p_dout0,
        grp_fu_389_p_ce => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_grp_fu_389_p_ce);

    grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137 : component backprop_update_weights_1_Pipeline_VITIS_LOOP_195_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_start,
        ap_done => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_done,
        ap_idle => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_idle,
        ap_ready => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_ready,
        d_biases2_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_d_biases2_address0,
        d_biases2_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_d_biases2_ce0,
        d_biases2_q0 => d_biases2_q0,
        biases2_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_address0,
        biases2_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_ce0,
        biases2_we0 => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_we0,
        biases2_d0 => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_d0,
        biases2_address1 => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_address1,
        biases2_ce1 => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_ce1,
        biases2_q1 => biases2_q1,
        bias_norm_4_out => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_bias_norm_4_out,
        bias_norm_4_out_ap_vld => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_bias_norm_4_out_ap_vld,
        grp_fu_393_p_din0 => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_grp_fu_393_p_din0,
        grp_fu_393_p_din1 => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_grp_fu_393_p_din1,
        grp_fu_393_p_dout0 => grp_fu_6796_p_dout0,
        grp_fu_393_p_ce => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_grp_fu_393_p_ce);

    grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146 : component backprop_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_start,
        ap_done => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_done,
        ap_idle => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_idle,
        ap_ready => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_ready,
        d_weights3_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_d_weights3_address0,
        d_weights3_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_d_weights3_ce0,
        d_weights3_q0 => d_weights3_q0,
        weights3_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_address0,
        weights3_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_ce0,
        weights3_we0 => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_we0,
        weights3_d0 => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_d0,
        weights3_address1 => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_address1,
        weights3_ce1 => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_ce1,
        weights3_q1 => weights3_q1,
        norm_7_out => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_norm_7_out,
        norm_7_out_ap_vld => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_norm_7_out_ap_vld,
        grp_fu_397_p_din0 => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_grp_fu_397_p_din0,
        grp_fu_397_p_din1 => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_grp_fu_397_p_din1,
        grp_fu_397_p_dout0 => grp_fu_6800_p_dout0,
        grp_fu_397_p_ce => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_grp_fu_397_p_ce);

    grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155 : component backprop_update_weights_1_Pipeline_VITIS_LOOP_221_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_start,
        ap_done => grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_done,
        ap_idle => grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_idle,
        ap_ready => grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_ready,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        biases3_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_address0,
        biases3_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_ce0,
        biases3_we0 => grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_we0,
        biases3_d0 => grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_d0,
        biases3_q0 => biases3_q0,
        bias_norm_7_out => grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_bias_norm_7_out,
        bias_norm_7_out_ap_vld => grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_bias_norm_7_out_ap_vld);

    grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168 : component backprop_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_start,
        ap_done => grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_done,
        ap_idle => grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_idle,
        ap_ready => grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_ready,
        weights1_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_address0,
        weights1_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_ce0,
        weights1_we0 => grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_we0,
        weights1_d0 => grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_d0,
        weights1_address1 => grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_address1,
        weights1_ce1 => grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_ce1,
        weights1_q1 => weights1_q1,
        norm_1 => norm_1_reg_339,
        grp_fu_385_p_din0 => grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_grp_fu_385_p_din0,
        grp_fu_385_p_din1 => grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_grp_fu_385_p_din1,
        grp_fu_385_p_dout0 => grp_fu_6784_p_dout0,
        grp_fu_385_p_ce => grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_grp_fu_385_p_ce);

    grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175 : component backprop_update_weights_1_Pipeline_VITIS_LOOP_182_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_start,
        ap_done => grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_done,
        ap_idle => grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_idle,
        ap_ready => grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_ready,
        biases1_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_address0,
        biases1_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_ce0,
        biases1_we0 => grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_we0,
        biases1_d0 => grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_d0,
        biases1_address1 => grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_address1,
        biases1_ce1 => grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_ce1,
        biases1_q1 => biases1_q1,
        bias_norm => bias_norm_reg_344);

    grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182 : component backprop_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_start,
        ap_done => grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_done,
        ap_idle => grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_idle,
        ap_ready => grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_ready,
        weights2_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_address0,
        weights2_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_ce0,
        weights2_we0 => grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_we0,
        weights2_d0 => grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_d0,
        weights2_address1 => grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_address1,
        weights2_ce1 => grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_ce1,
        weights2_q1 => weights2_q1,
        norm_5 => norm_reg_349);

    grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189 : component backprop_update_weights_1_Pipeline_VITIS_LOOP_208_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_start,
        ap_done => grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_done,
        ap_idle => grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_idle,
        ap_ready => grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_ready,
        biases2_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_address0,
        biases2_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_ce0,
        biases2_we0 => grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_we0,
        biases2_d0 => grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_d0,
        biases2_address1 => grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_address1,
        biases2_ce1 => grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_ce1,
        biases2_q1 => biases2_q1,
        bias_norm_3 => bias_norm_3_reg_354);

    grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196 : component backprop_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_start,
        ap_done => grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_done,
        ap_idle => grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_idle,
        ap_ready => grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_ready,
        weights3_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_address0,
        weights3_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_ce0,
        weights3_we0 => grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_we0,
        weights3_d0 => grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_d0,
        weights3_address1 => grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_address1,
        weights3_ce1 => grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_ce1,
        weights3_q1 => weights3_q1,
        norm_8 => norm_3_reg_359);

    grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203 : component backprop_update_weights_1_Pipeline_VITIS_LOOP_234_18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_start,
        ap_done => grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_done,
        ap_idle => grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_idle,
        ap_ready => grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_ready,
        biases3_address0 => grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_address0,
        biases3_ce0 => grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_ce0,
        biases3_we0 => grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_we0,
        biases3_d0 => grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_d0,
        biases3_address1 => grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_address1,
        biases3_ce1 => grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_ce1,
        biases3_q1 => biases3_q1,
        bias_norm_6 => bias_norm_4_reg_364);

    dsqrt_64ns_64ns_64_21_no_dsp_1_U537 : component backprop_dsqrt_64ns_64ns_64_21_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 21,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv64_0,
        din1 => grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_norm_2_out,
        ce => ap_const_logic_1,
        dout => grp_fu_210_p2);

    dsqrt_64ns_64ns_64_21_no_dsp_1_U538 : component backprop_dsqrt_64ns_64ns_64_21_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 21,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv64_0,
        din1 => grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_bias_norm_1_out,
        ce => ap_const_logic_1,
        dout => grp_fu_216_p2);

    dsqrt_64ns_64ns_64_21_no_dsp_1_U539 : component backprop_dsqrt_64ns_64ns_64_21_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 21,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv64_0,
        din1 => grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_norm_4_out,
        ce => ap_const_logic_1,
        dout => grp_fu_222_p2);

    dsqrt_64ns_64ns_64_21_no_dsp_1_U540 : component backprop_dsqrt_64ns_64ns_64_21_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 21,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv64_0,
        din1 => grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_bias_norm_4_out,
        ce => ap_const_logic_1,
        dout => grp_fu_228_p2);

    dsqrt_64ns_64ns_64_21_no_dsp_1_U541 : component backprop_dsqrt_64ns_64ns_64_21_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 21,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv64_0,
        din1 => grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_norm_7_out,
        ce => ap_const_logic_1,
        dout => grp_fu_234_p2);

    dsqrt_64ns_64ns_64_21_no_dsp_1_U542 : component backprop_dsqrt_64ns_64ns_64_21_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 21,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv64_0,
        din1 => grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_bias_norm_7_out,
        ce => ap_const_logic_1,
        dout => grp_fu_240_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_ready = ap_const_logic_1)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_ready = ap_const_logic_1)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_ready = ap_const_logic_1)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_ready = ap_const_logic_1)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_ready = ap_const_logic_1)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_ready = ap_const_logic_1)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_ready = ap_const_logic_1)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_ready = ap_const_logic_1)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_ready = ap_const_logic_1)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_ready = ap_const_logic_1)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_ready = ap_const_logic_1)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_ready = ap_const_logic_1)) then 
                    grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                bias_norm_3_reg_354 <= grp_fu_228_p2;
                bias_norm_4_reg_364 <= grp_fu_240_p2;
                bias_norm_reg_344 <= grp_fu_216_p2;
                norm_1_reg_339 <= grp_fu_210_p2;
                norm_3_reg_359 <= grp_fu_234_p2;
                norm_reg_349 <= grp_fu_222_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state24, ap_block_state24_on_subcall_done, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((ap_const_boolean_0 = ap_block_state24_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(ap_block_state24_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state24_on_subcall_done)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state24_on_subcall_done_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_done, grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_done, grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_done, grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_done, grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_done, grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_done)
    begin
                ap_block_state24_on_subcall_done <= ((grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_done = ap_const_logic_0) or (grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_done = ap_const_logic_0) or (grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_done = ap_const_logic_0) or (grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_done = ap_const_logic_0) or (grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_done = ap_const_logic_0) or (grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_done = ap_const_logic_0));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_done, grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_done, grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_done, grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_done, grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_done, grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_done = ap_const_logic_0) or (grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_done = ap_const_logic_0) or (grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_done = ap_const_logic_0) or (grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_done = ap_const_logic_0) or (grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_done = ap_const_logic_0) or (grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state24, ap_block_state24_on_subcall_done)
    begin
        if ((((ap_const_boolean_0 = ap_block_state24_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state24)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state24, ap_block_state24_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state24_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    biases1_address0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_address0, grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_address0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases1_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases1_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_address0;
        else 
            biases1_address0 <= "XXXXXX";
        end if; 
    end process;


    biases1_address1_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_address1, grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_address1, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases1_address1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases1_address1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_address1;
        else 
            biases1_address1 <= "XXXXXX";
        end if; 
    end process;


    biases1_ce0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_ce0, grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases1_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases1_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_ce0;
        else 
            biases1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    biases1_ce1_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_ce1, grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases1_ce1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases1_ce1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_ce1;
        else 
            biases1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    biases1_d0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_d0, grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_d0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases1_d0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases1_d0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_d0;
        else 
            biases1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    biases1_we0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_we0, grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_we0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases1_we0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_biases1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases1_we0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_biases1_we0;
        else 
            biases1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    biases2_address0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_address0, grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_address0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases2_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases2_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_address0;
        else 
            biases2_address0 <= "XXXXXX";
        end if; 
    end process;


    biases2_address1_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_address1, grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_address1, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases2_address1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases2_address1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_address1;
        else 
            biases2_address1 <= "XXXXXX";
        end if; 
    end process;


    biases2_ce0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_ce0, grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases2_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases2_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_ce0;
        else 
            biases2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    biases2_ce1_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_ce1, grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_ce1, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases2_ce1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases2_ce1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_ce1;
        else 
            biases2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    biases2_d0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_d0, grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_d0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases2_d0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases2_d0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_d0;
        else 
            biases2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    biases2_we0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_we0, grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_we0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases2_we0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_biases2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases2_we0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_biases2_we0;
        else 
            biases2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    biases3_address0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_address0, grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_address0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases3_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases3_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_address0;
        else 
            biases3_address0 <= "XX";
        end if; 
    end process;

    biases3_address1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_address1;

    biases3_ce0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_ce0, grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases3_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases3_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_ce0;
        else 
            biases3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    biases3_ce1_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_ce1, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases3_ce1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_ce1;
        else 
            biases3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    biases3_d0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_d0, grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_d0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases3_d0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases3_d0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_d0;
        else 
            biases3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    biases3_we0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_we0, grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_we0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            biases3_we0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_biases3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            biases3_we0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_biases3_we0;
        else 
            biases3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    d_biases1_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_d_biases1_address0;
    d_biases1_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_d_biases1_ce0;
    d_biases2_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_d_biases2_address0;
    d_biases2_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_d_biases2_ce0;
    d_weights1_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_d_weights1_address0;
    d_weights1_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_d_weights1_ce0;
    d_weights2_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_d_weights2_address0;
    d_weights2_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_d_weights2_ce0;
    d_weights3_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_d_weights3_address0;
    d_weights3_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_d_weights3_ce0;

    grp_fu_369_ce_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_369_p_ce, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_369_ce <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_369_p_ce;
        else 
            grp_fu_369_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_373_ce_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_373_p_ce, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_373_ce <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_373_p_ce;
        else 
            grp_fu_373_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_377_ce_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_377_p_ce, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_377_ce <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_377_p_ce;
        else 
            grp_fu_377_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_381_ce_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_381_p_ce, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_381_ce <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_381_p_ce;
        else 
            grp_fu_381_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_385_ce_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_grp_fu_385_p_ce, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fu_385_ce <= grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_grp_fu_385_p_ce;
        else 
            grp_fu_385_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_389_ce_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_grp_fu_389_p_ce, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_389_ce <= grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_grp_fu_389_p_ce;
        else 
            grp_fu_389_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_393_ce_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_grp_fu_393_p_ce, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_393_ce <= grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_grp_fu_393_p_ce;
        else 
            grp_fu_393_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_397_ce_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_grp_fu_397_p_ce, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_397_ce <= grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_grp_fu_397_p_ce;
        else 
            grp_fu_397_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_6768_p_ce <= grp_fu_369_ce;
    grp_fu_6768_p_din0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_369_p_din0;
    grp_fu_6768_p_din1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_369_p_din1;
    grp_fu_6768_p_opcode <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_369_p_opcode;
    grp_fu_6772_p_ce <= grp_fu_377_ce;
    grp_fu_6772_p_din0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_377_p_din0;
    grp_fu_6772_p_din1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_377_p_din1;
    grp_fu_6772_p_opcode <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_377_p_opcode;
    grp_fu_6776_p_ce <= grp_fu_373_ce;
    grp_fu_6776_p_din0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_373_p_din0;
    grp_fu_6776_p_din1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_grp_fu_373_p_din1;
    grp_fu_6780_p_ce <= grp_fu_381_ce;
    grp_fu_6780_p_din0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_381_p_din0;
    grp_fu_6780_p_din1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_grp_fu_381_p_din1;
    grp_fu_6784_p_ce <= grp_fu_385_ce;
    grp_fu_6784_p_din0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_grp_fu_385_p_din0;
    grp_fu_6784_p_din1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_grp_fu_385_p_din1;
    grp_fu_6792_p_ce <= grp_fu_389_ce;
    grp_fu_6792_p_din0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_grp_fu_389_p_din0;
    grp_fu_6792_p_din1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_grp_fu_389_p_din1;
    grp_fu_6796_p_ce <= grp_fu_393_ce;
    grp_fu_6796_p_din0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_grp_fu_393_p_din0;
    grp_fu_6796_p_din1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_grp_fu_393_p_din1;
    grp_fu_6800_p_ce <= grp_fu_397_ce;
    grp_fu_6800_p_din0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_grp_fu_397_p_din0;
    grp_fu_6800_p_din1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_grp_fu_397_p_din1;
    grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_start <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_ap_start_reg;
    grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_start <= grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119_ap_start_reg;
    grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_start <= grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_ap_start_reg;
    grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_start <= grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175_ap_start_reg;
    grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_start <= grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_ap_start_reg;
    grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_start <= grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137_ap_start_reg;
    grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_start <= grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_ap_start_reg;
    grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_start <= grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189_ap_start_reg;
    grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_start <= grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_ap_start_reg;
    grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_start <= grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155_ap_start_reg;
    grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_start <= grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_ap_start_reg;
    grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_start <= grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203_ap_start_reg;

    weights1_address0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_address0, grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_address0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights1_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights1_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_address0;
        else 
            weights1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    weights1_address1_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_address1, grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_address1, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights1_address1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights1_address1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_address1;
        else 
            weights1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    weights1_ce0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_ce0, grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights1_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights1_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_ce0;
        else 
            weights1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weights1_ce1_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_ce1, grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights1_ce1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights1_ce1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_ce1;
        else 
            weights1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    weights1_d0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_d0, grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_d0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights1_d0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights1_d0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_d0;
        else 
            weights1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    weights1_we0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_we0, grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_we0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights1_we0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168_weights1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights1_we0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110_weights1_we0;
        else 
            weights1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weights2_address0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_address0, grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_address0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights2_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights2_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_address0;
        else 
            weights2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    weights2_address1_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_address1, grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_address1, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights2_address1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights2_address1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_address1;
        else 
            weights2_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    weights2_ce0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_ce0, grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights2_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights2_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_ce0;
        else 
            weights2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weights2_ce1_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_ce1, grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_ce1, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights2_ce1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights2_ce1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_ce1;
        else 
            weights2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    weights2_d0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_d0, grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_d0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights2_d0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights2_d0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_d0;
        else 
            weights2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    weights2_we0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_we0, grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_we0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights2_we0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182_weights2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights2_we0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128_weights2_we0;
        else 
            weights2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weights3_address0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_address0, grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_address0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights3_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights3_address0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_address0;
        else 
            weights3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weights3_address1_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_address1, grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_address1, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights3_address1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights3_address1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_address1;
        else 
            weights3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    weights3_ce0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_ce0, grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights3_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights3_ce0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_ce0;
        else 
            weights3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weights3_ce1_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_ce1, grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_ce1, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights3_ce1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights3_ce1 <= grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_ce1;
        else 
            weights3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    weights3_d0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_d0, grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_d0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights3_d0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights3_d0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_d0;
        else 
            weights3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    weights3_we0_assign_proc : process(grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_we0, grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_we0, ap_CS_fsm_state2, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            weights3_we0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196_weights3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            weights3_we0 <= grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146_weights3_we0;
        else 
            weights3_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
