entity FOURADDSUB is port
	(A, B: in bit_vector(3 downto 0); Cin: in bit;
	 S: out bit_vector(3 downto 0); Cout: out bit);
	end FOURADDSUB;

	architecture behavioral of FOURADDSUB is
	
		signal MS: bit_vector(3 downto 0);

		component FOURFA port
			(A, B : in bit_vector(3 downto 0); Cin: in bit;
			 S: out bit_vector(3 downto 0); Cout: out bit);
		end component;

	begin

		FOURFA1: FOURFA port map(A, MS, Cin, S, Cout);
		
		MS(0) <= B(0) xor Cin;
		MS(1) <= B(1) xor Cin;
		MS(2) <= B(2) xor Cin;
		MS(3) <= B(3) xor Cin;

	end architecture;
