// Seed: 2606212899
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd67
) (
    output tri0  id_0,
    input  uwire id_1,
    input  tri1  _id_2,
    output wand  id_3
);
  wire [id_2 : id_2  ==  id_2] id_5;
  logic id_6;
  ;
  or primCall (id_0, id_1, id_5, id_6);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  module_0 modCall_1 ();
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire _id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  struct packed {
    logic [id_4 : -1] id_16;
    id_17 id_18;
  } id_19;
endmodule
