{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648128261175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648128261175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 10:24:21 2022 " "Processing started: Thu Mar 24 10:24:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648128261175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648128261175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648128261175 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1648128261596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Topo-rtl " "Found design unit 1: Topo-rtl" {  } { { "Topo.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/Topo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262016 ""} { "Info" "ISGN_ENTITY_NAME" "1 Topo " "Found entity 1: Topo" {  } { { "Topo.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/Topo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MySoc-rtl " "Found design unit 1: MySoc-rtl" {  } { { "MySoc/synthesis/MySoc.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262032 ""} { "Info" "ISGN_ENTITY_NAME" "1 MySoc " "Found entity 1: MySoc" {  } { { "MySoc/synthesis/MySoc.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_nios_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_nios_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_nios_instruction_master_translator-rtl " "Found design unit 1: mysoc_nios_instruction_master_translator-rtl" {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262032 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_nios_instruction_master_translator " "Found entity 1: mysoc_nios_instruction_master_translator" {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_nios_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_nios_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_nios_data_master_translator-rtl " "Found design unit 1: mysoc_nios_data_master_translator-rtl" {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262036 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_nios_data_master_translator " "Found entity 1: mysoc_nios_data_master_translator" {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_nios_jtag_debug_module_translator-rtl " "Found design unit 1: mysoc_nios_jtag_debug_module_translator-rtl" {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262040 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_nios_jtag_debug_module_translator " "Found entity 1: mysoc_nios_jtag_debug_module_translator" {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_ram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_ram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_ram_s1_translator-rtl " "Found design unit 1: mysoc_ram_s1_translator-rtl" {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262040 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_ram_s1_translator " "Found entity 1: mysoc_ram_s1_translator" {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_jtag_avalon_jtag_slave_translator-rtl " "Found design unit 1: mysoc_jtag_avalon_jtag_slave_translator-rtl" {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262044 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_jtag_avalon_jtag_slave_translator " "Found entity 1: mysoc_jtag_avalon_jtag_slave_translator" {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_sysid_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_sysid_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_sysid_control_slave_translator-rtl " "Found design unit 1: mysoc_sysid_control_slave_translator-rtl" {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262048 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_sysid_control_slave_translator " "Found entity 1: mysoc_sysid_control_slave_translator" {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_performance_counter_0_control_slave_translator-rtl " "Found design unit 1: mysoc_performance_counter_0_control_slave_translator-rtl" {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262048 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_performance_counter_0_control_slave_translator " "Found entity 1: mysoc_performance_counter_0_control_slave_translator" {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_m_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_m_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_m_s1_translator-rtl " "Found design unit 1: mysoc_m_s1_translator-rtl" {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262052 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_m_s1_translator " "Found entity 1: mysoc_m_s1_translator" {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_res_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_res_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_res_s1_translator-rtl " "Found design unit 1: mysoc_res_s1_translator-rtl" {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262052 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_res_s1_translator " "Found entity 1: mysoc_res_s1_translator" {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_rst_controller-rtl " "Found design unit 1: mysoc_rst_controller-rtl" {  } { { "MySoc/synthesis/mysoc_rst_controller.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262056 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_rst_controller " "Found entity 1: mysoc_rst_controller" {  } { { "MySoc/synthesis/mysoc_rst_controller.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/mysoc_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mysoc/synthesis/mysoc_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mysoc_rst_controller_001-rtl " "Found design unit 1: mysoc_rst_controller_001-rtl" {  } { { "MySoc/synthesis/mysoc_rst_controller_001.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262060 ""} { "Info" "ISGN_ENTITY_NAME" "1 mysoc_rst_controller_001 " "Found entity 1: mysoc_rst_controller_001" {  } { { "MySoc/synthesis/mysoc_rst_controller_001.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_irq_mapper " "Found entity 1: MySoc_irq_mapper" {  } { { "MySoc/synthesis/submodules/MySoc_irq_mapper.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262101 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_rsp_xbar_mux_001 " "Found entity 1: MySoc_rsp_xbar_mux_001" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_mux_001.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_rsp_xbar_mux " "Found entity 1: MySoc_rsp_xbar_mux" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_mux.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_rsp_xbar_demux_005 " "Found entity 1: MySoc_rsp_xbar_demux_005" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_demux_005.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_rsp_xbar_demux " "Found entity 1: MySoc_rsp_xbar_demux" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_demux.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_cmd_xbar_mux " "Found entity 1: MySoc_cmd_xbar_mux" {  } { { "MySoc/synthesis/submodules/MySoc_cmd_xbar_mux.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_cmd_xbar_demux_001 " "Found entity 1: MySoc_cmd_xbar_demux_001" {  } { { "MySoc/synthesis/submodules/MySoc_cmd_xbar_demux_001.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_cmd_xbar_demux " "Found entity 1: MySoc_cmd_xbar_demux" {  } { { "MySoc/synthesis/submodules/MySoc_cmd_xbar_demux.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MySoc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MySoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MySoc_id_router_005.sv(48) " "Verilog HDL Declaration information at MySoc_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_id_router_005.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1648128262245 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MySoc_id_router_005.sv(49) " "Verilog HDL Declaration information at MySoc_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_id_router_005.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1648128262245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysoc/synthesis/submodules/mysoc_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_id_router_005_default_decode " "Found entity 1: MySoc_id_router_005_default_decode" {  } { { "MySoc/synthesis/submodules/MySoc_id_router_005.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262249 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_id_router_005 " "Found entity 2: MySoc_id_router_005" {  } { { "MySoc/synthesis/submodules/MySoc_id_router_005.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MySoc_id_router.sv(48) " "Verilog HDL Declaration information at MySoc_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_id_router.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1648128262265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MySoc_id_router.sv(49) " "Verilog HDL Declaration information at MySoc_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_id_router.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1648128262265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysoc/synthesis/submodules/mysoc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_id_router_default_decode " "Found entity 1: MySoc_id_router_default_decode" {  } { { "MySoc/synthesis/submodules/MySoc_id_router.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262265 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_id_router " "Found entity 2: MySoc_id_router" {  } { { "MySoc/synthesis/submodules/MySoc_id_router.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MySoc_addr_router_001.sv(48) " "Verilog HDL Declaration information at MySoc_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router_001.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1648128262281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MySoc_addr_router_001.sv(49) " "Verilog HDL Declaration information at MySoc_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router_001.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1648128262281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysoc/synthesis/submodules/mysoc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_addr_router_001_default_decode " "Found entity 1: MySoc_addr_router_001_default_decode" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router_001.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262281 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_addr_router_001 " "Found entity 2: MySoc_addr_router_001" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router_001.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MySoc_addr_router.sv(48) " "Verilog HDL Declaration information at MySoc_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1648128262297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MySoc_addr_router.sv(49) " "Verilog HDL Declaration information at MySoc_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1648128262297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysoc/synthesis/submodules/mysoc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_addr_router_default_decode " "Found entity 1: MySoc_addr_router_default_decode" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262297 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_addr_router " "Found entity 2: MySoc_addr_router" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MySoc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MySoc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MySoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MySoc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MySoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MySoc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_performance_counter_0 " "Found entity 1: MySoc_performance_counter_0" {  } { { "MySoc/synthesis/submodules/MySoc_performance_counter_0.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_go.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_go.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_go " "Found entity 1: MySoc_go" {  } { { "MySoc/synthesis/submodules/MySoc_go.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_go.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_prt.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_prt.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_prt " "Found entity 1: MySoc_prt" {  } { { "MySoc/synthesis/submodules/MySoc_prt.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_prt.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_res.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_res.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_res " "Found entity 1: MySoc_res" {  } { { "MySoc/synthesis/submodules/MySoc_res.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_res.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_m.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_m " "Found entity 1: MySoc_m" {  } { { "MySoc/synthesis/submodules/MySoc_m.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_m.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_sysid " "Found entity 1: MySoc_sysid" {  } { { "MySoc/synthesis/submodules/MySoc_sysid.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file mysoc/synthesis/submodules/mysoc_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_jtag_sim_scfifo_w " "Found entity 1: MySoc_jtag_sim_scfifo_w" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262449 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_jtag_scfifo_w " "Found entity 2: MySoc_jtag_scfifo_w" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262449 ""} { "Info" "ISGN_ENTITY_NAME" "3 MySoc_jtag_sim_scfifo_r " "Found entity 3: MySoc_jtag_sim_scfifo_r" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262449 ""} { "Info" "ISGN_ENTITY_NAME" "4 MySoc_jtag_scfifo_r " "Found entity 4: MySoc_jtag_scfifo_r" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262449 ""} { "Info" "ISGN_ENTITY_NAME" "5 MySoc_jtag " "Found entity 5: MySoc_jtag" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_ram " "Found entity 1: MySoc_ram" {  } { { "MySoc/synthesis/submodules/MySoc_ram.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios.v 21 21 " "Found 21 design units, including 21 entities, in source file mysoc/synthesis/submodules/mysoc_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_register_bank_a_module " "Found entity 1: MySoc_nios_register_bank_a_module" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "2 MySoc_nios_register_bank_b_module " "Found entity 2: MySoc_nios_register_bank_b_module" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "3 MySoc_nios_nios2_oci_debug " "Found entity 3: MySoc_nios_nios2_oci_debug" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "4 MySoc_nios_ociram_sp_ram_module " "Found entity 4: MySoc_nios_ociram_sp_ram_module" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "5 MySoc_nios_nios2_ocimem " "Found entity 5: MySoc_nios_nios2_ocimem" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "6 MySoc_nios_nios2_avalon_reg " "Found entity 6: MySoc_nios_nios2_avalon_reg" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "7 MySoc_nios_nios2_oci_break " "Found entity 7: MySoc_nios_nios2_oci_break" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "8 MySoc_nios_nios2_oci_xbrk " "Found entity 8: MySoc_nios_nios2_oci_xbrk" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "9 MySoc_nios_nios2_oci_dbrk " "Found entity 9: MySoc_nios_nios2_oci_dbrk" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "10 MySoc_nios_nios2_oci_itrace " "Found entity 10: MySoc_nios_nios2_oci_itrace" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "11 MySoc_nios_nios2_oci_td_mode " "Found entity 11: MySoc_nios_nios2_oci_td_mode" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "12 MySoc_nios_nios2_oci_dtrace " "Found entity 12: MySoc_nios_nios2_oci_dtrace" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "13 MySoc_nios_nios2_oci_compute_tm_count " "Found entity 13: MySoc_nios_nios2_oci_compute_tm_count" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "14 MySoc_nios_nios2_oci_fifowp_inc " "Found entity 14: MySoc_nios_nios2_oci_fifowp_inc" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "15 MySoc_nios_nios2_oci_fifocount_inc " "Found entity 15: MySoc_nios_nios2_oci_fifocount_inc" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "16 MySoc_nios_nios2_oci_fifo " "Found entity 16: MySoc_nios_nios2_oci_fifo" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "17 MySoc_nios_nios2_oci_pib " "Found entity 17: MySoc_nios_nios2_oci_pib" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "18 MySoc_nios_nios2_oci_im " "Found entity 18: MySoc_nios_nios2_oci_im" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "19 MySoc_nios_nios2_performance_monitors " "Found entity 19: MySoc_nios_nios2_performance_monitors" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "20 MySoc_nios_nios2_oci " "Found entity 20: MySoc_nios_nios2_oci" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""} { "Info" "ISGN_ENTITY_NAME" "21 MySoc_nios " "Found entity 21: MySoc_nios" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_jtag_debug_module_sysclk " "Found entity 1: MySoc_nios_jtag_debug_module_sysclk" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_sysclk.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_jtag_debug_module_tck " "Found entity 1: MySoc_nios_jtag_debug_module_tck" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_tck.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_jtag_debug_module_wrapper " "Found entity 1: MySoc_nios_jtag_debug_module_wrapper" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_oci_test_bench " "Found entity 1: MySoc_nios_oci_test_bench" {  } { { "MySoc/synthesis/submodules/MySoc_nios_oci_test_bench.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysoc/synthesis/submodules/mysoc_nios_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mysoc/synthesis/submodules/mysoc_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MySoc_nios_test_bench " "Found entity 1: MySoc_nios_test_bench" {  } { { "MySoc/synthesis/submodules/MySoc_nios_test_bench.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth-rtl " "Found design unit 1: booth-rtl" {  } { { "booth.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/booth.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262497 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth " "Found entity 1: booth" {  } { { "booth.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/booth.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-rtl " "Found design unit 1: decodificador-rtl" {  } { { "decodificador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/decodificador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262543 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/decodificador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-rtl " "Found design unit 1: somador-rtl" {  } { { "somador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/somador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262563 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128262563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128262563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MySoc_nios.v(1567) " "Verilog HDL or VHDL warning at MySoc_nios.v(1567): conditional expression evaluates to a constant" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1648128262587 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MySoc_nios.v(1569) " "Verilog HDL or VHDL warning at MySoc_nios.v(1569): conditional expression evaluates to a constant" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1648128262587 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MySoc_nios.v(1725) " "Verilog HDL or VHDL warning at MySoc_nios.v(1725): conditional expression evaluates to a constant" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1648128262587 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MySoc_nios.v(2553) " "Verilog HDL or VHDL warning at MySoc_nios.v(2553): conditional expression evaluates to a constant" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1648128262591 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topo " "Elaborating entity \"Topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1648128262921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc MySoc:Soc " "Elaborating entity \"MySoc\" for hierarchy \"MySoc:Soc\"" {  } { { "Topo.vhd" "Soc" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/Topo.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128262945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios MySoc:Soc\|MySoc_nios:nios " "Elaborating entity \"MySoc_nios\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128262998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_test_bench MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_test_bench:the_MySoc_nios_test_bench " "Elaborating entity \"MySoc_nios_test_bench\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_test_bench:the_MySoc_nios_test_bench\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_test_bench" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_register_bank_a_module MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a " "Elaborating entity \"MySoc_nios_register_bank_a_module\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "MySoc_nios_register_bank_a" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_altsyncram" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648128263120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MySoc_nios_rf_ram_a.mif " "Parameter \"init_file\" = \"MySoc_nios_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263120 ""}  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648128263120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k1g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k1g1 " "Found entity 1: altsyncram_k1g1" {  } { { "db/altsyncram_k1g1.tdf" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/altsyncram_k1g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128263176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128263176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k1g1 MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_k1g1:auto_generated " "Elaborating entity \"altsyncram_k1g1\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_a_module:MySoc_nios_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_k1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_register_bank_b_module MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b " "Elaborating entity \"MySoc_nios_register_bank_b_module\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "MySoc_nios_register_bank_b" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_altsyncram" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648128263268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MySoc_nios_rf_ram_b.mif " "Parameter \"init_file\" = \"MySoc_nios_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263268 ""}  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648128263268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1g1 " "Found entity 1: altsyncram_l1g1" {  } { { "db/altsyncram_l1g1.tdf" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/altsyncram_l1g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128263328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128263328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1g1 MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_l1g1:auto_generated " "Elaborating entity \"altsyncram_l1g1\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_register_bank_b_module:MySoc_nios_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_l1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci " "Elaborating entity \"MySoc_nios_nios2_oci\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_debug MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug " "Elaborating entity \"MySoc_nios_nios2_oci_debug\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_debug" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_altera_std_synchronizer" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648128263489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263489 ""}  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648128263489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_ocimem MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem " "Elaborating entity \"MySoc_nios_nios2_ocimem\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_ocimem" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_ociram_sp_ram_module MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram " "Elaborating entity \"MySoc_nios_ociram_sp_ram_module\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "MySoc_nios_ociram_sp_ram" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_altsyncram" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648128263549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MySoc_nios_ociram_default_contents.mif " "Parameter \"init_file\" = \"MySoc_nios_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263549 ""}  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648128263549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oe71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oe71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oe71 " "Found entity 1: altsyncram_oe71" {  } { { "db/altsyncram_oe71.tdf" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/altsyncram_oe71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128263605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128263605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oe71 MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_oe71:auto_generated " "Elaborating entity \"altsyncram_oe71\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_ocimem:the_MySoc_nios_nios2_ocimem\|MySoc_nios_ociram_sp_ram_module:MySoc_nios_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_oe71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_avalon_reg MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_avalon_reg:the_MySoc_nios_nios2_avalon_reg " "Elaborating entity \"MySoc_nios_nios2_avalon_reg\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_avalon_reg:the_MySoc_nios_nios2_avalon_reg\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_avalon_reg" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_break MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_break:the_MySoc_nios_nios2_oci_break " "Elaborating entity \"MySoc_nios_nios2_oci_break\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_break:the_MySoc_nios_nios2_oci_break\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_break" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128263995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_xbrk MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_xbrk:the_MySoc_nios_nios2_oci_xbrk " "Elaborating entity \"MySoc_nios_nios2_oci_xbrk\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_xbrk:the_MySoc_nios_nios2_oci_xbrk\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_xbrk" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_dbrk MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_dbrk:the_MySoc_nios_nios2_oci_dbrk " "Elaborating entity \"MySoc_nios_nios2_oci_dbrk\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_dbrk:the_MySoc_nios_nios2_oci_dbrk\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_dbrk" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_itrace MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_itrace:the_MySoc_nios_nios2_oci_itrace " "Elaborating entity \"MySoc_nios_nios2_oci_itrace\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_itrace:the_MySoc_nios_nios2_oci_itrace\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_itrace" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_dtrace MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_dtrace:the_MySoc_nios_nios2_oci_dtrace " "Elaborating entity \"MySoc_nios_nios2_oci_dtrace\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_dtrace:the_MySoc_nios_nios2_oci_dtrace\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_dtrace" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_td_mode MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_dtrace:the_MySoc_nios_nios2_oci_dtrace\|MySoc_nios_nios2_oci_td_mode:MySoc_nios_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MySoc_nios_nios2_oci_td_mode\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_dtrace:the_MySoc_nios_nios2_oci_dtrace\|MySoc_nios_nios2_oci_td_mode:MySoc_nios_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "MySoc_nios_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_fifo MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo " "Elaborating entity \"MySoc_nios_nios2_oci_fifo\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_fifo" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_compute_tm_count MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_nios2_oci_compute_tm_count:MySoc_nios_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"MySoc_nios_nios2_oci_compute_tm_count\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_nios2_oci_compute_tm_count:MySoc_nios_nios2_oci_compute_tm_count_tm_count\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "MySoc_nios_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_fifowp_inc MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_nios2_oci_fifowp_inc:MySoc_nios_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"MySoc_nios_nios2_oci_fifowp_inc\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_nios2_oci_fifowp_inc:MySoc_nios_nios2_oci_fifowp_inc_fifowp\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "MySoc_nios_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_fifocount_inc MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_nios2_oci_fifocount_inc:MySoc_nios_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"MySoc_nios_nios2_oci_fifocount_inc\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_nios2_oci_fifocount_inc:MySoc_nios_nios2_oci_fifocount_inc_fifocount\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "MySoc_nios_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_oci_test_bench MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_oci_test_bench:the_MySoc_nios_oci_test_bench " "Elaborating entity \"MySoc_nios_oci_test_bench\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_fifo:the_MySoc_nios_nios2_oci_fifo\|MySoc_nios_oci_test_bench:the_MySoc_nios_oci_test_bench\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_oci_test_bench" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_pib MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_pib:the_MySoc_nios_nios2_oci_pib " "Elaborating entity \"MySoc_nios_nios2_oci_pib\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_pib:the_MySoc_nios_nios2_oci_pib\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_pib" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_nios2_oci_im MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_im:the_MySoc_nios_nios2_oci_im " "Elaborating entity \"MySoc_nios_nios2_oci_im\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_im:the_MySoc_nios_nios2_oci_im\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_nios2_oci_im" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_jtag_debug_module_wrapper MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper " "Elaborating entity \"MySoc_nios_jtag_debug_module_wrapper\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "the_MySoc_nios_jtag_debug_module_wrapper" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_jtag_debug_module_tck MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|MySoc_nios_jtag_debug_module_tck:the_MySoc_nios_jtag_debug_module_tck " "Elaborating entity \"MySoc_nios_jtag_debug_module_tck\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|MySoc_nios_jtag_debug_module_tck:the_MySoc_nios_jtag_debug_module_tck\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" "the_MySoc_nios_jtag_debug_module_tck" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_nios_jtag_debug_module_sysclk MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|MySoc_nios_jtag_debug_module_sysclk:the_MySoc_nios_jtag_debug_module_sysclk " "Elaborating entity \"MySoc_nios_jtag_debug_module_sysclk\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|MySoc_nios_jtag_debug_module_sysclk:the_MySoc_nios_jtag_debug_module_sysclk\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" "the_MySoc_nios_jtag_debug_module_sysclk" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" "MySoc_nios_jtag_debug_module_phy" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\"" {  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648128264552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy " "Instantiated megafunction \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264552 ""}  } { { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648128264552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264552 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_jtag_debug_module_wrapper:the_MySoc_nios_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MySoc_nios_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_ram MySoc:Soc\|MySoc_ram:ram " "Elaborating entity \"MySoc_ram\" for hierarchy \"MySoc:Soc\|MySoc_ram:ram\"" {  } { { "MySoc/synthesis/MySoc.vhd" "ram" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_ram.v" "the_altsyncram" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "MySoc/synthesis/submodules/MySoc_ram.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648128264612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MySoc_ram.hex " "Parameter \"init_file\" = \"MySoc_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264612 ""}  } { { "MySoc/synthesis/submodules/MySoc_ram.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648128264612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cmb1 " "Found entity 1: altsyncram_cmb1" {  } { { "db/altsyncram_cmb1.tdf" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/altsyncram_cmb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128264676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128264676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cmb1 MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\|altsyncram_cmb1:auto_generated " "Elaborating entity \"altsyncram_cmb1\" for hierarchy \"MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\|altsyncram_cmb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ara.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ara.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ara " "Found entity 1: decode_ara" {  } { { "db/decode_ara.tdf" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/decode_ara.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128264751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128264751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ara MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\|altsyncram_cmb1:auto_generated\|decode_ara:decode3 " "Elaborating entity \"decode_ara\" for hierarchy \"MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\|altsyncram_cmb1:auto_generated\|decode_ara:decode3\"" {  } { { "db/altsyncram_cmb1.tdf" "decode3" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/altsyncram_cmb1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7nb " "Found entity 1: mux_7nb" {  } { { "db/mux_7nb.tdf" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/mux_7nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128264823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128264823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7nb MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\|altsyncram_cmb1:auto_generated\|mux_7nb:mux2 " "Elaborating entity \"mux_7nb\" for hierarchy \"MySoc:Soc\|MySoc_ram:ram\|altsyncram:the_altsyncram\|altsyncram_cmb1:auto_generated\|mux_7nb:mux2\"" {  } { { "db/altsyncram_cmb1.tdf" "mux2" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/altsyncram_cmb1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_jtag MySoc:Soc\|MySoc_jtag:jtag " "Elaborating entity \"MySoc_jtag\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\"" {  } { { "MySoc/synthesis/MySoc.vhd" "jtag" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_jtag_scfifo_w MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w " "Elaborating entity \"MySoc_jtag_scfifo_w\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\"" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "the_MySoc_jtag_scfifo_w" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128264947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "wfifo" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648128265011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265011 ""}  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648128265011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128265063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128265063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128265103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128265103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128265127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128265127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128265217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128265217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128265293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128265293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128265357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128265357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648128265429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648128265429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_w:the_MySoc_jtag_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_jtag_scfifo_r MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_r:the_MySoc_jtag_scfifo_r " "Elaborating entity \"MySoc_jtag_scfifo_r\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|MySoc_jtag_scfifo_r:the_MySoc_jtag_scfifo_r\"" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "the_MySoc_jtag_scfifo_r" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic MySoc:Soc\|MySoc_jtag:jtag\|alt_jtag_atlantic:MySoc_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"MySoc:Soc\|MySoc_jtag:jtag\|alt_jtag_atlantic:MySoc_jtag_alt_jtag_atlantic\"" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "MySoc_jtag_alt_jtag_atlantic" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MySoc:Soc\|MySoc_jtag:jtag\|alt_jtag_atlantic:MySoc_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MySoc:Soc\|MySoc_jtag:jtag\|alt_jtag_atlantic:MySoc_jtag_alt_jtag_atlantic\"" {  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648128265602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MySoc:Soc\|MySoc_jtag:jtag\|alt_jtag_atlantic:MySoc_jtag_alt_jtag_atlantic " "Instantiated megafunction \"MySoc:Soc\|MySoc_jtag:jtag\|alt_jtag_atlantic:MySoc_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265602 ""}  } { { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648128265602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_sysid MySoc:Soc\|MySoc_sysid:sysid " "Elaborating entity \"MySoc_sysid\" for hierarchy \"MySoc:Soc\|MySoc_sysid:sysid\"" {  } { { "MySoc/synthesis/MySoc.vhd" "sysid" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_m MySoc:Soc\|MySoc_m:m " "Elaborating entity \"MySoc_m\" for hierarchy \"MySoc:Soc\|MySoc_m:m\"" {  } { { "MySoc/synthesis/MySoc.vhd" "m" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_res MySoc:Soc\|MySoc_res:res " "Elaborating entity \"MySoc_res\" for hierarchy \"MySoc:Soc\|MySoc_res:res\"" {  } { { "MySoc/synthesis/MySoc.vhd" "res" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_prt MySoc:Soc\|MySoc_prt:prt " "Elaborating entity \"MySoc_prt\" for hierarchy \"MySoc:Soc\|MySoc_prt:prt\"" {  } { { "MySoc/synthesis/MySoc.vhd" "prt" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_go MySoc:Soc\|MySoc_go:go " "Elaborating entity \"MySoc_go\" for hierarchy \"MySoc:Soc\|MySoc_go:go\"" {  } { { "MySoc/synthesis/MySoc.vhd" "go" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_performance_counter_0 MySoc:Soc\|MySoc_performance_counter_0:performance_counter_0 " "Elaborating entity \"MySoc_performance_counter_0\" for hierarchy \"MySoc:Soc\|MySoc_performance_counter_0:performance_counter_0\"" {  } { { "MySoc/synthesis/MySoc.vhd" "performance_counter_0" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_nios_instruction_master_translator MySoc:Soc\|mysoc_nios_instruction_master_translator:nios_instruction_master_translator " "Elaborating entity \"mysoc_nios_instruction_master_translator\" for hierarchy \"MySoc:Soc\|mysoc_nios_instruction_master_translator:nios_instruction_master_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios_instruction_master_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265834 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid mysoc_nios_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at mysoc_nios_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265855 "|Topo|MySoc:Soc|mysoc_nios_instruction_master_translator:nios_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response mysoc_nios_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at mysoc_nios_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265855 "|Topo|MySoc:Soc|mysoc_nios_instruction_master_translator:nios_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid mysoc_nios_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at mysoc_nios_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265855 "|Topo|MySoc:Soc|mysoc_nios_instruction_master_translator:nios_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken mysoc_nios_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at mysoc_nios_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265855 "|Topo|MySoc:Soc|mysoc_nios_instruction_master_translator:nios_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest mysoc_nios_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_nios_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265855 "|Topo|MySoc:Soc|mysoc_nios_instruction_master_translator:nios_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MySoc:Soc\|mysoc_nios_instruction_master_translator:nios_instruction_master_translator\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MySoc:Soc\|mysoc_nios_instruction_master_translator:nios_instruction_master_translator\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" "nios_instruction_master_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_nios_data_master_translator MySoc:Soc\|mysoc_nios_data_master_translator:nios_data_master_translator " "Elaborating entity \"mysoc_nios_data_master_translator\" for hierarchy \"MySoc:Soc\|mysoc_nios_data_master_translator:nios_data_master_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios_data_master_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265871 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid mysoc_nios_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at mysoc_nios_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265879 "|Topo|MySoc:Soc|mysoc_nios_data_master_translator:nios_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response mysoc_nios_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at mysoc_nios_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265879 "|Topo|MySoc:Soc|mysoc_nios_data_master_translator:nios_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid mysoc_nios_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at mysoc_nios_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265879 "|Topo|MySoc:Soc|mysoc_nios_data_master_translator:nios_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken mysoc_nios_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at mysoc_nios_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265879 "|Topo|MySoc:Soc|mysoc_nios_data_master_translator:nios_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest mysoc_nios_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_nios_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265879 "|Topo|MySoc:Soc|mysoc_nios_data_master_translator:nios_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MySoc:Soc\|mysoc_nios_data_master_translator:nios_data_master_translator\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MySoc:Soc\|mysoc_nios_data_master_translator:nios_data_master_translator\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "MySoc/synthesis/mysoc_nios_data_master_translator.vhd" "nios_data_master_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_nios_jtag_debug_module_translator MySoc:Soc\|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator " "Elaborating entity \"mysoc_nios_jtag_debug_module_translator\" for hierarchy \"MySoc:Soc\|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios_jtag_debug_module_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265895 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer mysoc_nios_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265915 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer mysoc_nios_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265915 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount mysoc_nios_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265915 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect mysoc_nios_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265915 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken mysoc_nios_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265915 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock mysoc_nios_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265915 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable mysoc_nios_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265915 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable mysoc_nios_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265915 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest mysoc_nios_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265915 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response mysoc_nios_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265915 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid mysoc_nios_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at mysoc_nios_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265915 "|Topo|MySoc:Soc|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MySoc:Soc\|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator\|altera_merlin_slave_translator:nios_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_nios_jtag_debug_module_translator:nios_jtag_debug_module_translator\|altera_merlin_slave_translator:nios_jtag_debug_module_translator\"" {  } { { "MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" "nios_jtag_debug_module_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_nios_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_ram_s1_translator MySoc:Soc\|mysoc_ram_s1_translator:ram_s1_translator " "Elaborating entity \"mysoc_ram_s1_translator\" for hierarchy \"MySoc:Soc\|mysoc_ram_s1_translator:ram_s1_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "ram_s1_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265935 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer mysoc_ram_s1_translator.vhd(58) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265975 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer mysoc_ram_s1_translator.vhd(59) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265975 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount mysoc_ram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265975 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess mysoc_ram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265975 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock mysoc_ram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265975 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable mysoc_ram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265975 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read mysoc_ram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265975 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable mysoc_ram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265975 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest mysoc_ram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265975 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response mysoc_ram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265975 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid mysoc_ram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at mysoc_ram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128265975 "|Topo|MySoc:Soc|mysoc_ram_s1_translator:ram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MySoc:Soc\|mysoc_ram_s1_translator:ram_s1_translator\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_ram_s1_translator:ram_s1_translator\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "MySoc/synthesis/mysoc_ram_s1_translator.vhd" "ram_s1_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_ram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128265979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_jtag_avalon_jtag_slave_translator MySoc:Soc\|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"mysoc_jtag_avalon_jtag_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266039 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer mysoc_jtag_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266051 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer mysoc_jtag_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266051 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount mysoc_jtag_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266051 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable mysoc_jtag_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266051 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken mysoc_jtag_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266051 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess mysoc_jtag_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266051 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock mysoc_jtag_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266051 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable mysoc_jtag_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266051 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable mysoc_jtag_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266051 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest mysoc_jtag_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266051 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response mysoc_jtag_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266051 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid mysoc_jtag_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at mysoc_jtag_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266051 "|Topo|MySoc:Soc|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MySoc:Soc\|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_jtag_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_sysid_control_slave_translator MySoc:Soc\|mysoc_sysid_control_slave_translator:sysid_control_slave_translator " "Elaborating entity \"mysoc_sysid_control_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_sysid_control_slave_translator:sysid_control_slave_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "sysid_control_slave_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266067 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer mysoc_sysid_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266083 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer mysoc_sysid_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266083 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount mysoc_sysid_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266083 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable mysoc_sysid_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266083 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect mysoc_sysid_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266083 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken mysoc_sysid_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266083 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess mysoc_sysid_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266083 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock mysoc_sysid_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266083 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable mysoc_sysid_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266083 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read mysoc_sysid_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266083 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write mysoc_sysid_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266083 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable mysoc_sysid_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266083 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata mysoc_sysid_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266083 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest mysoc_sysid_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266083 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response mysoc_sysid_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266083 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid mysoc_sysid_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at mysoc_sysid_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266087 "|Topo|MySoc:Soc|mysoc_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MySoc:Soc\|mysoc_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" "sysid_control_slave_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_sysid_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_performance_counter_0_control_slave_translator MySoc:Soc\|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"mysoc_performance_counter_0_control_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "performance_counter_0_control_slave_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266131 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer mysoc_performance_counter_0_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at mysoc_performance_counter_0_control_slave_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266139 "|Topo|MySoc:Soc|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount mysoc_performance_counter_0_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at mysoc_performance_counter_0_control_slave_translator.vhd(57): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266139 "|Topo|MySoc:Soc|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable mysoc_performance_counter_0_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at mysoc_performance_counter_0_control_slave_translator.vhd(58): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266139 "|Topo|MySoc:Soc|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect mysoc_performance_counter_0_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at mysoc_performance_counter_0_control_slave_translator.vhd(59): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266139 "|Topo|MySoc:Soc|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken mysoc_performance_counter_0_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at mysoc_performance_counter_0_control_slave_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266139 "|Topo|MySoc:Soc|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess mysoc_performance_counter_0_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at mysoc_performance_counter_0_control_slave_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266139 "|Topo|MySoc:Soc|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock mysoc_performance_counter_0_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at mysoc_performance_counter_0_control_slave_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266139 "|Topo|MySoc:Soc|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable mysoc_performance_counter_0_control_slave_translator.vhd(63) " "VHDL Signal Declaration warning at mysoc_performance_counter_0_control_slave_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266139 "|Topo|MySoc:Soc|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read mysoc_performance_counter_0_control_slave_translator.vhd(64) " "VHDL Signal Declaration warning at mysoc_performance_counter_0_control_slave_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266139 "|Topo|MySoc:Soc|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable mysoc_performance_counter_0_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at mysoc_performance_counter_0_control_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266139 "|Topo|MySoc:Soc|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest mysoc_performance_counter_0_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_performance_counter_0_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266139 "|Topo|MySoc:Soc|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response mysoc_performance_counter_0_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at mysoc_performance_counter_0_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266139 "|Topo|MySoc:Soc|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid mysoc_performance_counter_0_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at mysoc_performance_counter_0_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266139 "|Topo|MySoc:Soc|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MySoc:Soc\|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_performance_counter_0_control_slave_translator:performance_counter_0_control_slave_translator\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" "performance_counter_0_control_slave_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_performance_counter_0_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_m_s1_translator MySoc:Soc\|mysoc_m_s1_translator:m_s1_translator " "Elaborating entity \"mysoc_m_s1_translator\" for hierarchy \"MySoc:Soc\|mysoc_m_s1_translator:m_s1_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "m_s1_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266159 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer mysoc_m_s1_translator.vhd(56) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266184 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer mysoc_m_s1_translator.vhd(57) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266184 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount mysoc_m_s1_translator.vhd(58) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266184 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable mysoc_m_s1_translator.vhd(59) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266184 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken mysoc_m_s1_translator.vhd(60) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266184 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess mysoc_m_s1_translator.vhd(61) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266184 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock mysoc_m_s1_translator.vhd(62) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266184 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable mysoc_m_s1_translator.vhd(63) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266184 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read mysoc_m_s1_translator.vhd(64) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266184 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable mysoc_m_s1_translator.vhd(68) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266184 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest mysoc_m_s1_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266184 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response mysoc_m_s1_translator.vhd(72) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266184 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid mysoc_m_s1_translator.vhd(74) " "VHDL Signal Declaration warning at mysoc_m_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266184 "|Topo|MySoc:Soc|mysoc_m_s1_translator:m_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MySoc:Soc\|mysoc_m_s1_translator:m_s1_translator\|altera_merlin_slave_translator:m_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MySoc:Soc\|mysoc_m_s1_translator:m_s1_translator\|altera_merlin_slave_translator:m_s1_translator\"" {  } { { "MySoc/synthesis/mysoc_m_s1_translator.vhd" "m_s1_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_m_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_res_s1_translator MySoc:Soc\|mysoc_res_s1_translator:res_s1_translator " "Elaborating entity \"mysoc_res_s1_translator\" for hierarchy \"MySoc:Soc\|mysoc_res_s1_translator:res_s1_translator\"" {  } { { "MySoc/synthesis/MySoc.vhd" "res_s1_translator" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 2842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266212 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer mysoc_res_s1_translator.vhd(53) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer mysoc_res_s1_translator.vhd(54) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount mysoc_res_s1_translator.vhd(55) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable mysoc_res_s1_translator.vhd(56) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect mysoc_res_s1_translator.vhd(57) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken mysoc_res_s1_translator.vhd(58) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess mysoc_res_s1_translator.vhd(59) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock mysoc_res_s1_translator.vhd(60) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable mysoc_res_s1_translator.vhd(61) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read mysoc_res_s1_translator.vhd(62) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write mysoc_res_s1_translator.vhd(66) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable mysoc_res_s1_translator.vhd(67) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata mysoc_res_s1_translator.vhd(68) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest mysoc_res_s1_translator.vhd(69) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response mysoc_res_s1_translator.vhd(72) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid mysoc_res_s1_translator.vhd(74) " "VHDL Signal Declaration warning at mysoc_res_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_res_s1_translator.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_res_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266224 "|Topo|MySoc:Soc|mysoc_res_s1_translator:res_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MySoc:Soc\|altera_merlin_master_agent:nios_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MySoc:Soc\|altera_merlin_master_agent:nios_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 3046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MySoc:Soc\|altera_merlin_master_agent:nios_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MySoc:Soc\|altera_merlin_master_agent:nios_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MySoc:Soc\|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MySoc:Soc\|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 3210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MySoc:Soc\|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MySoc:Soc\|altera_merlin_slave_agent:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MySoc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MySoc:Soc\|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MySoc:Soc\|altera_avalon_sc_fifo:nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MySoc/synthesis/MySoc.vhd" "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_addr_router MySoc:Soc\|MySoc_addr_router:addr_router " "Elaborating entity \"MySoc_addr_router\" for hierarchy \"MySoc:Soc\|MySoc_addr_router:addr_router\"" {  } { { "MySoc/synthesis/MySoc.vhd" "addr_router" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 4470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_addr_router_default_decode MySoc:Soc\|MySoc_addr_router:addr_router\|MySoc_addr_router_default_decode:the_default_decode " "Elaborating entity \"MySoc_addr_router_default_decode\" for hierarchy \"MySoc:Soc\|MySoc_addr_router:addr_router\|MySoc_addr_router_default_decode:the_default_decode\"" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router.sv" "the_default_decode" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_addr_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_addr_router_001 MySoc:Soc\|MySoc_addr_router_001:addr_router_001 " "Elaborating entity \"MySoc_addr_router_001\" for hierarchy \"MySoc:Soc\|MySoc_addr_router_001:addr_router_001\"" {  } { { "MySoc/synthesis/MySoc.vhd" "addr_router_001" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 4487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_addr_router_001_default_decode MySoc:Soc\|MySoc_addr_router_001:addr_router_001\|MySoc_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"MySoc_addr_router_001_default_decode\" for hierarchy \"MySoc:Soc\|MySoc_addr_router_001:addr_router_001\|MySoc_addr_router_001_default_decode:the_default_decode\"" {  } { { "MySoc/synthesis/submodules/MySoc_addr_router_001.sv" "the_default_decode" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_addr_router_001.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_id_router MySoc:Soc\|MySoc_id_router:id_router " "Elaborating entity \"MySoc_id_router\" for hierarchy \"MySoc:Soc\|MySoc_id_router:id_router\"" {  } { { "MySoc/synthesis/MySoc.vhd" "id_router" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 4504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_id_router_default_decode MySoc:Soc\|MySoc_id_router:id_router\|MySoc_id_router_default_decode:the_default_decode " "Elaborating entity \"MySoc_id_router_default_decode\" for hierarchy \"MySoc:Soc\|MySoc_id_router:id_router\|MySoc_id_router_default_decode:the_default_decode\"" {  } { { "MySoc/synthesis/submodules/MySoc_id_router.sv" "the_default_decode" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_id_router_005 MySoc:Soc\|MySoc_id_router_005:id_router_005 " "Elaborating entity \"MySoc_id_router_005\" for hierarchy \"MySoc:Soc\|MySoc_id_router_005:id_router_005\"" {  } { { "MySoc/synthesis/MySoc.vhd" "id_router_005" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 4589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_id_router_005_default_decode MySoc:Soc\|MySoc_id_router_005:id_router_005\|MySoc_id_router_005_default_decode:the_default_decode " "Elaborating entity \"MySoc_id_router_005_default_decode\" for hierarchy \"MySoc:Soc\|MySoc_id_router_005:id_router_005\|MySoc_id_router_005_default_decode:the_default_decode\"" {  } { { "MySoc/synthesis/submodules/MySoc_id_router_005.sv" "the_default_decode" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_rst_controller MySoc:Soc\|mysoc_rst_controller:rst_controller " "Elaborating entity \"mysoc_rst_controller\" for hierarchy \"MySoc:Soc\|mysoc_rst_controller:rst_controller\"" {  } { { "MySoc/synthesis/MySoc.vhd" "rst_controller" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 4674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266603 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req mysoc_rst_controller.vhd(35) " "VHDL Signal Declaration warning at mysoc_rst_controller.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MySoc/synthesis/mysoc_rst_controller.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_rst_controller.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1648128266623 "|Topo|MySoc:Soc|mysoc_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MySoc:Soc\|mysoc_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MySoc:Soc\|mysoc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "MySoc/synthesis/mysoc_rst_controller.vhd" "rst_controller" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MySoc:Soc\|mysoc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MySoc:Soc\|mysoc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "MySoc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoc_rst_controller_001 MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001 " "Elaborating entity \"mysoc_rst_controller_001\" for hierarchy \"MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001\"" {  } { { "MySoc/synthesis/MySoc.vhd" "rst_controller_001" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 4703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "MySoc/synthesis/mysoc_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/mysoc_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_cmd_xbar_demux MySoc:Soc\|MySoc_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"MySoc_cmd_xbar_demux\" for hierarchy \"MySoc:Soc\|MySoc_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "MySoc/synthesis/MySoc.vhd" "cmd_xbar_demux" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 4732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_cmd_xbar_demux_001 MySoc:Soc\|MySoc_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"MySoc_cmd_xbar_demux_001\" for hierarchy \"MySoc:Soc\|MySoc_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "MySoc/synthesis/MySoc.vhd" "cmd_xbar_demux_001" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 4774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_cmd_xbar_mux MySoc:Soc\|MySoc_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"MySoc_cmd_xbar_mux\" for hierarchy \"MySoc:Soc\|MySoc_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "MySoc/synthesis/MySoc.vhd" "cmd_xbar_mux" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 4846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MySoc:Soc\|MySoc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MySoc:Soc\|MySoc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MySoc/synthesis/submodules/MySoc_cmd_xbar_mux.sv" "arb" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MySoc:Soc\|MySoc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MySoc:Soc\|MySoc_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_rsp_xbar_demux MySoc:Soc\|MySoc_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"MySoc_rsp_xbar_demux\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "MySoc/synthesis/MySoc.vhd" "rsp_xbar_demux" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 4966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_rsp_xbar_demux_005 MySoc:Soc\|MySoc_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"MySoc_rsp_xbar_demux_005\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "MySoc/synthesis/MySoc.vhd" "rsp_xbar_demux_005" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 5086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_rsp_xbar_mux MySoc:Soc\|MySoc_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"MySoc_rsp_xbar_mux\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "MySoc/synthesis/MySoc.vhd" "rsp_xbar_mux" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 5176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MySoc:Soc\|MySoc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_mux.sv" "arb" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MySoc:Soc\|MySoc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_rsp_xbar_mux_001 MySoc:Soc\|MySoc_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"MySoc_rsp_xbar_mux_001\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "MySoc/synthesis/MySoc.vhd" "rsp_xbar_mux_001" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 5218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128266997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MySoc:Soc\|MySoc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "MySoc/synthesis/submodules/MySoc_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_rsp_xbar_mux_001.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128267017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MySoc:Soc\|MySoc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MySoc:Soc\|MySoc_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128267033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySoc_irq_mapper MySoc:Soc\|MySoc_irq_mapper:irq_mapper " "Elaborating entity \"MySoc_irq_mapper\" for hierarchy \"MySoc:Soc\|MySoc_irq_mapper:irq_mapper\"" {  } { { "MySoc/synthesis/MySoc.vhd" "irq_mapper" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/MySoc.vhd" 5290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128267045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth booth:multiplicador " "Elaborating entity \"booth\" for hierarchy \"booth:multiplicador\"" {  } { { "Topo.vhd" "multiplicador" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/Topo.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128267061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador booth:multiplicador\|decodificador:decod1 " "Elaborating entity \"decodificador\" for hierarchy \"booth:multiplicador\|decodificador:decod1\"" {  } { { "booth.vhd" "decod1" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/booth.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128267069 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] decodificador.vhd(35) " "Inferred latch for \"result\[0\]\" at decodificador.vhd(35)" {  } { { "decodificador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/decodificador.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648128267114 "|Topo|booth:multiplicador|decodificador:decod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] decodificador.vhd(35) " "Inferred latch for \"result\[1\]\" at decodificador.vhd(35)" {  } { { "decodificador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/decodificador.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648128267114 "|Topo|booth:multiplicador|decodificador:decod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] decodificador.vhd(35) " "Inferred latch for \"result\[2\]\" at decodificador.vhd(35)" {  } { { "decodificador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/decodificador.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648128267114 "|Topo|booth:multiplicador|decodificador:decod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] decodificador.vhd(35) " "Inferred latch for \"result\[3\]\" at decodificador.vhd(35)" {  } { { "decodificador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/decodificador.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648128267114 "|Topo|booth:multiplicador|decodificador:decod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] decodificador.vhd(35) " "Inferred latch for \"result\[4\]\" at decodificador.vhd(35)" {  } { { "decodificador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/decodificador.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648128267114 "|Topo|booth:multiplicador|decodificador:decod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] decodificador.vhd(35) " "Inferred latch for \"result\[5\]\" at decodificador.vhd(35)" {  } { { "decodificador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/decodificador.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648128267114 "|Topo|booth:multiplicador|decodificador:decod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] decodificador.vhd(35) " "Inferred latch for \"result\[6\]\" at decodificador.vhd(35)" {  } { { "decodificador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/decodificador.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648128267114 "|Topo|booth:multiplicador|decodificador:decod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] decodificador.vhd(35) " "Inferred latch for \"result\[7\]\" at decodificador.vhd(35)" {  } { { "decodificador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/decodificador.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648128267114 "|Topo|booth:multiplicador|decodificador:decod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] decodificador.vhd(35) " "Inferred latch for \"result\[8\]\" at decodificador.vhd(35)" {  } { { "decodificador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/decodificador.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648128267114 "|Topo|booth:multiplicador|decodificador:decod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] decodificador.vhd(35) " "Inferred latch for \"result\[9\]\" at decodificador.vhd(35)" {  } { { "decodificador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/decodificador.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648128267114 "|Topo|booth:multiplicador|decodificador:decod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] decodificador.vhd(35) " "Inferred latch for \"result\[10\]\" at decodificador.vhd(35)" {  } { { "decodificador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/decodificador.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648128267114 "|Topo|booth:multiplicador|decodificador:decod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] decodificador.vhd(35) " "Inferred latch for \"result\[11\]\" at decodificador.vhd(35)" {  } { { "decodificador.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/decodificador.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648128267114 "|Topo|booth:multiplicador|decodificador:decod1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador booth:multiplicador\|somador:soma " "Elaborating entity \"somador\" for hierarchy \"booth:multiplicador\|somador:soma\"" {  } { { "booth.vhd" "soma" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/booth.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648128267118 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1648128272691 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 3740 -1 0 } } { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_jtag.v" 393 -1 0 } } { "MySoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 3167 -1 0 } } { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 4133 -1 0 } } { "MySoc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "MySoc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "MySoc/synthesis/submodules/MySoc_jtag.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_jtag.v" 348 -1 0 } } { "MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 599 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1648128272891 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1648128272891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648128274133 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "177 " "177 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1648128275861 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1648128275949 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1648128275949 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648128276017 "|Topo|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1648128276017 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648128276125 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/output_files/multiplicador.map.smsg " "Generated suppressed messages file C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/output_files/multiplicador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1648128276717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1648128277472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648128277472 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2992 " "Implemented 2992 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1648128277764 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1648128277764 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2809 " "Implemented 2809 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1648128277764 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1648128277764 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1648128277764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648128277824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 10:24:37 2022 " "Processing ended: Thu Mar 24 10:24:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648128277824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648128277824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648128277824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648128277824 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648128279345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648128279345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 10:24:39 2022 " "Processing started: Thu Mar 24 10:24:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648128279345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1648128279345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off multiplicador -c multiplicador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1648128279345 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1648128279421 ""}
{ "Info" "0" "" "Project  = multiplicador" {  } {  } 0 0 "Project  = multiplicador" 0 0 "Fitter" 0 0 1648128279421 ""}
{ "Info" "0" "" "Revision = multiplicador" {  } {  } 0 0 "Revision = multiplicador" 0 0 "Fitter" 0 0 1648128279421 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1648128279529 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "multiplicador EP3C25F324C6 " "Selected device EP3C25F324C6 for design \"multiplicador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1648128279569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648128279621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648128279621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648128279621 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1648128279733 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1648128279745 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C6 " "Device EP3C40F324C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1648128280034 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1648128280034 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 0 { 0 ""} 0 9566 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1648128280042 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 0 { 0 ""} 0 9568 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1648128280042 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 0 { 0 ""} 0 9570 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1648128280042 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 0 { 0 ""} 0 9572 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1648128280042 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 0 { 0 ""} 0 9574 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1648128280042 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1648128280042 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1648128280042 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1648128280054 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1648128281582 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1648128281582 ""}
{ "Info" "ISTA_SDC_FOUND" "MySoc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'MySoc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1648128281610 ""}
{ "Info" "ISTA_SDC_FOUND" "MySoc/synthesis/submodules/MySoc_nios.sdc " "Reading SDC File: 'MySoc/synthesis/submodules/MySoc_nios.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1648128281614 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "osc_clk " "Node: osc_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1648128281630 "|Topo|osc_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1648128281666 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1648128281666 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1648128281666 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1648128281666 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1648128281666 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281670 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281670 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1648128281670 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1648128281670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "osc_clk~input (placed in PIN V9 (CLK14, DIFFCLK_6n)) " "Automatically promoted node osc_clk~input (placed in PIN V9 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1648128281846 ""}  } { { "Topo.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/Topo.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { osc_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 0 { 0 ""} 0 9555 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648128281846 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1648128281846 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 0 { 0 ""} 0 3697 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648128281846 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN N2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset_n~input (placed in PIN N2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1648128281846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|merged_reset~0 " "Destination node MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|merged_reset~0" {  } { { "MySoc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MySoc:Soc|mysoc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 0 { 0 ""} 0 5859 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1648128281846 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1648128281846 ""}  } { { "Topo.vhd" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/Topo.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 0 { 0 ""} 0 9556 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648128281846 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1648128281846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "MySoc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MySoc:Soc|mysoc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 0 { 0 ""} 0 3979 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1648128281846 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1648128281846 ""}  } { { "MySoc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MySoc:Soc|mysoc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648128281846 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MySoc:Soc\|mysoc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node MySoc:Soc\|mysoc_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1648128281846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySoc:Soc\|MySoc_nios:nios\|W_rf_wren " "Destination node MySoc:Soc\|MySoc_nios:nios\|W_rf_wren" {  } { { "MySoc/synthesis/submodules/MySoc_nios.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/MySoc_nios.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MySoc:Soc|MySoc_nios:nios|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 0 { 0 ""} 0 3211 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1648128281846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node MySoc:Soc\|MySoc_nios:nios\|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci\|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MySoc:Soc|MySoc_nios:nios|MySoc_nios_nios2_oci:the_MySoc_nios_nios2_oci|MySoc_nios_nios2_oci_debug:the_MySoc_nios_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 0 { 0 ""} 0 6519 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1648128281846 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1648128281846 ""}  } { { "MySoc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MySoc:Soc|mysoc_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 0 { 0 ""} 0 646 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648128281846 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node MySoc:Soc\|mysoc_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1648128281846 ""}  } { { "MySoc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/MySoc/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MySoc:Soc|mysoc_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 0 { 0 ""} 0 5859 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648128281846 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1648128282330 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648128282334 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648128282334 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648128282342 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648128282346 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1648128282350 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1648128282350 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1648128282354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1648128282406 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1648128282410 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1648128282410 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "*\|ddr_sdram:the_ddr_sdram\|*\|pll1 " "Node \"*\|ddr_sdram:the_ddr_sdram\|*\|pll1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "*\|ddr_sdram:the_ddr_sdram\|*\|pll1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_ADC_BUSY " "Node \"HC_ADC_BUSY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_ADC_BUSY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_ADC_CS_N " "Node \"HC_ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_ADC_DCLK " "Node \"HC_ADC_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_ADC_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_ADC_DIN " "Node \"HC_ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_ADC_DOUT " "Node \"HC_ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_ADC_PENIRQ_N " "Node \"HC_ADC_PENIRQ_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_ADC_PENIRQ_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_AUD_ADCDAT " "Node \"HC_AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_AUD_ADCLRCK " "Node \"HC_AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_AUD_BCLK " "Node \"HC_AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_AUD_DACDAT " "Node \"HC_AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_AUD_DACLRCK " "Node \"HC_AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_AUD_XCK " "Node \"HC_AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_DEN " "Node \"HC_DEN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_DEN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_ETH_RESET_N " "Node \"HC_ETH_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_ETH_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_GREST " "Node \"HC_GREST\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_GREST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_HD " "Node \"HC_HD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_HD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_I2C_SCLK " "Node \"HC_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_I2C_SDAT " "Node \"HC_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_ID_I2CDAT " "Node \"HC_ID_I2CDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_ID_I2CDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_ID_I2CSCL " "Node \"HC_ID_I2CSCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_ID_I2CSCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_LCD_DATA\[0\] " "Node \"HC_LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_LCD_DATA\[1\] " "Node \"HC_LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_LCD_DATA\[2\] " "Node \"HC_LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_LCD_DATA\[3\] " "Node \"HC_LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_LCD_DATA\[4\] " "Node \"HC_LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_LCD_DATA\[5\] " "Node \"HC_LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_LCD_DATA\[6\] " "Node \"HC_LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_LCD_DATA\[7\] " "Node \"HC_LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_MDC " "Node \"HC_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_MDIO " "Node \"HC_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_NCLK " "Node \"HC_NCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_NCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_PS2_CLK " "Node \"HC_PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_PS2_DAT " "Node \"HC_PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_RX_CLK " "Node \"HC_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_RX_COL " "Node \"HC_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_RX_CRS " "Node \"HC_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_RX_DV " "Node \"HC_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_RX_D\[0\] " "Node \"HC_RX_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_RX_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_RX_D\[1\] " "Node \"HC_RX_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_RX_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_RX_D\[2\] " "Node \"HC_RX_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_RX_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_RX_D\[3\] " "Node \"HC_RX_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_RX_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_RX_ERR " "Node \"HC_RX_ERR\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_RX_ERR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_SCEN " "Node \"HC_SCEN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_SCEN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_SDA " "Node \"HC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_SD_CLK " "Node \"HC_SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_SD_CMD " "Node \"HC_SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_SD_DAT " "Node \"HC_SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_SD_DAT3 " "Node \"HC_SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TD_27MHZ " "Node \"HC_TD_27MHZ\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TD_27MHZ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TD_D\[0\] " "Node \"HC_TD_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TD_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TD_D\[1\] " "Node \"HC_TD_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TD_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TD_D\[2\] " "Node \"HC_TD_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TD_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TD_D\[3\] " "Node \"HC_TD_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TD_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TD_D\[4\] " "Node \"HC_TD_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TD_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TD_D\[5\] " "Node \"HC_TD_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TD_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TD_D\[6\] " "Node \"HC_TD_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TD_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TD_D\[7\] " "Node \"HC_TD_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TD_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TD_HS " "Node \"HC_TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TD_RESET " "Node \"HC_TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TD_VS " "Node \"HC_TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TX_CLK " "Node \"HC_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TX_D\[0\] " "Node \"HC_TX_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TX_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TX_D\[1\] " "Node \"HC_TX_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TX_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TX_D\[2\] " "Node \"HC_TX_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TX_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TX_D\[3\] " "Node \"HC_TX_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TX_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_TX_EN " "Node \"HC_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_UART_RXD " "Node \"HC_UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_UART_TXD " "Node \"HC_UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VD " "Node \"HC_VD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VGA_BLANK " "Node \"HC_VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VGA_CLOCK " "Node \"HC_VGA_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VGA_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VGA_DATA\[0\] " "Node \"HC_VGA_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VGA_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VGA_DATA\[1\] " "Node \"HC_VGA_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VGA_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VGA_DATA\[2\] " "Node \"HC_VGA_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VGA_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VGA_DATA\[3\] " "Node \"HC_VGA_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VGA_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VGA_DATA\[4\] " "Node \"HC_VGA_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VGA_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VGA_DATA\[5\] " "Node \"HC_VGA_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VGA_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VGA_DATA\[6\] " "Node \"HC_VGA_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VGA_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VGA_DATA\[7\] " "Node \"HC_VGA_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VGA_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VGA_DATA\[8\] " "Node \"HC_VGA_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VGA_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VGA_DATA\[9\] " "Node \"HC_VGA_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VGA_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VGA_HS " "Node \"HC_VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VGA_SYNC " "Node \"HC_VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HC_VGA_VS " "Node \"HC_VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HC_VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_n1 " "Node \"HSMC_CLKIN_n1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_n1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_n2 " "Node \"HSMC_CLKIN_n2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_n2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_p1 " "Node \"HSMC_CLKIN_p1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_p1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_p2 " "Node \"HSMC_CLKIN_p2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_p2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_n1 " "Node \"HSMC_CLKOUT_n1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_n1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_n2 " "Node \"HSMC_CLKOUT_n2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_n2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_p1 " "Node \"HSMC_CLKOUT_p1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_p1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_p2 " "Node \"HSMC_CLKOUT_p2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_p2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D0 " "Node \"HSMC_D0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D1 " "Node \"HSMC_D1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D10 " "Node \"HSMC_D10\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D11 " "Node \"HSMC_D11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D12 " "Node \"HSMC_D12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D13 " "Node \"HSMC_D13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D14 " "Node \"HSMC_D14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D15 " "Node \"HSMC_D15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D16 " "Node \"HSMC_D16\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D17 " "Node \"HSMC_D17\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D18 " "Node \"HSMC_D18\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D19 " "Node \"HSMC_D19\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D2 " "Node \"HSMC_D2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D3 " "Node \"HSMC_D3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D4 " "Node \"HSMC_D4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D5 " "Node \"HSMC_D5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D6 " "Node \"HSMC_D6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D7 " "Node \"HSMC_D7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D8 " "Node \"HSMC_D8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D9 " "Node \"HSMC_D9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n10 " "Node \"HSMC_RX_n10\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n11 " "Node \"HSMC_RX_n11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n12 " "Node \"HSMC_RX_n12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n13 " "Node \"HSMC_RX_n13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n14 " "Node \"HSMC_RX_n14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n15 " "Node \"HSMC_RX_n15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n16 " "Node \"HSMC_RX_n16\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n4 " "Node \"HSMC_RX_n4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n5 " "Node \"HSMC_RX_n5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n6 " "Node \"HSMC_RX_n6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n7 " "Node \"HSMC_RX_n7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n8 " "Node \"HSMC_RX_n8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_n9 " "Node \"HSMC_RX_n9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p10 " "Node \"HSMC_RX_p10\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p11 " "Node \"HSMC_RX_p11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p12 " "Node \"HSMC_RX_p12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p13 " "Node \"HSMC_RX_p13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p14 " "Node \"HSMC_RX_p14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p15 " "Node \"HSMC_RX_p15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p16 " "Node \"HSMC_RX_p16\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p4 " "Node \"HSMC_RX_p4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p5 " "Node \"HSMC_RX_p5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p6 " "Node \"HSMC_RX_p6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p7 " "Node \"HSMC_RX_p7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p8 " "Node \"HSMC_RX_p8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_p9 " "Node \"HSMC_RX_p9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SCL " "Node \"HSMC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SDA " "Node \"HSMC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n10 " "Node \"HSMC_TX_n10\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n11 " "Node \"HSMC_TX_n11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n12 " "Node \"HSMC_TX_n12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n13 " "Node \"HSMC_TX_n13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n14 " "Node \"HSMC_TX_n14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n15 " "Node \"HSMC_TX_n15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n16 " "Node \"HSMC_TX_n16\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n4 " "Node \"HSMC_TX_n4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n5 " "Node \"HSMC_TX_n5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n6 " "Node \"HSMC_TX_n6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n7 " "Node \"HSMC_TX_n7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n8 " "Node \"HSMC_TX_n8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_n9 " "Node \"HSMC_TX_n9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p10 " "Node \"HSMC_TX_p10\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p11 " "Node \"HSMC_TX_p11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p12 " "Node \"HSMC_TX_p12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p13 " "Node \"HSMC_TX_p13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p14 " "Node \"HSMC_TX_p14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p15 " "Node \"HSMC_TX_p15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p16 " "Node \"HSMC_TX_p16\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p4 " "Node \"HSMC_TX_p4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p5 " "Node \"HSMC_TX_p5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p6 " "Node \"HSMC_TX_p6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p7 " "Node \"HSMC_TX_p7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p8 " "Node \"HSMC_TX_p8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_p9 " "Node \"HSMC_TX_p9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button\[0\] " "Node \"button\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button\[1\] " "Node \"button\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button\[2\] " "Node \"button\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button\[3\] " "Node \"button\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cpu_clk " "Node \"cpu_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cpu_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_cs_n " "Node \"flash_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_oe_n " "Node \"flash_oe_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_oe_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_reset_n " "Node \"flash_reset_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_reset_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[10\] " "Node \"flash_ssram_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[11\] " "Node \"flash_ssram_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[12\] " "Node \"flash_ssram_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[13\] " "Node \"flash_ssram_a\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[14\] " "Node \"flash_ssram_a\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[15\] " "Node \"flash_ssram_a\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[16\] " "Node \"flash_ssram_a\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[17\] " "Node \"flash_ssram_a\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[18\] " "Node \"flash_ssram_a\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[19\] " "Node \"flash_ssram_a\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[1\] " "Node \"flash_ssram_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[20\] " "Node \"flash_ssram_a\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[21\] " "Node \"flash_ssram_a\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[22\] " "Node \"flash_ssram_a\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[23\] " "Node \"flash_ssram_a\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[24\] " "Node \"flash_ssram_a\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[25\] " "Node \"flash_ssram_a\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[2\] " "Node \"flash_ssram_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[3\] " "Node \"flash_ssram_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[4\] " "Node \"flash_ssram_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[5\] " "Node \"flash_ssram_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[6\] " "Node \"flash_ssram_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[7\] " "Node \"flash_ssram_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[8\] " "Node \"flash_ssram_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_a\[9\] " "Node \"flash_ssram_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_a\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[0\] " "Node \"flash_ssram_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[10\] " "Node \"flash_ssram_d\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[11\] " "Node \"flash_ssram_d\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[12\] " "Node \"flash_ssram_d\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[13\] " "Node \"flash_ssram_d\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[14\] " "Node \"flash_ssram_d\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[15\] " "Node \"flash_ssram_d\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[16\] " "Node \"flash_ssram_d\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[17\] " "Node \"flash_ssram_d\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[18\] " "Node \"flash_ssram_d\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[19\] " "Node \"flash_ssram_d\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[1\] " "Node \"flash_ssram_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[20\] " "Node \"flash_ssram_d\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[21\] " "Node \"flash_ssram_d\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[22\] " "Node \"flash_ssram_d\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[23\] " "Node \"flash_ssram_d\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[24\] " "Node \"flash_ssram_d\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[25\] " "Node \"flash_ssram_d\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[26\] " "Node \"flash_ssram_d\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[27\] " "Node \"flash_ssram_d\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[28\] " "Node \"flash_ssram_d\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[29\] " "Node \"flash_ssram_d\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[2\] " "Node \"flash_ssram_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[30\] " "Node \"flash_ssram_d\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[31\] " "Node \"flash_ssram_d\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[3\] " "Node \"flash_ssram_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[4\] " "Node \"flash_ssram_d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[5\] " "Node \"flash_ssram_d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[6\] " "Node \"flash_ssram_d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[7\] " "Node \"flash_ssram_d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[8\] " "Node \"flash_ssram_d\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_ssram_d\[9\] " "Node \"flash_ssram_d\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_ssram_d\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_wr_n " "Node \"flash_wr_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_wr_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsmc_clk " "Node \"hsmc_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsmc_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[0\] " "Node \"mem_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[10\] " "Node \"mem_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[11\] " "Node \"mem_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[12\] " "Node \"mem_addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[1\] " "Node \"mem_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[2\] " "Node \"mem_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[3\] " "Node \"mem_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[4\] " "Node \"mem_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[5\] " "Node \"mem_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[6\] " "Node \"mem_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[7\] " "Node \"mem_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[8\] " "Node \"mem_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_addr\[9\] " "Node \"mem_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_ba\[0\] " "Node \"mem_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_ba\[1\] " "Node \"mem_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_cas_n " "Node \"mem_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_cke " "Node \"mem_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_clk " "Node \"mem_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_clk_n " "Node \"mem_clk_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_clk_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_cs_n " "Node \"mem_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dm\[0\] " "Node \"mem_dm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dm\[1\] " "Node \"mem_dm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[0\] " "Node \"mem_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[10\] " "Node \"mem_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[11\] " "Node \"mem_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[12\] " "Node \"mem_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[13\] " "Node \"mem_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[14\] " "Node \"mem_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[15\] " "Node \"mem_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[1\] " "Node \"mem_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[2\] " "Node \"mem_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[3\] " "Node \"mem_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[4\] " "Node \"mem_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[5\] " "Node \"mem_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[6\] " "Node \"mem_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[7\] " "Node \"mem_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[8\] " "Node \"mem_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dq\[9\] " "Node \"mem_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dqs\[0\] " "Node \"mem_dqs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_dqs\[1\] " "Node \"mem_dqs\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_dqs\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_ras_n " "Node \"mem_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mem_we_n " "Node \"mem_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mem_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pll_c0_out " "Node \"pll_c0_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll_c0_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pll_c1_out " "Node \"pll_c1_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll_c1_out" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ssram_adsc_n " "Node \"ssram_adsc_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ssram_adsc_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ssram_bw_n\[0\] " "Node \"ssram_bw_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ssram_bw_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ssram_bw_n\[1\] " "Node \"ssram_bw_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ssram_bw_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ssram_bw_n\[2\] " "Node \"ssram_bw_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ssram_bw_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ssram_bw_n\[3\] " "Node \"ssram_bw_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ssram_bw_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ssram_bwe_n " "Node \"ssram_bwe_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ssram_bwe_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ssram_ce_n " "Node \"ssram_ce_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ssram_ce_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ssram_clk " "Node \"ssram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ssram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ssram_oe_n " "Node \"ssram_oe_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ssram_oe_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1648128282502 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1648128282502 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648128282518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1648128283930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648128284758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1648128284782 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1648128285554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648128285554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1648128286743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1648128288352 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1648128288352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648128289260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1648128289264 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1648128289264 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1648128289264 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1648128289352 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648128289384 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648128290091 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648128290876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648128291684 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648128292376 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1648128293000 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/output_files/multiplicador.fit.smsg " "Generated suppressed messages file C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/output_files/multiplicador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1648128293280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 303 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 303 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648128294634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 10:24:54 2022 " "Processing ended: Thu Mar 24 10:24:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648128294634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648128294634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648128294634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1648128294634 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1648128295548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648128295548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 10:24:55 2022 " "Processing started: Thu Mar 24 10:24:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648128295548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1648128295548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off multiplicador -c multiplicador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1648128295548 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1648128296943 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1648128296971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648128297496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 10:24:57 2022 " "Processing ended: Thu Mar 24 10:24:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648128297496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648128297496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648128297496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1648128297496 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1648128298086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1648128298546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648128298550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 10:24:58 2022 " "Processing started: Thu Mar 24 10:24:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648128298550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648128298550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta multiplicador -c multiplicador " "Command: quartus_sta multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648128298550 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1648128298630 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1648128299107 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1648128299107 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1648128299175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1648128299175 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1648128299625 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1648128299625 ""}
{ "Info" "ISTA_SDC_FOUND" "MySoc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'MySoc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1648128299645 ""}
{ "Info" "ISTA_SDC_FOUND" "MySoc/synthesis/submodules/MySoc_nios.sdc " "Reading SDC File: 'MySoc/synthesis/submodules/MySoc_nios.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1648128299665 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "osc_clk " "Node: osc_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1648128299713 "|Topo|osc_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1648128299869 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1648128299869 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1648128299869 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1648128299869 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1648128299869 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1648128299925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.303 " "Worst-case setup slack is 47.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.303         0.000 altera_reserved_tck  " "   47.303         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648128300009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 altera_reserved_tck  " "    0.358         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648128300097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.263 " "Worst-case recovery slack is 48.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.263         0.000 altera_reserved_tck  " "   48.263         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648128300141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.068 " "Worst-case removal slack is 1.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068         0.000 altera_reserved_tck  " "    1.068         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648128300185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.630 " "Worst-case minimum pulse width slack is 49.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.630         0.000 altera_reserved_tck  " "   49.630         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648128300193 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.035 ns " "Worst Case Available Settling Time: 197.035 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300365 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300365 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128300365 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1648128300421 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1648128300473 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1648128301319 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "osc_clk " "Node: osc_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1648128301535 "|Topo|osc_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1648128301539 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1648128301539 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1648128301539 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1648128301539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.654 " "Worst-case setup slack is 47.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128301719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128301719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.654         0.000 altera_reserved_tck  " "   47.654         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128301719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648128301719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128301773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128301773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 altera_reserved_tck  " "    0.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128301773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648128301773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.514 " "Worst-case recovery slack is 48.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128301818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128301818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.514         0.000 altera_reserved_tck  " "   48.514         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128301818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648128301818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.974 " "Worst-case removal slack is 0.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128301872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128301872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974         0.000 altera_reserved_tck  " "    0.974         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128301872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648128301872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.583 " "Worst-case minimum pulse width slack is 49.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128301909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128301909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.583         0.000 altera_reserved_tck  " "   49.583         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128301909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648128301909 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.354 ns " "Worst Case Available Settling Time: 197.354 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302159 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302159 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302159 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1648128302167 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "osc_clk " "Node: osc_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1648128302364 "|Topo|osc_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1648128302368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1648128302368 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1648128302368 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1648128302368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.661 " "Worst-case setup slack is 48.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.661         0.000 altera_reserved_tck  " "   48.661         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648128302372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648128302380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.200 " "Worst-case recovery slack is 49.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.200         0.000 altera_reserved_tck  " "   49.200         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648128302384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.576 " "Worst-case removal slack is 0.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576         0.000 altera_reserved_tck  " "    0.576         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648128302388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.486 " "Worst-case minimum pulse width slack is 49.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.486         0.000 altera_reserved_tck  " "   49.486         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648128302392 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.385 ns " "Worst Case Available Settling Time: 198.385 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302468 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1648128302468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1648128302608 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1648128302608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648128302768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 10:25:02 2022 " "Processing ended: Thu Mar 24 10:25:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648128302768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648128302768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648128302768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648128302768 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648128303701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648128303701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 10:25:03 2022 " "Processing started: Thu Mar 24 10:25:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648128303701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648128303701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off multiplicador -c multiplicador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648128303701 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiplicador_6_1200mv_85c_slow.vho C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/ simulation " "Generated file multiplicador_6_1200mv_85c_slow.vho in folder \"C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648128304714 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiplicador_6_1200mv_0c_slow.vho C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/ simulation " "Generated file multiplicador_6_1200mv_0c_slow.vho in folder \"C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648128305078 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiplicador_min_1200mv_0c_fast.vho C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/ simulation " "Generated file multiplicador_min_1200mv_0c_fast.vho in folder \"C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648128305442 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiplicador.vho C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/ simulation " "Generated file multiplicador.vho in folder \"C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648128305802 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiplicador_6_1200mv_85c_vhd_slow.sdo C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/ simulation " "Generated file multiplicador_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648128306118 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiplicador_6_1200mv_0c_vhd_slow.sdo C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/ simulation " "Generated file multiplicador_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648128306430 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiplicador_min_1200mv_0c_vhd_fast.sdo C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/ simulation " "Generated file multiplicador_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648128306738 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "multiplicador_vhd.sdo C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/ simulation " "Generated file multiplicador_vhd.sdo in folder \"C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_booth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648128307050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648128307459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 10:25:07 2022 " "Processing ended: Thu Mar 24 10:25:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648128307459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648128307459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648128307459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648128307459 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 430 s " "Quartus II Full Compilation was successful. 0 errors, 430 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648128308065 ""}
