
---------- Begin Simulation Statistics ----------
final_tick                               183636642000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 298879                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712480                       # Number of bytes of host memory used
host_op_rate                                   299475                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   334.58                       # Real time elapsed on the host
host_tick_rate                              548850414                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.183637                       # Number of seconds simulated
sim_ticks                                183636642000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.586151                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2103864                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2112607                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635542                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                299                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             779                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              480                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389430                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66020                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.836366                       # CPI: cycles per instruction
system.cpu.discardedOps                        196661                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42626031                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485983                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033206                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        49737354                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.544554                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        183636642                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133899288                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       433384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        884047                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1398                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1126797                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6737                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2255527                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6739                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 183636642000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             181806                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       294692                       # Transaction distribution
system.membus.trans_dist::CleanEvict           138684                       # Transaction distribution
system.membus.trans_dist::ReadExReq            268864                       # Transaction distribution
system.membus.trans_dist::ReadExResp           268864                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        181806                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1334717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1334717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23851584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23851584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            450671                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  450671    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              450671                       # Request fanout histogram
system.membus.respLayer1.occupancy         1540593000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1473431000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 183636642000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            706537                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1255237                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          288                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          308499                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           422186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          422186                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1201                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       705336                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            9                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            9                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3381569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3384259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        47648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     66818144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               66865792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          437229                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9430144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1565961                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005199                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.071932                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1557822     99.48%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8137      0.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1565961                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3216360000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2255055997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2402000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 183636642000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               677948                       # number of demand (read+write) hits
system.l2.demand_hits::total                   678050                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              677948                       # number of overall hits
system.l2.overall_hits::total                  678050                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1099                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             449574                       # number of demand (read+write) misses
system.l2.demand_misses::total                 450673                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1099                       # number of overall misses
system.l2.overall_misses::.cpu.data            449574                       # number of overall misses
system.l2.overall_misses::total                450673                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    107586000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  46848263000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      46955849000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    107586000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  46848263000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     46955849000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1201                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1127522                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1128723                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1201                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1127522                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1128723                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.915071                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.398727                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.399277                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.915071                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.398727                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.399277                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97894.449500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104205.899363                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104190.508417                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97894.449500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104205.899363                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104190.508417                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              294692                       # number of writebacks
system.l2.writebacks::total                    294692                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1099                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        449571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            450670                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       449571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           450670                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     85606000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  37856567000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37942173000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     85606000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  37856567000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37942173000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.915071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.398725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.399274                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.915071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.398725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.399274                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77894.449500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84205.980813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84190.589567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77894.449500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84205.980813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84190.589567                       # average overall mshr miss latency
system.l2.replacements                         437229                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       960545                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           960545                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       960545                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       960545                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          282                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              282                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          282                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          282                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2886                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2886                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            153322                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                153322                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          268864                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              268864                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  28485881000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28485881000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        422186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            422186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.636838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.636838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105949.033712                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105949.033712                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       268864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         268864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  23108601000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23108601000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.636838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.636838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85949.033712                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85949.033712                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1099                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1099                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    107586000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107586000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1201                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1201                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.915071                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.915071                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97894.449500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97894.449500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1099                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1099                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     85606000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85606000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.915071                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.915071                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77894.449500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77894.449500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        524626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            524626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       180710                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          180710                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  18362382000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18362382000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       705336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        705336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.256204                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.256204                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101612.428753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101612.428753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       180707                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       180707                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  14747966000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14747966000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.256200                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.256200                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81612.588334                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81612.588334                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.111111                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.111111                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 183636642000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16146.321390                       # Cycle average of tags in use
system.l2.tags.total_refs                     2251239                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    453621                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.962819                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      73.249982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        45.642025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16027.429383                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985493                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3459                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4961879                       # Number of tag accesses
system.l2.tags.data_accesses                  4961879                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 183636642000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14386272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14421440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9430144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9430144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          449571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              450670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       294692                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             294692                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            191509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          78340966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              78532475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       191509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           191509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51352191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51352191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51352191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           191509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78340966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            129884666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    239816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    449241.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004552888500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14010                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14010                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1230353                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             226116                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      450670                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     294692                       # Number of write requests accepted
system.mem_ctrls.readBursts                    450670                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   294692                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    330                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 54876                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             27878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            27397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15253                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6323277000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2251700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14767152000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14041.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32791.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   262793                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  118096                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                450670                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               294692                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  389840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       309241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    142.827529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.542964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   209.164143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       228528     73.90%     73.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        43897     14.20%     88.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7663      2.48%     90.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3514      1.14%     91.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11276      3.65%     95.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1006      0.33%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1049      0.34%     96.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1221      0.39%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11087      3.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       309241                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.143826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.434526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.313343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         13885     99.11%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           75      0.54%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           12      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            9      0.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           25      0.18%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14010                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.116131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.082774                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.069104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6465     46.15%     46.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              264      1.88%     48.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6481     46.26%     94.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              789      5.63%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14010                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               28821760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15347008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14421440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9430144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       156.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     78.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  183636577000                       # Total gap between requests
system.mem_ctrls.avgGap                     246372.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14375712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7673504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 191508.620594358305                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 78283461.532693460584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41786344.579313315451                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1099                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       449571                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       294692                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29219500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14737932500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4385004266250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26587.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32782.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14879956.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1086479520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            577462380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1595925660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          617713920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14495669760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      53332562430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25604839200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        97310652870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.908693                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  66003269000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6131840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 111501533000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1121551200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            596107215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1619501940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          634026420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14495669760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      54243731940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24837538560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        97548127035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        531.201867                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  64023456750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6131840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 113481345250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    183636642000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 183636642000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13337743                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13337743                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13337743                       # number of overall hits
system.cpu.icache.overall_hits::total        13337743                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1201                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1201                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1201                       # number of overall misses
system.cpu.icache.overall_misses::total          1201                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    115781000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    115781000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    115781000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    115781000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13338944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13338944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13338944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13338944                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000090                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000090                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000090                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000090                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96403.830142                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96403.830142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96403.830142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96403.830142                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          288                       # number of writebacks
system.cpu.icache.writebacks::total               288                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1201                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1201                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1201                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1201                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    113379000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113379000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    113379000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113379000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94403.830142                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94403.830142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94403.830142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94403.830142                       # average overall mshr miss latency
system.cpu.icache.replacements                    288                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13337743                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13337743                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1201                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1201                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    115781000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    115781000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13338944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13338944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96403.830142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96403.830142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1201                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1201                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    113379000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113379000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94403.830142                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94403.830142                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 183636642000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           692.480095                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13338944                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1201                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11106.531224                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   692.480095                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.338125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.338125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          913                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          913                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.445801                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13340145                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13340145                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183636642000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 183636642000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 183636642000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50956413                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50956413                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50956755                       # number of overall hits
system.cpu.dcache.overall_hits::total        50956755                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1236748                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1236748                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1244816                       # number of overall misses
system.cpu.dcache.overall_misses::total       1244816                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  72889279000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  72889279000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  72889279000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  72889279000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52193161                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52193161                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52201571                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52201571                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023696                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023696                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.023846                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023846                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58936.241660                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58936.241660                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58554.259425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58554.259425                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3230                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               110                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.363636                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       960545                       # number of writebacks
system.cpu.dcache.writebacks::total            960545                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       117290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       117290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       117290                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       117290                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1119458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1119458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1127526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1127526                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  63973326000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  63973326000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  64762431990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  64762431990                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021448                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021448                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021599                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021599                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57146.695990                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57146.695990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57437.639567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57437.639567                       # average overall mshr miss latency
system.cpu.dcache.replacements                1126507                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40512668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40512668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       702296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        702296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  32701624000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32701624000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41214964                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41214964                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46563.876200                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46563.876200                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4970                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4970                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       697326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       697326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  30887135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30887135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016919                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016919                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44293.680431                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44293.680431                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10443745                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10443745                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       534452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       534452                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  40187655000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  40187655000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978197                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978197                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.048683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75194.133430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75194.133430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       112320                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       112320                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       422132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       422132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  33086191000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  33086191000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038452                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038452                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78378.779623                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78378.779623                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          342                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           342                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8068                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8068                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8410                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8410                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.959334                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.959334                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8068                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8068                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    789105990                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    789105990                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.959334                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.959334                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 97806.890183                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97806.890183                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       351000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       351000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70200                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70200                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       341000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       341000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        68200                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68200                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 183636642000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.369226                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52084357                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1127531                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.193282                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.369226                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990595                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990595                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          394                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          532                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53329178                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53329178                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 183636642000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 183636642000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
