$date
	Sat Oct 22 19:04:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#61972
b11 !
1"
#61974
b11 &
b11 %
1$
#61975
0"
#61978
b1010 &
b1010 %
#61982
b101 &
b101 %
#61986
b10000 &
b10000 %
#61990
b1000 &
b1000 %
#61994
b100 &
b100 %
#61998
b10 &
b10 %
#62002
b1 &
b1 %
1#
#62006
b0 &
0#
b0 %
0$
#1113860
b1101 !
1"
#1113862
b1101 &
b1101 %
1$
#1113863
0"
#1113866
b101000 &
b101000 %
#1113870
b10100 &
b10100 %
#1113874
b1010 &
b1010 %
#1113878
b101 &
b101 %
#1113882
b10000 &
b10000 %
#1113886
b1000 &
b1000 %
#1113890
b100 &
b100 %
#1113894
b10 &
b10 %
#1113898
b1 &
b1 %
1#
#1113902
b0 &
0#
b0 %
0$
#2092214
b100 &
b100 %
1$
b100 !
1"
#2092215
0"
#2092218
b10 &
b10 %
#2092222
b1 &
1#
b1 %
#2092226
b0 &
b0 %
0#
0$
#4500012
