<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml sr_doubleBuffered.twx sr_doubleBuffered.ncd -o
sr_doubleBuffered.twr sr_doubleBuffered.pcf -ucf sr_doubleBuffered.ucf

</twCmdLine><twDesign>sr_doubleBuffered.ncd</twDesign><twDesignPath>sr_doubleBuffered.ncd</twDesignPath><twPCF>sr_doubleBuffered.pcf</twPCF><twPcfPath>sr_doubleBuffered.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-03-26, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot; = PERIOD &quot;clk&quot; 10 ns HIGH 50 %;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="clkDiv/mmcm_adv_inst/CLKIN1" logResource="clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y4.CLKIN1" clockNet="clkDiv/clkin1"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="clkDiv/mmcm_adv_inst/CLKIN1" logResource="clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y4.CLKIN1" clockNet="clkDiv/clkin1"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="8.572" period="10.000" constraintValue="10.000" deviceLimit="1.428" freqLimit="700.280" physResource="clkDiv/mmcm_adv_inst/CLKIN1" logResource="clkDiv/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y4.CLKIN1" clockNet="clkDiv/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot; = PERIOD &quot;clk&quot; 10 ns HIGH 50 %;" ScopeName="">TS_clkDiv_clkout1 = PERIOD TIMEGRP &quot;clkDiv_clkout1&quot; TS_clk / 0.25 HIGH 12.5%;</twConstName><twItemCnt>842</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>536</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>27.384</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y42.DIBDI0), 3 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.154</twSlack><twSrc BELType="RAM">bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="RAM">buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>6.484</twTotPathDel><twClkSkew dest = "2.574" src = "2.725">0.151</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='RAM'>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X3Y37.CLKBWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X3Y37.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>douta&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>Mmux_din_buff_031</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y42.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.961</twDelInfo><twComp>din_buff_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y42.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.969</twLogDel><twRouteDel>3.515</twRouteDel><twTotDel>6.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_4</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.676</twSlack><twSrc BELType="RAM">bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="RAM">buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>6.025</twTotPathDel><twClkSkew dest = "2.574" src = "2.662">0.088</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='RAM'>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y39.CLKBWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y39.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>douta_2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>Mmux_din_buff_031</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y42.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.961</twDelInfo><twComp>din_buff_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y42.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.976</twLogDel><twRouteDel>3.049</twRouteDel><twTotDel>6.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_4</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.969</twSlack><twSrc BELType="FF">cycle</twSrc><twDest BELType="RAM">buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>4.060</twTotPathDel><twClkSkew dest = "1.127" src = "1.007">-0.120</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cycle</twSrc><twDest BELType='RAM'>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X38Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cycle</twComp><twBEL>cycle</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>cycle</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>Mmux_din_buff_031</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y42.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.961</twDelInfo><twComp>din_buff_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y42.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.278</twLogDel><twRouteDel>2.782</twRouteDel><twTotDel>4.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_4</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y42.DIBDI8), 3 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.356</twSlack><twSrc BELType="RAM">bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="RAM">buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>6.282</twTotPathDel><twClkSkew dest = "2.574" src = "2.725">0.151</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='RAM'>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X3Y37.CLKBWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X3Y37.DOBDO8</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>douta&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>Mmux_din_buff_041</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y42.DIBDI8</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>din_buff_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y42.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.848</twLogDel><twRouteDel>3.434</twRouteDel><twTotDel>6.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_4</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.762</twSlack><twSrc BELType="RAM">bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="RAM">buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>5.939</twTotPathDel><twClkSkew dest = "2.574" src = "2.662">0.088</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='RAM'>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y39.CLKBWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y39.DOBDO8</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>douta_2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>Mmux_din_buff_041</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y42.DIBDI8</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>din_buff_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y42.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.848</twLogDel><twRouteDel>3.091</twRouteDel><twTotDel>5.939</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_4</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.062</twSlack><twSrc BELType="FF">cycle</twSrc><twDest BELType="RAM">buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.967</twTotPathDel><twClkSkew dest = "1.127" src = "1.007">-0.120</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cycle</twSrc><twDest BELType='RAM'>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X38Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cycle</twComp><twBEL>cycle</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>cycle</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>Mmux_din_buff_041</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y42.DIBDI8</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>din_buff_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y42.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.156</twLogDel><twRouteDel>2.811</twRouteDel><twTotDel>3.967</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_4</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y36.DIBDI0), 3 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.633</twSlack><twSrc BELType="RAM">bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="RAM">buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>6.006</twTotPathDel><twClkSkew dest = "2.575" src = "2.725">0.150</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='RAM'>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X3Y37.CLKBWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X3Y37.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>douta&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>Mmux_din_buff_031</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y36.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.483</twDelInfo><twComp>din_buff_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y36.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.969</twLogDel><twRouteDel>3.037</twRouteDel><twTotDel>6.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_4</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.155</twSlack><twSrc BELType="RAM">bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="RAM">buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>5.547</twTotPathDel><twClkSkew dest = "2.575" src = "2.662">0.087</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='RAM'>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y39.CLKBWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y39.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>douta_2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>Mmux_din_buff_031</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y36.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.483</twDelInfo><twComp>din_buff_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y36.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.976</twLogDel><twRouteDel>2.571</twRouteDel><twTotDel>5.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_4</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.448</twSlack><twSrc BELType="FF">cycle</twSrc><twDest BELType="RAM">buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>3.582</twTotPathDel><twClkSkew dest = "1.128" src = "1.007">-0.121</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.091</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cycle</twSrc><twDest BELType='RAM'>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X38Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cycle</twComp><twBEL>cycle</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>cycle</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>Mmux_din_buff_031</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y36.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.483</twDelInfo><twComp>din_buff_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X3Y36.WRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.278</twLogDel><twRouteDel>2.304</twRouteDel><twTotDel>3.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_4</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkDiv_clkout1 = PERIOD TIMEGRP &quot;clkDiv_clkout1&quot; TS_clk / 0.25 HIGH 12.5%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X35Y101.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.087</twSlack><twSrc BELType="FF">buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twSrc><twDest BELType="FF">buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4</twDest><twTotPathDel>0.087</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twSrc><twDest BELType='FF'>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X35Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;5&gt;</twComp><twBEL>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;5&gt;</twComp><twBEL>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Result&lt;4&gt;1</twBEL><twBEL>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4</twBEL></twPathDel><twLogDel>0.016</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_4</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (SLICE_X42Y105.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.091</twSlack><twSrc BELType="FF">buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType="FF">buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twDest><twTotPathDel>0.101</twTotPathDel><twClkSkew dest = "0.057" src = "0.047">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType='FF'>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X43Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y105.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.092</twDelInfo><twComp>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_4</twDestClk><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 (SLICE_X69Y101.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.091</twSlack><twSrc BELType="FF">buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1</twSrc><twDest BELType="FF">buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twDest><twTotPathDel>0.091</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1</twSrc><twDest BELType='FF'>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X69Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;5&gt;</twComp><twBEL>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.082</twDelInfo><twComp>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;5&gt;</twComp><twBEL>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Mcount_gc0.count_xor&lt;2&gt;11</twBEL><twBEL>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2</twBEL></twPathDel><twLogDel>0.016</twLogDel><twRouteDel>0.075</twRouteDel><twTotDel>0.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_4</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_clkDiv_clkout1 = PERIOD TIMEGRP &quot;clkDiv_clkout1&quot; TS_clk / 0.25 HIGH 12.5%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINHIGHPULSE" name="Trpw" slack="36.672" period="40.000" constraintValue="5.000" deviceLimit="0.416" physResource="vio/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/rising_out/SR" logResource="vio/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_RISING/SR" locationPin="SLICE_X28Y109.SR" clockNet="vio/U0/I_VIO/RESET"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="36.672" period="40.000" constraintValue="5.000" deviceLimit="0.416" physResource="vio/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/falling_out/SR" logResource="vio/U0/I_VIO/GEN_SYNC_IN[6].SYNC_IN_CELL/U_FALLING/SR" locationPin="SLICE_X29Y112.SR" clockNet="vio/U0/I_VIO/RESET"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Trpw" slack="36.672" period="40.000" constraintValue="5.000" deviceLimit="0.416" physResource="addra&lt;5&gt;/SR" logResource="addra_2/SR" locationPin="SLICE_X38Y100.SR" clockNet="GND_1_o_GND_1_o_equal_4_o"/></twPinLimitRpt></twConst><twConst anchorID="40" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot; = PERIOD &quot;clk&quot; 10 ns HIGH 50 %;" ScopeName="">TS_clkDiv_clkout0 = PERIOD TIMEGRP &quot;clkDiv_clkout0&quot; TS_clk HIGH 50%;</twConstName><twItemCnt>1949</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1383</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.726</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_TQ0.G_TW[14].U_TQ (SLICE_X47Y75.CX), 3 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.274</twSlack><twSrc BELType="RAM">bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">ila/U0/I_TQ0.G_TW[14].U_TQ</twDest><twTotPathDel>5.544</twTotPathDel><twClkSkew dest = "1.593" src = "1.701">0.108</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>ila/U0/I_TQ0.G_TW[14].U_TQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X3Y37.CLKBWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X3Y37.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>douta&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>Mmux_din_buff_031</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y75.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.694</twDelInfo><twComp>din_buff_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>ila/U0/iTRIG_IN&lt;15&gt;</twComp><twBEL>ila/U0/I_TQ0.G_TW[14].U_TQ</twBEL></twPathDel><twLogDel>2.296</twLogDel><twRouteDel>3.248</twRouteDel><twTotDel>5.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.796</twSlack><twSrc BELType="RAM">bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">ila/U0/I_TQ0.G_TW[14].U_TQ</twDest><twTotPathDel>5.085</twTotPathDel><twClkSkew dest = "1.593" src = "1.638">0.045</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>ila/U0/I_TQ0.G_TW[14].U_TQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y39.CLKBWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y39.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>douta_2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>Mmux_din_buff_031</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y75.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.694</twDelInfo><twComp>din_buff_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>ila/U0/iTRIG_IN&lt;15&gt;</twComp><twBEL>ila/U0/I_TQ0.G_TW[14].U_TQ</twBEL></twPathDel><twLogDel>2.303</twLogDel><twRouteDel>2.782</twRouteDel><twTotDel>5.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.685</twSlack><twSrc BELType="FF">cycle</twSrc><twDest BELType="FF">ila/U0/I_TQ0.G_TW[14].U_TQ</twDest><twTotPathDel>3.120</twTotPathDel><twClkSkew dest = "2.558" src = "2.542">-0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cycle</twSrc><twDest BELType='FF'>ila/U0/I_TQ0.G_TW[14].U_TQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X38Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cycle</twComp><twBEL>cycle</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>cycle</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>Mmux_din_buff_031</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y75.CX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.694</twDelInfo><twComp>din_buff_0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>ila/U0/iTRIG_IN&lt;15&gt;</twComp><twBEL>ila/U0/I_TQ0.G_TW[14].U_TQ</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>2.515</twRouteDel><twTotDel>3.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_r_edge/U_DOUT0 (SLICE_X105Y73.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.298</twSlack><twSrc BELType="RAM">buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">vio/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_r_edge/U_DOUT0</twDest><twTotPathDel>5.355</twTotPathDel><twClkSkew dest = "2.587" src = "2.723">0.136</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>vio/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_r_edge/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB18_X3Y36.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>RAMB18_X3Y36.DO24</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y73.AX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>dout_buff_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_r_edge/iDOUT&lt;1&gt;</twComp><twBEL>vio/U0/I_VIO/GEN_SYNC_IN[18].SYNC_IN_CELL/sync_r_edge/U_DOUT0</twBEL></twPathDel><twLogDel>2.107</twLogDel><twRouteDel>3.248</twRouteDel><twTotDel>5.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_TQ0.G_TW[15].U_TQ (SLICE_X47Y75.DX), 3 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.472</twSlack><twSrc BELType="RAM">bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">ila/U0/I_TQ0.G_TW[15].U_TQ</twDest><twTotPathDel>5.346</twTotPathDel><twClkSkew dest = "1.593" src = "1.701">0.108</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>ila/U0/I_TQ0.G_TW[15].U_TQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X3Y37.CLKBWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X3Y37.DOBDO8</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_tx/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>douta&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>Mmux_din_buff_041</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y75.DX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>din_buff_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>ila/U0/iTRIG_IN&lt;15&gt;</twComp><twBEL>ila/U0/I_TQ0.G_TW[15].U_TQ</twBEL></twPathDel><twLogDel>2.175</twLogDel><twRouteDel>3.171</twRouteDel><twTotDel>5.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.878</twSlack><twSrc BELType="RAM">bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">ila/U0/I_TQ0.G_TW[15].U_TQ</twDest><twTotPathDel>5.003</twTotPathDel><twClkSkew dest = "1.593" src = "1.638">0.045</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.129" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.074</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>ila/U0/I_TQ0.G_TW[15].U_TQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB18_X2Y39.CLKBWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y39.DOBDO8</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twComp><twBEL>bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>douta_2&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>Mmux_din_buff_041</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y75.DX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>din_buff_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>ila/U0/iTRIG_IN&lt;15&gt;</twComp><twBEL>ila/U0/I_TQ0.G_TW[15].U_TQ</twBEL></twPathDel><twLogDel>2.175</twLogDel><twRouteDel>2.828</twRouteDel><twTotDel>5.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.774</twSlack><twSrc BELType="FF">cycle</twSrc><twDest BELType="FF">ila/U0/I_TQ0.G_TW[15].U_TQ</twDest><twTotPathDel>3.031</twTotPathDel><twClkSkew dest = "2.558" src = "2.542">-0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cycle</twSrc><twDest BELType='FF'>ila/U0/I_TQ0.G_TW[15].U_TQ</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X38Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cycle</twComp><twBEL>cycle</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y97.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>cycle</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[14].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>Mmux_din_buff_041</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y75.DX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>din_buff_0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y75.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>ila/U0/iTRIG_IN&lt;15&gt;</twComp><twBEL>ila/U0/I_TQ0.G_TW[15].U_TQ</twBEL></twPathDel><twLogDel>0.483</twLogDel><twRouteDel>2.548</twRouteDel><twTotDel>3.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkDiv_clkout0 = PERIOD TIMEGRP &quot;clkDiv_clkout0&quot; TS_clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_r_edge/U_DOUT0 (SLICE_X64Y125.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3</twSrc><twDest BELType="FF">vio/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_r_edge/U_DOUT0</twDest><twTotPathDel>0.285</twTotPathDel><twClkSkew dest = "1.187" src = "1.114">-0.073</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3</twSrc><twDest BELType='FF'>vio/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_r_edge/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X71Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>wr_data_count&lt;3&gt;</twComp><twBEL>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y125.AX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.276</twDelInfo><twComp>wr_data_count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y125.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_r_edge/iDOUT&lt;1&gt;</twComp><twBEL>vio/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_r_edge/U_DOUT0</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.276</twRouteDel><twTotDel>0.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk</twDestClk><twPctLog>3.2</twPctLog><twPctRoute>96.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_f_edge/U_DOUT0 (SLICE_X67Y126.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3</twSrc><twDest BELType="FF">vio/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_f_edge/U_DOUT0</twDest><twTotPathDel>0.296</twTotPathDel><twClkSkew dest = "1.188" src = "1.114">-0.074</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3</twSrc><twDest BELType='FF'>vio/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_f_edge/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X71Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>wr_data_count&lt;3&gt;</twComp><twBEL>buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y126.AX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.274</twDelInfo><twComp>wr_data_count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y126.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>vio/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>vio/U0/I_VIO/GEN_SYNC_IN[31].SYNC_IN_CELL/sync_f_edge/U_DOUT0</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk</twDestClk><twPctLog>7.4</twPctLog><twPctRoute>92.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X3Y19.DIBDI26), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.018</twSlack><twSrc BELType="FF">ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.180</twTotPathDel><twClkSkew dest = "0.608" src = "0.446">-0.162</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iDATA&lt;46&gt;</twComp><twBEL>ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y19.DIBDI26</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.263</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/iDATA&lt;46&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y19.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.263</twRouteDel><twTotDel>0.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-46.1</twPctLog><twPctRoute>146.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="61"><twPinLimitBanner>Component Switching Limit Checks: TS_clkDiv_clkout0 = PERIOD TIMEGRP &quot;clkDiv_clkout0&quot; TS_clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="62" type="MINPERIOD" name="Trper_CLKB" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X3Y20.CLKBWRCLKL" clockNet="clk"/><twPinLimit anchorID="63" type="MINPERIOD" name="Trper_CLKA" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK" logResource="bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X2Y39.CLKARDCLK" clockNet="clk"/><twPinLimit anchorID="64" type="MINPERIOD" name="Trper_CLKA" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="bram_tx_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y39.CLKBWRCLK" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="65" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot; = PERIOD &quot;clk&quot; 10 ns HIGH 50 %;" ScopeName="">TS_clkDiv_clkout2 = PERIOD TIMEGRP &quot;clkDiv_clkout2&quot; TS_clk / 0.25 PHASE 20 ns         HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.988</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dina_1_1 (SLICE_X6Y178.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.503</twSlack><twSrc BELType="FF">register_1</twSrc><twDest BELType="FF">dina_1_1</twDest><twTotPathDel>2.132</twTotPathDel><twClkSkew dest = "2.556" src = "2.710">0.154</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>register_1</twSrc><twDest BELType='FF'>dina_1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X7Y178.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>register&lt;3&gt;</twComp><twBEL>register_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y178.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.761</twDelInfo><twComp>register&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y178.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>dina_1&lt;3&gt;</twComp><twBEL>dina_1_1</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.761</twRouteDel><twTotDel>2.132</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_4_sh</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dina_1_3 (SLICE_X6Y178.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.197</twSlack><twSrc BELType="FF">register_3</twSrc><twDest BELType="FF">dina_1_3</twDest><twTotPathDel>1.438</twTotPathDel><twClkSkew dest = "2.556" src = "2.710">0.154</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>register_3</twSrc><twDest BELType='FF'>dina_1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X7Y178.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>register&lt;3&gt;</twComp><twBEL>register_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y178.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>register&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y178.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>dina_1&lt;3&gt;</twComp><twBEL>dina_1_3</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.067</twRouteDel><twTotDel>1.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_4_sh</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dina_1_2 (SLICE_X6Y178.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.204</twSlack><twSrc BELType="FF">register_2</twSrc><twDest BELType="FF">dina_1_2</twDest><twTotPathDel>1.431</twTotPathDel><twClkSkew dest = "2.556" src = "2.710">0.154</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>register_2</twSrc><twDest BELType='FF'>dina_1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X7Y178.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>register&lt;3&gt;</twComp><twBEL>register_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y178.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>register&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y178.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>dina_1&lt;3&gt;</twComp><twBEL>dina_1_2</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.060</twRouteDel><twTotDel>1.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_4_sh</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkDiv_clkout2 = PERIOD TIMEGRP &quot;clkDiv_clkout2&quot; TS_clk / 0.25 PHASE 20 ns
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dina_1_3 (SLICE_X6Y178.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="FF">register_3</twSrc><twDest BELType="FF">dina_1_3</twDest><twTotPathDel>0.495</twTotPathDel><twClkSkew dest = "1.209" src = "1.131">-0.078</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>register_3</twSrc><twDest BELType='FF'>dina_1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk</twSrcClk><twPathDel><twSite>SLICE_X7Y178.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>register&lt;3&gt;</twComp><twBEL>register_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y178.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>register&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y178.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>dina_1&lt;3&gt;</twComp><twBEL>dina_1_3</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.473</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_4_sh</twDestClk><twPctLog>4.4</twPctLog><twPctRoute>95.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dina_1_0 (SLICE_X6Y178.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.219</twSlack><twSrc BELType="FF">register_0</twSrc><twDest BELType="FF">dina_1_0</twDest><twTotPathDel>0.508</twTotPathDel><twClkSkew dest = "1.209" src = "1.131">-0.078</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>register_0</twSrc><twDest BELType='FF'>dina_1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk</twSrcClk><twPathDel><twSite>SLICE_X7Y178.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>register&lt;3&gt;</twComp><twBEL>register_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y178.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.486</twDelInfo><twComp>register&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y178.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>dina_1&lt;3&gt;</twComp><twBEL>dina_1_0</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.486</twRouteDel><twTotDel>0.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_4_sh</twDestClk><twPctLog>4.3</twPctLog><twPctRoute>95.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dina_1_2 (SLICE_X6Y178.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.221</twSlack><twSrc BELType="FF">register_2</twSrc><twDest BELType="FF">dina_1_2</twDest><twTotPathDel>0.510</twTotPathDel><twClkSkew dest = "1.209" src = "1.131">-0.078</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.167" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.211</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>register_2</twSrc><twDest BELType='FF'>dina_1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk</twSrcClk><twPathDel><twSite>SLICE_X7Y178.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>register&lt;3&gt;</twComp><twBEL>register_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y178.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.488</twDelInfo><twComp>register&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y178.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>dina_1&lt;3&gt;</twComp><twBEL>dina_1_2</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.488</twRouteDel><twTotDel>0.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_4_sh</twDestClk><twPctLog>4.3</twPctLog><twPctRoute>95.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="78"><twPinLimitBanner>Component Switching Limit Checks: TS_clkDiv_clkout2 = PERIOD TIMEGRP &quot;clkDiv_clkout2&quot; TS_clk / 0.25 PHASE 20 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="79" type="MINPERIOD" name="Tbcper_I" slack="38.571" period="40.000" constraintValue="40.000" deviceLimit="1.429" freqLimit="699.790" physResource="clkDiv/clkout3_buf/I0" logResource="clkDiv/clkout3_buf/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="clkDiv/clkout2"/><twPinLimit anchorID="80" type="MINLOWPULSE" name="Tcl" slack="39.272" period="40.000" constraintValue="20.000" deviceLimit="0.364" physResource="dina_1&lt;3&gt;/CLK" logResource="dina_1_0/CK" locationPin="SLICE_X6Y178.CLK" clockNet="clk_4_sh"/><twPinLimit anchorID="81" type="MINHIGHPULSE" name="Tch" slack="39.272" period="40.000" constraintValue="20.000" deviceLimit="0.364" physResource="dina_1&lt;3&gt;/CLK" logResource="dina_1_0/CK" locationPin="SLICE_X6Y178.CLK" clockNet="clk_4_sh"/></twPinLimitRpt></twConst><twConst anchorID="82" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_2sr_temp_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_2sr_temp_0_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.191</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_0_LDC (SLICE_X48Y115.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathFromToDelay"><twSlack>37.809</twSlack><twSrc BELType="FF">sr_in_0</twSrc><twDest BELType="LATCH">sr_2/sr_temp_0_LDC</twDest><twTotPathDel>2.191</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sr_in_0</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>sr_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_2/sr_temp_0_LDC</twComp><twBEL>sr_2/rst_sr_in[0]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>sr_2/rst_sr_in[0]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y115.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_2/sr_temp_0_LDC</twComp><twBEL>sr_2/sr_temp_0_LDC</twBEL></twPathDel><twLogDel>0.787</twLogDel><twRouteDel>1.404</twRouteDel><twTotDel>2.191</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[0]_AND_7_o</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathFromToDelay"><twSlack>38.232</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_0_LDC</twDest><twTotPathDel>1.768</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_0_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.A2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">2.559</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_2/sr_temp_0_LDC</twComp><twBEL>sr_2/rst_sr_in[0]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>sr_2/rst_sr_in[0]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y115.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_2/sr_temp_0_LDC</twComp><twBEL>sr_2/sr_temp_0_LDC</twBEL></twPathDel><twLogDel>-3.716</twLogDel><twRouteDel>5.484</twRouteDel><twTotDel>1.768</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[0]_AND_7_o</twDestClk></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_0_LDC (SLICE_X48Y115.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathFromToDelay"><twSlack>37.931</twSlack><twSrc BELType="FF">sr_in_0</twSrc><twDest BELType="LATCH">sr_2/sr_temp_0_LDC</twDest><twTotPathDel>2.069</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sr_in_0</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>sr_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y115.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>sr_2/sr_temp_0_LDC</twComp><twBEL>sr_2/rst_sr_in[0]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>sr_2/rst_sr_in[0]_AND_7_o</twComp></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.415</twRouteDel><twTotDel>2.069</twTotDel><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathFromToDelay"><twSlack>38.347</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_0_LDC</twDest><twTotPathDel>1.653</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_0_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.A2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">2.559</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y115.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>sr_2/sr_temp_0_LDC</twComp><twBEL>sr_2/rst_sr_in[0]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>sr_2/rst_sr_in[0]_AND_7_o</twComp></twPathDel><twLogDel>-3.842</twLogDel><twRouteDel>5.495</twRouteDel><twTotDel>1.653</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_2sr_temp_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_2sr_temp_0_LDC&quot;
        TS_clkDiv_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_0_LDC (SLICE_X48Y115.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="91"><twSlack>0.454</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_0_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.A2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_2/sr_temp_0_LDC</twComp><twBEL>sr_2/rst_sr_in[0]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sr_2/rst_sr_in[0]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y115.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_2/sr_temp_0_LDC</twComp><twBEL>sr_2/sr_temp_0_LDC</twBEL></twPathDel><twLogDel>-1.822</twLogDel><twRouteDel>2.276</twRouteDel><twTotDel>0.454</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[0]_AND_7_o</twDestClk></twDetPath></twRacePath><twRacePath anchorID="92"><twSlack>0.775</twSlack><twSrc BELType="FF">sr_in_0</twSrc><twDest BELType="LATCH">sr_2/sr_temp_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sr_in_0</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>sr_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_2/sr_temp_0_LDC</twComp><twBEL>sr_2/rst_sr_in[0]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>sr_2/rst_sr_in[0]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y115.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_2/sr_temp_0_LDC</twComp><twBEL>sr_2/sr_temp_0_LDC</twBEL></twPathDel><twLogDel>0.234</twLogDel><twRouteDel>0.541</twRouteDel><twTotDel>0.775</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[0]_AND_7_o</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_0_LDC (SLICE_X48Y115.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="93"><twSlack>0.454</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_0_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.A2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y115.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>sr_2/sr_temp_0_LDC</twComp><twBEL>sr_2/rst_sr_in[0]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>sr_2/rst_sr_in[0]_AND_7_o</twComp></twPathDel><twLogDel>-1.835</twLogDel><twRouteDel>2.289</twRouteDel><twTotDel>0.454</twTotDel></twDetPath></twRacePath><twRacePath anchorID="94"><twSlack>0.780</twSlack><twSrc BELType="FF">sr_in_0</twSrc><twDest BELType="LATCH">sr_2/sr_temp_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sr_in_0</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>sr_in&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y115.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>sr_2/sr_temp_0_LDC</twComp><twBEL>sr_2/rst_sr_in[0]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.147</twDelInfo><twComp>sr_2/rst_sr_in[0]_AND_7_o</twComp></twPathDel><twLogDel>0.226</twLogDel><twRouteDel>0.554</twRouteDel><twTotDel>0.780</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="95" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_2sr_temp_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_2sr_temp_1_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.245</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_1_LDC (SLICE_X44Y115.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>37.755</twSlack><twSrc BELType="FF">sr_in_1</twSrc><twDest BELType="LATCH">sr_2/sr_temp_1_LDC</twDest><twTotPathDel>2.245</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sr_in_1</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y115.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>sr_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y115.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_2/sr_temp_1_P_1</twComp><twBEL>sr_2/rst_sr_in[1]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>sr_2/rst_sr_in[1]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y115.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_2/sr_temp_1_LDC</twComp><twBEL>sr_2/sr_temp_1_LDC</twBEL></twPathDel><twLogDel>0.703</twLogDel><twRouteDel>1.542</twRouteDel><twTotDel>2.245</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[1]_AND_5_o</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathFromToDelay"><twSlack>37.998</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_1_LDC</twDest><twTotPathDel>2.002</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_1_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y115.C1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">2.671</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y115.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_2/sr_temp_1_P_1</twComp><twBEL>sr_2/rst_sr_in[1]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>sr_2/rst_sr_in[1]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y115.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_2/sr_temp_1_LDC</twComp><twBEL>sr_2/sr_temp_1_LDC</twBEL></twPathDel><twLogDel>-3.716</twLogDel><twRouteDel>5.718</twRouteDel><twTotDel>2.002</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[1]_AND_5_o</twDestClk></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_1_LDC (SLICE_X44Y115.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathFromToDelay"><twSlack>37.895</twSlack><twSrc BELType="FF">sr_in_1</twSrc><twDest BELType="LATCH">sr_2/sr_temp_1_LDC</twDest><twTotPathDel>2.105</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sr_in_1</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y115.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.067</twDelInfo><twComp>sr_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>sr_2/sr_temp_1_P_1</twComp><twBEL>sr_2/rst_sr_in[1]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>sr_2/rst_sr_in[1]_AND_5_o</twComp></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>1.545</twRouteDel><twTotDel>2.105</twTotDel><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>38.126</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_1_LDC</twDest><twTotPathDel>1.874</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_1_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y115.C1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">2.671</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>sr_2/sr_temp_1_P_1</twComp><twBEL>sr_2/rst_sr_in[1]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>sr_2/rst_sr_in[1]_AND_5_o</twComp></twPathDel><twLogDel>-3.847</twLogDel><twRouteDel>5.721</twRouteDel><twTotDel>1.874</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_2sr_temp_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_2sr_temp_1_LDC&quot;
        TS_clkDiv_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_1_LDC (SLICE_X44Y115.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="104"><twSlack>0.545</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_1_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y115.C1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y115.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_2/sr_temp_1_P_1</twComp><twBEL>sr_2/rst_sr_in[1]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>sr_2/rst_sr_in[1]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y115.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_2/sr_temp_1_LDC</twComp><twBEL>sr_2/sr_temp_1_LDC</twBEL></twPathDel><twLogDel>-1.822</twLogDel><twRouteDel>2.367</twRouteDel><twTotDel>0.545</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[1]_AND_5_o</twDestClk></twDetPath></twRacePath><twRacePath anchorID="105"><twSlack>0.799</twSlack><twSrc BELType="FF">sr_in_1</twSrc><twDest BELType="LATCH">sr_2/sr_temp_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sr_in_1</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y115.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>sr_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y115.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_2/sr_temp_1_P_1</twComp><twBEL>sr_2/rst_sr_in[1]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>sr_2/rst_sr_in[1]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y115.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_2/sr_temp_1_LDC</twComp><twBEL>sr_2/sr_temp_1_LDC</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.596</twRouteDel><twTotDel>0.799</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[1]_AND_5_o</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_1_LDC (SLICE_X44Y115.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="106"><twSlack>0.540</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_1_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y115.C1</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.073</twDelInfo><twComp>sr_2/sr_temp_1_P_1</twComp><twBEL>sr_2/rst_sr_in[1]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.193</twDelInfo><twComp>sr_2/rst_sr_in[1]_AND_5_o</twComp></twPathDel><twLogDel>-1.837</twLogDel><twRouteDel>2.377</twRouteDel><twTotDel>0.540</twTotDel></twDetPath></twRacePath><twRacePath anchorID="107"><twSlack>0.799</twSlack><twSrc BELType="FF">sr_in_1</twSrc><twDest BELType="LATCH">sr_2/sr_temp_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sr_in_1</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y115.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>sr_in&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y115.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>sr_2/sr_temp_1_P_1</twComp><twBEL>sr_2/rst_sr_in[1]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.193</twDelInfo><twComp>sr_2/rst_sr_in[1]_AND_5_o</twComp></twPathDel><twLogDel>0.193</twLogDel><twRouteDel>0.606</twRouteDel><twTotDel>0.799</twTotDel><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="108" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_2sr_temp_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_2sr_temp_2_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.143</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_2_LDC (SLICE_X48Y116.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathFromToDelay"><twSlack>37.857</twSlack><twSrc BELType="FF">sr_in_2</twSrc><twDest BELType="LATCH">sr_2/sr_temp_2_LDC</twDest><twTotPathDel>2.143</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sr_in_2</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>sr_in&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_2/sr_temp_2_LDC</twComp><twBEL>sr_2/rst_sr_in[2]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>sr_2/rst_sr_in[2]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_2/sr_temp_2_LDC</twComp><twBEL>sr_2/sr_temp_2_LDC</twBEL></twPathDel><twLogDel>0.790</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>2.143</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[2]_AND_3_o</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathFromToDelay"><twSlack>38.359</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_2_LDC</twDest><twTotPathDel>1.641</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_2_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">2.431</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_2/sr_temp_2_LDC</twComp><twBEL>sr_2/rst_sr_in[2]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>sr_2/rst_sr_in[2]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_2/sr_temp_2_LDC</twComp><twBEL>sr_2/sr_temp_2_LDC</twBEL></twPathDel><twLogDel>-3.716</twLogDel><twRouteDel>5.357</twRouteDel><twTotDel>1.641</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[2]_AND_3_o</twDestClk></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_2_LDC (SLICE_X48Y116.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathFromToDelay"><twSlack>37.980</twSlack><twSrc BELType="FF">sr_in_2</twSrc><twDest BELType="LATCH">sr_2/sr_temp_2_LDC</twDest><twTotPathDel>2.020</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sr_in_2</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.999</twDelInfo><twComp>sr_in&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>sr_2/sr_temp_2_LDC</twComp><twBEL>sr_2/rst_sr_in[2]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>sr_2/rst_sr_in[2]_AND_3_o</twComp></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>1.362</twRouteDel><twTotDel>2.020</twTotDel><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathFromToDelay"><twSlack>38.476</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_2_LDC</twDest><twTotPathDel>1.524</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_2_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">2.431</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>sr_2/sr_temp_2_LDC</twComp><twBEL>sr_2/rst_sr_in[2]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>sr_2/rst_sr_in[2]_AND_3_o</twComp></twPathDel><twLogDel>-3.842</twLogDel><twRouteDel>5.366</twRouteDel><twTotDel>1.524</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_2sr_temp_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_2sr_temp_2_LDC&quot;
        TS_clkDiv_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_2_LDC (SLICE_X48Y116.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="117"><twSlack>0.406</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_2_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_2/sr_temp_2_LDC</twComp><twBEL>sr_2/rst_sr_in[2]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>sr_2/rst_sr_in[2]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_2/sr_temp_2_LDC</twComp><twBEL>sr_2/sr_temp_2_LDC</twBEL></twPathDel><twLogDel>-1.822</twLogDel><twRouteDel>2.228</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[2]_AND_3_o</twDestClk></twDetPath></twRacePath><twRacePath anchorID="118"><twSlack>0.756</twSlack><twSrc BELType="FF">sr_in_2</twSrc><twDest BELType="LATCH">sr_2/sr_temp_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sr_in_2</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>sr_in&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_2/sr_temp_2_LDC</twComp><twBEL>sr_2/rst_sr_in[2]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>sr_2/rst_sr_in[2]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_2/sr_temp_2_LDC</twComp><twBEL>sr_2/sr_temp_2_LDC</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>0.756</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[2]_AND_3_o</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_2_LDC (SLICE_X48Y116.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="119"><twSlack>0.404</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_2_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>sr_2/sr_temp_2_LDC</twComp><twBEL>sr_2/rst_sr_in[2]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>sr_2/rst_sr_in[2]_AND_3_o</twComp></twPathDel><twLogDel>-1.835</twLogDel><twRouteDel>2.239</twRouteDel><twTotDel>0.404</twTotDel></twDetPath></twRacePath><twRacePath anchorID="120"><twSlack>0.758</twSlack><twSrc BELType="FF">sr_in_2</twSrc><twDest BELType="LATCH">sr_2/sr_temp_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sr_in_2</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>sr_in&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>sr_2/sr_temp_2_LDC</twComp><twBEL>sr_2/rst_sr_in[2]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>sr_2/rst_sr_in[2]_AND_3_o</twComp></twPathDel><twLogDel>0.227</twLogDel><twRouteDel>0.531</twRouteDel><twTotDel>0.758</twTotDel><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="121" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_TO_sr_2sr_temp_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_2sr_temp_3_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.143</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_3_LDC (SLICE_X50Y122.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathFromToDelay"><twSlack>37.857</twSlack><twSrc BELType="FF">sr_in_3</twSrc><twDest BELType="LATCH">sr_2/sr_temp_3_LDC</twDest><twTotPathDel>2.143</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sr_in_3</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y122.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>sr_in&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_2/sr_temp_2_C_2</twComp><twBEL>sr_2/rst_sr_in[3]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>sr_2/rst_sr_in[3]_AND_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y122.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_2/sr_temp_3_LDC</twComp><twBEL>sr_2/sr_temp_3_LDC</twBEL></twPathDel><twLogDel>0.703</twLogDel><twRouteDel>1.440</twRouteDel><twTotDel>2.143</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[3]_AND_1_o</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathFromToDelay"><twSlack>38.207</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_3_LDC</twDest><twTotPathDel>1.793</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_3_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">2.576</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>sr_2/sr_temp_2_C_2</twComp><twBEL>sr_2/rst_sr_in[3]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>sr_2/rst_sr_in[3]_AND_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y122.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sr_2/sr_temp_3_LDC</twComp><twBEL>sr_2/sr_temp_3_LDC</twBEL></twPathDel><twLogDel>-3.716</twLogDel><twRouteDel>5.509</twRouteDel><twTotDel>1.793</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[3]_AND_1_o</twDestClk></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_3_LDC (SLICE_X50Y122.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>37.981</twSlack><twSrc BELType="FF">sr_in_3</twSrc><twDest BELType="LATCH">sr_2/sr_temp_3_LDC</twDest><twTotPathDel>2.019</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sr_in_3</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y122.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>sr_in&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y122.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>sr_2/sr_temp_2_C_2</twComp><twBEL>sr_2/rst_sr_in[3]_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y122.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>sr_2/rst_sr_in[3]_AND_1_o</twComp></twPathDel><twLogDel>0.577</twLogDel><twRouteDel>1.442</twRouteDel><twTotDel>2.019</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>38.331</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_3_LDC</twDest><twTotPathDel>1.669</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_3_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.717</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-4.832</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">2.576</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y122.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>sr_2/sr_temp_2_C_2</twComp><twBEL>sr_2/rst_sr_in[3]_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y122.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>sr_2/rst_sr_in[3]_AND_1_o</twComp></twPathDel><twLogDel>-3.842</twLogDel><twRouteDel>5.511</twRouteDel><twTotDel>1.669</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_sr_2sr_temp_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_2sr_temp_3_LDC&quot;
        TS_clkDiv_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_3_LDC (SLICE_X50Y122.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="130"><twSlack>0.468</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_3_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_2/sr_temp_2_C_2</twComp><twBEL>sr_2/rst_sr_in[3]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>sr_2/rst_sr_in[3]_AND_2_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y122.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_2/sr_temp_3_LDC</twComp><twBEL>sr_2/sr_temp_3_LDC</twBEL></twPathDel><twLogDel>-1.822</twLogDel><twRouteDel>2.290</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[3]_AND_1_o</twDestClk></twDetPath></twRacePath><twRacePath anchorID="131"><twSlack>0.767</twSlack><twSrc BELType="FF">sr_in_3</twSrc><twDest BELType="LATCH">sr_2/sr_temp_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sr_in_3</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y122.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>sr_in&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>sr_2/sr_temp_2_C_2</twComp><twBEL>sr_2/rst_sr_in[3]_AND_2_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>sr_2/rst_sr_in[3]_AND_2_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y122.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>sr_2/sr_temp_3_LDC</twComp><twBEL>sr_2/sr_temp_3_LDC</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.564</twRouteDel><twTotDel>0.767</twTotDel><twDestClk twEdge ="twFalling">sr_2/rst_sr_in[3]_AND_1_o</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point sr_2/sr_temp_3_LDC (SLICE_X50Y122.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="132"><twSlack>0.466</twSlack><twSrc BELType="PAD">clk_in</twSrc><twDest BELType="LATCH">sr_2/sr_temp_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk_in</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_3_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>U23.PAD</twSrcSite><twPathDel><twSite>U23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>clk_in</twComp><twBEL>clk_in</twBEL><twBEL>clkDiv/clkin1_buf</twBEL></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clkDiv/clkin1</twComp></twPathDel><twPathDel><twSite>MMCM_ADV_X0Y4.CLKOUT1</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.259</twDelInfo><twComp>clkDiv/mmcm_adv_inst</twComp><twBEL>clkDiv/mmcm_adv_inst</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>clkDiv/clkout1</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>clkDiv/clkout2_buf</twComp><twBEL>clkDiv/clkout2_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>66</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>clk_4</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y122.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.076</twDelInfo><twComp>sr_2/sr_temp_2_C_2</twComp><twBEL>sr_2/rst_sr_in[3]_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y122.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>sr_2/rst_sr_in[3]_AND_1_o</twComp></twPathDel><twLogDel>-1.834</twLogDel><twRouteDel>2.300</twRouteDel><twTotDel>0.466</twTotDel></twDetPath></twRacePath><twRacePath anchorID="133"><twSlack>0.770</twSlack><twSrc BELType="FF">sr_in_3</twSrc><twDest BELType="LATCH">sr_2/sr_temp_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sr_in_3</twSrc><twDest BELType='LATCH'>sr_2/sr_temp_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4</twSrcClk><twPathDel><twSite>SLICE_X48Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>sr_in&lt;3&gt;</twComp><twBEL>sr_in_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y122.D5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>sr_in&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y122.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.081</twDelInfo><twComp>sr_2/sr_temp_2_C_2</twComp><twBEL>sr_2/rst_sr_in[3]_AND_1_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y122.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>sr_2/rst_sr_in[3]_AND_1_o</twComp></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.574</twRouteDel><twTotDel>0.770</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="134"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="6.846" errors="0" errorRollup="0" items="0" itemsRollup="2811"/><twConstRollup name="TS_clkDiv_clkout1" fullName="TS_clkDiv_clkout1 = PERIOD TIMEGRP &quot;clkDiv_clkout1&quot; TS_clk / 0.25 HIGH 12.5%;" type="child" depth="1" requirement="40.000" prefType="period" actual="27.384" actualRollup="2.245" errors="0" errorRollup="0" items="842" itemsRollup="16"/><twConstRollup name="TS_TO_sr_2sr_temp_0_LDC" fullName="TS_TO_sr_2sr_temp_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_2sr_temp_0_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="40.000" prefType="maxdelay" actual="2.191" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_sr_2sr_temp_1_LDC" fullName="TS_TO_sr_2sr_temp_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_2sr_temp_1_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="40.000" prefType="maxdelay" actual="2.245" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_sr_2sr_temp_2_LDC" fullName="TS_TO_sr_2sr_temp_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_2sr_temp_2_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="40.000" prefType="maxdelay" actual="2.143" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_sr_2sr_temp_3_LDC" fullName="TS_TO_sr_2sr_temp_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_sr_2sr_temp_3_LDC&quot;         TS_clkDiv_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="40.000" prefType="maxdelay" actual="2.143" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_clkDiv_clkout0" fullName="TS_clkDiv_clkout0 = PERIOD TIMEGRP &quot;clkDiv_clkout0&quot; TS_clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="5.726" actualRollup="N/A" errors="0" errorRollup="0" items="1949" itemsRollup="0"/><twConstRollup name="TS_clkDiv_clkout2" fullName="TS_clkDiv_clkout2 = PERIOD TIMEGRP &quot;clkDiv_clkout2&quot; TS_clk / 0.25 PHASE 20 ns         HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="9.988" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="135">0</twUnmetConstCnt><twDataSheet anchorID="136" twNameLen="15"><twClk2SUList anchorID="137" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>6.846</twRiseRise><twRiseFall>2.245</twRiseFall><twFallFall>0.696</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="138"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>2811</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2690</twConnCnt></twConstCov><twStats anchorID="139"><twMinPer>27.384</twMinPer><twFootnote number="1" /><twMaxFreq>36.518</twMaxFreq><twMaxFromToDel>2.245</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Jan 12 14:12:30 2016 </twTimestamp></twFoot><twClientInfo anchorID="140"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 538 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
