### 1. What values ?
* 0: represents a logic zero, or a false condition
* 1: represents a logic one, or a true condition
* x: represents an unknown logic value (can be zero or one)
* z: represents a high-impedance state

### 2. Nets and variables ?
*  Nets 
```verilog
wire a;
``` 
* Variables
```verilog
reg[7:0] d1;
```
    
### 3. Other data-types declaration
* integer  
```verilog
integer count;
```  
* time
```verilog
time     end_time;
realtime rtime;
```
* real
```verilog
real float;
```
* string
```verilog
reg [8*11:1] str = "Hello World";
```