// Seed: 975713180
macromodule module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    input wor id_5,
    output tri0 id_6,
    output uwire id_7,
    output wor id_8,
    input supply1 id_9,
    input wire id_10,
    input uwire id_11,
    output uwire id_12,
    input tri id_13
);
  wire id_15;
endmodule
module module_1 (
    input  wire  id_0,
    output wand  id_1,
    output logic id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    output wire  id_5,
    output tri   id_6,
    input  tri   id_7,
    output tri   id_8,
    input  wire  id_9
);
  uwire id_11;
  wor   id_12 = 1;
  module_0(
      id_11, id_11, id_8, id_0, id_0, id_7, id_5, id_8, id_1, id_0, id_0, id_11, id_5, id_7
  );
  initial
    if (1)
      if (1) @id_13 #1 id_11 = id_9;
      else id_2 <= 1'd0;
endmodule
