// Seed: 782803053
module module_0 (
    output wand id_0
    , id_3,
    output wor  id_1
);
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    input tri id_6,
    output wire id_7,
    input wire id_8,
    input uwire id_9,
    input supply0 id_10,
    output wand id_11,
    input tri0 id_12,
    input wor id_13,
    output wire id_14
    , id_27,
    input supply0 id_15,
    input tri1 id_16,
    output tri id_17,
    input tri0 id_18,
    input uwire id_19,
    output tri1 id_20,
    input tri1 id_21,
    output supply1 id_22,
    output wor id_23,
    input uwire id_24,
    input tri1 id_25
);
  integer id_28 = 1;
  id_29 :
  assert property (@(1'd0) 1)
  else id_1 <= 1;
  module_0(
      id_0, id_17
  );
endmodule
