Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "microblaze_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\EE4214\controller_version_6\pcores\" "C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc3s1600efg320-4
Output File Name                   : "../implementation/microblaze_0_wrapper.ngc"

---- Source Options
Top Module Name                    : microblaze_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/microblaze_0_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze_types_pkg.vhd" in Library microblaze_v8_10_a.
Package <MicroBlaze_Types> compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze_types_pkg_body.vhd" in Library microblaze_v8_10_a.
Package body <MicroBlaze_Types> compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze_isa_be_pkg.vhd" in Library microblaze_v8_10_a.
Package <MicroBlaze_ISA> compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/carry_and.vhd" in Library microblaze_v8_10_a.
Entity <carry_and> compiled.
Entity <carry_and> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/dsp_module.vhd" in Library microblaze_v8_10_a.
Entity <dsp_module> compiled.
Entity <dsp_module> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/find_first_bit.vhd" in Library microblaze_v8_10_a.
Entity <find_first_bit> compiled.
Entity <find_first_bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/mmu_types_pkg.vhd" in Library microblaze_v8_10_a.
Package <MMU_Types> compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/carry_compare_mask.vhd" in Library microblaze_v8_10_a.
Entity <carry_compare_mask> compiled.
Entity <carry_compare_mask> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/carry_compare.vhd" in Library microblaze_v8_10_a.
Entity <carry_compare> compiled.
Entity <carry_compare> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/mmu_utlb_ram.vhd" in Library microblaze_v8_10_a.
Entity <MMU_UTLB_RAM> compiled.
Entity <MMU_UTLB_RAM> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/parity.vhd" in Library microblaze_v8_10_a.
Entity <Parity_Recursive_LUT6> compiled.
Entity <Parity_Recursive_LUT6> (Architecture <IMP>) compiled.
Entity <Parity> compiled.
Entity <Parity> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/carry_compare_const.vhd" in Library microblaze_v8_10_a.
Entity <carry_compare_const> compiled.
Entity <carry_compare_const> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/fpu_addsub.vhd" in Library microblaze_v8_10_a.
Entity <FPU_ADDSUB> compiled.
Entity <FPU_ADDSUB> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/fpu_mul.vhd" in Library microblaze_v8_10_a.
Entity <FPU_MUL> compiled.
Entity <FPU_MUL> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/fpu_div.vhd" in Library microblaze_v8_10_a.
Entity <FPU_DIV> compiled.
Entity <FPU_DIV> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/fpu_sqrt.vhd" in Library microblaze_v8_10_a.
Entity <fpu_sqrt> compiled.
Entity <fpu_sqrt> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/fpu_conv.vhd" in Library microblaze_v8_10_a.
Entity <fpu_conv> compiled.
Entity <fpu_conv> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/mux_bus.vhd" in Library microblaze_v8_10_a.
Entity <mux_bus> compiled.
Entity <mux_bus> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/wb_mux_bit_gti.vhd" in Library microblaze_v8_10_a.
Entity <WB_Mux_Bit> compiled.
Entity <WB_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/count_leading_zero.vhd" in Library microblaze_v8_10_a.
Entity <count_leading_zeros> compiled.
Entity <count_leading_zeros> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/carry_equal.vhd" in Library microblaze_v8_10_a.
Entity <carry_equal> compiled.
Entity <carry_equal> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/alu_bit.vhd" in Library microblaze_v8_10_a.
Entity <ALU_Bit> compiled.
Entity <ALU_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/ram_module.vhd" in Library microblaze_v8_10_a.
Entity <RAM_Module> compiled.
Entity <RAM_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/comparator.vhd" in Library microblaze_v8_10_a.
Entity <comparator> compiled.
Entity <comparator> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/carry_or.vhd" in Library microblaze_v8_10_a.
Entity <carry_or> compiled.
Entity <carry_or> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/cache_valid_bit_detect.vhd" in Library microblaze_v8_10_a.
Entity <cache_valid_bit_detect> compiled.
Entity <cache_valid_bit_detect> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/pc_bit.vhd" in Library microblaze_v8_10_a.
Entity <PC_Bit> compiled.
Entity <PC_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/msr_reg_bit.vhd" in Library microblaze_v8_10_a.
Entity <MSR_Reg_Bit> compiled.
Entity <MSR_Reg_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/result_mux_bit.vhd" in Library microblaze_v8_10_a.
Entity <Result_Mux_Bit> compiled.
Entity <Result_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/shift_logic_bit.vhd" in Library microblaze_v8_10_a.
Entity <Shift_Logic_Bit> compiled.
Entity <Shift_Logic_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/operand_select_bit.vhd" in Library microblaze_v8_10_a.
Entity <Operand_Select_Bit> compiled.
Entity <Operand_Select_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/register_file_bit.vhd" in Library microblaze_v8_10_a.
Entity <Register_File_Bit> compiled.
Entity <Register_File_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/mmu_utlb.vhd" in Library microblaze_v8_10_a.
Entity <MMU_UTLB> compiled.
Entity <MMU_UTLB> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/mmu_tlb.vhd" in Library microblaze_v8_10_a.
Entity <MMU_TLB> compiled.
Entity <MMU_TLB> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/cache_interface.vhd" in Library microblaze_v8_10_a.
Entity <Cache_Interface> compiled.
Entity <Cache_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/register_file_gti.vhd" in Library microblaze_v8_10_a.
Entity <Register_File_gti> compiled.
Entity <Register_File_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/operand_select_gti.vhd" in Library microblaze_v8_10_a.
Entity <Operand_Select_gti> compiled.
Entity <Operand_Select_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/alu.vhd" in Library microblaze_v8_10_a.
Entity <ALU> compiled.
Entity <ALU> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/shift_logic_gti.vhd" in Library microblaze_v8_10_a.
Entity <Shift_Logic_Module_gti> compiled.
Entity <Shift_Logic_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/mul_unit.vhd" in Library microblaze_v8_10_a.
Entity <mul_unit> compiled.
Entity <mul_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/barrel_shifter_gti.vhd" in Library microblaze_v8_10_a.
Entity <Barrel_Shifter_gti> compiled.
Entity <Barrel_Shifter_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/wb_mux_gti.vhd" in Library microblaze_v8_10_a.
Entity <WB_Mux> compiled.
Entity <WB_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/zero_detect_gti.vhd" in Library microblaze_v8_10_a.
Entity <Zero_Detect_gti> compiled.
Entity <Zero_Detect_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/byte_doublet_handle_gti.vhd" in Library microblaze_v8_10_a.
Entity <Byte_Doublet_Handle_gti> compiled.
Entity <Byte_Doublet_Handle_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/data_flow_logic_gti.vhd" in Library microblaze_v8_10_a.
Entity <Data_Flow_Logic> compiled.
Entity <Data_Flow_Logic> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/msr_reg_gti.vhd" in Library microblaze_v8_10_a.
Entity <msr_reg_gti> compiled.
Entity <msr_reg_gti> (Architecture <msr_reg>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/exception_registers_gti.vhd" in Library microblaze_v8_10_a.
Entity <exception_registers_gti> compiled.
Entity <exception_registers_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/div_unit_gti.vhd" in Library microblaze_v8_10_a.
Entity <Div_unit_gti> compiled.
Entity <Div_unit_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/fpu.vhd" in Library microblaze_v8_10_a.
Entity <Fpu> compiled.
Entity <Fpu> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/pvr.vhd" in Library microblaze_v8_10_a.
Entity <PVR> compiled.
Entity <PVR> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/stack_protection.vhd" in Library microblaze_v8_10_a.
Entity <stack_protection> compiled.
Entity <stack_protection> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/pc_module_gti.vhd" in Library microblaze_v8_10_a.
Entity <PC_Module_gti> compiled.
Entity <PC_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/prefetch_buffer_gti.vhd" in Library microblaze_v8_10_a.
Entity <PreFetch_Buffer_gti> compiled.
Entity <PreFetch_Buffer_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/jump_logic_gti.vhd" in Library microblaze_v8_10_a.
Entity <jump_logic> compiled.
Entity <jump_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/cachehit_detect.vhd" in Library microblaze_v8_10_a.
Entity <cachehit_detect> compiled.
Entity <cachehit_detect> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/victim_cache.vhd" in Library microblaze_v8_10_a.
Entity <LRU_Module> compiled.
Entity <LRU_Module> (Architecture <LRU_Module>) compiled.
Entity <victim_cache> compiled.
Entity <victim_cache> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/stream_cache.vhd" in Library microblaze_v8_10_a.
Entity <stream_cache> compiled.
Entity <stream_cache> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/address_hit.vhd" in Library microblaze_v8_10_a.
Entity <address_hit> compiled.
Entity <address_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/address_data_hit.vhd" in Library microblaze_v8_10_a.
Entity <address_data_hit> compiled.
Entity <address_data_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/data_read_steering.vhd" in Library microblaze_v8_10_a.
Entity <Data_Read_Steering> compiled.
Entity <Data_Read_Steering> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/mux4_8.vhd" in Library microblaze_v8_10_a.
Entity <mux4_8> compiled.
Entity <mux4_8> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/register_file.vhd" in Library microblaze_v8_10_a.
Entity <Register_File> compiled.
Entity <Register_File> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/operand_select.vhd" in Library microblaze_v8_10_a.
Entity <Operand_Select> compiled.
Entity <Operand_Select> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/shift_logic.vhd" in Library microblaze_v8_10_a.
Entity <Shift_Logic_Module> compiled.
Entity <Shift_Logic_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/barrel_shifter.vhd" in Library microblaze_v8_10_a.
Entity <barrel_shift> compiled.
Entity <barrel_shift> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/div_unit.vhd" in Library microblaze_v8_10_a.
Entity <Div_unit> compiled.
Entity <Div_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/result_mux.vhd" in Library microblaze_v8_10_a.
Entity <Result_Mux> compiled.
Entity <Result_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/zero_detect.vhd" in Library microblaze_v8_10_a.
Entity <Zero_Detect> compiled.
Entity <Zero_Detect> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/msr_reg.vhd" in Library microblaze_v8_10_a.
Entity <MSR_Reg> compiled.
Entity <MSR_Reg> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/pc_module.vhd" in Library microblaze_v8_10_a.
Entity <PC_Module> compiled.
Entity <PC_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/prefetch_buffer.vhd" in Library microblaze_v8_10_a.
Entity <PreFetch_Buffer> compiled.
Entity <PreFetch_Buffer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/fsl_module.vhd" in Library microblaze_v8_10_a.
Entity <FSL_Module> compiled.
Entity <FSL_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/streaming_axi.vhd" in Library microblaze_v8_10_a.
Entity <Streaming_AXI> compiled.
Entity <Streaming_AXI> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/interrupt_mode_converter.vhd" in Library microblaze_v8_10_a.
Entity <interrupt_mode_converter> compiled.
Entity <interrupt_mode_converter> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/decode.vhd" in Library microblaze_v8_10_a.
Entity <Decode> compiled.
Entity <Decode> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/data_flow.vhd" in Library microblaze_v8_10_a.
Entity <Data_Flow> compiled.
Entity <Data_Flow> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/byte_doublet_handle.vhd" in Library microblaze_v8_10_a.
Entity <Byte_Doublet_Handle> compiled.
Entity <Byte_Doublet_Handle> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/dplb_interface.vhd" in Library microblaze_v8_10_a.
Entity <DPLB_Interface> compiled.
Entity <DPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/daxi_interface.vhd" in Library microblaze_v8_10_a.
Entity <DAXI_interface> compiled.
Entity <DAXI_interface> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/iplb_interface.vhd" in Library microblaze_v8_10_a.
Entity <IPLB_Interface> compiled.
Entity <IPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/iaxi_interface.vhd" in Library microblaze_v8_10_a.
Entity <IAXI_Interface> compiled.
Entity <IAXI_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/debug.vhd" in Library microblaze_v8_10_a.
Entity <Debug> compiled.
Entity <Debug> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/icache.vhd" in Library microblaze_v8_10_a.
Entity <Icache> compiled.
Entity <Icache> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/dcache_wb.vhd" in Library microblaze_v8_10_a.
Entity <DCache_wb> compiled.
Entity <DCache_wb> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/dcache.vhd" in Library microblaze_v8_10_a.
Entity <DCache> compiled.
Entity <DCache> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/exception_registers.vhd" in Library microblaze_v8_10_a.
Entity <exception_registers> compiled.
Entity <exception_registers> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" in Library microblaze_v8_10_a.
Entity <instr_mux> compiled.
Entity <instr_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/decode_gti.vhd" in Library microblaze_v8_10_a.
Entity <Decode_gti> compiled.
Entity <Decode_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/data_flow_gti.vhd" in Library microblaze_v8_10_a.
Entity <Data_Flow_gti> compiled.
Entity <Data_Flow_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/read_data_mux_gti.vhd" in Library microblaze_v8_10_a.
Entity <read_data_mux> compiled.
Entity <read_data_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/dcache_gti.vhd" in Library microblaze_v8_10_a.
Entity <DCache_gti> compiled.
Entity <DCache_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/mmu.vhd" in Library microblaze_v8_10_a.
Entity <MMU> compiled.
Entity <MMU> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/mux4.vhd" in Library microblaze_v8_10_a.
Entity <mux4> compiled.
Entity <mux4> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/gen_srlfifo.vhd" in Library microblaze_v8_10_a.
Entity <srl_fifo> compiled.
Entity <srl_fifo> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" in Library microblaze_v8_10_a.
Entity <MicroBlaze> compiled.
WARNING:HDLParsers:3293 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" Line 1082. Constant 'C_CORE_GENERATION_INFO' C_CORE_GENERATION_INFO is not locally static.
Entity <MicroBlaze> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EE4214/controller_version_6/hdl/microblaze_0_wrapper.vhd" in Library work.
Entity <microblaze_0_wrapper> compiled.
Entity <microblaze_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <microblaze_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <microblaze> in library <microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 1
	C_ASYNC_INTERRUPT = 1
	C_BRANCH_TARGET_CACHE_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 64
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_AXI = 0
	C_D_LMB = 1
	C_D_PLB = 1
	C_ECC_USE_CE_EXCEPTION = 0
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 0
	C_FAMILY = "spartan3e"
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FREQ = 50000000
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 1
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_0"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 64
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_AXI = 0
	C_I_LMB = 1
	C_I_PLB = 1
	C_M0_AXIS_DATA_WIDTH = 32
	C_M10_AXIS_DATA_WIDTH = 32
	C_M11_AXIS_DATA_WIDTH = 32
	C_M12_AXIS_DATA_WIDTH = 32
	C_M13_AXIS_DATA_WIDTH = 32
	C_M14_AXIS_DATA_WIDTH = 32
	C_M15_AXIS_DATA_WIDTH = 32
	C_M1_AXIS_DATA_WIDTH = 32
	C_M2_AXIS_DATA_WIDTH = 32
	C_M3_AXIS_DATA_WIDTH = 32
	C_M4_AXIS_DATA_WIDTH = 32
	C_M5_AXIS_DATA_WIDTH = 32
	C_M6_AXIS_DATA_WIDTH = 32
	C_M7_AXIS_DATA_WIDTH = 32
	C_M8_AXIS_DATA_WIDTH = 32
	C_M9_AXIS_DATA_WIDTH = 32
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_M_AXI_DC_ADDR_WIDTH = 32
	C_M_AXI_DC_ARUSER_WIDTH = 5
	C_M_AXI_DC_AWUSER_WIDTH = 5
	C_M_AXI_DC_BUSER_WIDTH = 1
	C_M_AXI_DC_DATA_WIDTH = 32
	C_M_AXI_DC_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DC_RUSER_WIDTH = 1
	C_M_AXI_DC_THREAD_ID_WIDTH = 1
	C_M_AXI_DC_USER_VALUE = 31
	C_M_AXI_DC_WUSER_WIDTH = 1
	C_M_AXI_DP_ADDR_WIDTH = 32
	C_M_AXI_DP_DATA_WIDTH = 32
	C_M_AXI_DP_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DP_THREAD_ID_WIDTH = 1
	C_M_AXI_D_BUS_EXCEPTION = 0
	C_M_AXI_IC_ADDR_WIDTH = 32
	C_M_AXI_IC_ARUSER_WIDTH = 5
	C_M_AXI_IC_AWUSER_WIDTH = 5
	C_M_AXI_IC_BUSER_WIDTH = 1
	C_M_AXI_IC_DATA_WIDTH = 32
	C_M_AXI_IC_RUSER_WIDTH = 1
	C_M_AXI_IC_THREAD_ID_WIDTH = 1
	C_M_AXI_IC_USER_VALUE = 31
	C_M_AXI_IC_WUSER_WIDTH = 1
	C_M_AXI_IP_ADDR_WIDTH = 32
	C_M_AXI_IP_DATA_WIDTH = 32
	C_M_AXI_IP_THREAD_ID_WIDTH = 1
	C_M_AXI_I_BUS_EXCEPTION = 0
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_OPTIMIZATION = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_S0_AXIS_DATA_WIDTH = 32
	C_S10_AXIS_DATA_WIDTH = 32
	C_S11_AXIS_DATA_WIDTH = 32
	C_S12_AXIS_DATA_WIDTH = 32
	C_S13_AXIS_DATA_WIDTH = 32
	C_S14_AXIS_DATA_WIDTH = 32
	C_S15_AXIS_DATA_WIDTH = 32
	C_S1_AXIS_DATA_WIDTH = 32
	C_S2_AXIS_DATA_WIDTH = 32
	C_S3_AXIS_DATA_WIDTH = 32
	C_S4_AXIS_DATA_WIDTH = 32
	C_S5_AXIS_DATA_WIDTH = 32
	C_S6_AXIS_DATA_WIDTH = 32
	C_S7_AXIS_DATA_WIDTH = 32
	C_S8_AXIS_DATA_WIDTH = 32
	C_S9_AXIS_DATA_WIDTH = 32
	C_SCO = 0
	C_STREAM_INTERCONNECT = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_BRANCH_TARGET_CACHE = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 1
	C_USE_EXT_NM_BRK = 1
	C_USE_FPU = 1
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = 1
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1
	C_USE_STACK_PROTECTION = 0

Analyzing hierarchy for entity <interrupt_mode_converter> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false

Analyzing hierarchy for entity <Decode> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_DBUS_EXCEPTION = 0
	C_DCACHE_USE_WRITEBACK = 0
	C_DEBUG_ENABLED = 1
	C_DETECT_DIV_OVERFLOW = 1
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = 0
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_PVR = 0
	C_TARGET = "spartan3e"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = true
	C_USE_EXT_NM_BRK = true
	C_USE_FPU = 1
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = true
	C_USE_LWX_SWX_EXCLUSIVE = false
	C_USE_LWX_SWX_INSTR = true
	C_USE_MSR_INSTR = 1
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = true
	C_USE_PCMP_INSTR = true
	C_USE_STACK_PROTECTION = 0

Analyzing hierarchy for entity <Data_Flow> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_BTC_SIZE = 0
	C_BUFFER_SIZE = 16
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DBUS_EXCEPTION = 0
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 1
	C_DETECT_DIV_OVERFLOW = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_D_AXI = 0
	C_D_LMB = 1
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 0
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 1
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_ADDR = "00000010"
	C_INTERRUPT_IS_EDGE = 0
	C_I_AXI = 0
	C_I_LMB = 1
	C_I_PLB = 1
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00010100"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PC_START_ADDR = "00000000"
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_STREAM_INTERCONNECT = 0
	C_TARGET = "spartan3e"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_BTC = false
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXCEPTIONS = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 1
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
	C_USE_STACK_PROTECTION = 0

Analyzing hierarchy for entity <Byte_Doublet_Handle> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_ENDIANNESS = 0
	C_REVERSE_INSTR = 1
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <DPLB_Interface> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DELAYED_DATA_STROBE = false
	C_DPLB_WIDTH = 64
	C_OUTPUT_DFFS = true

Analyzing hierarchy for entity <IPLB_Interface> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_IPLB_DWIDTH = 64

Analyzing hierarchy for entity <Debug> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_AREA_OPTIMIZED = 1
	C_DATA_SIZE = 32
	C_DBUS_EXCEPTION = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_ENDIANNESS = 0
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_MB_VERSION = "00010100"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_STREAM_INTERCONNECT = 0
	C_TARGET = "spartan3e"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 1
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1
	C_USE_STACK_PROTECTION = 0

Analyzing hierarchy for entity <instr_mux> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_DEBUG_ENABLED = true
	C_TARGET = "spartan3e"
	C_USE_ICACHE = false
	C_USE_I_EXT = true
	C_USE_I_LMB = true

Analyzing hierarchy for entity <PreFetch_Buffer> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_FSL_ATOMIC = 0
	C_IEXT_BUS_EXCEPTION = 0
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <Register_File> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <Operand_Select> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FSL_EXCEPTION = false
	C_INTERRUPT_ADDR = "00000010"
	C_PVR = 0
	C_TARGET = "spartan3e"
	C_USE_EXCEPTIONS = false
	C_USE_FPU_bool = true
	C_USE_STACK_PROTECTION = false

Analyzing hierarchy for entity <ALU> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <Shift_Logic_Module> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "spartan3e"
	C_USE_PCMP_INSTR = true

Analyzing hierarchy for entity <barrel_shift> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <FPU> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_FPU_EXCEPTION = 0
	C_TARGET = "spartan3e"
	C_USE_FPU = 1

Analyzing hierarchy for entity <mul_unit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_TARGET = "spartan3e"
	C_USE_HW_MUL = true
	C_USE_MUL64 = false

Analyzing hierarchy for entity <Result_Mux> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <Zero_Detect> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <MSR_Reg> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_FSL_LINKS = 0
	C_PVR = 0
	C_RESET_MSR = "000000000000000"
	C_TARGET = "spartan3e"
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_EXCEPTIONS = false
	C_USE_ICACHE = false
	C_USE_MSR_INSTR = 1

Analyzing hierarchy for entity <PC_Module> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_PC_START_ADDR = "00000000"
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <PVR> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = true
	C_BTC_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DBUS_EXCEPTION = 0
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_D_AXI = 0
	C_D_LMB = 1
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 0
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 1
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_I_AXI = 0
	C_I_LMB = 1
	C_I_PLB = 1
	C_MB_VERSION = "00010100"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_STREAM_INTERCONNECT = 0
	C_TARGET = "spartan3e"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = true
	C_USE_BTC = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 1
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
	C_USE_STACK_PROTECTION = 0

Analyzing hierarchy for entity <address_hit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_FIRST = true
	C_TARGET = "spartan3e"
	No_Bits = 32

Analyzing hierarchy for entity <Register_File_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = true
	C_ONLY_PC = false
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '1'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '1'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <Operand_Select_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <Shift_Logic_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <count_leading_zeros> in library <Microblaze_v8_10_a> (architecture <IMP>).

Analyzing hierarchy for entity <carry_equal> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_TARGET = "spartan3e"
	Size = 8

Analyzing hierarchy for entity <carry_compare_const> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	B_Vec = "00000000000000000000000"
	C_TARGET = "spartan3e"
	Size = 23

Analyzing hierarchy for entity <carry_compare> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_TARGET = "spartan3e"
	Size = 8

Analyzing hierarchy for entity <carry_compare> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_TARGET = "spartan3e"
	Size = 23

Analyzing hierarchy for entity <FPU_ADDSUB> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <FPU_MUL> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <FPU_DIV> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <Result_Mux_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <MSR_Reg_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <PC_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_RESET_VALUE = '0'
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <PC_Bit> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_RESET_VALUE = '1'
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <carry_and> in library <Microblaze_v8_10_a> (architecture <IMP>) with generics.
	C_TARGET = "spartan3e"

Analyzing hierarchy for entity <find_first_bit> in library <Microblaze_v8_10_a> (architecture <IMP>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <microblaze_0_wrapper> in library <work> (Architecture <STRUCTURE>).
Entity <microblaze_0_wrapper> analyzed. Unit <microblaze_0_wrapper> generated.

Analyzing generic Entity <microblaze> in library <microblaze_v8_10_a> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 1
	C_ASYNC_INTERRUPT = 1
	C_BRANCH_TARGET_CACHE_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 64
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_AXI = 0
	C_D_LMB = 1
	C_D_PLB = 1
	C_ECC_USE_CE_EXCEPTION = 0
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 0
	C_FAMILY = "spartan3e"
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FREQ = 50000000
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 1
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_0"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 64
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_AXI = 0
	C_I_LMB = 1
	C_I_PLB = 1
	C_M0_AXIS_DATA_WIDTH = 32
	C_M10_AXIS_DATA_WIDTH = 32
	C_M11_AXIS_DATA_WIDTH = 32
	C_M12_AXIS_DATA_WIDTH = 32
	C_M13_AXIS_DATA_WIDTH = 32
	C_M14_AXIS_DATA_WIDTH = 32
	C_M15_AXIS_DATA_WIDTH = 32
	C_M1_AXIS_DATA_WIDTH = 32
	C_M2_AXIS_DATA_WIDTH = 32
	C_M3_AXIS_DATA_WIDTH = 32
	C_M4_AXIS_DATA_WIDTH = 32
	C_M5_AXIS_DATA_WIDTH = 32
	C_M6_AXIS_DATA_WIDTH = 32
	C_M7_AXIS_DATA_WIDTH = 32
	C_M8_AXIS_DATA_WIDTH = 32
	C_M9_AXIS_DATA_WIDTH = 32
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_M_AXI_DC_ADDR_WIDTH = 32
	C_M_AXI_DC_ARUSER_WIDTH = 5
	C_M_AXI_DC_AWUSER_WIDTH = 5
	C_M_AXI_DC_BUSER_WIDTH = 1
	C_M_AXI_DC_DATA_WIDTH = 32
	C_M_AXI_DC_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DC_RUSER_WIDTH = 1
	C_M_AXI_DC_THREAD_ID_WIDTH = 1
	C_M_AXI_DC_USER_VALUE = 31
	C_M_AXI_DC_WUSER_WIDTH = 1
	C_M_AXI_DP_ADDR_WIDTH = 32
	C_M_AXI_DP_DATA_WIDTH = 32
	C_M_AXI_DP_EXCLUSIVE_ACCESS = 0
	C_M_AXI_DP_THREAD_ID_WIDTH = 1
	C_M_AXI_D_BUS_EXCEPTION = 0
	C_M_AXI_IC_ADDR_WIDTH = 32
	C_M_AXI_IC_ARUSER_WIDTH = 5
	C_M_AXI_IC_AWUSER_WIDTH = 5
	C_M_AXI_IC_BUSER_WIDTH = 1
	C_M_AXI_IC_DATA_WIDTH = 32
	C_M_AXI_IC_RUSER_WIDTH = 1
	C_M_AXI_IC_THREAD_ID_WIDTH = 1
	C_M_AXI_IC_USER_VALUE = 31
	C_M_AXI_IC_WUSER_WIDTH = 1
	C_M_AXI_IP_ADDR_WIDTH = 32
	C_M_AXI_IP_DATA_WIDTH = 32
	C_M_AXI_IP_THREAD_ID_WIDTH = 1
	C_M_AXI_I_BUS_EXCEPTION = 0
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_OPTIMIZATION = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_S0_AXIS_DATA_WIDTH = 32
	C_S10_AXIS_DATA_WIDTH = 32
	C_S11_AXIS_DATA_WIDTH = 32
	C_S12_AXIS_DATA_WIDTH = 32
	C_S13_AXIS_DATA_WIDTH = 32
	C_S14_AXIS_DATA_WIDTH = 32
	C_S15_AXIS_DATA_WIDTH = 32
	C_S1_AXIS_DATA_WIDTH = 32
	C_S2_AXIS_DATA_WIDTH = 32
	C_S3_AXIS_DATA_WIDTH = 32
	C_S4_AXIS_DATA_WIDTH = 32
	C_S5_AXIS_DATA_WIDTH = 32
	C_S6_AXIS_DATA_WIDTH = 32
	C_S7_AXIS_DATA_WIDTH = 32
	C_S8_AXIS_DATA_WIDTH = 32
	C_S9_AXIS_DATA_WIDTH = 32
	C_SCO = 0
	C_STREAM_INTERCONNECT = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_BRANCH_TARGET_CACHE = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 1
	C_USE_EXT_NM_BRK = 1
	C_USE_FPU = 1
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = 1
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1
	C_USE_STACK_PROTECTION = 0
    Set property "syn_keep = TRUE" for signal <alu_Op>.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 4709: Unconnected output port 'Branch_Instr' of component 'Decode'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 4951: Unconnected output port 'Op2' of component 'Data_Flow'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5203: Unconnected output port 'WB_DPLB_Data_Strobe' of component 'DPLB_Interface'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'EX_Dbg_PC_Hit' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Dbg_Freeze' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Dbg_State' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_stop_cpu_i' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_dbg_inhibit_ex_i' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_dbg_stop_instr_fetch_i' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_wb_gpr_wr_dbg' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_stopping_allowed' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_pc_brk_insert' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_single_Step_CPU' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_single_Step_CPU_1' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_single_Step_CPU_2' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_dbg_clean_stop_i' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_new_dbg_instr_shifting_CLK' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_start_dbg_exec' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_start_single_step' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_continue_from_brk' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_force_stop_cmd' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_point_hit' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_of_brki_hit' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_pc_brk' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_watchpoint_brk_hold' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_normal_stop_cmd' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_if_debug_ready_i' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_read_register_PC_1' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_read_register_MSR_1' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_capture_info' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_control_reg' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_status_Reg' of component 'Debug'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd" line 5790: Unconnected output port 'Debug_data_rd_reg' of component 'Debug'.
INFO:Xst:2679 - Register <Trace_EX_PipeRun> in unit <microblaze> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MEM_PipeRun> in unit <microblaze> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<0>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<1>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<2>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Trace_MSR_Reg<3>> in unit <microblaze> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <microblaze> analyzed. Unit <microblaze> generated.

Analyzing generic Entity <interrupt_mode_converter> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false
Entity <interrupt_mode_converter> analyzed. Unit <interrupt_mode_converter> generated.

Analyzing generic Entity <Decode> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_DBUS_EXCEPTION = 0
	C_DCACHE_USE_WRITEBACK = 0
	C_DEBUG_ENABLED = 1
	C_DETECT_DIV_OVERFLOW = 1
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = 0
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_PVR = 0
	C_TARGET = "spartan3e"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = true
	C_USE_EXT_NM_BRK = true
	C_USE_FPU = 1
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = true
	C_USE_LWX_SWX_EXCLUSIVE = false
	C_USE_LWX_SWX_INSTR = true
	C_USE_MSR_INSTR = 1
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = true
	C_USE_PCMP_INSTR = true
	C_USE_STACK_PROTECTION = 0
    Set user-defined property "INIT =  F800" for instance <write_Reg_I_LUT> in unit <Decode>.
    Set user-defined property "INIT =  0040" for instance <Using_FPGA.of_PipeRun_Select_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  0004" for instance <Using_FPGA.of_PipeRun_without_dready_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  2000" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_1> in unit <Decode>.
    Set user-defined property "INIT =  0200" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_2> in unit <Decode>.
    Set user-defined property "INIT =  04" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_3> in unit <Decode>.
    Set user-defined property "INIT =  15" for instance <Using_FPGA.OpSel1_SPR_Select_LUT_4> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward1_LUT1> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward1_LUT2> in unit <Decode>.
    Set user-defined property "INIT =  90" for instance <Using_FPGA.Res_Forward1_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  8000" for instance <Using_FPGA.Res_Forward1_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward2_LUT1> in unit <Decode>.
    Set user-defined property "INIT =  8421" for instance <Using_FPGA.Res_Forward2_LUT2> in unit <Decode>.
    Set user-defined property "INIT =  90" for instance <Using_FPGA.Res_Forward2_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  8000" for instance <Using_FPGA.Res_Forward2_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.ALU_OP0_FDE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.ALU_OP1_FDE> in unit <Decode>.
    Set user-defined property "INIT =  00F0" for instance <Using_FPGA.I_correct_Carry_Select> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.ALU_Carry_FDE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force1_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force2_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force_Val1_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Force_Val2_FDRSE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Use_Reg_Neg_S_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Use_Reg_Neg_DI_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Reg_Test_Equal_FDSE> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Reg_Test_Equal_N_FDRE> in unit <Decode>.
    Set user-defined property "INIT =  B4" for instance <Using_FPGA.force_jump1_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  B4" for instance <Using_FPGA.force_di1_LUT3> in unit <Decode>.
    Set user-defined property "INIT =  0200" for instance <Using_FPGA.force_jump2_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  AABA" for instance <Using_FPGA.force_di2_LUT4> in unit <Decode>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.Ext_NM_BRK_FDRSE> in unit <Decode>.
INFO:Xst:2679 - Register <Write_ICache_I> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Write_DCache_I> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Take_Exc_2nd_cycle> in unit <Decode> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Decode> analyzed. Unit <Decode> generated.

Analyzing generic Entity <PreFetch_Buffer> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_FSL_ATOMIC = 0
	C_IEXT_BUS_EXCEPTION = 0
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[0].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[1].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[2].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[3].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[4].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[5].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[6].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[7].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[8].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[9].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[10].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[11].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[12].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[13].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[14].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[15].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[16].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[17].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[18].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[19].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[20].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[21].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[22].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[23].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[24].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[25].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[26].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[27].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[28].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[29].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[30].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.PreFetch_Buffers[31].SRL16E_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Buffer_DFFs[1].FDS_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Buffer_DFFs[2].FDS_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  1" for instance <Using_FPGA.Buffer_DFFs[3].FDS_I> in unit <PreFetch_Buffer>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.of_valid_FDR_I> in unit <PreFetch_Buffer>.
Entity <PreFetch_Buffer> analyzed. Unit <PreFetch_Buffer> generated.

Analyzing generic Entity <Data_Flow> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_BTC_SIZE = 0
	C_BUFFER_SIZE = 16
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DBUS_EXCEPTION = 0
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 1
	C_DETECT_DIV_OVERFLOW = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_D_AXI = 0
	C_D_LMB = 1
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 0
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 1
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_ADDR = "00000010"
	C_INTERRUPT_IS_EDGE = 0
	C_I_AXI = 0
	C_I_LMB = 1
	C_I_PLB = 1
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00010100"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PC_START_ADDR = "00000000"
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_STREAM_INTERCONNECT = 0
	C_TARGET = "spartan3e"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_BTC = false
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXCEPTIONS = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 1
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
	C_USE_STACK_PROTECTION = 0
    Set property "syn_keep = TRUE" for signal <op2_i>.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/data_flow.vhd" line 1211: Unconnected output port 'MEM_FPU_Stall' of component 'FPU'.
WARNING:Xst:753 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/data_flow.vhd" line 1211: Unconnected output port 'WB_FPU_Excep' of component 'FPU'.
Entity <Data_Flow> analyzed. Unit <Data_Flow> generated.

Analyzing generic Entity <Register_File> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "spartan3e"
Entity <Register_File> analyzed. Unit <Register_File> generated.

Analyzing generic Entity <Register_File_Bit> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  0000" for instance <Using_LUT4.RAM16x1D_Reg1_Low> in unit <Register_File_Bit>.
    Set user-defined property "INIT =  0000" for instance <Using_LUT4.RAM16x1D_Reg1_High> in unit <Register_File_Bit>.
    Set user-defined property "INIT =  CA" for instance <Using_LUT4.Data_Write_Mux> in unit <Register_File_Bit>.
    Set user-defined property "INIT =  CA" for instance <Using_LUT4.Reg1_Mux> in unit <Register_File_Bit>.
    Set user-defined property "INIT =  0000" for instance <Using_LUT4.RAM16x1D_Reg2_Low> in unit <Register_File_Bit>.
    Set user-defined property "INIT =  0000" for instance <Using_LUT4.RAM16x1D_Reg2_High> in unit <Register_File_Bit>.
    Set user-defined property "INIT =  CA" for instance <Using_LUT4.Reg2_Mux> in unit <Register_File_Bit>.
Entity <Register_File_Bit> analyzed. Unit <Register_File_Bit> generated.

Analyzing generic Entity <Operand_Select> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR = "00000020"
	C_EXT_BRK_ADDR = "00000018"
	C_FSL_EXCEPTION = false
	C_INTERRUPT_ADDR = "00000010"
	C_PVR = 0
	C_TARGET = "spartan3e"
	C_USE_EXCEPTIONS = false
	C_USE_FPU_bool = true
	C_USE_STACK_PROTECTION = false
Entity <Operand_Select> analyzed. Unit <Operand_Select> generated.

Analyzing generic Entity <Operand_Select_Bit.1> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = true
	C_ONLY_PC = false
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  10" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.1>.
    Set user-defined property "INIT =  0" for instance <LSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.1>.
Entity <Operand_Select_Bit.1> analyzed. Unit <Operand_Select_Bit.1> generated.

Analyzing generic Entity <Operand_Select_Bit.2> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  10" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.2>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.2>.
Entity <Operand_Select_Bit.2> analyzed. Unit <Operand_Select_Bit.2> generated.

Analyzing generic Entity <Operand_Select_Bit.3> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  54" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.3>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.3>.
Entity <Operand_Select_Bit.3> analyzed. Unit <Operand_Select_Bit.3> generated.

Analyzing generic Entity <Operand_Select_Bit.4> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '1'
	C_INTERRUPT_ADDR_BIT = '1'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  FFCA" for instance <Intr_Addr_bit_is_1.Op2_Mux2_1> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  54" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.4>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.4>.
Entity <Operand_Select_Bit.4> analyzed. Unit <Operand_Select_Bit.4> generated.

Analyzing generic Entity <Operand_Select_Bit.5> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '1'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  BA" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.5>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.5>.
Entity <Operand_Select_Bit.5> analyzed. Unit <Operand_Select_Bit.5> generated.

Analyzing generic Entity <Operand_Select_Bit.6> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = true
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  8" for instance <Only_PC.Op1_Mux2_2> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  10" for instance <Lower_Part.Op2_Mux2_2> in unit <Operand_Select_Bit.6>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.6>.
Entity <Operand_Select_Bit.6> analyzed. Unit <Operand_Select_Bit.6> generated.

Analyzing generic Entity <Operand_Select_Bit.7> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = true
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  8" for instance <Only_PC.Op1_Mux2_2> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  00CA" for instance <Upper_Part.Exc_Addr_Bit_Is_0.Op2_Mux2_2> in unit <Operand_Select_Bit.7>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.7>.
Entity <Operand_Select_Bit.7> analyzed. Unit <Operand_Select_Bit.7> generated.

Analyzing generic Entity <Operand_Select_Bit.8> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DEBUG_ENABLED = 1
	C_EXCEPTION_ADDR_BIT = '0'
	C_EXT_BRK_ADDR_BIT = '0'
	C_INTERRUPT_ADDR_BIT = '0'
	C_LOWER_HALFWORD = false
	C_LSB_BIT = false
	C_ONLY_PC = false
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  CA" for instance <Op1_Mux2_1> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  CAC0" for instance <Both_PC_and_MSR.Op1_Mux2_2> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  0" for instance <Op1_DFF> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  0" for instance <Op1_Reg_DFF> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  00CA" for instance <Intr_Addr_bit_is_0.Op2_Mux2_1> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  00CA" for instance <Upper_Part.Exc_Addr_Bit_Is_0.Op2_Mux2_2> in unit <Operand_Select_Bit.8>.
    Set user-defined property "INIT =  0" for instance <MSB_DFF.Op2_DFF> in unit <Operand_Select_Bit.8>.
Entity <Operand_Select_Bit.8> analyzed. Unit <Operand_Select_Bit.8> generated.

Analyzing generic Entity <ALU> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 1
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  00" for instance <FPGA_Target.No_Carry_Decoding.alu_carry_select_LUT> in unit <ALU>.
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing generic Entity <ALU_Bit.1> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  A678" for instance <Using_FPGA_LUT4.Not_Last_Bit.I_ALU_LUT> in unit <ALU_Bit.1>.
Entity <ALU_Bit.1> analyzed. Unit <ALU_Bit.1> generated.

Analyzing generic Entity <ALU_Bit.2> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  A678" for instance <Using_FPGA_LUT4.Last_Bit.I_ALU_LUT_1> in unit <ALU_Bit.2>.
    Set user-defined property "INIT =  FA0A" for instance <Using_FPGA_LUT4.Last_Bit.I_ALU_LUT_2> in unit <ALU_Bit.2>.
Entity <ALU_Bit.2> analyzed. Unit <ALU_Bit.2> generated.

Analyzing generic Entity <Shift_Logic_Module> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "spartan3e"
	C_USE_PCMP_INSTR = true
    Set user-defined property "INIT =  0002" for instance <Use_PCMP_instr.Using_FPGA.pcmp_00_lut_0> in unit <Shift_Logic_Module>.
    Set user-defined property "INIT =  00FC" for instance <Use_PCMP_instr.Using_FPGA.pcmp_00_lut_1> in unit <Shift_Logic_Module>.
    Set user-defined property "INIT =  FF0C" for instance <Use_PCMP_instr.Using_FPGA.pcmp_00_lut_2> in unit <Shift_Logic_Module>.
    Set user-defined property "INIT =  8000" for instance <Use_PCMP_instr.Using_FPGA.pcmp_10_lut> in unit <Shift_Logic_Module>.
    Set user-defined property "INIT =  7FFF" for instance <Use_PCMP_instr.Using_FPGA.pcmp_11_lut> in unit <Shift_Logic_Module>.
    Set user-defined property "INIT =  E" for instance <Use_PCMP_instr.Using_FPGA.shift_logic_result_i_lut_0> in unit <Shift_Logic_Module>.
    Set user-defined property "INIT =  E" for instance <Use_PCMP_instr.Using_FPGA.shift_logic_result_i_lut_1> in unit <Shift_Logic_Module>.
    Set user-defined property "INIT =  F0EE" for instance <Use_PCMP_instr.Using_FPGA.shift_logic_result_i_lut_2> in unit <Shift_Logic_Module>.
Entity <Shift_Logic_Module> analyzed. Unit <Shift_Logic_Module> generated.

Analyzing generic Entity <Shift_Logic_Bit> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  468E" for instance <Logic_LUT> in unit <Shift_Logic_Bit>.
    Set user-defined property "INIT =  FCAA" for instance <Shift_LUT> in unit <Shift_Logic_Bit>.
Entity <Shift_Logic_Bit> analyzed. Unit <Shift_Logic_Bit> generated.

Analyzing Entity <count_leading_zeros> in library <Microblaze_v8_10_a> (Architecture <IMP>).
Entity <count_leading_zeros> analyzed. Unit <count_leading_zeros> generated.

Analyzing generic Entity <carry_equal> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_TARGET = "spartan3e"
	Size = 8
Entity <carry_equal> analyzed. Unit <carry_equal> generated.

Analyzing generic Entity <barrel_shift> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_DATA_SIZE = 32
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[0].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[0].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[1].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[1].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[2].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[2].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[3].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[3].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[4].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[4].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[5].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[5].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[6].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[6].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[7].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[7].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[8].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[8].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[9].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[9].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[10].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[10].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[11].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[11].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[12].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[12].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[13].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[13].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[14].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[14].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[15].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[15].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[16].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[16].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[17].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[17].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[18].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[18].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[19].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[19].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[20].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[20].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[21].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[21].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[22].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[22].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[23].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[23].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[24].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[24].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[25].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[25].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[26].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[26].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[27].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[27].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[28].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[28].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[29].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[29].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[30].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[30].Last_Mux_2_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[31].Last_Mux_1_LUT4> in unit <barrel_shift>.
    Set user-defined property "INIT =  00CA" for instance <Use_BS_LUT4.Using_FPGA.Last_Stage[31].Last_Mux_2_LUT4> in unit <barrel_shift>.
Entity <barrel_shift> analyzed. Unit <barrel_shift> generated.

Analyzing generic Entity <FPU> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_FPU_EXCEPTION = 0
	C_TARGET = "spartan3e"
	C_USE_FPU = 1
    Set user-defined property "INIT =  0" for instance <Use_FPU.Using_FPGA_3.first_mem_fpu_norm_delay_Inst> in unit <FPU>.
    Set user-defined property "INIT =  0" for instance <Use_FPU.Using_FPGA_3.Gen_Bits[1].mem_fpu_norm_delay_Inst> in unit <FPU>.
    Set user-defined property "INIT =  0" for instance <Use_FPU.Using_FPGA_3.Gen_Bits[2].mem_fpu_norm_delay_Inst> in unit <FPU>.
    Set user-defined property "INIT =  0" for instance <Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst> in unit <FPU>.
    Set property "rom_style = distributed" for unit <FPU_ADDSUB>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT> in unit <FPU>.
    Set user-defined property "INIT =  6AA6" for instance <Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT> in unit <FPU>.
INFO:Xst:2679 - Register <mem_sqrt_op_2> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_flt_op_2> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_int_op_2> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_sqrt_op_3> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_flt_op_3> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_int_op_3> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <FPU> analyzed. Unit <FPU> generated.

Analyzing generic Entity <carry_compare_const> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	B_Vec = "00000000000000000000000"
	C_TARGET = "spartan3e"
	Size = 23
Entity <carry_compare_const> analyzed. Unit <carry_compare_const> generated.

Analyzing generic Entity <carry_and> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_TARGET = "spartan3e"
Entity <carry_and> analyzed. Unit <carry_and> generated.

Analyzing generic Entity <carry_compare.1> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_TARGET = "spartan3e"
	Size = 8
Entity <carry_compare.1> analyzed. Unit <carry_compare.1> generated.

Analyzing generic Entity <carry_compare.2> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_TARGET = "spartan3e"
	Size = 23
Entity <carry_compare.2> analyzed. Unit <carry_compare.2> generated.

Analyzing generic Entity <FPU_ADDSUB> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_TARGET = "spartan3e"
INFO:Xst:2679 - Register <mem_MantA_3<32>> in unit <FPU_ADDSUB> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_MantA_3<33>> in unit <FPU_ADDSUB> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_MantA_3<34>> in unit <FPU_ADDSUB> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <FPU_ADDSUB> analyzed. Unit <FPU_ADDSUB> generated.

Analyzing Entity <find_first_bit> in library <Microblaze_v8_10_a> (Architecture <IMP>).
Entity <find_first_bit> analyzed. Unit <find_first_bit> generated.

Analyzing generic Entity <FPU_MUL> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_TARGET = "spartan3e"
WARNING:Xst:819 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/fpu_mul.vhd" line 862: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mem_prod_BC_3>
Entity <FPU_MUL> analyzed. Unit <FPU_MUL> generated.

Analyzing generic Entity <FPU_DIV> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_TARGET = "spartan3e"
Entity <FPU_DIV> analyzed. Unit <FPU_DIV> generated.

Analyzing generic Entity <mul_unit> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_TARGET = "spartan3e"
	C_USE_HW_MUL = true
	C_USE_MUL64 = false
Entity <mul_unit> analyzed. Unit <mul_unit> generated.

Analyzing generic Entity <Result_Mux> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "spartan3e"
Entity <Result_Mux> analyzed. Unit <Result_Mux> generated.

Analyzing generic Entity <Result_Mux_Bit> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  EFE0" for instance <Mul_ALU_Mux> in unit <Result_Mux_Bit>.
    Set user-defined property "INIT =  E040" for instance <Data_Shift_Mux> in unit <Result_Mux_Bit>.
    Set user-defined property "INIT =  0" for instance <EX_Result_DFF> in unit <Result_Mux_Bit>.
Entity <Result_Mux_Bit> analyzed. Unit <Result_Mux_Bit> generated.

Analyzing generic Entity <Zero_Detect> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_TARGET = "spartan3e"
Entity <Zero_Detect> analyzed. Unit <Zero_Detect> generated.

Analyzing generic Entity <MSR_Reg> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_FSL_LINKS = 0
	C_PVR = 0
	C_RESET_MSR = "000000000000000"
	C_TARGET = "spartan3e"
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_EXCEPTIONS = false
	C_USE_ICACHE = false
	C_USE_MSR_INSTR = 1
Entity <MSR_Reg> analyzed. Unit <MSR_Reg> generated.

Analyzing generic Entity <MSR_Reg_Bit> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  0" for instance <MSR_I> in unit <MSR_Reg_Bit>.
Entity <MSR_Reg_Bit> analyzed. Unit <MSR_Reg_Bit> generated.

Analyzing generic Entity <PC_Module> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_PC_START_ADDR = "00000000"
	C_TARGET = "spartan3e"
    Set property "MAX_FANOUT = 1000" for signal <normal_piperun>.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <pc_write_I>.
    Set property "MAX_FANOUT = 1000" for signal <pc_write_I>.
Entity <PC_Module> analyzed. Unit <PC_Module> generated.

Analyzing generic Entity <PC_Bit.1> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_RESET_VALUE = '0'
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  F066" for instance <SUM_I> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  AACA" for instance <NewPC_Mux> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  0" for instance <Reset_DFF.PC_IF_DFF> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  0000" for instance <PC_OF_Buffer> in unit <PC_Bit.1>.
    Set user-defined property "INIT =  0" for instance <PC_EX_DFF> in unit <PC_Bit.1>.
Entity <PC_Bit.1> analyzed. Unit <PC_Bit.1> generated.

Analyzing generic Entity <PC_Bit.2> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_RESET_VALUE = '1'
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  F066" for instance <SUM_I> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  AACA" for instance <NewPC_Mux> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  1" for instance <Set_DFF.PC_IF_DFF> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  0000" for instance <PC_OF_Buffer> in unit <PC_Bit.2>.
    Set user-defined property "INIT =  0" for instance <PC_EX_DFF> in unit <PC_Bit.2>.
Entity <PC_Bit.2> analyzed. Unit <PC_Bit.2> generated.

Analyzing generic Entity <PVR> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = true
	C_BTC_SIZE = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DBUS_EXCEPTION = 0
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_DATA_WIDTH = 0
	C_DCACHE_FORCE_TAG_LUTRAM = 0
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_INTERFACE = 0
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DCACHE_VICTIMS = 0
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_D_AXI = 0
	C_D_LMB = 1
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_ENDIANNESS = 0
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_DATA_WIDTH = 0
	C_ICACHE_FORCE_TAG_LUTRAM = 0
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_INTERFACE = 0
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_STREAMS = 0
	C_ICACHE_USE_FSL = 1
	C_ICACHE_VICTIMS = 0
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_I_AXI = 0
	C_I_LMB = 1
	C_I_PLB = 1
	C_MB_VERSION = "00010100"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_STREAM_INTERCONNECT = 0
	C_TARGET = "spartan3e"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = true
	C_USE_BTC = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 1
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
	C_USE_STACK_PROTECTION = 0
Entity <PVR> analyzed. Unit <PVR> generated.

Analyzing generic Entity <Byte_Doublet_Handle> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_ENDIANNESS = 0
	C_REVERSE_INSTR = 1
	C_TARGET = "spartan3e"
    Set user-defined property "INIT =  8A8F" for instance <Using_FPGA.FPGA_LUT4_Target_BE.BYTE_0_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  0BAB" for instance <Using_FPGA.FPGA_LUT4_Target_BE.BYTE_1_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  454F" for instance <Using_FPGA.FPGA_LUT4_Target_BE.BYTE_2_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  151F" for instance <Using_FPGA.FPGA_LUT4_Target_BE.BYTE_3_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  A8" for instance <Using_FPGA.FPGA_LUT4_Target_ADDR.LOW_ADDR_OUT_LEFT_I> in unit <Byte_Doublet_Handle>.
    Set user-defined property "INIT =  8" for instance <Using_FPGA.FPGA_LUT4_Target_ADDR.LOW_ADDR_OUT_RIGHT_I> in unit <Byte_Doublet_Handle>.
Entity <Byte_Doublet_Handle> analyzed. Unit <Byte_Doublet_Handle> generated.

Analyzing generic Entity <DPLB_Interface> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_DELAYED_DATA_STROBE = false
	C_DPLB_WIDTH = 64
	C_OUTPUT_DFFS = true
Entity <DPLB_Interface> analyzed. Unit <DPLB_Interface> generated.

Analyzing generic Entity <IPLB_Interface> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_IPLB_DWIDTH = 64
Entity <IPLB_Interface> analyzed. Unit <IPLB_Interface> generated.

Analyzing generic Entity <Debug> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_AREA_OPTIMIZED = 1
	C_DATA_SIZE = 32
	C_DBUS_EXCEPTION = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_USE_FSL = 1
	C_DCACHE_USE_WRITEBACK = 0
	C_DIV_ZERO_EXCEPTION = 0
	C_ENDIANNESS = 0
	C_FAULT_TOLERANT = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_IBUS_EXCEPTION = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_MB_VERSION = "00010100"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_PRIVILEGED_INSTR = 0
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_STREAM_INTERCONNECT = 0
	C_TARGET = "spartan3e"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 1
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 1
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1
	C_USE_STACK_PROTECTION = 0
    Set user-defined property "INIT =  001C" for instance <Use_SRL16.SRL16E_1> in unit <Debug>.
    Set user-defined property "INIT =  033E" for instance <Use_SRL16.SRL16E_2> in unit <Debug>.
    Set user-defined property "INIT =  FFFF" for instance <Use_SRL16.The_Cache_Addresses[1].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  3FFF" for instance <Use_SRL16.The_Cache_Addresses[2].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  0000" for instance <Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  0000" for instance <Use_SRL16.The_Cache_Addresses[4].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  FFFF" for instance <Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  3FFF" for instance <Use_SRL16.The_Cache_Addresses[6].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  0000" for instance <Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  0000" for instance <Use_SRL16.The_Cache_Addresses[8].SRL16E_Cache_I> in unit <Debug>.
    Set user-defined property "INIT =  1800" for instance <Use_SRL16.SRL16E_3> in unit <Debug>.
    Set user-defined property "INIT =  1400" for instance <Use_SRL16.SRL16E_4> in unit <Debug>.
WARNING:Xst:790 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/debug.vhd" line 831: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <status_reg> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/debug.vhd" line 969: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <data_read_reg> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:821 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/debug.vhd" line 1532: Loop body will iterate zero times
    Set user-defined property "INIT =  0" for instance <Area_Debug_Control.Using_FPGA.Stop_CPU_FDRSE> in unit <Debug>.
    Set user-defined property "INIT =  0" for instance <Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE> in unit <Debug>.
    Set user-defined property "INIT =  0" for instance <Area_Debug_Control.Using_FPGA.Stop_Instr_Fetch_FDRSE> in unit <Debug>.
INFO:Xst:2679 - Register <watchpoint_brk_hold> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<1>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<2>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<3>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<4>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<5>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<6>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<7>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<8>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<9>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<10>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<11>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<12>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<13>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<14>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<15>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <stack_violation_occurance_1> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Debug> analyzed. Unit <Debug> generated.

Analyzing generic Entity <address_hit> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_FIRST = true
	C_TARGET = "spartan3e"
	No_Bits = 32
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[7].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[6].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[5].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[4].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[3].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[2].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[1].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[0].SRLC16E_I> in unit <address_hit>.
Entity <address_hit> analyzed. Unit <address_hit> generated.

Analyzing generic Entity <instr_mux> in library <Microblaze_v8_10_a> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_DEBUG_ENABLED = true
	C_TARGET = "spartan3e"
	C_USE_ICACHE = false
	C_USE_I_EXT = true
	C_USE_I_LMB = true
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd" line 248: Instantiating black box module <MUXF5>.
Entity <instr_mux> analyzed. Unit <instr_mux> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <mem_flt_op_4> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_sqrt_op_4> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_int_op_4> in unit <FPU> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <status_reg<26>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <status_reg<21>> in unit <Debug> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <interrupt_mode_converter>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/interrupt_mode_converter.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_taken> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <interrupt_mode_converter> synthesized.


Synthesizing Unit <DPLB_Interface>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/dplb_interface.vhd".
WARNING:Xst:647 - Input <DPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Enable_BusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <active_access_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <MEM_DPLB_Exception>.
    Found 32-bit register for signal <DPLB_M_ABus>.
    Found 1-bit register for signal <DPLB_M_request>.
    Found 1-bit register for signal <DPLB_M_RNW>.
    Found 1-bit register for signal <WB_DPLB_Data_Strobe>.
    Found 32-bit register for signal <WB_DPLB_Read_Data>.
    Found 1-bit register for signal <active_access>.
    Found 1-bit register for signal <active_access_d1>.
    Found 4-bit register for signal <dplb_m_be_i>.
    Found 32-bit register for signal <dplb_m_wrdbus_i>.
    Found 1-bit register for signal <mem_access_completed>.
    Summary:
	inferred 107 D-type flip-flop(s).
Unit <DPLB_Interface> synthesized.


Synthesizing Unit <IPLB_Interface>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/iplb_interface.vhd".
WARNING:Xst:647 - Input <IPLB_MRdDBus<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Fetch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <IPLB_Exception>.
    Found 1-bit register for signal <IPLB_M_request>.
    Found 32-bit register for signal <IPLB_Data>.
    Found 1-bit register for signal <ib_addr_strobe_d1>.
    Found 32-bit register for signal <instr_addr>.
    Found 1-bit register for signal <mem_access_completed>.
    Summary:
	inferred  68 D-type flip-flop(s).
Unit <IPLB_Interface> synthesized.


Synthesizing Unit <PVR>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/pvr.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PVR_Select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <PVR> synthesized.


Synthesizing Unit <count_leading_zeros>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/count_leading_zero.vhd".
WARNING:Xst:647 - Input <Data<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data<23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <count_leading_zeros> synthesized.


Synthesizing Unit <FPU_DIV>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/fpu_div.vhd".
    Found 27-bit register for signal <MEM_Div_Res_4>.
    Found 1-bit register for signal <MEM_Div_Dec_Exp_4<0>>.
    Found 25-bit register for signal <mem_D>.
    Found 25-bit addsub for signal <mem_diff_cmb>.
    Found 3-bit register for signal <mem_div_delay>.
    Found 1-bit register for signal <mem_div_end<0>>.
    Found 1-bit register for signal <mem_div_iterate<0>>.
    Found 1-bit register for signal <mem_next_sub>.
    Found 25-bit register for signal <mem_Q>.
    Found 25-bit register for signal <mem_R>.
    Found 1-bit register for signal <mem_start_div<0>>.
    Summary:
	inferred 110 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FPU_DIV> synthesized.


Synthesizing Unit <find_first_bit>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/find_first_bit.vhd".
Unit <find_first_bit> synthesized.


Synthesizing Unit <Byte_Doublet_Handle>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/byte_doublet_handle.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sel_Write_Mux_MSB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sel_LSB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Data_Write_To_Mux_MSB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit 4-to-1 multiplexer for signal <extend_Data_Read_I<16:31>>.
    Found 1-bit xor3 for signal <low_addr_i<0>>.
    Found 1-bit xor2 for signal <low_addr_i<1>>.
    Summary:
	inferred  16 Multiplexer(s).
	inferred   1 Xor(s).
Unit <Byte_Doublet_Handle> synthesized.


Synthesizing Unit <instr_mux>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/instr_mux.vhd".
WARNING:Xst:647 - Input <ICache_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IEXT_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <instr_mux> synthesized.


Synthesizing Unit <PreFetch_Buffer>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/prefetch_buffer.vhd".
WARNING:Xst:646 - Signal <buffer_Addr_Carry<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit xor2 for signal <buffer_Addr_Sum>.
Unit <PreFetch_Buffer> synthesized.


Synthesizing Unit <barrel_shift>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/barrel_shifter.vhd".
WARNING:Xst:647 - Input <Shift<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <B>.
    Found 32-bit register for signal <C>.
    Found 32-bit 4-to-1 multiplexer for signal <C$mux0004>.
    Found 16-bit register for signal <void_bit16>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <barrel_shift> synthesized.


Synthesizing Unit <mul_unit>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/mul_unit.vhd".
WARNING:Xst:647 - Input <EX_Mulhsu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_Mul_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulh_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_prod_BD_plus_AD_plus_BC<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_prod_BD<0:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_AD_plus_BC_high> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_AC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_mul64_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_mul32_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_BD<0:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_BC<0:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AD_plus_BC_high_I> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_AD_plus_BC_I<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_AD<0:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mulhu_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mulh_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mul64_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_PipeRun_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_PipeRun_and_not_mul64_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_PipeRun_and_not_mul32_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit adder for signal <mem_prod_AD_plus_BC_I>.
    Found 17-bit adder for signal <mem_prod_BD_plus_AD_plus_BC>.
    Found 32-bit register for signal <wb_prod_BD>.
    Found 17-bit register for signal <wb_prod_BD_plus_AD_plus_BC>.
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <mul_unit> synthesized.


Synthesizing Unit <Zero_Detect>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/zero_detect.vhd".
Unit <Zero_Detect> synthesized.


Synthesizing Unit <Register_File_Bit>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/register_file_bit.vhd".
WARNING:Xst:647 - Input <Reg_Write<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Register_File_Bit> synthesized.


Synthesizing Unit <Operand_Select_Bit_1>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Store_PC_For_Intr_NoImm_S> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_1> synthesized.


Synthesizing Unit <Operand_Select_Bit_2>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_2> synthesized.


Synthesizing Unit <Operand_Select_Bit_3>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_3> synthesized.


Synthesizing Unit <Operand_Select_Bit_4>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_4> synthesized.


Synthesizing Unit <Operand_Select_Bit_5>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_5> synthesized.


Synthesizing Unit <Operand_Select_Bit_6>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Use_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sign_Imm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Enable_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exception_or_brk_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_6> synthesized.


Synthesizing Unit <Operand_Select_Bit_7>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Enable_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <take_Exception_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_7> synthesized.


Synthesizing Unit <Operand_Select_Bit_8>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/operand_select_bit.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Take_Ext_BRK<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <take_Exception_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Operand_Select_Bit_8> synthesized.


Synthesizing Unit <ALU_Bit_1>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <EX_CMP_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_ALU_Sel_Logic> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Enable_ALU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Unsigned_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ALU_Bit_1> synthesized.


Synthesizing Unit <ALU_Bit_2>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <EX_ALU_Sel_Logic> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Enable_ALU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <maintain_sign_n$xor0000> created at line 239.
Unit <ALU_Bit_2> synthesized.


Synthesizing Unit <Shift_Logic_Bit>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/shift_logic_bit.vhd".
Unit <Shift_Logic_Bit> synthesized.


Synthesizing Unit <carry_equal>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/carry_equal.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0001>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0001>.
    Found 1-bit xor2 for signal <sel_3$xor0000>.
    Found 1-bit xor2 for signal <sel_3$xor0001>.
Unit <carry_equal> synthesized.


Synthesizing Unit <FPU_ADDSUB>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/fpu_addsub.vhd".
    Found 32x48-bit ROM for signal <MEM_Exp_absAsubB_2_4_8$rom0000>.
    Found 1-bit register for signal <MEM_AddSub_Inc_Exp_4<0>>.
    Found 1-bit register for signal <mem_add_mant_3<0>>.
    Found 1-bit register for signal <mem_AddOrSub_3<0>>.
    Found 28-bit addsub for signal <mem_AddSub_Res_4_cmb>.
    Found 5-bit register for signal <mem_left_shift_4>.
    Found 27-bit shifter logical left for signal <mem_ls_mux1_5_cmb>.
    Found 27-bit 4-to-1 multiplexer for signal <mem_ls_mux2_5_cmb>.
    Found 24-bit register for signal <mem_MantA_3<8:31>>.
    Found 27-bit register for signal <mem_MantB_3>.
    Found 1-bit register for signal <mem_possible_zero_4<0>>.
    Found 27-bit register for signal <mem_res_4>.
    Found 26-bit 4-to-1 multiplexer for signal <mem_rot_mux1>.
    Found 26-bit 4-to-1 multiplexer for signal <mem_rot_mux2>.
    Found 26-bit 4-to-1 multiplexer for signal <mem_rot_mux3>.
    Summary:
	inferred   1 ROM(s).
	inferred  87 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred 105 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <FPU_ADDSUB> synthesized.


Synthesizing Unit <FPU_MUL>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/fpu_mul.vhd".
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mul_res_5_cmb_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_BD_2<0:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_BC_2<0:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_AD_2<0:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_prod_AC_2<0:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 25-bit adder for signal <add2_temp1$add0000> created at line 878.
    Found 1-bit register for signal <mem_lower_sticky_4>.
    Found 16-bit register for signal <mem_prod_AC_3>.
    Found 16-bit register for signal <mem_prod_AC_4>.
    Found 24-bit register for signal <mem_prod_AD_3>.
    Found 24-bit register for signal <mem_prod_BC_3>.
    Found 32-bit register for signal <mem_prod_BD_3>.
    Found 26-bit register for signal <mem_prod_BD_BC_AD_4>.
    Found 26-bit adder for signal <mul_4_bd_bc_ad>.
    Found 17-bit adder for signal <mul_res_5_cmb_i>.
    Summary:
	inferred 139 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <FPU_MUL> synthesized.


Synthesizing Unit <carry_and>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/carry_and.vhd".
Unit <carry_and> synthesized.


Synthesizing Unit <Result_Mux_Bit>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/result_mux_bit.vhd".
Unit <Result_Mux_Bit> synthesized.


Synthesizing Unit <MSR_Reg_Bit>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/msr_reg_bit.vhd".
Unit <MSR_Reg_Bit> synthesized.


Synthesizing Unit <PC_Bit_1>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_1> synthesized.


Synthesizing Unit <PC_Bit_2>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/pc_bit.vhd".
Unit <PC_Bit_2> synthesized.


Synthesizing Unit <address_hit>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/address_hit.vhd".
WARNING:Xst:646 - Signal <SRL16_MC15<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <address_hit> synthesized.


Synthesizing Unit <Decode>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/decode.vhd".
WARNING:Xst:647 - Input <Div_By_Zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Stack_Violation> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <word_r1_r2_unalignment> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <D_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Enable_BusLock<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <word_r1_imm_unalignment> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <I_ECC_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Want_To_Break_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IExt_ECC_Exception> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <halfword_unalignment> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ESR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Put_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <I_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCache_Read_Idle<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Get_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FSL_Control_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Div_Overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <write_load_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <write_SLR_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <write_SHR_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <unalignment_exc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <take_Intr_Now_s> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <take_Intr_Now_EX<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <quadlet_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <opsel1_SPR_Select_II> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <instr_exception> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <if_valid<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Illegal_Opcode_unmasked_EX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Illegal_Opcode_unmasked> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Illegal_Opcode_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Illegal_Opcode_EX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IExt_Exception_unmasked_EX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IExt_Exception_EX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_MSR_Load_FSL_C_I> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Div_Exception_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DExt_Exception_unmasked> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DExt_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <write_MSR_I<0>> equivalent to <mtsmsr_write_i<0>> has been removed
    Found 1-bit register for signal <Valid_Instr>.
    Found 1-bit register for signal <Trace_Delay_Slot_early>.
    Found 1-bit register for signal <Left_Shift>.
    Found 1-bit register for signal <Interrupt_Taken>.
    Found 3-bit register for signal <FPU_Cond>.
    Found 1-bit register for signal <MSRclr_Instr<0>>.
    Found 1-bit register for signal <PCMP_Instr<0>>.
    Found 1-bit register for signal <Use_Store_Instr_Addr>.
    Found 3-bit register for signal <FPU_Op>.
    Found 1-bit register for signal <Sext8<0>>.
    Found 1-bit register for signal <Not_Barrel_Op>.
    Found 1-bit register for signal <Branch_Instr>.
    Found 1-bit register for signal <Reverse_Mem_Access>.
    Found 1-bit register for signal <Arith_Shift>.
    Found 1-bit register for signal <Not_Div_Op>.
    Found 1-bit register for signal <CLZ_Instr<0>>.
    Found 1-bit register for signal <Shift_Carry_In>.
    Found 1-bit register for signal <Sign_Extend<0>>.
    Found 1-bit register for signal <Compare_Instr>.
    Found 1-bit register for signal <Sext16<0>>.
    Found 2-bit register for signal <Shift_Oper>.
    Found 2-bit register for signal <Logic_Oper>.
    Found 1-bit register for signal <Select_Logic<0>>.
    Found 1-bit register for signal <Unsigned_Op>.
    Found 1-bit register for signal <Not_FPU_Op>.
    Found 2-bit register for signal <Result_Sel>.
    Found 1-bit register for signal <Dbg_Clean_Stop<0>>.
    Found 1-bit register for signal <Blocked_Valid_Instr>.
    Found 1-bit register for signal <break_Pipe_i<0>>.
    Found 1-bit register for signal <byte_i<0>>.
    Found 1-bit register for signal <d_AS_I>.
    Found 1-bit register for signal <div_first<0>>.
    Found 1-bit register for signal <div_started>.
    Found 1-bit register for signal <doublet_i<0>>.
    Found 1-bit register for signal <doublet_Read_i<0>>.
    Found 1-bit register for signal <enable_Interrupts_I<0>>.
    Found 1-bit register for signal <EX_delayslot_Instr_I<0>>.
    Found 1-bit register for signal <ex_not_mul_op_i<0>>.
    Found 1-bit register for signal <ex_Valid<0>>.
    Found 1-bit register for signal <ex_Valid_1st_cycle<0>>.
    Found 1-bit register for signal <fpu_first<0>>.
    Found 1-bit register for signal <fpu_started>.
    Found 1-bit register for signal <iFetch_In_Progress<0>>.
    Found 1-bit register for signal <inHibit_EX<0>>.
    Found 32-bit register for signal <instr_EX_i>.
    Found 1-bit register for signal <is_lwx_I<0>>.
    Found 1-bit register for signal <is_swx_I<0>>.
    Found 1-bit register for signal <jump2_I<0>>.
    Found 1-bit register for signal <jump2_I_1<0>>.
    Found 1-bit register for signal <load_Store_i<0>>.
    Found 1-bit register for signal <Load_Store_Instr_Addr_Stored>.
    Found 1-bit register for signal <mbar_decode_I<0>>.
    Found 1-bit register for signal <mbar_first<0>>.
    Found 1-bit register for signal <mbar_hold_I<0>>.
    Found 1-bit register for signal <missed_IFetch<0>>.
    Found 1-bit register for signal <msrxxx_carry>.
    Found 1-bit xor2 for signal <msrxxx_carry$xor0000> created at line 2817.
    Found 1-bit register for signal <MSRxxx_Instr_i<0>>.
    Found 1-bit register for signal <msrxxx_write_carry>.
    Found 1-bit register for signal <mtsmsr_write_i<0>>.
    Found 1-bit register for signal <mul_Executing<0>>.
    Found 1-bit register for signal <mul_Executing_delayed>.
    Found 1-bit register for signal <mul_Executing_done>.
    Found 1-bit register for signal <mul_first<0>>.
    Found 1-bit register for signal <nonvalid_IFetch_n>.
    Found 1-bit register for signal <pvr_first<0>>.
    Found 1-bit register for signal <quadlet_Read_i<0>>.
    Found 1-bit register for signal <reservation<0>>.
    Found 1-bit register for signal <reset_BIP_I<0>>.
    Found 1-bit register for signal <select_ALU_Carry<0>>.
    Found 1-bit register for signal <set_BIP_I<0>>.
    Found 1-bit register for signal <Start_Div_i>.
    Found 1-bit register for signal <Start_FPU_i>.
    Found 1-bit register for signal <swx_ready<0>>.
    Found 1-bit register for signal <take_Break<0>>.
    Found 1-bit register for signal <take_Break_2nd_cycle<0>>.
    Found 1-bit register for signal <take_intr<0>>.
    Found 1-bit register for signal <take_intr_2nd_cycle<0>>.
    Found 1-bit register for signal <take_Intr_2nd_Phase<0>>.
    Found 1-bit register for signal <take_intr_Done<0>>.
    Found 1-bit register for signal <take_NM_Break<0>>.
    Found 1-bit register for signal <take_NM_Break_2nd_cycle<0>>.
    Found 1-bit register for signal <trace_valid_instr_part1>.
    Found 1-bit register for signal <using_Imm<0>>.
    Found 1-bit register for signal <wdc_first<0>>.
    Found 1-bit register for signal <wic_first<0>>.
    Found 5-bit register for signal <write_Addr_I>.
    Found 1-bit register for signal <write_Carry_I<0>>.
    Found 1-bit register for signal <Write_DIV_result<0>>.
    Found 1-bit register for signal <Write_FPU_result<0>>.
    Found 1-bit register for signal <write_FSR_I<0>>.
    Found 1-bit register for signal <write_Reg<0>>.
    Found 1-bit register for signal <writing<0>>.
    Summary:
	inferred 134 D-type flip-flop(s).
Unit <Decode> synthesized.


Synthesizing Unit <Debug>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/debug.vhd".
WARNING:Xst:647 - Input <MEM_Data_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Stack_Violation> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <EX_Dbg_PC_Hit> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Dbg_State> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <EX_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Write_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Read_Imm_Reg_1<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MSR<17:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Exception_Taken<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DReady> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Read_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_DataBus_Steered_Read_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Data_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Halted<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Exception_Taken<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Dbg_Freeze> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <wb_read_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_data_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <shift_datain<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_normal_stop> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <normal_stop_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <force_stop_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_dbg_pc_hit_single_step> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_state_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_hit_hold_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_freeze_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_brk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <MB_Halted>.
    Found 2-bit register for signal <command_reg>.
    Found 1-bit register for signal <Command_Reg_Rst>.
    Found 1-bit register for signal <continue_from_brk>.
    Found 1-bit register for signal <continue_from_brk_TClk>.
    Found 9-bit register for signal <control_reg>.
    Found 33-bit register for signal <data_rd_reg>.
    Found 33-bit register for signal <data_read_reg>.
    Found 1-bit register for signal <dbg_brki_hit<0>>.
    Found 1-bit register for signal <dbg_brki_hit_1>.
    Found 1-bit register for signal <dbg_hit<0>>.
    Found 16-bit register for signal <dbg_hit_1>.
    Found 1-bit register for signal <dbg_stop_1>.
    Found 1-bit register for signal <dbg_stop_Detected>.
    Found 1-bit register for signal <delay_slot_instr>.
    Found 1-bit register for signal <force_stop_cmd_hold>.
    Found 1-bit register for signal <force_stop_cmd_i>.
    Found 1-bit register for signal <force_stop_TClk>.
    Found 1-bit register for signal <Full_32_bit>.
    Found 1-bit register for signal <Full_32_bit_1>.
    Found 1-bit register for signal <if_debug_ready_i>.
    Found 1-bit register for signal <Instr_Insert_Reg_En_1>.
    Found 1-bit register for signal <New_Dbg_Instr2_TCK>.
    Found 1-bit register for signal <new_dbg_instr_CLK>.
    Found 1-bit register for signal <new_dbg_instr_shifting_CLK>.
    Found 1-bit register for signal <New_Dbg_Instr_TCK>.
    Found 32-bit register for signal <New_Instr_Reg_TCK>.
    Found 1-bit register for signal <normal_stop_cmd_hold>.
    Found 1-bit register for signal <normal_stop_cmd_i>.
    Found 1-bit register for signal <normal_stop_TClk>.
    Found 1-bit register for signal <read_register_MSR>.
    Found 1-bit register for signal <read_register_MSR_1>.
    Found 1-bit register for signal <read_register_PC>.
    Found 1-bit register for signal <read_register_PC_1>.
    Found 1-bit register for signal <register_write<0>>.
    Found 1-bit register for signal <running_clock>.
    Found 1-bit register for signal <running_clock_1>.
    Found 7-bit register for signal <sample>.
    Found 7-bit register for signal <sample_1>.
    Found 8-bit up counter for signal <shift_count>.
    Found 31-bit register for signal <shift_datain<1:31>>.
    Found 2-bit down counter for signal <single_step_count>.
    Found 1-bit register for signal <single_Step_N>.
    Found 1-bit register for signal <single_Step_TClk>.
    Found 1-bit register for signal <start_dbg_exec>.
    Found 1-bit register for signal <start_single_cmd>.
    Found 1-bit register for signal <start_single_step>.
    Found 21-bit register for signal <status_reg<0:20>>.
    Found 4-bit register for signal <status_reg<22:25>>.
    Found 1-bit register for signal <stop_CPU_1>.
    Found 1-bit 33-to-1 multiplexer for signal <TDO_Data_Reg>.
    Found 1-bit 27-to-1 multiplexer for signal <TDO_Status_Reg>.
    Found 1-bit register for signal <wb_read_imm_reg_1_i<0>>.
    Summary:
	inferred   2 Counter(s).
	inferred 233 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Debug> synthesized.


Synthesizing Unit <Register_File>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/register_file.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Register_File> synthesized.


Synthesizing Unit <Operand_Select>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/operand_select.vhd".
WARNING:Xst:647 - Input <EAR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BTR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SHR_Reg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ESR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Stack_Reg_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SLR_Reg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <imm_Reg>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Operand_Select> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/alu.vhd".
WARNING:Xst:647 - Input <EX_Use_Carry<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <ex_subtract_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ALU> synthesized.


Synthesizing Unit <Shift_Logic_Module>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/shift_logic.vhd".
WARNING:Xst:646 - Signal <is_clz> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Shift_Logic_Module> synthesized.


Synthesizing Unit <Result_Mux>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/result_mux.vhd".
WARNING:Xst:647 - Input <Reset<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<17:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op1<25:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Result_Mux> synthesized.


Synthesizing Unit <MSR_Reg>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/msr_reg.vhd".
WARNING:Xst:647 - Input <Op1<21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Op2<21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <we_Bits<22:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <we_Bits<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <set_Values_I<22:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <set_Values_I<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_Values_I<22:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_Values_I<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_Values<29>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_Value_I<22:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <new_Value_I<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <MSR_Reg> synthesized.


Synthesizing Unit <PC_Module>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/pc_module.vhd".
WARNING:Xst:646 - Signal <Carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <PC_Module> synthesized.


Synthesizing Unit <carry_compare_const>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/carry_compare_const.vhd".
Unit <carry_compare_const> synthesized.


Synthesizing Unit <carry_compare_1>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/carry_compare.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0001>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0001>.
    Found 1-bit xor2 for signal <sel_3$xor0000>.
    Found 1-bit xor2 for signal <sel_3$xor0001>.
Unit <carry_compare_1> synthesized.


Synthesizing Unit <carry_compare_2>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/carry_compare.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0001>.
    Found 1-bit xor2 for signal <sel_10$xor0000>.
    Found 1-bit xor2 for signal <sel_10$xor0001>.
    Found 1-bit xor2 for signal <sel_11$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0001>.
    Found 1-bit xor2 for signal <sel_3$xor0000>.
    Found 1-bit xor2 for signal <sel_3$xor0001>.
    Found 1-bit xor2 for signal <sel_4$xor0000>.
    Found 1-bit xor2 for signal <sel_4$xor0001>.
    Found 1-bit xor2 for signal <sel_5$xor0000>.
    Found 1-bit xor2 for signal <sel_5$xor0001>.
    Found 1-bit xor2 for signal <sel_6$xor0000>.
    Found 1-bit xor2 for signal <sel_6$xor0001>.
    Found 1-bit xor2 for signal <sel_7$xor0000>.
    Found 1-bit xor2 for signal <sel_7$xor0001>.
    Found 1-bit xor2 for signal <sel_8$xor0000>.
    Found 1-bit xor2 for signal <sel_8$xor0001>.
    Found 1-bit xor2 for signal <sel_9$xor0000>.
    Found 1-bit xor2 for signal <sel_9$xor0001>.
Unit <carry_compare_2> synthesized.


Synthesizing Unit <FPU>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/fpu.vhd".
WARNING:Xst:647 - Input <OF_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_fpu_excep_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_sqrt_result_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_sqrt_op_4<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_sqrt_exp_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_not_sqrt_op<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_mant_res_5_cmb<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_int_zero_3<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_int_result_5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_int_op_4<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_int_inv_3<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_fpu_excep_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_fpu_done_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_flt_result_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_flt_op_4<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_flt_exp_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_exp_res_6_cmb<1:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_not_fpu_instr_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fpu_op_1<22:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Exp_absAsubB_2_cmb_i<1:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Exp_AsubB_2_cmb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addsub_carry<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit register for signal <WB_FSR>.
    Found 32-bit register for signal <WB_FPU_Result>.
    Found 10-bit adder for signal <ex_Exp_absAsubB_2_cmb_i$addsub0000>.
    Found 10-bit subtractor for signal <ex_Exp_AsubB_2_i>.
    Found 23-bit comparator greater for signal <ex_Mant_BgtA_2_cmb<0>>.
    Found 1-bit register for signal <mem_absAgtB_2<0>>.
    Found 1-bit register for signal <mem_add_mant_2<0>>.
    Found 1-bit xor2 for signal <mem_add_mant_2_0$xor0000> created at line 1204.
    Found 1-bit register for signal <mem_add_op_2<0>>.
    Found 1-bit register for signal <mem_addsub_op_3<0>>.
    Found 1-bit register for signal <mem_addsub_op_4<0>>.
    Found 1-bit register for signal <mem_addsub_sel_2>.
    Found 1-bit register for signal <mem_addsub_zero_5<0>>.
    Found 3-bit register for signal <mem_cmp_cond_2>.
    Found 1-bit register for signal <mem_cmp_eq_2<0>>.
    Found 1-bit register for signal <mem_cmp_gt_2<0>>.
    Found 1-bit register for signal <mem_cmp_lt_2<0>>.
    Found 1-bit register for signal <mem_cmp_op_2<0>>.
    Found 1-bit register for signal <mem_cmp_un_2<0>>.
    Found 1-bit register for signal <mem_DeNormA_2<0>>.
    Found 1-bit register for signal <mem_DeNormB_2<0>>.
    Found 1-bit register for signal <mem_div_op_2<0>>.
    Found 1-bit register for signal <mem_div_op_3<0>>.
    Found 1-bit register for signal <mem_div_op_4<0>>.
    Found 8-bit register for signal <mem_Exp_absAsubB_2>.
    Found 10-bit register for signal <mem_Exp_Res_2>.
    Found 10-bit adder for signal <mem_Exp_Res_2$addsub0000> created at line 1180.
    Found 10-bit register for signal <mem_Exp_Res_3>.
    Found 10-bit register for signal <mem_Exp_Res_4>.
    Found 10-bit register for signal <mem_Exp_Res_5>.
    Found 10-bit subtractor for signal <mem_Exp_Res_5_cmb>.
    Found 10-bit adder for signal <mem_exp_res_6_cmb>.
    Found 1-bit register for signal <mem_float_operation_2<0>>.
    Found 1-bit register for signal <mem_fpu_cmp_done<0>>.
    Found 1-bit register for signal <mem_fpu_stall_i<0>>.
    Found 1-bit register for signal <mem_inc_exp_5<0>>.
    Found 1-bit register for signal <mem_InfA_2<0>>.
    Found 1-bit register for signal <mem_InfB_2<0>>.
    Found 23-bit register for signal <mem_mant_res_5>.
    Found 27-bit 4-to-1 multiplexer for signal <mem_mant_res_5_cmb>.
    Found 1-bit register for signal <mem_mant_res_5_ones<0>>.
    Found 23-bit adder for signal <mem_mant_res_6_cmb>.
    Found 24-bit register for signal <mem_MantA_2>.
    Found 24-bit register for signal <mem_MantB_2>.
    Found 1-bit register for signal <mem_mts_fsr>.
    Found 1-bit register for signal <mem_mul_op_2<0>>.
    Found 1-bit register for signal <mem_mul_op_3<0>>.
    Found 1-bit register for signal <mem_mul_op_4<0>>.
    Found 1-bit register for signal <mem_NanA_2<0>>.
    Found 1-bit register for signal <mem_NanB_2<0>>.
    Found 1-bit register for signal <mem_Normal_Res_3<0>>.
    Found 1-bit register for signal <mem_Normal_Res_4<0>>.
    Found 1-bit register for signal <mem_Normal_Res_5<0>>.
    Found 5-bit register for signal <mem_op1>.
    Found 1-bit register for signal <mem_QNanA_2<0>>.
    Found 1-bit register for signal <mem_QNanB_2<0>>.
    Found 1-bit register for signal <mem_Res_Sign_2>.
    Found 1-bit xor2 for signal <mem_Res_Sign_2$xor0000> created at line 1238.
    Found 1-bit xor2 for signal <mem_Res_Sign_2$xor0001> created at line 1229.
    Found 1-bit register for signal <mem_Res_Sign_3>.
    Found 1-bit xor2 for signal <mem_Res_Sign_3$xor0000> created at line 1515.
    Found 1-bit register for signal <mem_Res_Sign_4>.
    Found 1-bit register for signal <mem_Res_Sign_5>.
    Found 8-bit register for signal <mem_Res_Type_3>.
    Found 1-bit xor2 for signal <mem_Res_Type_3$xor0000> created at line 1589.
    Found 8-bit register for signal <mem_Res_Type_4>.
    Found 8-bit register for signal <mem_Res_Type_5>.
    Found 1-bit register for signal <mem_round_up_5<0>>.
    Found 1-bit register for signal <mem_SignA_2>.
    Found 1-bit register for signal <mem_SignB_2>.
    Found 1-bit register for signal <mem_SNanA_2<0>>.
    Found 1-bit register for signal <mem_SNanB_2<0>>.
    Found 1-bit register for signal <mem_sub_op_2<0>>.
    Found 1-bit register for signal <mem_ZeroA_2<0>>.
    Found 1-bit register for signal <mem_ZeroB_2<0>>.
    Found 5-bit register for signal <wb_fsr_i>.
    Summary:
	inferred 240 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  27 Multiplexer(s).
Unit <FPU> synthesized.


Synthesizing Unit <Data_Flow>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/data_flow.vhd".
WARNING:Xst:647 - Input <Write_SLR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <New_Address> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Start_Div> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Check_Stack_Address> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Write_SHR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FSL_Control_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <not_FPU_Op_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <not_Div_Op_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fpu_div_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WB_PVR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_not_Mul_Op_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <hold_fpu_excep<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Data_Flow> synthesized.


Synthesizing Unit <microblaze>.
    Related source file is "C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_10_a/hdl/vhdl/microblaze.vhd".
WARNING:Xst:647 - Input <M1_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S14_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S8_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S9_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S2_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M2_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S7_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M3_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S12_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S0_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M4_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S11_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S5_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_BID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M5_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M10_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S4_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M6_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M11_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S9_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M7_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S14_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S2_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M12_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M8_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S10_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S13_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S7_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M13_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S1_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M9_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S11_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M14_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S6_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S11_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S12_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_BID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M15_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S13_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S0_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S10_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S4_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S14_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S1_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S15_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S9_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S3_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S15_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S2_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S8_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S3_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S13_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S1_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S4_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S12_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S6_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S0_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S5_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S5_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BUSER<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RUSER<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S6_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S10_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BUSER<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RUSER<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S7_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S15_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M0_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S3_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S8_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <write_dcache_tag<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <write_dcache_flush<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <write_dcache<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_icache_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_dcache_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stack_violation_exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reg_Write_dbg_S> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <memory_barrier<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iWrite_Strobe_No_Dbg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iRead_Strobe_No_Dbg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iExt_ECC_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fsl_will_dbg_break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_load_btr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dcache_access_idle<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <d_exclusive> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dExt_ECC_Exception> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Write_ICache<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Word_Access> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Unaligned_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <S_AXIS_TVALID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <S_AXIS_TREADY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <S_AXIS_TLAST> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <S_AXIS_TDATA> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SW_Instr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Not_MB_Get_Op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <M_AXIS_TVALID> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <M_AXIS_TREADY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <M_AXIS_TLAST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <M_AXIS_TDATA> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEM_Sel_FSL<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEM_FSL_Result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEM_EX_Result_Load<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Load_ESR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Load_EDR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Load_EAR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Illegal_Opcode_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <I_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IExt_Bus_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ICache_Enabled<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ICACHE_Stat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_S_Read> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Exists> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_Put_No<31:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_No<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Write> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_M_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Control> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_Get_No<31:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_No<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Exception0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FPU_Exception0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_delayslot_Instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_MSR_Load_FSL_C> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Div_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DExt_Bus_Exception> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DCache_Enabled<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DCACHE_Stat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Clr_ESR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <Trace_Instruction>.
    Found 1-bit register for signal <Trace_Delay_Slot>.
    Found 1-bit register for signal <Trace_Jump_Taken>.
    Found 1-bit register for signal <Trace_Data_Read>.
    Found 1-bit register for signal <Trace_Data_Access>.
    Found 32-bit register for signal <Trace_PC>.
    Found 5-bit register for signal <Trace_Reg_Addr>.
    Found 4-bit register for signal <Trace_Data_Byte_Enable>.
    Found 1-bit register for signal <Trace_Data_Write>.
    Found 1-bit register for signal <Trace_Exception_Taken>.
    Found 32-bit register for signal <Trace_Data_Address>.
    Found 32-bit register for signal <Trace_Data_Write_Value>.
    Found 11-bit register for signal <Trace_MSR_Reg<4:14>>.
    Found 5-bit register for signal <Trace_Exception_Kind>.
    Found 1-bit register for signal <Trace_OF_PipeRun>.
    Found 32-bit register for signal <Instr_Addr_Stored>.
    Found 32-bit register for signal <Instr_Addr_Stored_1>.
    Found 1-bit register for signal <mem_access>.
    Found 1-bit register for signal <reset_temp>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <trace_reg_write_i>.
    Summary:
	inferred 228 D-type flip-flop(s).
Unit <microblaze> synthesized.


Synthesizing Unit <microblaze_0_wrapper>.
    Related source file is "C:/EE4214/controller_version_6/hdl/microblaze_0_wrapper.vhd".
Unit <microblaze_0_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <PVR_I> of the block <PVR> are unconnected in block <Data_Flow>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x48-bit ROM                                         : 1
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 3
 10-bit subtractor                                     : 2
 17-bit adder                                          : 3
 23-bit adder                                          : 1
 25-bit adder                                          : 1
 25-bit addsub                                         : 1
 26-bit adder                                          : 1
 28-bit addsub                                         : 1
# Counters                                             : 2
 2-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 573
 1-bit register                                        : 519
 10-bit register                                       : 4
 16-bit register                                       : 5
 17-bit register                                       : 1
 2-bit register                                        : 4
 23-bit register                                       : 1
 24-bit register                                       : 2
 25-bit register                                       : 3
 26-bit register                                       : 1
 27-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 15
 33-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 7
 7-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 1
 23-bit comparator greater                             : 1
# Multiplexers                                         : 25
 1-bit 27-to-1 multiplexer                             : 1
 1-bit 33-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 16
 26-bit 4-to-1 multiplexer                             : 3
 27-bit 4-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 1
 27-bit shifter logical left                           : 1
# Xors                                                 : 75
 1-bit xor2                                            : 74
 1-bit xor3                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <wb_prod_BD_15> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_14> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_13> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_12> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_11> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_10> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_9> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_8> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_7> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_6> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_5> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_4> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_3> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_2> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_1> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_0> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <wb_prod_BD_plus_AD_plus_BC_0> of sequential type is unconnected in block <mul_unit>.
WARNING:Xst:2677 - Node <mem_Exp_Res_5_2> of sequential type is unconnected in block <FPU>.
WARNING:Xst:2677 - Node <mem_Exp_Res_5_1> of sequential type is unconnected in block <FPU>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x48-bit ROM                                         : 1
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 1
 10-bit subtractor                                     : 2
 16-bit adder                                          : 2
 17-bit adder                                          : 1
 23-bit adder                                          : 1
 25-bit adder                                          : 1
 25-bit addsub                                         : 1
 26-bit adder                                          : 1
 28-bit addsub                                         : 1
 8-bit adder                                           : 2
# Counters                                             : 2
 2-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 1659
 Flip-Flops                                            : 1659
# Comparators                                          : 1
 23-bit comparator greater                             : 1
# Multiplexers                                         : 25
 1-bit 27-to-1 multiplexer                             : 1
 1-bit 33-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 16
 26-bit 4-to-1 multiplexer                             : 3
 27-bit 4-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 1
 27-bit shifter logical left                           : 1
# Xors                                                 : 75
 1-bit xor2                                            : 74
 1-bit xor3                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch mem_D_8 hinder the constant cleaning in the block FPU_DIV.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <mem_D_7> has a constant value of 0 in block <FPU_DIV>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <div_first_0> has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wdc_first_0> has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wic_first_0> has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pvr_first_0> has a constant value of 0 in block <Decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbg_hit_1_1> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_2> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_3> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_4> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_5> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_6> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_7> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_8> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_9> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_10> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_11> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_12> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_13> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_14> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_15> (without init value) has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_15> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_14> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_13> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_12> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_11> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_10> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_9> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_8> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_7> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_6> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_4> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_5> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_3> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_2> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_1> has a constant value of 0 in block <Debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mem_Res_Type_3_3> (without init value) has a constant value of 0 in block <FPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_Res_Type_3_4> (without init value) has a constant value of 0 in block <FPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_Res_Type_4_4> (without init value) has a constant value of 0 in block <FPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_Res_Type_4_3> (without init value) has a constant value of 0 in block <FPU>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <void_bit16_15> in Unit <barrel_shift> is equivalent to the following 15 FFs/Latches, which will be removed : <void_bit16_14> <void_bit16_13> <void_bit16_12> <void_bit16_11> <void_bit16_10> <void_bit16_9> <void_bit16_8> <void_bit16_7> <void_bit16_6> <void_bit16_5> <void_bit16_4> <void_bit16_3> <void_bit16_2> <void_bit16_1> <void_bit16_0> 
INFO:Xst:2261 - The FF/Latch <Shift_Oper_0> in Unit <Decode> is equivalent to the following 2 FFs/Latches, which will be removed : <FPU_Cond_0> <instr_EX_i_25> 
INFO:Xst:2261 - The FF/Latch <FPU_Op_2> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <instr_EX_i_24> 
INFO:Xst:2261 - The FF/Latch <FPU_Op_1> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <instr_EX_i_23> 
INFO:Xst:2261 - The FF/Latch <FPU_Cond_2> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <instr_EX_i_27> 
INFO:Xst:2261 - The FF/Latch <Arith_Shift> in Unit <Decode> is equivalent to the following 2 FFs/Latches, which will be removed : <FPU_Op_0> <instr_EX_i_22> 
INFO:Xst:2261 - The FF/Latch <Logic_Oper_1> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <instr_EX_i_5> 
INFO:Xst:2261 - The FF/Latch <Shift_Oper_1> in Unit <Decode> is equivalent to the following 2 FFs/Latches, which will be removed : <FPU_Cond_1> <instr_EX_i_26> 
INFO:Xst:2261 - The FF/Latch <Left_Shift> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <instr_EX_i_21> 
INFO:Xst:2261 - The FF/Latch <Logic_Oper_0> in Unit <Decode> is equivalent to the following FF/Latch, which will be removed : <instr_EX_i_4> 
INFO:Xst:2261 - The FF/Latch <new_dbg_instr_CLK> in Unit <Debug> is equivalent to the following FF/Latch, which will be removed : <sample_1_ren_6> 
INFO:Xst:2261 - The FF/Latch <mem_MantB_2_31> in Unit <FPU> is equivalent to the following FF/Latch, which will be removed : <mem_op1_31> 
INFO:Xst:2261 - The FF/Latch <mem_MantB_2_30> in Unit <FPU> is equivalent to the following FF/Latch, which will be removed : <mem_op1_30> 
INFO:Xst:2261 - The FF/Latch <mem_MantB_2_29> in Unit <FPU> is equivalent to the following FF/Latch, which will be removed : <mem_op1_29> 
INFO:Xst:2261 - The FF/Latch <mem_MantB_2_28> in Unit <FPU> is equivalent to the following FF/Latch, which will be removed : <mem_op1_28> 
INFO:Xst:2261 - The FF/Latch <mem_MantB_2_27> in Unit <FPU> is equivalent to the following FF/Latch, which will be removed : <mem_op1_27> 
INFO:Xst:1901 - Instance Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BD in unit mul_unit of type MULT18X18S has been replaced by MULT18X18SIO
INFO:Xst:1901 - Instance Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD in unit mul_unit of type MULT18X18S has been replaced by MULT18X18SIO
INFO:Xst:1901 - Instance Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC in unit mul_unit of type MULT18X18S has been replaced by MULT18X18SIO
INFO:Xst:1901 - Instance Using_MULT18.Using_Hard_Mult18x18s.Mul_1_1 in unit FPU_MUL of type MULT18X18S has been replaced by MULT18X18SIO
INFO:Xst:1901 - Instance Using_MULT18.Using_Hard_Mult18x18s.Mul_1_2 in unit FPU_MUL of type MULT18X18S has been replaced by MULT18X18SIO
INFO:Xst:1901 - Instance Using_MULT18.Using_Hard_Mult18x18s.Mul_1_3 in unit FPU_MUL of type MULT18X18S has been replaced by MULT18X18SIO
INFO:Xst:1901 - Instance Using_MULT18.Using_Hard_Mult18x18s.Mul_1_4 in unit FPU_MUL of type MULT18X18S has been replaced by MULT18X18SIO

Optimizing unit <microblaze_0_wrapper> ...

Optimizing unit <DPLB_Interface> ...

Optimizing unit <IPLB_Interface> ...

Optimizing unit <FPU_DIV> ...

Optimizing unit <Byte_Doublet_Handle> ...

Optimizing unit <instr_mux> ...

Optimizing unit <PreFetch_Buffer> ...

Optimizing unit <barrel_shift> ...

Optimizing unit <mul_unit> ...

Optimizing unit <Zero_Detect> ...

Optimizing unit <Operand_Select_Bit_1> ...

Optimizing unit <Operand_Select_Bit_2> ...

Optimizing unit <Operand_Select_Bit_3> ...

Optimizing unit <Operand_Select_Bit_4> ...

Optimizing unit <Operand_Select_Bit_5> ...

Optimizing unit <Operand_Select_Bit_6> ...

Optimizing unit <Operand_Select_Bit_7> ...

Optimizing unit <Operand_Select_Bit_8> ...

Optimizing unit <carry_equal> ...

Optimizing unit <FPU_ADDSUB> ...

Optimizing unit <FPU_MUL> ...

Optimizing unit <address_hit> ...

Optimizing unit <Decode> ...

Optimizing unit <Debug> ...

Optimizing unit <Register_File> ...

Optimizing unit <Operand_Select> ...

Optimizing unit <ALU> ...

Optimizing unit <Shift_Logic_Module> ...

Optimizing unit <Result_Mux> ...

Optimizing unit <MSR_Reg> ...

Optimizing unit <PC_Module> ...

Optimizing unit <carry_compare_const> ...

Optimizing unit <carry_compare_1> ...

Optimizing unit <carry_compare_2> ...

Optimizing unit <FPU> ...

Optimizing unit <Data_Flow> ...

Optimizing unit <microblaze> ...
WARNING:Xst:1293 - FF/Latch <microblaze_0/Area.Data_Flow_I/hold_fpu_excep_0> has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Area.Decode_I/Write_DIV_result_0> has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Trace_Exception_Kind_0> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Trace_MSR_Reg_14> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Trace_MSR_Reg_10> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Trace_MSR_Reg_9> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Trace_MSR_Reg_8> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Trace_MSR_Reg_7> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Trace_MSR_Reg_6> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Trace_MSR_Reg_5> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <microblaze_0/Trace_MSR_Reg_4> (without init value) has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_res_4_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_Q_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Res_4_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_fpu_stall_i_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Implement_Debug_Logic.Debug_Area/control_reg_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Implement_Debug_Logic.Debug_Area/control_reg_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Implement_Debug_Logic.Debug_Area/control_reg_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Implement_Debug_Logic.Debug_Area/control_reg_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Decode_I/Interrupt_Taken> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Decode_I/Start_Div_i> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Decode_I/EX_delayslot_Instr_I_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Decode_I/Branch_Instr> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Decode_I/Not_Div_Op> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Decode_I/div_started> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/IPLB_Exception> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/MEM_DPLB_Exception> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Area.Using_Ext_Databus.Using_D_PLB.DPLB_Interface_I1/WB_DPLB_Data_Strobe> of sequential type is unconnected in block <microblaze_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Implement_Debug_Logic.Debug_Area/delay_slot_instr> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Area.Decode_I/Trace_Delay_Slot_early> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_0> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_0> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_1> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_110> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_2> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_2> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_3> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_3> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_4> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_4> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_5> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_5> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_6> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_6> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_7> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_7> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_8> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_8> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_9> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_9> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Trace_Exception_Kind_1> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Trace_Exception_Taken> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_10> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_10> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_11> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_11> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_12> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_12> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_13> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_13> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_14> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_14> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_20> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_20> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_15> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_15> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_16> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_16> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_21> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_21> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_22> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_22> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_17> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_17> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_18> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_18> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_23> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_23> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_19> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_19> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_24> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_24> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_30> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_30> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_25> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_25> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_26> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_26> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_31> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_31> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_27> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_27> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_28> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_28> 
INFO:Xst:2261 - The FF/Latch <microblaze_0/Area.Using_I_PLB.IPLB_Interface_I1/instr_addr_29> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <microblaze_0/Instr_Addr_Stored_29> 
FlipFlop microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_absAgtB_2_0 has been replicated 1 time(s)
FlipFlop microblaze_0/Area.Decode_I/ex_Valid_0 has been replicated 1 time(s)
FlipFlop microblaze_0/sync_reset has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <microblaze_0_wrapper> :
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_2>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Exp_Res_4_1>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Exp_Res_4_2>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Exp_Res_4_3>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Exp_Res_4_4>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Exp_Res_4_5>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Exp_Res_4_6>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Exp_Res_4_7>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Exp_Res_4_8>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Exp_Res_4_9>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Exp_Res_4_10>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Type_5_7>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Type_5_6>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Type_5_5>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Type_5_2>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Type_5_1>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Type_5_0>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_Res_Sign_5>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_mul_op_4_0>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_div_op_4_0>.
	Found 2-bit shift register for signal <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_addsub_op_4_0>.
Unit <microblaze_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1496
 Flip-Flops                                            : 1496
# Shift Registers                                      : 21
 2-bit shift register                                  : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/microblaze_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 4170

Cell Usage :
# BELS                             : 3459
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 76
#      LUT2                        : 259
#      LUT2_D                      : 8
#      LUT2_L                      : 11
#      LUT3                        : 828
#      LUT3_D                      : 99
#      LUT3_L                      : 27
#      LUT4                        : 1030
#      LUT4_D                      : 26
#      LUT4_L                      : 34
#      MULT_AND                    : 51
#      MUXCY                       : 226
#      MUXCY_L                     : 156
#      MUXF5                       : 330
#      MUXF6                       : 5
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 270
# FlipFlops/Latches                : 1517
#      FD                          : 291
#      FDC                         : 1
#      FDCE                        : 6
#      FDE                         : 298
#      FDR                         : 552
#      FDRE                        : 231
#      FDRS                        : 40
#      FDRSE                       : 42
#      FDS                         : 18
#      FDSE                        : 38
# RAMS                             : 128
#      RAM16X1D                    : 128
# Shift Registers                  : 105
#      SRL16                       : 21
#      SRL16E                      : 76
#      SRLC16E                     : 8
# MULTs                            : 7
#      MULT18X18SIO                : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-4 

 Number of Slices:                     1513  out of  14752    10%  
 Number of Slice Flip Flops:           1517  out of  29504     5%  
 Number of 4 input LUTs:               2777  out of  29504     9%  
    Number used as logic:              2416
    Number used as Shift registers:     105
    Number used as RAMs:                256
 Number of IOs:                        4170
 Number of bonded IOBs:                   0  out of    250     0%  
 Number of MULT18X18SIOs:                 7  out of     36    19%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                      | Load  |
-----------------------------------+----------------------------------------------------------------------------+-------+
DCACHE_FSL_OUT_CLK                 | NONE(microblaze_0/Area.Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_0)| 1605  |
DBG_CLK                            | NONE(microblaze_0/Area.Implement_Debug_Logic.Debug_Area/New_Dbg_Instr_TCK) | 141   |
DBG_UPDATE                         | NONE(microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_TClk)   | 11    |
-----------------------------------+----------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                              | Buffer(FF name)                                                                | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------+
microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Command_Reg_Rst(microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Command_Reg_Rst:Q)    | NONE(microblaze_0/Area.Implement_Debug_Logic.Debug_Area/command_reg_0)         | 2     |
DBG_UPDATE                                                                                                                                  | NONE                                                                           | 1     |
microblaze_0/Area.Implement_Debug_Logic.Debug_Area/continue_from_brk(microblaze_0/Area.Implement_Debug_Logic.Debug_Area/continue_from_brk:Q)| NONE(microblaze_0/Area.Implement_Debug_Logic.Debug_Area/continue_from_brk_TClk)| 1     |
microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_cmd(microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_cmd1:O)     | NONE(microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_TClk)       | 1     |
microblaze_0/Area.Implement_Debug_Logic.Debug_Area/normal_stop_cmd(microblaze_0/Area.Implement_Debug_Logic.Debug_Area/normal_stop_cmd1:O)   | NONE(microblaze_0/Area.Implement_Debug_Logic.Debug_Area/normal_stop_TClk)      | 1     |
microblaze_0/Area.Implement_Debug_Logic.Debug_Area/start_single_step(microblaze_0/Area.Implement_Debug_Logic.Debug_Area/start_single_step:Q)| NONE(microblaze_0/Area.Implement_Debug_Logic.Debug_Area/single_Step_TClk)      | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.623ns (Maximum Frequency: 86.036MHz)
   Minimum input arrival time before clock: 7.162ns
   Maximum output required time after clock: 9.144ns
   Maximum combinational path delay: 3.347ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCACHE_FSL_OUT_CLK'
  Clock period: 11.623ns (frequency: 86.036MHz)
  Total number of paths / destination ports: 147999 / 4580
-------------------------------------------------------------------------
Delay:               11.623ns (Levels of Logic = 13)
  Source:            microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/MSB_DFF.Op2_DFF (FF)
  Destination:       microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF (FF)
  Source Clock:      DCACHE_FSL_OUT_CLK rising
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/MSB_DFF.Op2_DFF to microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q           11   0.591   1.108  microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/MSB_DFF.Op2_DFF (microblaze_0/Area.Data_Flow_I/op2_i<6>)
     LUT4:I0->O            1   0.704   0.000  microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA.carry_equal_byte1/sel_3_and00001 (microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA.carry_equal_byte1/sel<3>)
     MUXCY_L:S->LO         1   0.464   0.000  microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA.carry_equal_byte1/The_Compare[3].MUXCY_L_I1 (microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA.carry_equal_byte1/carry<3>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA.carry_equal_byte1/The_Compare[2].MUXCY_L_I1 (microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA.carry_equal_byte1/carry<2>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA.carry_equal_byte1/The_Compare[1].MUXCY_L_I1 (microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA.carry_equal_byte1/carry<1>)
     MUXCY_L:CI->LO       12   0.059   0.996  microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA.carry_equal_byte1/The_Compare[0].MUXCY_L_I1 (microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/byte_equal<0>)
     LUT4:I2->O            1   0.704   0.424  microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/normal_res<1>48_SW1 (N364)
     LUT4:I3->O            1   0.704   0.424  microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/normal_res<1>48 (microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/normal_res<1>48)
     LUT4_L:I3->LO         1   0.704   0.275  microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/normal_res<1>168 (microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/normal_res<1>)
     LUT2:I0->O            1   0.704   0.499  microblaze_0/Area.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA.shift_logic_result_i_lut_1 (microblaze_0/Area.Data_Flow_I/shift_Logic_Result<30>)
     LUT4:I1->O            1   0.704   0.000  microblaze_0/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux (microblaze_0/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/data_Shift_Res)
     MUXF5:I1->O           7   0.321   0.787  microblaze_0/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[30].Result_Mux_Bit_I/Result_MUXF5 (microblaze_0/Area.Data_Flow_I/ex_Result<30>)
     LUT3:I1->O            2   0.704   0.000  microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Mux2_1 (microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_Reg)
     MUXF5:I0->O           1   0.321   0.000  microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_MUXF5 (microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/op1_I)
     FDE:D                     0.308          microblaze_0/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF
    ----------------------------------------
    Total                     11.623ns (7.110ns logic, 4.513ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DBG_CLK'
  Clock period: 5.124ns (frequency: 195.160MHz)
  Total number of paths / destination ports: 194 / 162
-------------------------------------------------------------------------
Delay:               5.124ns (Levels of Logic = 2)
  Source:            microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_1 (FF)
  Destination:       microblaze_0/Area.Implement_Debug_Logic.Debug_Area/New_Dbg_Instr_TCK (FF)
  Source Clock:      DBG_CLK rising
  Destination Clock: DBG_CLK rising

  Data Path: microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_1 to microblaze_0/Area.Implement_Debug_Logic.Debug_Area/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.591   1.339  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_1 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/shift_count_1)
     LUT4:I1->O            1   0.704   0.455  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/New_Dbg_Instr_TCK_or000022 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/New_Dbg_Instr_TCK_or000022)
     LUT4:I2->O            1   0.704   0.420  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/New_Dbg_Instr_TCK_or000042 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.911          microblaze_0/Area.Implement_Debug_Logic.Debug_Area/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.124ns (2.910ns logic, 2.214ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 2644 / 1064
-------------------------------------------------------------------------
Offset:              7.162ns (Levels of Logic = 8)
  Source:            DREADY (PAD)
  Destination:       microblaze_0/Area.Decode_I/mul_Executing_0 (FF)
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: DREADY to microblaze_0/Area.Decode_I/mul_Executing_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            6   0.704   0.669  microblaze_0/combined_dready1 (microblaze_0/combined_dready)
     MUXCY_L:CI->LO      216   0.059   0.000  microblaze_0/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1 (microblaze_0/of_PipeRun)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1 (microblaze_0/Area.Decode_I/take_Intr_Now_I)
     MUXCY_L:CI->LO        2   0.059   0.000  microblaze_0/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2 (microblaze_0/Area.Decode_I/take_Intr_Now_II)
     MUXCY_L:CI->LO       42   0.059   1.269  microblaze_0/Area.Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3 (microblaze_0/Area.Decode_I/take_Intr_Now_III)
     LUT4_D:I3->LO         1   0.704   0.104  microblaze_0/Area.Decode_I/mbar_first_mux000219 (N782)
     LUT4:I3->O            3   0.704   0.535  microblaze_0/Area.Decode_I/mbar_first_mux000221 (microblaze_0/Area.Decode_I/of_mbar_decode)
     LUT4:I3->O            2   0.704   0.447  microblaze_0/Area.Decode_I/mbar_first_mux000231 (microblaze_0/Area.Decode_I/mbar_first_mux0002)
     FDRS:S                    0.911          microblaze_0/Area.Decode_I/mul_Executing_0
    ----------------------------------------
    Total                      7.162ns (4.138ns logic, 3.024ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DBG_CLK'
  Total number of paths / destination ports: 134 / 65
-------------------------------------------------------------------------
Offset:              4.724ns (Levels of Logic = 3)
  Source:            DBG_REG_EN<2> (PAD)
  Destination:       microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I (FF)
  Destination Clock: DBG_CLK rising

  Data Path: DBG_REG_EN<2> to microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            4   0.704   0.762  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Command_Reg_En_cmp_eq000011 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/N6)
     LUT3:I0->O            2   0.704   0.526  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Control_Reg_En_cmp_eq000011 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/N25)
     LUT3:I1->O            8   0.704   0.757  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/which_pc_0_mux00001 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/which_pc)
     SRLC16E:CE                0.392          microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[7].SRLC16E_I
    ----------------------------------------
    Total                      4.724ns (2.679ns logic, 2.045ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DBG_UPDATE'
  Total number of paths / destination ports: 88 / 11
-------------------------------------------------------------------------
Offset:              5.046ns (Levels of Logic = 3)
  Source:            DBG_REG_EN<2> (PAD)
  Destination:       microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_TClk (FF)
  Destination Clock: DBG_UPDATE rising

  Data Path: DBG_REG_EN<2> to microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            4   0.704   0.762  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Command_Reg_En_cmp_eq000011 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/N6)
     LUT3:I0->O            2   0.704   0.622  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Control_Reg_En_cmp_eq000011 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/N25)
     LUT3:I0->O            9   0.704   0.820  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Control_Reg_En_cmp_eq00001 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Control_Reg_En)
     FDCE:CE                   0.555          microblaze_0/Area.Implement_Debug_Logic.Debug_Area/force_stop_TClk
    ----------------------------------------
    Total                      5.046ns (2.842ns logic, 2.204ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 10972 / 431
-------------------------------------------------------------------------
Offset:              9.144ns (Levels of Logic = 34)
  Source:            microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:       INSTR_ADDR<0> (PAD)
  Source Clock:      DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to INSTR_ADDR<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             67   0.591   1.448  microblaze_0/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (microblaze_0/buffer_Addr<1>)
     LUT3_L:I0->LO         1   0.704   0.179  microblaze_0/Area.Decode_I/PC_Incr_0_and0000_SW0 (N266)
     LUT4:I1->O            1   0.704   0.595  microblaze_0/Area.Decode_I/PC_Incr_0_and0000 (microblaze_0/pc_Incr)
     LUT4:I0->O            1   0.704   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I (microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[29].PC_Bit_I/xor_Sum)
     MUXCY_L:S->LO         1   0.464   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[29].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<29>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[28].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<28>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<27>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[26].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<26>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[25].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<25>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[24].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<24>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<23>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[22].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<22>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[21].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<21>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[20].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<20>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<19>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[18].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<18>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[17].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<17>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[16].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<16>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[15].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<15>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[14].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<14>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[13].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<13>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[12].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<12>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[11].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<11>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[10].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<10>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[9].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<9>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[8].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<8>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[7].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<7>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[6].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<6>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[5].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<5>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[4].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<4>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[3].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<3>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[2].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<2>)
     MUXCY_L:CI->LO        1   0.059   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[1].PC_Bit_I/MUXCY_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Carry<1>)
     XORCY:CI->O           1   0.804   0.595  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].PC_Bit_I/XOR_X (microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].PC_Bit_I/pc_Sum)
     LUT4:I0->O            2   0.704   0.000  microblaze_0/Area.Data_Flow_I/PC_Module_I/Using_FPGA.PC_GEN[0].PC_Bit_I/NewPC_Mux (INSTR_ADDR<0>)
    ----------------------------------------
    Total                      9.144ns (6.327ns logic, 2.817ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DBG_CLK'
  Total number of paths / destination ports: 118 / 1
-------------------------------------------------------------------------
Offset:              9.041ns (Levels of Logic = 6)
  Source:            microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I (FF)
  Destination:       DBG_TDO (PAD)
  Source Clock:      DBG_CLK rising

  Data Path: microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I to DBG_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   3.706   0.499  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/tdo_config_word1<4>)
     LUT3:I1->O            1   0.704   0.455  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO23 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO23)
     LUT4:I2->O            1   0.704   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO73_F (N602)
     MUXF5:I0->O           1   0.321   0.499  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO73 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO73)
     LUT4:I1->O            1   0.704   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324_SW01 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324_SW0)
     MUXF5:I1->O           1   0.321   0.424  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324_SW0_f5 (N480)
     LUT4:I3->O            0   0.704   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324 (DBG_TDO)
    ----------------------------------------
    Total                      9.041ns (7.164ns logic, 1.877ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               3.347ns (Levels of Logic = 4)
  Source:            DBG_REG_EN<7> (PAD)
  Destination:       DBG_TDO (PAD)

  Data Path: DBG_REG_EN<7> to DBG_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I2->O            1   0.704   0.455  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO264 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO264)
     LUT4:I2->O            1   0.704   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324_SW01 (microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324_SW0)
     MUXF5:I1->O           1   0.321   0.424  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324_SW0_f5 (N480)
     LUT4:I3->O            0   0.704   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_Area/TDO324 (DBG_TDO)
    ----------------------------------------
    Total                      3.347ns (2.468ns logic, 0.879ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================


Total REAL time to Xst completion: 65.00 secs
Total CPU time to Xst completion: 64.41 secs
 
--> 

Total memory usage is 245440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  671 (   0 filtered)
Number of infos    :  101 (   0 filtered)

