$date
    Sep  3, 2006  16:37:19
$end
$version
    Tool:	VERILOG-XL	05.10.003-s
$end
$timescale
     100ps
$end

$scope module test_fixture $end
$var reg       1 !    done  $end
$var reg       3 "    test_input [2:0] $end
$var wire      1 #    f1  $end
$var wire      1 $    f2  $end

$scope module u3 $end
$var wire      1 %    a  $end
$var wire      1 &    b  $end
$var wire      1 '    c  $end
$var wire      1 #    f  $end
$var wire      1 (    node1  $end

$scope module u2 $end
$var wire      1 (    a  $end
$var wire      1 '    b  $end
$var wire      1 #    f  $end
$upscope $end


$scope module u1 $end
$var wire      1 %    a  $end
$var wire      1 &    b  $end
$var wire      1 (    f  $end
$upscope $end

$upscope $end


$scope module u4 $end
$var wire      1 )    a  $end
$var wire      1 *    b  $end
$var wire      1 +    c  $end
$var wire      1 $    f  $end
$var wire      1 ,    node1  $end
$upscope $end

$upscope $end


$scope module NAND2 $end
$var wire      1 -    a  $end
$var wire      1 .    b  $end
$var wire      1 /    f  $end
$upscope $end


$scope module NOR2 $end
$var wire      1 0    a  $end
$var wire      1 1    b  $end
$var wire      1 2    f  $end
$upscope $end


$scope module INV $end
$var wire      1 3    a  $end
$var wire      1 4    f  $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
b000 "
0#
0$
0%
0&
0'
0(
0)
0*
0+
z,
z-
z.
x/
z0
z1
x2
z3
x4
$end
#50
b001 "
1+
1'
1$
1#
#100
b011 "
b010 "
1*
1&
0+
0'
0$
0#
#150
b011 "
1+
1'
1$
1#
#200
b111 "
b101 "
b100 "
1)
1%
0*
0&
0+
0'
0$
0#
#250
b101 "
1+
1'
1$
1#
#300
b111 "
b110 "
1*
1&
0+
0'
1(
#350
b111 "
1+
1'
#400
1!
