Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 288277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 558277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
WARNING: "C:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/RAMB18E1.v" Line 980: Timing violation in scope /uP16_top_tb/uut/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/TChk980_16137 at time 828277 ps $setuphold (posedge CLKARDCLK,negedge DIADI,(0:0:0),(0:0:0),notifier_a,diadi0_enable_p,diadi0_enable_p,CLKARDCLK_delay,DIADI_delay) 
