# RISC-V_MYTH_Workshop

For students of "Microprocessor for You in Thirty Hours" Workshop, offered by for VLSI System Design (VSD) and Redwood EDA, find here accompanying live info and links.

Refer to README at [stevehoover/RISC-V_MYTH_Workshop](https://github.com/stevehoover/RISC-V_MYTH_Workshop) for lab instructions.

Add your codes in the [calculator_solutions.tlv](calculator_solutions.tlv) and [risc-v_solutions.tlv](risc-v_solutions.tlv) files and **keep committing** to your repository after every lab.
<br />**Day 3**
**<br />Combinational logic in TL-Verilog using Makerchip**
<br />
<br />![1_Makerchip_start](https://user-images.githubusercontent.com/66528639/170826090-2d6fea4d-ae88-4062-8e5d-f062fc8385ed.jpg)
<br />
<br />![2_Add_vectors](https://user-images.githubusercontent.com/66528639/170826102-cc8c9553-efa0-492c-bb8d-e5c8ec4568c9.jpg)
<br />
<br />Addition of 2 vectors
<br />![2_Sub_vectors](https://user-images.githubusercontent.com/66528639/170826174-6757ccb2-bd6b-43d8-a8c5-f6449c716347.jpg)
br />Substraction of 2 vectors
<br />![2_and_gate](https://user-images.githubusercontent.com/66528639/170826116-d47dde2e-740a-4cda-b522-1cfabfef0fcf.jpg)
<br />AND gate implementation
<br />![2_Or_gate](https://user-images.githubusercontent.com/66528639/170826158-cb8903db-5e91-44e9-809d-f08905454345.jpg)
br />
<br />![3_calculator_editor](https://user-images.githubusercontent.com/66528639/170826199-c6c486af-54f6-4cd5-914b-381b949c4a49.jpg)
<br />Claculator Editor
<br />
<br />![3_Calculator_Log_file](https://user-images.githubusercontent.com/66528639/170826208-ab10ff79-f612-4c02-b6cf-a781087e4154.jpg)
<br />Claculator Log file
<br />
<br />![3_calculator_TLV](https://user-images.githubusercontent.com/66528639/170826220-39667810-c238-4602-a671-31dd2179b9c0.jpg)
<br />Claculator TLV file
<br />
<br />![4_fibbonaci_series](https://user-images.githubusercontent.com/66528639/170826240-75d11e01-5053-48f5-8b36-b4a4fd7bdb12.jpg)
<br />Fibonacci series
<br />
<br />![5_Counter](https://user-images.githubusercontent.com/66528639/170826261-77c7ff32-037a-4a60-8ac3-2f589fedac48.jpg)
<br />Counter
<br />
<br />![6_Real_calculator_TLV](https://user-images.githubusercontent.com/66528639/170826267-f7134986-2141-4fe7-bb6a-d6aa1a959c1f.jpg)
<br />Real Calculator
<br />
<br />
**<br /> Sequential and pipelined logic & Validity **
<br />
<br />![8_Pythagorus_theorem](https://user-images.githubusercontent.com/66528639/170826360-52fdb96c-0e1b-4403-b71e-fce0f5fbb057.jpg)
<br />Pythagours Theorem
<br />
<br />![9_Pipeline_error](https://user-images.githubusercontent.com/66528639/170826377-74b45d7d-f674-4fab-8fa9-8daea67aaf44.jpg)
<br />Pipeline Error
<br />
<br />![10_Cycle_Calculator](https://user-images.githubusercontent.com/66528639/170826392-1fc446e2-b649-4ae5-80a1-9331a89fe918.jpg)
<br />Cycle Calculator
<br />
<br />![11_validate_phy](https://user-images.githubusercontent.com/66528639/170826415-a101117f-f2c3-47aa-8330-7447ee1b0855.jpg)
<br />Validate of Phythagorus
 
 
 <br />**Day 4**
 ** <br />Basic RISC-V CPU micro-architecture** <br />
 <br />Implementation on TL-Verilog
 <br />
 <br />![CPU_Design](https://user-images.githubusercontent.com/66528639/170826769-1ff21b6b-cd1f-41f6-a782-0fec73b43832.jpg)
 <br />CPU Design
 <br />![1_PC](https://user-images.githubusercontent.com/66528639/170826566-3a757611-9765-4379-8006-793f025cfbac.jpg)
 <br />Program Counter
 <br />![2_Fetch_logic](https://user-images.githubusercontent.com/66528639/170826594-21422141-77e2-49e6-8afd-3dcd12506993.jpg)
 <br />Fetch Logic
 <br />
 <br />![3_Instruction_Decode_logic](https://user-images.githubusercontent.com/66528639/170826602-339c2008-1bd2-4d5d-b7aa-d01ec051f45c.jpg)
 <br />Instruction Decode Logic
 <br />
 <br />![4_Instruction_imm_decode](https://user-images.githubusercontent.com/66528639/170826611-ef14cb66-1c2a-4db8-b739-231c55e9adcb.jpg)
 <br />Instruction Immediate Decode
 <br />![5_instruction_decode](https://user-images.githubusercontent.com/66528639/170826623-ee832032-51a4-4874-bba0-5e1948f7907e.jpg)
 <br />Instruction Decode  <br />
 <br />![6_Instruction_Field_decode](https://user-images.githubusercontent.com/66528639/170826637-8c60e630-f457-4924-a724-e7e531a84dc0.jpg)
  <br />Instruction Field Decode
  <br />
  <br />![7_instruction_Decode](https://user-images.githubusercontent.com/66528639/170826649-690b17ed-489e-40e5-802e-75761c4eff61.jpg)
  <br />Instruction Decode
  <br />
  <br />![8_reg_file_read](https://user-images.githubusercontent.com/66528639/170826661-15880bb7-1055-4baf-a028-d17e66d6e827.jpg)
  <br />Register Field Read
  <br />
  <br />![9_ALU](https://user-images.githubusercontent.com/66528639/170826683-ddfe0159-e89f-4b0d-a606-728009edeeeb.jpg)
  <br />ALU
  <br />
  <br />![10_Branch_Instructions](https://user-images.githubusercontent.com/66528639/170826694-549e62e5-c47d-4463-810a-190a41a107e7.jpg)

   <br />Branch Instruction
   <br />
   <br />![11_CPU](https://user-images.githubusercontent.com/66528639/170826715-5f17e850-35e3-4374-9ba8-8e67e033e450.jpg)
   <br />RISC V CPU Design
