/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/prc_v1_3_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap prc_v1_3_1 /home/feilong/Storages/fpga/000_vivado_sim_linux32/prc_v1_3_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work prc_v1_3_1 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/prc_v1_3_1/.cxl.vhdl.prc_v1_3_1.prc_v1_3_1.lin64.cmf
