{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 08 11:34:43 2009 " "Info: Processing started: Wed Jul 08 11:34:43 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIC2 -c MIC2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIC2 -c MIC2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ROM:inst3\|NEXT_INSTRUCT\[12\] register DATA_PATH:DP\|Registrador:OPC\|guarda\[14\] 46.0 MHz 21.738 ns Internal " "Info: Clock \"clk\" has Internal fmax of 46.0 MHz between source register \"ROM:inst3\|NEXT_INSTRUCT\[12\]\" and destination register \"DATA_PATH:DP\|Registrador:OPC\|guarda\[14\]\" (period= 21.738 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.679 ns + Longest register register " "Info: + Longest register to register delay is 10.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|NEXT_INSTRUCT\[12\] 1 REG LCFF_X26_Y13_N27 102 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N27; Fanout = 102; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 645 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.272 ns) 1.747 ns DATA_PATH:DP\|PC:pc\|B\[3\]~6295 2 COMB LCCOMB_X27_Y18_N30 3 " "Info: 2: + IC(1.475 ns) + CELL(0.272 ns) = 1.747 ns; Loc. = LCCOMB_X27_Y18_N30; Fanout = 3; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[3\]~6295'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { ROM:inst3|NEXT_INSTRUCT[12] DATA_PATH:DP|PC:pc|B[3]~6295 } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.378 ns) 2.708 ns DATA_PATH:DP\|PC:pc\|B\[3\]~6296 3 COMB LCCOMB_X26_Y18_N20 3 " "Info: 3: + IC(0.583 ns) + CELL(0.378 ns) = 2.708 ns; Loc. = LCCOMB_X26_Y18_N20; Fanout = 3; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[3\]~6296'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { DATA_PATH:DP|PC:pc|B[3]~6295 DATA_PATH:DP|PC:pc|B[3]~6296 } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.350 ns) 3.691 ns DATA_PATH:DP\|ALU:ULA\|Add0~462 4 COMB LCCOMB_X25_Y14_N6 2 " "Info: 4: + IC(0.633 ns) + CELL(0.350 ns) = 3.691 ns; Loc. = LCCOMB_X25_Y14_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~462'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { DATA_PATH:DP|PC:pc|B[3]~6296 DATA_PATH:DP|ALU:ULA|Add0~462 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.726 ns DATA_PATH:DP\|ALU:ULA\|Add0~466 5 COMB LCCOMB_X25_Y14_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 3.726 ns; Loc. = LCCOMB_X25_Y14_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~466'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~462 DATA_PATH:DP|ALU:ULA|Add0~466 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.761 ns DATA_PATH:DP\|ALU:ULA\|Add0~470 6 COMB LCCOMB_X25_Y14_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 3.761 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~470'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~466 DATA_PATH:DP|ALU:ULA|Add0~470 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.796 ns DATA_PATH:DP\|ALU:ULA\|Add0~474 7 COMB LCCOMB_X25_Y14_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 3.796 ns; Loc. = LCCOMB_X25_Y14_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~474'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~470 DATA_PATH:DP|ALU:ULA|Add0~474 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.921 ns DATA_PATH:DP\|ALU:ULA\|Add0~477 8 COMB LCCOMB_X25_Y14_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 3.921 ns; Loc. = LCCOMB_X25_Y14_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~477'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~474 DATA_PATH:DP|ALU:ULA|Add0~477 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.053 ns) 4.795 ns DATA_PATH:DP\|ALU:ULA\|Add1~9123 9 COMB LCCOMB_X27_Y13_N20 2 " "Info: 9: + IC(0.821 ns) + CELL(0.053 ns) = 4.795 ns; Loc. = LCCOMB_X27_Y13_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9123'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { DATA_PATH:DP|ALU:ULA|Add0~477 DATA_PATH:DP|ALU:ULA|Add1~9123 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.309 ns) 6.054 ns DATA_PATH:DP\|ALU:ULA\|Add1~9166 10 COMB LCCOMB_X21_Y15_N16 2 " "Info: 10: + IC(0.950 ns) + CELL(0.309 ns) = 6.054 ns; Loc. = LCCOMB_X21_Y15_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9166'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { DATA_PATH:DP|ALU:ULA|Add1~9123 DATA_PATH:DP|ALU:ULA|Add1~9166 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.089 ns DATA_PATH:DP\|ALU:ULA\|Add1~9170 11 COMB LCCOMB_X21_Y15_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.089 ns; Loc. = LCCOMB_X21_Y15_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9170'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.124 ns DATA_PATH:DP\|ALU:ULA\|Add1~9174 12 COMB LCCOMB_X21_Y15_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.124 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9174'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.159 ns DATA_PATH:DP\|ALU:ULA\|Add1~9178 13 COMB LCCOMB_X21_Y15_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 6.159 ns; Loc. = LCCOMB_X21_Y15_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9178'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.194 ns DATA_PATH:DP\|ALU:ULA\|Add1~9182 14 COMB LCCOMB_X21_Y15_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.194 ns; Loc. = LCCOMB_X21_Y15_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9182'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.229 ns DATA_PATH:DP\|ALU:ULA\|Add1~9186 15 COMB LCCOMB_X21_Y15_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 6.229 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9186'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.264 ns DATA_PATH:DP\|ALU:ULA\|Add1~9190 16 COMB LCCOMB_X21_Y15_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 6.264 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9190'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 6.442 ns DATA_PATH:DP\|ALU:ULA\|Add1~9194 17 COMB LCCOMB_X21_Y15_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.178 ns) = 6.442 ns; Loc. = LCCOMB_X21_Y15_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9194'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.567 ns DATA_PATH:DP\|ALU:ULA\|Add1~9197 18 COMB LCCOMB_X21_Y14_N16 1 " "Info: 18: + IC(0.000 ns) + CELL(0.125 ns) = 6.567 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9197'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9197 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.053 ns) 7.214 ns DATA_PATH:DP\|ALU:ULA\|R\[15\]~14103 19 COMB LCCOMB_X22_Y13_N8 4 " "Info: 19: + IC(0.594 ns) + CELL(0.053 ns) = 7.214 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 4; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[15\]~14103'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { DATA_PATH:DP|ALU:ULA|Add1~9197 DATA_PATH:DP|ALU:ULA|R[15]~14103 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.225 ns) 8.345 ns DATA_PATH:DP\|Deslocador:DESLOC\|Selector16~28 20 COMB LCCOMB_X22_Y18_N16 5 " "Info: 20: + IC(0.906 ns) + CELL(0.225 ns) = 8.345 ns; Loc. = LCCOMB_X22_Y18_N16; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Selector16~28'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { DATA_PATH:DP|ALU:ULA|R[15]~14103 DATA_PATH:DP|Deslocador:DESLOC|Selector16~28 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 8.605 ns DATA_PATH:DP\|Registrador:H\|guarda~1206 21 COMB LCCOMB_X22_Y18_N18 7 " "Info: 21: + IC(0.207 ns) + CELL(0.053 ns) = 8.605 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 7; COMB Node = 'DATA_PATH:DP\|Registrador:H\|guarda~1206'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { DATA_PATH:DP|Deslocador:DESLOC|Selector16~28 DATA_PATH:DP|Registrador:H|guarda~1206 } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.309 ns) 10.679 ns DATA_PATH:DP\|Registrador:OPC\|guarda\[14\] 22 REG LCFF_X23_Y12_N5 2 " "Info: 22: + IC(1.765 ns) + CELL(0.309 ns) = 10.679 ns; Loc. = LCFF_X23_Y12_N5; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:OPC\|guarda\[14\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { DATA_PATH:DP|Registrador:H|guarda~1206 DATA_PATH:DP|Registrador:OPC|guarda[14] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.745 ns ( 25.70 % ) " "Info: Total cell delay = 2.745 ns ( 25.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.934 ns ( 74.30 % ) " "Info: Total interconnect delay = 7.934 ns ( 74.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.679 ns" { ROM:inst3|NEXT_INSTRUCT[12] DATA_PATH:DP|PC:pc|B[3]~6295 DATA_PATH:DP|PC:pc|B[3]~6296 DATA_PATH:DP|ALU:ULA|Add0~462 DATA_PATH:DP|ALU:ULA|Add0~466 DATA_PATH:DP|ALU:ULA|Add0~470 DATA_PATH:DP|ALU:ULA|Add0~474 DATA_PATH:DP|ALU:ULA|Add0~477 DATA_PATH:DP|ALU:ULA|Add1~9123 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9197 DATA_PATH:DP|ALU:ULA|R[15]~14103 DATA_PATH:DP|Deslocador:DESLOC|Selector16~28 DATA_PATH:DP|Registrador:H|guarda~1206 DATA_PATH:DP|Registrador:OPC|guarda[14] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.679 ns" { ROM:inst3|NEXT_INSTRUCT[12] {} DATA_PATH:DP|PC:pc|B[3]~6295 {} DATA_PATH:DP|PC:pc|B[3]~6296 {} DATA_PATH:DP|ALU:ULA|Add0~462 {} DATA_PATH:DP|ALU:ULA|Add0~466 {} DATA_PATH:DP|ALU:ULA|Add0~470 {} DATA_PATH:DP|ALU:ULA|Add0~474 {} DATA_PATH:DP|ALU:ULA|Add0~477 {} DATA_PATH:DP|ALU:ULA|Add1~9123 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9190 {} DATA_PATH:DP|ALU:ULA|Add1~9194 {} DATA_PATH:DP|ALU:ULA|Add1~9197 {} DATA_PATH:DP|ALU:ULA|R[15]~14103 {} DATA_PATH:DP|Deslocador:DESLOC|Selector16~28 {} DATA_PATH:DP|Registrador:H|guarda~1206 {} DATA_PATH:DP|Registrador:OPC|guarda[14] {} } { 0.000ns 1.475ns 0.583ns 0.633ns 0.000ns 0.000ns 0.000ns 0.000ns 0.821ns 0.950ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.594ns 0.906ns 0.207ns 1.765ns } { 0.000ns 0.272ns 0.378ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.178ns 0.125ns 0.053ns 0.225ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.485 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1551 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns DATA_PATH:DP\|Registrador:OPC\|guarda\[14\] 3 REG LCFF_X23_Y12_N5 2 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X23_Y12_N5; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:OPC\|guarda\[14\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[14] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[14] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[14] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.491 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1551 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns ROM:inst3\|NEXT_INSTRUCT\[12\] 3 REG LCFF_X26_Y13_N27 102 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X26_Y13_N27; Fanout = 102; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 645 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[12] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[14] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[14] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[12] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 645 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 645 -1 0 } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.679 ns" { ROM:inst3|NEXT_INSTRUCT[12] DATA_PATH:DP|PC:pc|B[3]~6295 DATA_PATH:DP|PC:pc|B[3]~6296 DATA_PATH:DP|ALU:ULA|Add0~462 DATA_PATH:DP|ALU:ULA|Add0~466 DATA_PATH:DP|ALU:ULA|Add0~470 DATA_PATH:DP|ALU:ULA|Add0~474 DATA_PATH:DP|ALU:ULA|Add0~477 DATA_PATH:DP|ALU:ULA|Add1~9123 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9197 DATA_PATH:DP|ALU:ULA|R[15]~14103 DATA_PATH:DP|Deslocador:DESLOC|Selector16~28 DATA_PATH:DP|Registrador:H|guarda~1206 DATA_PATH:DP|Registrador:OPC|guarda[14] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.679 ns" { ROM:inst3|NEXT_INSTRUCT[12] {} DATA_PATH:DP|PC:pc|B[3]~6295 {} DATA_PATH:DP|PC:pc|B[3]~6296 {} DATA_PATH:DP|ALU:ULA|Add0~462 {} DATA_PATH:DP|ALU:ULA|Add0~466 {} DATA_PATH:DP|ALU:ULA|Add0~470 {} DATA_PATH:DP|ALU:ULA|Add0~474 {} DATA_PATH:DP|ALU:ULA|Add0~477 {} DATA_PATH:DP|ALU:ULA|Add1~9123 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9190 {} DATA_PATH:DP|ALU:ULA|Add1~9194 {} DATA_PATH:DP|ALU:ULA|Add1~9197 {} DATA_PATH:DP|ALU:ULA|R[15]~14103 {} DATA_PATH:DP|Deslocador:DESLOC|Selector16~28 {} DATA_PATH:DP|Registrador:H|guarda~1206 {} DATA_PATH:DP|Registrador:OPC|guarda[14] {} } { 0.000ns 1.475ns 0.583ns 0.633ns 0.000ns 0.000ns 0.000ns 0.000ns 0.821ns 0.950ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.594ns 0.906ns 0.207ns 1.765ns } { 0.000ns 0.272ns 0.378ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.178ns 0.125ns 0.053ns 0.225ns 0.053ns 0.309ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[14] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[14] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[12] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "DATA_PATH:DP\|Registrador:OPC\|guarda\[14\] reset clk 12.923 ns register " "Info: tsu for register \"DATA_PATH:DP\|Registrador:OPC\|guarda\[14\]\" (data pin = \"reset\", clock pin = \"clk\") is 12.923 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.318 ns + Longest pin register " "Info: + Longest pin to register delay is 15.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N3 178 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N3; Fanout = 178; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.753 ns) + CELL(0.228 ns) 5.855 ns DATA_PATH:DP\|MDR:mdr\|B\[31\]~31 2 COMB LCCOMB_X26_Y13_N14 40 " "Info: 2: + IC(4.753 ns) + CELL(0.228 ns) = 5.855 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 40; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|B\[31\]~31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.981 ns" { reset DATA_PATH:DP|MDR:mdr|B[31]~31 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.272 ns) 6.733 ns DATA_PATH:DP\|PC:pc\|B\[7\]~6277 3 COMB LCCOMB_X27_Y13_N8 2 " "Info: 3: + IC(0.606 ns) + CELL(0.272 ns) = 6.733 ns; Loc. = LCCOMB_X27_Y13_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[7\]~6277'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { DATA_PATH:DP|MDR:mdr|B[31]~31 DATA_PATH:DP|PC:pc|B[7]~6277 } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.053 ns) 7.610 ns DATA_PATH:DP\|PC:pc\|B\[7\]~6278 4 COMB LCCOMB_X26_Y16_N18 5 " "Info: 4: + IC(0.824 ns) + CELL(0.053 ns) = 7.610 ns; Loc. = LCCOMB_X26_Y16_N18; Fanout = 5; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[7\]~6278'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { DATA_PATH:DP|PC:pc|B[7]~6277 DATA_PATH:DP|PC:pc|B[7]~6278 } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.371 ns) 8.560 ns DATA_PATH:DP\|ALU:ULA\|Add0~477 5 COMB LCCOMB_X25_Y14_N14 2 " "Info: 5: + IC(0.579 ns) + CELL(0.371 ns) = 8.560 ns; Loc. = LCCOMB_X25_Y14_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~477'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { DATA_PATH:DP|PC:pc|B[7]~6278 DATA_PATH:DP|ALU:ULA|Add0~477 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.053 ns) 9.434 ns DATA_PATH:DP\|ALU:ULA\|Add1~9123 6 COMB LCCOMB_X27_Y13_N20 2 " "Info: 6: + IC(0.821 ns) + CELL(0.053 ns) = 9.434 ns; Loc. = LCCOMB_X27_Y13_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9123'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { DATA_PATH:DP|ALU:ULA|Add0~477 DATA_PATH:DP|ALU:ULA|Add1~9123 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.309 ns) 10.693 ns DATA_PATH:DP\|ALU:ULA\|Add1~9166 7 COMB LCCOMB_X21_Y15_N16 2 " "Info: 7: + IC(0.950 ns) + CELL(0.309 ns) = 10.693 ns; Loc. = LCCOMB_X21_Y15_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9166'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { DATA_PATH:DP|ALU:ULA|Add1~9123 DATA_PATH:DP|ALU:ULA|Add1~9166 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.728 ns DATA_PATH:DP\|ALU:ULA\|Add1~9170 8 COMB LCCOMB_X21_Y15_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 10.728 ns; Loc. = LCCOMB_X21_Y15_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9170'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.763 ns DATA_PATH:DP\|ALU:ULA\|Add1~9174 9 COMB LCCOMB_X21_Y15_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 10.763 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9174'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.798 ns DATA_PATH:DP\|ALU:ULA\|Add1~9178 10 COMB LCCOMB_X21_Y15_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 10.798 ns; Loc. = LCCOMB_X21_Y15_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9178'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.833 ns DATA_PATH:DP\|ALU:ULA\|Add1~9182 11 COMB LCCOMB_X21_Y15_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 10.833 ns; Loc. = LCCOMB_X21_Y15_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9182'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.868 ns DATA_PATH:DP\|ALU:ULA\|Add1~9186 12 COMB LCCOMB_X21_Y15_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 10.868 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9186'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.903 ns DATA_PATH:DP\|ALU:ULA\|Add1~9190 13 COMB LCCOMB_X21_Y15_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 10.903 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9190'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 11.081 ns DATA_PATH:DP\|ALU:ULA\|Add1~9194 14 COMB LCCOMB_X21_Y15_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.178 ns) = 11.081 ns; Loc. = LCCOMB_X21_Y15_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9194'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 11.206 ns DATA_PATH:DP\|ALU:ULA\|Add1~9197 15 COMB LCCOMB_X21_Y14_N16 1 " "Info: 15: + IC(0.000 ns) + CELL(0.125 ns) = 11.206 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9197'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9197 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.053 ns) 11.853 ns DATA_PATH:DP\|ALU:ULA\|R\[15\]~14103 16 COMB LCCOMB_X22_Y13_N8 4 " "Info: 16: + IC(0.594 ns) + CELL(0.053 ns) = 11.853 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 4; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[15\]~14103'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { DATA_PATH:DP|ALU:ULA|Add1~9197 DATA_PATH:DP|ALU:ULA|R[15]~14103 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.225 ns) 12.984 ns DATA_PATH:DP\|Deslocador:DESLOC\|Selector16~28 17 COMB LCCOMB_X22_Y18_N16 5 " "Info: 17: + IC(0.906 ns) + CELL(0.225 ns) = 12.984 ns; Loc. = LCCOMB_X22_Y18_N16; Fanout = 5; COMB Node = 'DATA_PATH:DP\|Deslocador:DESLOC\|Selector16~28'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { DATA_PATH:DP|ALU:ULA|R[15]~14103 DATA_PATH:DP|Deslocador:DESLOC|Selector16~28 } "NODE_NAME" } } { "Deslocador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Deslocador.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 13.244 ns DATA_PATH:DP\|Registrador:H\|guarda~1206 18 COMB LCCOMB_X22_Y18_N18 7 " "Info: 18: + IC(0.207 ns) + CELL(0.053 ns) = 13.244 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 7; COMB Node = 'DATA_PATH:DP\|Registrador:H\|guarda~1206'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { DATA_PATH:DP|Deslocador:DESLOC|Selector16~28 DATA_PATH:DP|Registrador:H|guarda~1206 } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.309 ns) 15.318 ns DATA_PATH:DP\|Registrador:OPC\|guarda\[14\] 19 REG LCFF_X23_Y12_N5 2 " "Info: 19: + IC(1.765 ns) + CELL(0.309 ns) = 15.318 ns; Loc. = LCFF_X23_Y12_N5; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:OPC\|guarda\[14\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { DATA_PATH:DP|Registrador:H|guarda~1206 DATA_PATH:DP|Registrador:OPC|guarda[14] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.313 ns ( 21.63 % ) " "Info: Total cell delay = 3.313 ns ( 21.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.005 ns ( 78.37 % ) " "Info: Total interconnect delay = 12.005 ns ( 78.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "15.318 ns" { reset DATA_PATH:DP|MDR:mdr|B[31]~31 DATA_PATH:DP|PC:pc|B[7]~6277 DATA_PATH:DP|PC:pc|B[7]~6278 DATA_PATH:DP|ALU:ULA|Add0~477 DATA_PATH:DP|ALU:ULA|Add1~9123 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9197 DATA_PATH:DP|ALU:ULA|R[15]~14103 DATA_PATH:DP|Deslocador:DESLOC|Selector16~28 DATA_PATH:DP|Registrador:H|guarda~1206 DATA_PATH:DP|Registrador:OPC|guarda[14] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "15.318 ns" { reset {} reset~combout {} DATA_PATH:DP|MDR:mdr|B[31]~31 {} DATA_PATH:DP|PC:pc|B[7]~6277 {} DATA_PATH:DP|PC:pc|B[7]~6278 {} DATA_PATH:DP|ALU:ULA|Add0~477 {} DATA_PATH:DP|ALU:ULA|Add1~9123 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9190 {} DATA_PATH:DP|ALU:ULA|Add1~9194 {} DATA_PATH:DP|ALU:ULA|Add1~9197 {} DATA_PATH:DP|ALU:ULA|R[15]~14103 {} DATA_PATH:DP|Deslocador:DESLOC|Selector16~28 {} DATA_PATH:DP|Registrador:H|guarda~1206 {} DATA_PATH:DP|Registrador:OPC|guarda[14] {} } { 0.000ns 0.000ns 4.753ns 0.606ns 0.824ns 0.579ns 0.821ns 0.950ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.594ns 0.906ns 0.207ns 1.765ns } { 0.000ns 0.874ns 0.228ns 0.272ns 0.053ns 0.371ns 0.053ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.178ns 0.125ns 0.053ns 0.225ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.485 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1551 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns DATA_PATH:DP\|Registrador:OPC\|guarda\[14\] 3 REG LCFF_X23_Y12_N5 2 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X23_Y12_N5; Fanout = 2; REG Node = 'DATA_PATH:DP\|Registrador:OPC\|guarda\[14\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[14] } "NODE_NAME" } } { "Registrador.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/Registrador.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[14] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[14] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "15.318 ns" { reset DATA_PATH:DP|MDR:mdr|B[31]~31 DATA_PATH:DP|PC:pc|B[7]~6277 DATA_PATH:DP|PC:pc|B[7]~6278 DATA_PATH:DP|ALU:ULA|Add0~477 DATA_PATH:DP|ALU:ULA|Add1~9123 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9197 DATA_PATH:DP|ALU:ULA|R[15]~14103 DATA_PATH:DP|Deslocador:DESLOC|Selector16~28 DATA_PATH:DP|Registrador:H|guarda~1206 DATA_PATH:DP|Registrador:OPC|guarda[14] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "15.318 ns" { reset {} reset~combout {} DATA_PATH:DP|MDR:mdr|B[31]~31 {} DATA_PATH:DP|PC:pc|B[7]~6277 {} DATA_PATH:DP|PC:pc|B[7]~6278 {} DATA_PATH:DP|ALU:ULA|Add0~477 {} DATA_PATH:DP|ALU:ULA|Add1~9123 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9190 {} DATA_PATH:DP|ALU:ULA|Add1~9194 {} DATA_PATH:DP|ALU:ULA|Add1~9197 {} DATA_PATH:DP|ALU:ULA|R[15]~14103 {} DATA_PATH:DP|Deslocador:DESLOC|Selector16~28 {} DATA_PATH:DP|Registrador:H|guarda~1206 {} DATA_PATH:DP|Registrador:OPC|guarda[14] {} } { 0.000ns 0.000ns 4.753ns 0.606ns 0.824ns 0.579ns 0.821ns 0.950ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.594ns 0.906ns 0.207ns 1.765ns } { 0.000ns 0.874ns 0.228ns 0.272ns 0.053ns 0.371ns 0.053ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.178ns 0.125ns 0.053ns 0.225ns 0.053ns 0.309ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl DATA_PATH:DP|Registrador:OPC|guarda[14] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|Registrador:OPC|guarda[14] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Z ROM:inst3\|NEXT_INSTRUCT\[12\] 15.515 ns register " "Info: tco from clock \"clk\" to destination pin \"Z\" through register \"ROM:inst3\|NEXT_INSTRUCT\[12\]\" is 15.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.491 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1551 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns ROM:inst3\|NEXT_INSTRUCT\[12\] 3 REG LCFF_X26_Y13_N27 102 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X26_Y13_N27; Fanout = 102; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 645 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[12] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 645 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.930 ns + Longest register pin " "Info: + Longest register to pin delay is 12.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst3\|NEXT_INSTRUCT\[12\] 1 REG LCFF_X26_Y13_N27 102 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N27; Fanout = 102; REG Node = 'ROM:inst3\|NEXT_INSTRUCT\[12\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "ROM.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ROM.sv" 645 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.272 ns) 1.747 ns DATA_PATH:DP\|PC:pc\|B\[3\]~6295 2 COMB LCCOMB_X27_Y18_N30 3 " "Info: 2: + IC(1.475 ns) + CELL(0.272 ns) = 1.747 ns; Loc. = LCCOMB_X27_Y18_N30; Fanout = 3; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[3\]~6295'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { ROM:inst3|NEXT_INSTRUCT[12] DATA_PATH:DP|PC:pc|B[3]~6295 } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.378 ns) 2.708 ns DATA_PATH:DP\|PC:pc\|B\[3\]~6296 3 COMB LCCOMB_X26_Y18_N20 3 " "Info: 3: + IC(0.583 ns) + CELL(0.378 ns) = 2.708 ns; Loc. = LCCOMB_X26_Y18_N20; Fanout = 3; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[3\]~6296'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { DATA_PATH:DP|PC:pc|B[3]~6295 DATA_PATH:DP|PC:pc|B[3]~6296 } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.350 ns) 3.691 ns DATA_PATH:DP\|ALU:ULA\|Add0~462 4 COMB LCCOMB_X25_Y14_N6 2 " "Info: 4: + IC(0.633 ns) + CELL(0.350 ns) = 3.691 ns; Loc. = LCCOMB_X25_Y14_N6; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~462'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { DATA_PATH:DP|PC:pc|B[3]~6296 DATA_PATH:DP|ALU:ULA|Add0~462 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.726 ns DATA_PATH:DP\|ALU:ULA\|Add0~466 5 COMB LCCOMB_X25_Y14_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 3.726 ns; Loc. = LCCOMB_X25_Y14_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~466'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~462 DATA_PATH:DP|ALU:ULA|Add0~466 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.761 ns DATA_PATH:DP\|ALU:ULA\|Add0~470 6 COMB LCCOMB_X25_Y14_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 3.761 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~470'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~466 DATA_PATH:DP|ALU:ULA|Add0~470 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.796 ns DATA_PATH:DP\|ALU:ULA\|Add0~474 7 COMB LCCOMB_X25_Y14_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 3.796 ns; Loc. = LCCOMB_X25_Y14_N12; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~474'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add0~470 DATA_PATH:DP|ALU:ULA|Add0~474 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.921 ns DATA_PATH:DP\|ALU:ULA\|Add0~477 8 COMB LCCOMB_X25_Y14_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 3.921 ns; Loc. = LCCOMB_X25_Y14_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~477'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add0~474 DATA_PATH:DP|ALU:ULA|Add0~477 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.053 ns) 4.795 ns DATA_PATH:DP\|ALU:ULA\|Add1~9123 9 COMB LCCOMB_X27_Y13_N20 2 " "Info: 9: + IC(0.821 ns) + CELL(0.053 ns) = 4.795 ns; Loc. = LCCOMB_X27_Y13_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9123'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { DATA_PATH:DP|ALU:ULA|Add0~477 DATA_PATH:DP|ALU:ULA|Add1~9123 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.309 ns) 6.054 ns DATA_PATH:DP\|ALU:ULA\|Add1~9166 10 COMB LCCOMB_X21_Y15_N16 2 " "Info: 10: + IC(0.950 ns) + CELL(0.309 ns) = 6.054 ns; Loc. = LCCOMB_X21_Y15_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9166'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { DATA_PATH:DP|ALU:ULA|Add1~9123 DATA_PATH:DP|ALU:ULA|Add1~9166 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.089 ns DATA_PATH:DP\|ALU:ULA\|Add1~9170 11 COMB LCCOMB_X21_Y15_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.089 ns; Loc. = LCCOMB_X21_Y15_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9170'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.124 ns DATA_PATH:DP\|ALU:ULA\|Add1~9174 12 COMB LCCOMB_X21_Y15_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.124 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9174'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.159 ns DATA_PATH:DP\|ALU:ULA\|Add1~9178 13 COMB LCCOMB_X21_Y15_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 6.159 ns; Loc. = LCCOMB_X21_Y15_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9178'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.194 ns DATA_PATH:DP\|ALU:ULA\|Add1~9182 14 COMB LCCOMB_X21_Y15_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.194 ns; Loc. = LCCOMB_X21_Y15_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9182'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.229 ns DATA_PATH:DP\|ALU:ULA\|Add1~9186 15 COMB LCCOMB_X21_Y15_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 6.229 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9186'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.264 ns DATA_PATH:DP\|ALU:ULA\|Add1~9190 16 COMB LCCOMB_X21_Y15_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 6.264 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9190'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 6.442 ns DATA_PATH:DP\|ALU:ULA\|Add1~9194 17 COMB LCCOMB_X21_Y15_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.178 ns) = 6.442 ns; Loc. = LCCOMB_X21_Y15_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9194'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.477 ns DATA_PATH:DP\|ALU:ULA\|Add1~9198 18 COMB LCCOMB_X21_Y14_N16 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 6.477 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9198'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9198 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.512 ns DATA_PATH:DP\|ALU:ULA\|Add1~9202 19 COMB LCCOMB_X21_Y14_N18 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 6.512 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9198 DATA_PATH:DP|ALU:ULA|Add1~9202 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.547 ns DATA_PATH:DP\|ALU:ULA\|Add1~9206 20 COMB LCCOMB_X21_Y14_N20 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 6.547 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9206'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9202 DATA_PATH:DP|ALU:ULA|Add1~9206 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.582 ns DATA_PATH:DP\|ALU:ULA\|Add1~9210 21 COMB LCCOMB_X21_Y14_N22 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 6.582 ns; Loc. = LCCOMB_X21_Y14_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9210'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9206 DATA_PATH:DP|ALU:ULA|Add1~9210 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.617 ns DATA_PATH:DP\|ALU:ULA\|Add1~9214 22 COMB LCCOMB_X21_Y14_N24 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 6.617 ns; Loc. = LCCOMB_X21_Y14_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9214'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9210 DATA_PATH:DP|ALU:ULA|Add1~9214 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.652 ns DATA_PATH:DP\|ALU:ULA\|Add1~9218 23 COMB LCCOMB_X21_Y14_N26 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 6.652 ns; Loc. = LCCOMB_X21_Y14_N26; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9218'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9214 DATA_PATH:DP|ALU:ULA|Add1~9218 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.777 ns DATA_PATH:DP\|ALU:ULA\|Add1~9221 24 COMB LCCOMB_X21_Y14_N28 1 " "Info: 24: + IC(0.000 ns) + CELL(0.125 ns) = 6.777 ns; Loc. = LCCOMB_X21_Y14_N28; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9221'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9218 DATA_PATH:DP|ALU:ULA|Add1~9221 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.228 ns) 7.541 ns DATA_PATH:DP\|ALU:ULA\|R\[21\]~14081 25 COMB LCCOMB_X22_Y14_N12 8 " "Info: 25: + IC(0.536 ns) + CELL(0.228 ns) = 7.541 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 8; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[21\]~14081'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { DATA_PATH:DP|ALU:ULA|Add1~9221 DATA_PATH:DP|ALU:ULA|R[21]~14081 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.378 ns) 8.859 ns DATA_PATH:DP\|ALU:ULA\|Equal0~152 26 COMB LCCOMB_X21_Y16_N26 1 " "Info: 26: + IC(0.940 ns) + CELL(0.378 ns) = 8.859 ns; Loc. = LCCOMB_X21_Y16_N26; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~152'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { DATA_PATH:DP|ALU:ULA|R[21]~14081 DATA_PATH:DP|ALU:ULA|Equal0~152 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.378 ns) 9.504 ns DATA_PATH:DP\|ALU:ULA\|Equal0~149 27 COMB LCCOMB_X21_Y16_N20 2 " "Info: 27: + IC(0.267 ns) + CELL(0.378 ns) = 9.504 ns; Loc. = LCCOMB_X21_Y16_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~149'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { DATA_PATH:DP|ALU:ULA|Equal0~152 DATA_PATH:DP|ALU:ULA|Equal0~149 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(1.982 ns) 12.930 ns Z 28 PIN PIN_B11 0 " "Info: 28: + IC(1.444 ns) + CELL(1.982 ns) = 12.930 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'Z'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.426 ns" { DATA_PATH:DP|ALU:ULA|Equal0~149 Z } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 1208 3720 3736 1384 "Z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.281 ns ( 40.84 % ) " "Info: Total cell delay = 5.281 ns ( 40.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.649 ns ( 59.16 % ) " "Info: Total interconnect delay = 7.649 ns ( 59.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.930 ns" { ROM:inst3|NEXT_INSTRUCT[12] DATA_PATH:DP|PC:pc|B[3]~6295 DATA_PATH:DP|PC:pc|B[3]~6296 DATA_PATH:DP|ALU:ULA|Add0~462 DATA_PATH:DP|ALU:ULA|Add0~466 DATA_PATH:DP|ALU:ULA|Add0~470 DATA_PATH:DP|ALU:ULA|Add0~474 DATA_PATH:DP|ALU:ULA|Add0~477 DATA_PATH:DP|ALU:ULA|Add1~9123 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9198 DATA_PATH:DP|ALU:ULA|Add1~9202 DATA_PATH:DP|ALU:ULA|Add1~9206 DATA_PATH:DP|ALU:ULA|Add1~9210 DATA_PATH:DP|ALU:ULA|Add1~9214 DATA_PATH:DP|ALU:ULA|Add1~9218 DATA_PATH:DP|ALU:ULA|Add1~9221 DATA_PATH:DP|ALU:ULA|R[21]~14081 DATA_PATH:DP|ALU:ULA|Equal0~152 DATA_PATH:DP|ALU:ULA|Equal0~149 Z } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.930 ns" { ROM:inst3|NEXT_INSTRUCT[12] {} DATA_PATH:DP|PC:pc|B[3]~6295 {} DATA_PATH:DP|PC:pc|B[3]~6296 {} DATA_PATH:DP|ALU:ULA|Add0~462 {} DATA_PATH:DP|ALU:ULA|Add0~466 {} DATA_PATH:DP|ALU:ULA|Add0~470 {} DATA_PATH:DP|ALU:ULA|Add0~474 {} DATA_PATH:DP|ALU:ULA|Add0~477 {} DATA_PATH:DP|ALU:ULA|Add1~9123 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9190 {} DATA_PATH:DP|ALU:ULA|Add1~9194 {} DATA_PATH:DP|ALU:ULA|Add1~9198 {} DATA_PATH:DP|ALU:ULA|Add1~9202 {} DATA_PATH:DP|ALU:ULA|Add1~9206 {} DATA_PATH:DP|ALU:ULA|Add1~9210 {} DATA_PATH:DP|ALU:ULA|Add1~9214 {} DATA_PATH:DP|ALU:ULA|Add1~9218 {} DATA_PATH:DP|ALU:ULA|Add1~9221 {} DATA_PATH:DP|ALU:ULA|R[21]~14081 {} DATA_PATH:DP|ALU:ULA|Equal0~152 {} DATA_PATH:DP|ALU:ULA|Equal0~149 {} Z {} } { 0.000ns 1.475ns 0.583ns 0.633ns 0.000ns 0.000ns 0.000ns 0.000ns 0.821ns 0.950ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.536ns 0.940ns 0.267ns 1.444ns } { 0.000ns 0.272ns 0.378ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.178ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.378ns 0.378ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl ROM:inst3|NEXT_INSTRUCT[12] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} ROM:inst3|NEXT_INSTRUCT[12] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "12.930 ns" { ROM:inst3|NEXT_INSTRUCT[12] DATA_PATH:DP|PC:pc|B[3]~6295 DATA_PATH:DP|PC:pc|B[3]~6296 DATA_PATH:DP|ALU:ULA|Add0~462 DATA_PATH:DP|ALU:ULA|Add0~466 DATA_PATH:DP|ALU:ULA|Add0~470 DATA_PATH:DP|ALU:ULA|Add0~474 DATA_PATH:DP|ALU:ULA|Add0~477 DATA_PATH:DP|ALU:ULA|Add1~9123 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9198 DATA_PATH:DP|ALU:ULA|Add1~9202 DATA_PATH:DP|ALU:ULA|Add1~9206 DATA_PATH:DP|ALU:ULA|Add1~9210 DATA_PATH:DP|ALU:ULA|Add1~9214 DATA_PATH:DP|ALU:ULA|Add1~9218 DATA_PATH:DP|ALU:ULA|Add1~9221 DATA_PATH:DP|ALU:ULA|R[21]~14081 DATA_PATH:DP|ALU:ULA|Equal0~152 DATA_PATH:DP|ALU:ULA|Equal0~149 Z } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "12.930 ns" { ROM:inst3|NEXT_INSTRUCT[12] {} DATA_PATH:DP|PC:pc|B[3]~6295 {} DATA_PATH:DP|PC:pc|B[3]~6296 {} DATA_PATH:DP|ALU:ULA|Add0~462 {} DATA_PATH:DP|ALU:ULA|Add0~466 {} DATA_PATH:DP|ALU:ULA|Add0~470 {} DATA_PATH:DP|ALU:ULA|Add0~474 {} DATA_PATH:DP|ALU:ULA|Add0~477 {} DATA_PATH:DP|ALU:ULA|Add1~9123 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9190 {} DATA_PATH:DP|ALU:ULA|Add1~9194 {} DATA_PATH:DP|ALU:ULA|Add1~9198 {} DATA_PATH:DP|ALU:ULA|Add1~9202 {} DATA_PATH:DP|ALU:ULA|Add1~9206 {} DATA_PATH:DP|ALU:ULA|Add1~9210 {} DATA_PATH:DP|ALU:ULA|Add1~9214 {} DATA_PATH:DP|ALU:ULA|Add1~9218 {} DATA_PATH:DP|ALU:ULA|Add1~9221 {} DATA_PATH:DP|ALU:ULA|R[21]~14081 {} DATA_PATH:DP|ALU:ULA|Equal0~152 {} DATA_PATH:DP|ALU:ULA|Equal0~149 {} Z {} } { 0.000ns 1.475ns 0.583ns 0.633ns 0.000ns 0.000ns 0.000ns 0.000ns 0.821ns 0.950ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.536ns 0.940ns 0.267ns 1.444ns } { 0.000ns 0.272ns 0.378ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.178ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.378ns 0.378ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset Z 17.569 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"Z\" is 17.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N3 178 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N3; Fanout = 178; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.753 ns) + CELL(0.228 ns) 5.855 ns DATA_PATH:DP\|MDR:mdr\|B\[31\]~31 2 COMB LCCOMB_X26_Y13_N14 40 " "Info: 2: + IC(4.753 ns) + CELL(0.228 ns) = 5.855 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 40; COMB Node = 'DATA_PATH:DP\|MDR:mdr\|B\[31\]~31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.981 ns" { reset DATA_PATH:DP|MDR:mdr|B[31]~31 } "NODE_NAME" } } { "MDR.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MDR.sv" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.272 ns) 6.733 ns DATA_PATH:DP\|PC:pc\|B\[7\]~6277 3 COMB LCCOMB_X27_Y13_N8 2 " "Info: 3: + IC(0.606 ns) + CELL(0.272 ns) = 6.733 ns; Loc. = LCCOMB_X27_Y13_N8; Fanout = 2; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[7\]~6277'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { DATA_PATH:DP|MDR:mdr|B[31]~31 DATA_PATH:DP|PC:pc|B[7]~6277 } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.053 ns) 7.610 ns DATA_PATH:DP\|PC:pc\|B\[7\]~6278 4 COMB LCCOMB_X26_Y16_N18 5 " "Info: 4: + IC(0.824 ns) + CELL(0.053 ns) = 7.610 ns; Loc. = LCCOMB_X26_Y16_N18; Fanout = 5; COMB Node = 'DATA_PATH:DP\|PC:pc\|B\[7\]~6278'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { DATA_PATH:DP|PC:pc|B[7]~6277 DATA_PATH:DP|PC:pc|B[7]~6278 } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.371 ns) 8.560 ns DATA_PATH:DP\|ALU:ULA\|Add0~477 5 COMB LCCOMB_X25_Y14_N14 2 " "Info: 5: + IC(0.579 ns) + CELL(0.371 ns) = 8.560 ns; Loc. = LCCOMB_X25_Y14_N14; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add0~477'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { DATA_PATH:DP|PC:pc|B[7]~6278 DATA_PATH:DP|ALU:ULA|Add0~477 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.053 ns) 9.434 ns DATA_PATH:DP\|ALU:ULA\|Add1~9123 6 COMB LCCOMB_X27_Y13_N20 2 " "Info: 6: + IC(0.821 ns) + CELL(0.053 ns) = 9.434 ns; Loc. = LCCOMB_X27_Y13_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9123'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { DATA_PATH:DP|ALU:ULA|Add0~477 DATA_PATH:DP|ALU:ULA|Add1~9123 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.309 ns) 10.693 ns DATA_PATH:DP\|ALU:ULA\|Add1~9166 7 COMB LCCOMB_X21_Y15_N16 2 " "Info: 7: + IC(0.950 ns) + CELL(0.309 ns) = 10.693 ns; Loc. = LCCOMB_X21_Y15_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9166'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { DATA_PATH:DP|ALU:ULA|Add1~9123 DATA_PATH:DP|ALU:ULA|Add1~9166 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.728 ns DATA_PATH:DP\|ALU:ULA\|Add1~9170 8 COMB LCCOMB_X21_Y15_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 10.728 ns; Loc. = LCCOMB_X21_Y15_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9170'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.763 ns DATA_PATH:DP\|ALU:ULA\|Add1~9174 9 COMB LCCOMB_X21_Y15_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 10.763 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9174'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.798 ns DATA_PATH:DP\|ALU:ULA\|Add1~9178 10 COMB LCCOMB_X21_Y15_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 10.798 ns; Loc. = LCCOMB_X21_Y15_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9178'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.833 ns DATA_PATH:DP\|ALU:ULA\|Add1~9182 11 COMB LCCOMB_X21_Y15_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 10.833 ns; Loc. = LCCOMB_X21_Y15_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9182'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.868 ns DATA_PATH:DP\|ALU:ULA\|Add1~9186 12 COMB LCCOMB_X21_Y15_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 10.868 ns; Loc. = LCCOMB_X21_Y15_N26; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9186'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.903 ns DATA_PATH:DP\|ALU:ULA\|Add1~9190 13 COMB LCCOMB_X21_Y15_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 10.903 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9190'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 11.081 ns DATA_PATH:DP\|ALU:ULA\|Add1~9194 14 COMB LCCOMB_X21_Y15_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.178 ns) = 11.081 ns; Loc. = LCCOMB_X21_Y15_N30; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9194'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.116 ns DATA_PATH:DP\|ALU:ULA\|Add1~9198 15 COMB LCCOMB_X21_Y14_N16 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 11.116 ns; Loc. = LCCOMB_X21_Y14_N16; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9198'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9198 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.151 ns DATA_PATH:DP\|ALU:ULA\|Add1~9202 16 COMB LCCOMB_X21_Y14_N18 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 11.151 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9198 DATA_PATH:DP|ALU:ULA|Add1~9202 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.186 ns DATA_PATH:DP\|ALU:ULA\|Add1~9206 17 COMB LCCOMB_X21_Y14_N20 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 11.186 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9206'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9202 DATA_PATH:DP|ALU:ULA|Add1~9206 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.221 ns DATA_PATH:DP\|ALU:ULA\|Add1~9210 18 COMB LCCOMB_X21_Y14_N22 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 11.221 ns; Loc. = LCCOMB_X21_Y14_N22; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9210'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9206 DATA_PATH:DP|ALU:ULA|Add1~9210 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.256 ns DATA_PATH:DP\|ALU:ULA\|Add1~9214 19 COMB LCCOMB_X21_Y14_N24 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 11.256 ns; Loc. = LCCOMB_X21_Y14_N24; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9214'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9210 DATA_PATH:DP|ALU:ULA|Add1~9214 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.291 ns DATA_PATH:DP\|ALU:ULA\|Add1~9218 20 COMB LCCOMB_X21_Y14_N26 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 11.291 ns; Loc. = LCCOMB_X21_Y14_N26; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9218'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DATA_PATH:DP|ALU:ULA|Add1~9214 DATA_PATH:DP|ALU:ULA|Add1~9218 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 11.416 ns DATA_PATH:DP\|ALU:ULA\|Add1~9221 21 COMB LCCOMB_X21_Y14_N28 1 " "Info: 21: + IC(0.000 ns) + CELL(0.125 ns) = 11.416 ns; Loc. = LCCOMB_X21_Y14_N28; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Add1~9221'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DATA_PATH:DP|ALU:ULA|Add1~9218 DATA_PATH:DP|ALU:ULA|Add1~9221 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.228 ns) 12.180 ns DATA_PATH:DP\|ALU:ULA\|R\[21\]~14081 22 COMB LCCOMB_X22_Y14_N12 8 " "Info: 22: + IC(0.536 ns) + CELL(0.228 ns) = 12.180 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 8; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|R\[21\]~14081'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { DATA_PATH:DP|ALU:ULA|Add1~9221 DATA_PATH:DP|ALU:ULA|R[21]~14081 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.378 ns) 13.498 ns DATA_PATH:DP\|ALU:ULA\|Equal0~152 23 COMB LCCOMB_X21_Y16_N26 1 " "Info: 23: + IC(0.940 ns) + CELL(0.378 ns) = 13.498 ns; Loc. = LCCOMB_X21_Y16_N26; Fanout = 1; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~152'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { DATA_PATH:DP|ALU:ULA|R[21]~14081 DATA_PATH:DP|ALU:ULA|Equal0~152 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.378 ns) 14.143 ns DATA_PATH:DP\|ALU:ULA\|Equal0~149 24 COMB LCCOMB_X21_Y16_N20 2 " "Info: 24: + IC(0.267 ns) + CELL(0.378 ns) = 14.143 ns; Loc. = LCCOMB_X21_Y16_N20; Fanout = 2; COMB Node = 'DATA_PATH:DP\|ALU:ULA\|Equal0~149'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { DATA_PATH:DP|ALU:ULA|Equal0~152 DATA_PATH:DP|ALU:ULA|Equal0~149 } "NODE_NAME" } } { "ALU.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/ALU.sv" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(1.982 ns) 17.569 ns Z 25 PIN PIN_B11 0 " "Info: 25: + IC(1.444 ns) + CELL(1.982 ns) = 17.569 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'Z'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.426 ns" { DATA_PATH:DP|ALU:ULA|Equal0~149 Z } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 1208 3720 3736 1384 "Z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.849 ns ( 33.29 % ) " "Info: Total cell delay = 5.849 ns ( 33.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.720 ns ( 66.71 % ) " "Info: Total interconnect delay = 11.720 ns ( 66.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.569 ns" { reset DATA_PATH:DP|MDR:mdr|B[31]~31 DATA_PATH:DP|PC:pc|B[7]~6277 DATA_PATH:DP|PC:pc|B[7]~6278 DATA_PATH:DP|ALU:ULA|Add0~477 DATA_PATH:DP|ALU:ULA|Add1~9123 DATA_PATH:DP|ALU:ULA|Add1~9166 DATA_PATH:DP|ALU:ULA|Add1~9170 DATA_PATH:DP|ALU:ULA|Add1~9174 DATA_PATH:DP|ALU:ULA|Add1~9178 DATA_PATH:DP|ALU:ULA|Add1~9182 DATA_PATH:DP|ALU:ULA|Add1~9186 DATA_PATH:DP|ALU:ULA|Add1~9190 DATA_PATH:DP|ALU:ULA|Add1~9194 DATA_PATH:DP|ALU:ULA|Add1~9198 DATA_PATH:DP|ALU:ULA|Add1~9202 DATA_PATH:DP|ALU:ULA|Add1~9206 DATA_PATH:DP|ALU:ULA|Add1~9210 DATA_PATH:DP|ALU:ULA|Add1~9214 DATA_PATH:DP|ALU:ULA|Add1~9218 DATA_PATH:DP|ALU:ULA|Add1~9221 DATA_PATH:DP|ALU:ULA|R[21]~14081 DATA_PATH:DP|ALU:ULA|Equal0~152 DATA_PATH:DP|ALU:ULA|Equal0~149 Z } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.569 ns" { reset {} reset~combout {} DATA_PATH:DP|MDR:mdr|B[31]~31 {} DATA_PATH:DP|PC:pc|B[7]~6277 {} DATA_PATH:DP|PC:pc|B[7]~6278 {} DATA_PATH:DP|ALU:ULA|Add0~477 {} DATA_PATH:DP|ALU:ULA|Add1~9123 {} DATA_PATH:DP|ALU:ULA|Add1~9166 {} DATA_PATH:DP|ALU:ULA|Add1~9170 {} DATA_PATH:DP|ALU:ULA|Add1~9174 {} DATA_PATH:DP|ALU:ULA|Add1~9178 {} DATA_PATH:DP|ALU:ULA|Add1~9182 {} DATA_PATH:DP|ALU:ULA|Add1~9186 {} DATA_PATH:DP|ALU:ULA|Add1~9190 {} DATA_PATH:DP|ALU:ULA|Add1~9194 {} DATA_PATH:DP|ALU:ULA|Add1~9198 {} DATA_PATH:DP|ALU:ULA|Add1~9202 {} DATA_PATH:DP|ALU:ULA|Add1~9206 {} DATA_PATH:DP|ALU:ULA|Add1~9210 {} DATA_PATH:DP|ALU:ULA|Add1~9214 {} DATA_PATH:DP|ALU:ULA|Add1~9218 {} DATA_PATH:DP|ALU:ULA|Add1~9221 {} DATA_PATH:DP|ALU:ULA|R[21]~14081 {} DATA_PATH:DP|ALU:ULA|Equal0~152 {} DATA_PATH:DP|ALU:ULA|Equal0~149 {} Z {} } { 0.000ns 0.000ns 4.753ns 0.606ns 0.824ns 0.579ns 0.821ns 0.950ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.536ns 0.940ns 0.267ns 1.444ns } { 0.000ns 0.874ns 0.228ns 0.272ns 0.053ns 0.371ns 0.053ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.178ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.378ns 0.378ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "DATA_PATH:DP\|PC:pc\|guarda\[25\] reset clk -2.752 ns register " "Info: th for register \"DATA_PATH:DP\|PC:pc\|guarda\[25\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.752 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.459 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1551 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1551; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 560 2608 2624 728 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns DATA_PATH:DP\|PC:pc\|guarda\[25\] 3 REG LCFF_X18_Y16_N5 2 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X18_Y16_N5; Fanout = 2; REG Node = 'DATA_PATH:DP\|PC:pc\|guarda\[25\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl DATA_PATH:DP|PC:pc|guarda[25] } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl DATA_PATH:DP|PC:pc|guarda[25] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|PC:pc|guarda[25] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.360 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns reset 1 PIN PIN_N3 178 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N3; Fanout = 178; PIN Node = 'reset'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "MIC2.bdf" "" { Schematic "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/MIC2.bdf" { { 520 2840 2856 688 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.089 ns) + CELL(0.397 ns) 5.360 ns DATA_PATH:DP\|PC:pc\|guarda\[25\] 2 REG LCFF_X18_Y16_N5 2 " "Info: 2: + IC(4.089 ns) + CELL(0.397 ns) = 5.360 ns; Loc. = LCFF_X18_Y16_N5; Fanout = 2; REG Node = 'DATA_PATH:DP\|PC:pc\|guarda\[25\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { reset DATA_PATH:DP|PC:pc|guarda[25] } "NODE_NAME" } } { "PC.sv" "" { Text "D:/Pessoal/ufpb/P5/Arquitetura/svn/DescricaoIP/MIC/PC.sv" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.271 ns ( 23.71 % ) " "Info: Total cell delay = 1.271 ns ( 23.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.089 ns ( 76.29 % ) " "Info: Total interconnect delay = 4.089 ns ( 76.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.360 ns" { reset DATA_PATH:DP|PC:pc|guarda[25] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.360 ns" { reset {} reset~combout {} DATA_PATH:DP|PC:pc|guarda[25] {} } { 0.000ns 0.000ns 4.089ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl DATA_PATH:DP|PC:pc|guarda[25] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} DATA_PATH:DP|PC:pc|guarda[25] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.360 ns" { reset DATA_PATH:DP|PC:pc|guarda[25] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.360 ns" { reset {} reset~combout {} DATA_PATH:DP|PC:pc|guarda[25] {} } { 0.000ns 0.000ns 4.089ns } { 0.000ns 0.874ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 08 11:34:46 2009 " "Info: Processing ended: Wed Jul 08 11:34:46 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
