 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:48:13 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.36       0.36 r
  U784/Y (NBUFFX16_RVT)                    0.17       0.54 r
  U898/Y (XNOR2X2_RVT)                     0.25       0.79 r
  U730/Y (OR2X2_RVT)                       0.14       0.93 r
  U727/Y (INVX1_RVT)                       0.04       0.97 f
  U896/Y (OA21X1_RVT)                      0.16       1.13 f
  U983/Y (OA21X1_RVT)                      0.17       1.30 f
  U516/Y (INVX2_RVT)                       0.07       1.37 r
  U937/Y (AO22X1_RVT)                      0.14       1.51 r
  U984/Y (NAND2X0_RVT)                     0.07       1.58 f
  U1371/Y (AND2X1_RVT)                     0.13       1.71 f
  U1290/Y (OA21X1_RVT)                     0.18       1.89 f
  U1289/Y (INVX4_RVT)                      0.10       1.99 r
  U1103/Y (AO21X1_RVT)                     0.21       2.19 r
  U1102/Y (XNOR2X2_RVT)                    0.22       2.41 f
  U1101/Y (NAND2X0_RVT)                    0.10       2.51 r
  U1100/Y (NAND2X0_RVT)                    0.08       2.59 f
  Delay3_out1_reg[40]/D (DFFX1_RVT)        0.00       2.59 f
  data arrival time                                   2.59

  clock clk (rise edge)                    1.65       1.65
  clock network delay (ideal)              0.00       1.65
  Delay3_out1_reg[40]/CLK (DFFX1_RVT)      0.00       1.65 r
  library setup time                      -0.18       1.47
  data required time                                  1.47
  -----------------------------------------------------------
  data required time                                  1.47
  data arrival time                                  -2.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.12


1
