# Verilog-Projects
UART for full-duplex serial communication with configurable baud rate; Synchronous FIFO for single-clock data buffering with full/empty flags; Asynchronous FIFO for safe data transfer across different clock domains with CDC handling and testbenches.
