\section{Test Design}

\subsection{High}
\textbf{Functional Requirement 1}
The processors should consume different data and instruction stream, (MIMD).
\textbf{Test:}
\textbf{Pass Criteria:}
\textbf{Functional Requirement 2}
The processor cores should be arranged in a pipeline, each pipeline representing one audio channel.
\textbf{Test:}
\textbf{Pass Criteria:}
\textbf{Functional Requirement 3}
Use the built-in DSP hardware efficiently.
\textbf{Test:}
\textbf{Pass Criteria:}
\textbf{Functional Requirement 4}
Conveniently observe power consumption over certain components.
\textbf{Test:}
\textbf{Pass Criteria:}
\textbf{Functional Requirement 5}
Filter at least two audio channels.
\textbf{Test:}
\textbf{Pass Criteria:}
\textbf{Functional Requirement 6}
Real time filtering on two distinct channels, audio quality (8-bit 44.1kHz).
\textbf{Test:}
\textbf{Pass Criteria:}
\textbf{Functional Requirement 7}
The processor architecture shall utilize 16 bit processing cores.
\textbf{Test:}
\textbf{Pass Criteria:}
\textbf{Functional Requirement 8}
EBI-bus for FPGA.
\textbf{Test:}
\textbf{Pass Criteria:}
\textbf{Functional Requirement 9}
Ring buffer
\textbf{Test:}
\textbf{Pass Criteria:}


\subsection{Medium}
\textbf{Functional Requirement 10}
Hardware-accelerate Fast Fourier Transform on the FPGA.
\textbf{Test:}
\textbf{Pass Criteria:}
\textbf{Functional Requirement 11}
SD card interface (SPI mode), in addition to serial port
\textbf{Test:}
\textbf{Pass Criteria:}
\textbf{Functional Requirement 12}
There should be buttons and LEDs (for status and control).
\textbf{Test:}
\textbf{Pass Criteria:}


\subsection{Low}
\textbf{Functional Requirement 13}
Take both digital and analog signals as input
\textbf{Test:}
\textbf{Pass Criteria:}
\textbf{Functional Requirement 14}
USB interface
\textbf{Test:}
\textbf{Pass Criteria:}

