[{"DBLP title": "Impact of intercluster communication mechanisms on ILP in clustered VLIW architectures.", "DBLP authors": ["Anup Gangwar", "M. Balakrishnan", "Anshul Kumar"], "year": 2007, "MAG papers": [{"PaperId": 2091306634, "PaperTitle": "impact of intercluster communication mechanisms on ilp in clustered vliw architectures", "Year": 2007, "CitationCount": 50, "EstimatedCitation": 79, "Affiliations": ["indian institute of technology delhi", "freescale semiconductor", "indian institute of technology delhi"]}], "source": "ES"}, {"DBLP title": "System-level performance/power analysis for platform-based design of multimedia applications.", "DBLP authors": ["Nicholas H. Zamora", "Xiaoping Hu", "Radu Marculescu"], "year": 2007, "MAG papers": [{"PaperId": 2072589363, "PaperTitle": "system level performance power analysis for platform based design of multimedia applications", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Area reduction by deadspace utilization on interconnect optimized floorplan.", "DBLP authors": ["Chiu-Wing Sham", "Evangeline F. Y. Young"], "year": 2007, "MAG papers": [{"PaperId": 2075084427, "PaperTitle": "area reduction by deadspace utilization on interconnect optimized floorplan", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["the chinese university of hong kong", "hong kong polytechnic university"]}], "source": "ES"}, {"DBLP title": "Scan-BIST based on cluster analysis and the encoding of repeating sequences.", "DBLP authors": ["Lei Li", "Zhanglei Wang", "Krishnendu Chakrabarty"], "year": 2007, "MAG papers": [{"PaperId": 2147240545, "PaperTitle": "scan bist based on cluster analysis and the encoding of repeating sequences", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["duke university", null, "duke university"]}], "source": "ES"}, {"DBLP title": "Workload-ahead-driven online energy minimization techniques for battery-powered embedded systems with time-constraints.", "DBLP authors": ["Yuan Cai", "Marcus T. Schmitz", "Bashir M. Al-Hashimi", "Sudhakar M. Reddy"], "year": 2007, "MAG papers": [{"PaperId": 1991260874, "PaperTitle": "workload ahead driven online energy minimization techniques for battery powered embedded systems with time constraints", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["bosch", "university of southampton", "university of iowa", "university of iowa"]}], "source": "ES"}, {"DBLP title": "A hierarchical modeling framework for on-chip communication architectures of multiprocessing SoCs.", "DBLP authors": ["Xinping Zhu", "Sharad Malik"], "year": 2007, "MAG papers": [{"PaperId": 2023338883, "PaperTitle": "a hierarchical modeling framework for on chip communication architectures of multiprocessing socs", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["northeastern university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Hierarchical partitioning of VLSI floorplans by staircases.", "DBLP authors": ["Subhashis Majumder", "Susmita Sur-Kolay", "Bhargab B. Bhattacharya", "Swarup Kumar Das"], "year": 2007, "MAG papers": [{"PaperId": 2013173842, "PaperTitle": "hierarchical partitioning of vlsi floorplans by staircases", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["indian statistical institute", "indian statistical institute", null, "international institute of information technology"]}], "source": "ES"}, {"DBLP title": "Instruction set synthesis with efficient instruction encoding for configurable processors.", "DBLP authors": ["Jong-eun Lee", "Kiyoung Choi", "Nikil D. Dutt"], "year": 2007, "MAG papers": [{"PaperId": 2052329921, "PaperTitle": "instruction set synthesis with efficient instruction encoding for configurable processors", "Year": 2007, "CitationCount": 55, "EstimatedCitation": 87, "Affiliations": ["university of california irvine", "seoul national university", "samsung"]}], "source": "ES"}, {"DBLP title": "Efficient simulation of critical synchronous dataflow graphs.", "DBLP authors": ["Chia-Jui Hsu", "Ming-Yung Ko", "Shuvra S. Bhattacharyya", "Suren Ramasubbu", "Jos\u00e9 Luis Pino"], "year": 2007, "MAG papers": [{"PaperId": 2036943761, "PaperTitle": "efficient simulation of critical synchronous dataflow graphs", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of maryland college park", "university of maryland college park", "university of maryland college park", "agilent technologies", "agilent technologies"]}], "source": "ES"}, {"DBLP title": "A framework for heterogeneous specification and design of electronic embedded systems in SystemC.", "DBLP authors": ["Fernando Herrera", "Eugenio Villar"], "year": 2007, "MAG papers": [{"PaperId": 1985142635, "PaperTitle": "a framework for heterogeneous specification and design of electronic embedded systems in systemc", "Year": 2007, "CitationCount": 54, "EstimatedCitation": 70, "Affiliations": ["university of cantabria", "university of cantabria"]}], "source": "ES"}, {"DBLP title": "On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches.", "DBLP authors": ["Hyung Gyu Lee", "Naehyuck Chang", "\u00dcmit Y. Ogras", "Radu Marculescu"], "year": 2007, "MAG papers": [{"PaperId": 1963638851, "PaperTitle": "on chip communication architecture exploration a quantitative evaluation of point to point bus and network on chip approaches", "Year": 2007, "CitationCount": 182, "EstimatedCitation": 275, "Affiliations": ["seoul national university", "carnegie mellon university", "carnegie mellon university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "PeaCE: A hardware-software codesign environment for multimedia embedded systems.", "DBLP authors": ["Soonhoi Ha", "Sungchan Kim", "Choonseung Lee", "Youngmin Yi", "Seongnam Kwon", "Young-Pyo Joo"], "year": 2007, "MAG papers": [{"PaperId": 2077224773, "PaperTitle": "peace a hardware software codesign environment for multimedia embedded systems", "Year": 2007, "CitationCount": 84, "EstimatedCitation": 142, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "HW-SW emulation framework for temperature-aware design in MPSoCs.", "DBLP authors": ["David Atienza", "Pablo Garc\u00eda Del Valle", "Giacomo Paci", "Francesco Poletti", "Luca Benini", "Giovanni De Micheli", "Jose Manuel Mendias", "Rom\u00e1n Hermida"], "year": 2007, "MAG papers": [{"PaperId": 2130770024, "PaperTitle": "hw sw emulation framework for temperature aware design in mpsocs", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 55, "Affiliations": ["university of bologna", "complutense university of madrid", "complutense university of madrid", "university of bologna", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "university of bologna"]}], "source": "ES"}, {"DBLP title": "Efficient power modeling and software thermal sensing for runtime temperature monitoring.", "DBLP authors": ["Wei Wu", "Lingling Jin", "Jun Yang", "Pu Liu", "Sheldon X.-D. Tan"], "year": 2007, "MAG papers": [{"PaperId": 2133804388, "PaperTitle": "efficient power modeling and software thermal sensing for runtime temperature monitoring", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["nvidia", "university of california riverside", "university of pittsburgh", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Efficient and scalable compiler-directed energy optimization for realtime applications.", "DBLP authors": ["Po-Kuan Huang", "Soheil Ghiasi"], "year": 2007, "MAG papers": [{"PaperId": 2099259997, "PaperTitle": "efficient and scalable compiler directed energy optimization for realtime applications", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california davis", "university of california davis"]}, {"PaperId": 2036067783, "PaperTitle": "efficient and scalable compiler directed energy optimization for realtime applications", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of california davis", "university of california davis"]}], "source": "ES"}, {"DBLP title": "Circuit-simulated obstacle-aware Steiner routing.", "DBLP authors": ["Yiyu Shi", "Paul Mesa", "Hao Yu", "Lei He"], "year": 2007, "MAG papers": [{"PaperId": 1994369701, "PaperTitle": "circuit simulated obstacle aware steiner routing", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Probabilistic system-on-a-chip architectures.", "DBLP authors": ["Lakshmi N. Chakrapani", "Pinar Korkmaz", "Bilge E. S. Akgul", "Krishna V. Palem"], "year": 2007, "MAG papers": [{"PaperId": 2030020312, "PaperTitle": "probabilistic system on a chip architectures", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 82, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A functionality-directed clustering technique for low-power MTCMOS design - computation of simultaneously discharging current.", "DBLP authors": ["Ang-Chih Hsieh", "Tzu-Teng Lin", "Tsuang-Wei Chang", "TingTing Hwang"], "year": 2007, "MAG papers": [{"PaperId": 1969841268, "PaperTitle": "a functionality directed clustering technique for low power mtcmos design computation of simultaneously discharging current", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A verification system for transient response of analog circuits.", "DBLP authors": ["Tathagato Rai Dastidar", "P. P. Chakrabarti"], "year": 2007, "MAG papers": [{"PaperId": 1964164497, "PaperTitle": "a verification system for transient response of analog circuits", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["indian institute of technology kharagpur", null]}], "source": "ES"}, {"DBLP title": "Postplacement rewiring by exhaustive search for functional symmetries.", "DBLP authors": ["Kai-Hui Chang", "Igor L. Markov", "Valeria Bertacco"], "year": 2007, "MAG papers": [{"PaperId": 2088032122, "PaperTitle": "postplacement rewiring by exhaustive search for functional symmetries", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "EWD: A metamodeling driven customizable multi-MoC system modeling framework.", "DBLP authors": ["Deepak Mathaikutty", "Hiren D. Patel", "Sandeep K. Shukla", "Axel Jantsch"], "year": 2007, "MAG papers": [{"PaperId": 2010547624, "PaperTitle": "ewd a metamodeling driven customizable multi moc system modeling framework", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["virginia tech", "virginia tech", "royal institute of technology", "virginia tech"]}], "source": "ES"}, {"DBLP title": "Binary synthesis.", "DBLP authors": ["Greg Stitt", "Frank Vahid"], "year": 2007, "MAG papers": [{"PaperId": 2293916051, "PaperTitle": "binary synthesis", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Speedups in embedded systems with a high-performance coprocessor datapath.", "DBLP authors": ["Michalis D. Galanis", "Gregory Dimitroulakos", "Spyros Tragoudas", "Costas E. Goutis"], "year": 2007, "MAG papers": [{"PaperId": 2011126872, "PaperTitle": "speedups in embedded systems with a high performance coprocessor datapath", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of patras", "southern illinois university carbondale", "university of patras", "university of patras"]}], "source": "ES"}, {"DBLP title": "Event propagation for accurate circuit delay calculation using SAT.", "DBLP authors": ["Suchismita Roy", "P. P. Chakrabarti", "Pallab Dasgupta"], "year": 2007, "MAG papers": [{"PaperId": 2032642924, "PaperTitle": "event propagation for accurate circuit delay calculation using sat", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}]