vendor_name = ModelSim
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/nios.qip
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/nios.vhd
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/nios_rst_controller.vhd
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/nios_rst_controller_001.vhd
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_irq_mapper.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux_001.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_mux.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux_002.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_xbar_demux.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux_002.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_mux.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux_001.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_xbar_demux.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_id_router_002.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_id_router.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router_001.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_mm_interconnect_0_addr_router.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_led.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_key.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_jtag_uart.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_addr_cmd.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_arbiter.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_buffer.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_buffer_manager.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_burst_gen.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_burst_tracking.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_cmd_gen.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_controller_st_top.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_csr.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_dataid_manager.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_fifo.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_input_if.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_list.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_odt_gen.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_rank_timer.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_rdata_path.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_sideband.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_tbp.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_timing_param.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_wdata_path.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_alt_mem_ddrx_controller_top.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_controller_phy.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_driver.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_ex_lfsr8.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_full_mem_model.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_mem_model.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_pll.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq.vhd
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_alt_mem_phy_seq_wrapper.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_ddr_pins.tcl
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_ddr_timing.sdc
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_phy_report_timing.tcl
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_pin_assignments.tcl
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_onchip_ram.hex
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_onchip_ram.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.sdc
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_jtag_debug_module_sysclk.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_jtag_debug_module_tck.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_jtag_debug_module_wrapper.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_ociram_default_contents.mif
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_oci_test_bench.v
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_rf_ram_a.mif
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_rf_ram_b.mif
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_cpu_test_bench.v
source_file = 1, C:/altera/13.1/NIOSII/db/nios.cbx.xml
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_ddrx_define.iv
source_file = 1, C:/altera/13.1/NIOSII/nios/synthesis/submodules/alt_mem_phy_defines.v
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera/13.1/NIOSII/db/altsyncram_hqf1.tdf
source_file = 1, nios_cpu_rf_ram_a.mif
source_file = 1, C:/altera/13.1/NIOSII/db/altsyncram_iqf1.tdf
source_file = 1, nios_cpu_rf_ram_b.mif
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/altera/13.1/NIOSII/db/altsyncram_4181.tdf
source_file = 1, nios_cpu_ociram_default_contents.mif
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, C:/altera/13.1/NIOSII/db/altsyncram_s691.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/altsyncram_mkl1.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/altsyncram_chl1.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/altera/13.1/NIOSII/db/scfifo_s641.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/a_dpfifo_5i31.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/altsyncram_aqd1.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/cmpr_7r8.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/cntr_kmb.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/cntr_1n7.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/cntr_lmb.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/scfifo_e841.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/a_dpfifo_nj31.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/altsyncram_etd1.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/cmpr_8r8.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/cntr_2n7.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/cntr_mmb.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/scfifo_1741.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/a_dpfifo_ai31.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/altsyncram_kqd1.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altddio_in.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, C:/altera/13.1/NIOSII/db/ddio_in_0fd.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/altsyncram_idh1.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, C:/altera/13.1/NIOSII/db/ddio_out_egd.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/ddio_out_1jd.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/altsyncram_2ni1.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, C:/altera/13.1/NIOSII/db/altpll_65k3.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/altpll_dyn_phase_le_rfo.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/altpll_dyn_phase_le_sfo.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/altpll_dyn_phase_le_tfo.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/cntr_p0e.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/cmpr_ffc.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/cntr_vee.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/cmpr_gfc.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altddio_bidir.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/ddio_bidir_e4h.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/ddio_bidir_idf.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/scfifo_aq21.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/a_dpfifo_h031.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/a_fefifo_7cf.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/cntr_4n7.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/dpram_ek21.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/altsyncram_i0m1.tdf
source_file = 1, C:/altera/13.1/NIOSII/db/cntr_omb.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
design_name = nios
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dm[0].dm_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dm[0].dm_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dm[1].dm_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dm[1].dm_obuf, nios, 1
instance = comp, \ddr_sdram_memory_mem_cs_n[0]~output\, ddr_sdram_memory_mem_cs_n[0]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_cke[0]~output\, ddr_sdram_memory_mem_cke[0]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_addr[0]~output\, ddr_sdram_memory_mem_addr[0]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_addr[1]~output\, ddr_sdram_memory_mem_addr[1]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_addr[2]~output\, ddr_sdram_memory_mem_addr[2]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_addr[3]~output\, ddr_sdram_memory_mem_addr[3]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_addr[4]~output\, ddr_sdram_memory_mem_addr[4]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_addr[5]~output\, ddr_sdram_memory_mem_addr[5]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_addr[6]~output\, ddr_sdram_memory_mem_addr[6]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_addr[7]~output\, ddr_sdram_memory_mem_addr[7]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_addr[8]~output\, ddr_sdram_memory_mem_addr[8]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_addr[9]~output\, ddr_sdram_memory_mem_addr[9]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_addr[10]~output\, ddr_sdram_memory_mem_addr[10]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_addr[11]~output\, ddr_sdram_memory_mem_addr[11]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_addr[12]~output\, ddr_sdram_memory_mem_addr[12]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_ba[0]~output\, ddr_sdram_memory_mem_ba[0]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_ba[1]~output\, ddr_sdram_memory_mem_ba[1]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_ras_n~output\, ddr_sdram_memory_mem_ras_n~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_cas_n~output\, ddr_sdram_memory_mem_cas_n~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_we_n~output\, ddr_sdram_memory_mem_we_n~output, nios, 1
instance = comp, \led_export~output\, led_export~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_clk[0]~output\, ddr_sdram_memory_mem_clk[0]~output, nios, 1
instance = comp, \ddr_sdram_memory_mem_clk_n[0]~output\, ddr_sdram_memory_mem_clk_n[0]~output, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs[0].dqs_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs[0].dqs_obuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs[1].dqs_obuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs[1].dqs_obuf, nios, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, nios, 1
instance = comp, \clk_clk~input\, clk_clk~input, nios, 1
instance = comp, \clk_clk~inputclkctrl\, clk_clk~inputclkctrl, nios, 1
instance = comp, \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, nios, 1
instance = comp, \reset_reset_n~input\, reset_reset_n~input, nios, 1
instance = comp, \reset_reset_n~inputclkctrl\, reset_reset_n~inputclkctrl, nios, 1
instance = comp, \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], nios, 1
instance = comp, \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, nios, 1
instance = comp, \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], nios, 1
instance = comp, \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, nios, 1
instance = comp, \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, nios, 1
instance = comp, \rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\, rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|divider[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|divider[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_phy_clk_1x_n~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_phy_clk_1x_n~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_master_ams~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_master_ams~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_master_ams\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_master_ams, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|global_pre_clear~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|global_pre_clear~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|global_pre_clear\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|global_pre_clear, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_phy_clk_1x_n\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_phy_clk_1x_n, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_phy_clk_1x_n~clkctrl\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_phy_clk_1x_n~clkctrl, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_reset~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_reset~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[0]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[0]~15, nios, 1
instance = comp, \~GND\, ~GND, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector61~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector61~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~56\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~56, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_cal\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_cal, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|find_cmd~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|find_cmd~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~53\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~53, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_write_btp\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_write_btp, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~54\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~54, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_write_mtp\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_write_mtp, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~50\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~50, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~51\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~51, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rrp_reset\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rrp_reset, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~49\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~49, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rrp_sweep\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rrp_sweep, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_was~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_was~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_was\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_was, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_write_btp\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_write_btp, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_write_mtp~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_write_mtp~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_write_mtp\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_write_mtp, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|WideOr0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|WideOr0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:ctrl_broadcast_r.command.cmd_init_dram\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_init_dram, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_10~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_10~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req.s_rsc_test_phase~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req.s_rsc_test_phase~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req.s_rsc_test_phase\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req.s_rsc_test_phase, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_operational\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_operational, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_non_operational\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_non_operational, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_tracking_setup\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_tracking_setup, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|process_6~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|process_6~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_done_timeout~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_done_timeout~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_done_timeout\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_done_timeout, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_tracking\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_tracking, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_tracking\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_tracking, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_adv_wr_lat~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_adv_wr_lat~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_adv_wr_lat\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_adv_wr_lat, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rdv\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rdv, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rrp_sweep\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rrp_sweep, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~48\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~48, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~59\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~59, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rrp_seek\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rrp_seek, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rrp_seek\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rrp_seek, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rrp_reset~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rrp_reset~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rrp_reset\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rrp_reset, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~48\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~48, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~44\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~44, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_adv_rd_lat\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_adv_rd_lat, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_adv_rd_lat~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_adv_rd_lat~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_adv_rd_lat\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_adv_rd_lat, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~49\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~49, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr2~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr2~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_phy_initialise\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_phy_initialise, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_cal\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_cal, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_reset\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_reset, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_poa\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_poa, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector43~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector43~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_idle\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_idle, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_state_proc~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_state_proc~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:ctrl_broadcast_r.command_req~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:ctrl_broadcast_r.command_req~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:ctrl_broadcast_r.command_req\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:ctrl_broadcast_r.command_req, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~45\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~45, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector142~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector142~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[4]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[4]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[2]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[2]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[3]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[3]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[4]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[4]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector142~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector142~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector142~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector142~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dimm_driving_dq\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dimm_driving_dq, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~76\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~76, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_local_burst_size[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_local_burst_size[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_local_burst_size[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_local_burst_size[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~64\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~64, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~46\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~46, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~79\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~79, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor2~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor2~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector60~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector60~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector60~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector60~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_tr_due\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_tr_due, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~73\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~73, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_track\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_track, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_adv_wd_lat\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_adv_wd_lat, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~63\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~63, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_adv_rd_lat_setup\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_adv_rd_lat_setup, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~69\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~69, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_adv_wd_lat\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_adv_wd_lat, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~70\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~70, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n_r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n_r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n_r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n_r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ams\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ams, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_3r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_3r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_phase_auto_calibrate_pulse\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_phase_auto_calibrate_pulse, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request_long_pulse~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request_long_pulse~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_reprogram_request, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|phs_shft_busy~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|phs_shft_busy~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|phs_shft_busy\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|phs_shft_busy, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_phs_shift_busy_r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_phs_shift_busy_r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_phs_shift_busy_r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_phs_shift_busy_r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_phs_shift_busy_ccd~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_phs_shift_busy_ccd~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_phs_shift_busy_ccd\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_phs_shift_busy_ccd, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb_phs_shft_busy~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb_phs_shft_busy~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb_phs_shft_busy\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb_phs_shft_busy, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|phs_shft_busy_reg:phs_shft_busy_1r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\phs_shft_busy_reg:phs_shft_busy_1r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|phs_shft_busy_reg:phs_shft_busy_1r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\phs_shft_busy_reg:phs_shft_busy_1r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|phs_shft_busy_reg:phs_shft_busy_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\phs_shft_busy_reg:phs_shft_busy_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|phs_shft_busy_reg:phs_shft_busy_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\phs_shft_busy_reg:phs_shft_busy_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_busy~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_busy~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_busy\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_busy, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_end~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_end~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_end\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_end, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector88~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector88~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_track\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_track, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cdvw_proc~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cdvw_proc~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[0]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[0]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~65\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~65, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_read_mtp\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_read_mtp, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~66\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~66, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_seek_cdvw\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_seek_cdvw, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|WideOr12~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|WideOr12~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req.s_rsc_cdvw_calc\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req.s_rsc_cdvw_calc, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_last_state.s_rsc_idle\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_idle, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector50~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector50~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector56~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector56~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_cdvw_calc\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_cdvw_calc, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_last_state.s_rsc_cdvw_calc\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_cdvw_calc, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_calc~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_calc~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_calc\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_calc, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_calc~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_calc~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_calc\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_calc, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector33~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector33~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cdvw_block:sig_cdvw_calc_1t~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\cdvw_block:sig_cdvw_calc_1t~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cdvw_block:sig_cdvw_calc_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\cdvw_block:sig_cdvw_calc_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[3]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[3]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[4]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[4]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[5]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[5]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[5]~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[5]~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[5]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[5]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[5]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[5]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[1]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[1]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[2]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[2]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cdvw_proc~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cdvw_proc~2, nios, 1
instance = comp, \ddr_sdram_memory_mem_clk[0]~input\, ddr_sdram_memory_mem_clk[0]~input, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:seen_phy_init_complete~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:seen_phy_init_complete~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:seen_phy_init_complete\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:seen_phy_init_complete, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:mem_clk_disable[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:mem_clk_disable[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:mem_clk_disable[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:mem_clk_disable[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:mem_clk_disable[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:mem_clk_disable[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_mem_clk_disable~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_mem_clk_disable~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_mem_clk_disable\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_mem_clk_disable, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_mem_clk_disable~clkctrl\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_mem_clk_disable~clkctrl, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_data_in_metastable[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_data_in_metastable[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_data_in_metastable[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_data_in_metastable[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_last_state~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_last_state~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_last_state.s_trk_mimic_sample\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_last_state.s_trk_mimic_sample, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_mmc_start~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_mmc_start~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mmc_start\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mmc_start, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mimic_sample_req:seq_mmc_start_r[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mimic_sample_req:seq_mmc_start_r[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mimic_sample_req:seq_mmc_start_r[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mimic_sample_req:seq_mmc_start_r[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mimic_sample_req:seq_mmc_start_r[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mimic_sample_req:seq_mmc_start_r[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_mmc_start~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_mmc_start~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_mmc_start\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_mmc_start, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|seq_mmc_start_metastable[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|seq_mmc_start_metastable[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|seq_mmc_start_metastable[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|seq_mmc_start_metastable[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|seq_mmc_start_metastable[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|seq_mmc_start_metastable[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|start_edge_detected~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|start_edge_detected~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[3]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[3]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|Add0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|Add0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[2]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[2]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|Add0~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|Add0~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[3]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[3]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|Equal0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|Equal0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|Selector7~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|Selector7~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_state.001\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_state.001, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[3]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_counter[3]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_state.010\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_state.010, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_state.011\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_state.011, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_state.100\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_state.100, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|Selector6~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|Selector6~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_state.000\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_state.000, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_s_clr~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_s_clr~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_s_clr\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_s_clr, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|Selector5~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|Selector5~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_enable\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_enable, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_value_captured~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_value_captured~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_value_captured~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_value_captured~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_value_captured~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_value_captured~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_value_captured\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_value_captured, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mmc_seq_value_r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mmc_seq_value_r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mmc_seq_value_r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mmc_seq_value_r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_phase~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_phase~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_phase\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_phase, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_last_state.s_rsc_test_dq~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_dq~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_last_state.s_rsc_test_dq\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_dq, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[0]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[0]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_shift_in~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_shift_in~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_shift_in\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_shift_in, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctrl_op_rec.command_op.single_bit~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctrl_op_rec.command_op.single_bit~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command_op.single_bit\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command_op.single_bit, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|single_bit_cal~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|single_bit_cal~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|single_bit_cal\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|single_bit_cal, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector54~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector54~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_reset_cdvw\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_reset_cdvw, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector55~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector55~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector55~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector55~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_rewind_phase\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_rewind_phase, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_busy_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_busy_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[5]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[5]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[6]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[6]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~45\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~45, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~46\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~46, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.window_centre_update\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.window_centre_update, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[1]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[1]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[2]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[2]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[3]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[3]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[4]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[4]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[1]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[1]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[5]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[5]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[5]~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[5]~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[2]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[2]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[3]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[3]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[4]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[4]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[5]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[5]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[6]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[6]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~37\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~37, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~39\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~39, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~41\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~41, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan1~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan1~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan1~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan1~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan1~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan1~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan1~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan1~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan1~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan1~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan1~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan1~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan1~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan1~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[2]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[2]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[2]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[2]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector71~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector71~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector95~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector95~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv_found\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv_found, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector98~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector98~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[4]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[4]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[4]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[4]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv[6]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv[6]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_delta[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_delta[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[4]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[4]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_delta[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_delta[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[4]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[4]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_delta[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_delta[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_delta[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_delta[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_delta[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_delta[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_delta[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_delta[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_delta[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_delta[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_proc~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_proc~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_delta[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_delta[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan6~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan6~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan6~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan6~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan6~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan6~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_large_drift_seen~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_large_drift_seen~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_large_drift_seen\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_large_drift_seen, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[4]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[4]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[4]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[4]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[4]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[4]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[4]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[4]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan9~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan9~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan9~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan9~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[4]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[4]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector101~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector101~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector102~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector102~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[2]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[2]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector100~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector100~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[3]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[3]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector99~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector99~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[4]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[4]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[5]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[5]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector72~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector72~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector73~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector73~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector74~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector74~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector75~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector75~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector76~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector76~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector97~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector97~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[6]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[6]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[4]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[4]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[4]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[4]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[5]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[5]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[5]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[5]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal7~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal7~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal7~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal7~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector49~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector49~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector49~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector49~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_next_phase\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_next_phase, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector50~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector50~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_test_phase\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_test_phase, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector39~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector39~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|WideOr14~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|WideOr14~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector36~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector36~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector38~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector38~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector37~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector37~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector37~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector37~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add7~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add7~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector36~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector36~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal5~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal5~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_chkd_all_dq_pins\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_chkd_all_dq_pins, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_shift_in~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_shift_in~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_shift_in\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_shift_in, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[11]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[11]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[11]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[11]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~44\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~44, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.last_bit_value\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.last_bit_value, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[5]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[5]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.multiple_eq_windows\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.multiple_eq_windows, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~135\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~135, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.valid_result\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.valid_result, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector57~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector57~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_cdvw_wait\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_cdvw_wait, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector58~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector58~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal8~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal8~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector52~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector52~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector51~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector51~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_wait_for_idle_dimm\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_wait_for_idle_dimm, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_last_state.s_rsc_flush_datapath\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_flush_datapath, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector52~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector52~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector52~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector52~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_flush_datapath\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_flush_datapath, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector44~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector44~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector45~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector45~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector45~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector45~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector53~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector53~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|WideOr15~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|WideOr15~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[0]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[0]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector44~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector44~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector44~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector44~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector43~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector43~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector43~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector43~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector42~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector42~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector41~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector41~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|more_than_3_rd_to_wr~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|more_than_3_rd_to_wr~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|more_than_3_rd_to_wr\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|more_than_3_rd_to_wr, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdp_reset_req_n~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdp_reset_req_n~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdp_reset_req_n\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdp_reset_req_n, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|comb~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|comb~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_latch_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_latch_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[0]~_wirecell\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[0]~_wirecell, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[2]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[2]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[2]~_wirecell\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[2]~_wirecell, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[3]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[3]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[0]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[0]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[1]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[1]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[2]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[2]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[3]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[3]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_latch_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_latch_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_latch_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_latch_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_latch_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_latch_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_latch_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_latch_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_latch_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_latch_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[6]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[6]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[6]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[6]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_latch_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_latch_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[6]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[6]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[8]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[8]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[8]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[8]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_latch_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_latch_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[9]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[9]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[9]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[9]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_latch_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_latch_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[10]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[10]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[10]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[10]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_latch_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_latch_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[11]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[11]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[11]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[11]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_latch_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_latch_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[12]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[12]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[12]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[12]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_latch_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_latch_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[13]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[13]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[13]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[13]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_latch_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_latch_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[14]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[14]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_ibuf\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_ibuf, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_latch_l[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_latch_l[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_latch_l[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_latch_l[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[15]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[15]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_p_ams[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[15]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[15]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[8]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[8]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[8]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[8]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[9]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[9]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[9]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[9]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[10]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[10]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[10]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[10]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[11]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[11]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[11]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[11]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[12]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[12]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[12]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[12]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[13]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[13]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[14]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[14]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[14]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[14]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_h[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_h[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_h[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_h[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[15]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[15]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|rdata_n_ams[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[15]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[15]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|full_rate_ram_gen.altsyncram_component|auto_generated|ram_block1a0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdp|full_rate_ram_gen.altsyncram_component|auto_generated|ram_block1a0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[9]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[9]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal9~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal9~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal9~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal9~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal9~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal9~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal9~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal9~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal9~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal9~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_mtp_match\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_mtp_match, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_test_dq_expired~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_test_dq_expired~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal8~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal8~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal8~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal8~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector58~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector58~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_seek_cdvw\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_seek_cdvw, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector47~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector47~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_test_dq_expired~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_test_dq_expired~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_test_dq_expired\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_test_dq_expired, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_proc~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_proc~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector49~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector49~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector53~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector53~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector53~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector53~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_test_dq\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_proc~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_proc~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector68~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector68~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector68~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector68~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:rsc_proc:v_phase_works\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:rsc_proc:v_phase_works, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_phase~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_phase~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_phase~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_phase~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_phase\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_phase, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~132\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~132, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~133\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~133, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~131\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~131, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~134\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~134, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[79]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[79], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~130\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~130, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[11]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[11]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[78]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[78], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~129\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~129, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[77]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[77], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~128\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~128, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[76]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[76], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~127\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~127, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[75]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[75], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~126\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~126, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[74]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[74], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~125\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~125, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[73]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[73], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~124\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~124, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[72]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[72], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~123\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~123, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[71]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[71], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~122\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~122, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[70]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[70], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~121\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~121, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[69]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[69], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~120\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~120, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[68]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[68], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~119\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~119, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[67]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[67], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~118\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~118, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[66]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[66], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~117\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~117, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[65]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[65], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~116\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~116, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[64]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[64], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~115\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~115, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[63]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[63], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~114\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~114, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[62]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[62], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~113\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~113, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[61]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[61], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~112\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~112, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[60]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[60], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~111\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~111, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[59]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[59], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~110\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~110, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[58]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[58], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~109\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~109, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[57]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[57], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~108\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~108, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[56]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[56], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~107\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~107, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[55]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[55], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~106\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~106, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[54]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[54], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~105\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~105, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[53]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[53], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~104\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~104, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[52]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[52], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~103\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~103, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[51]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[51], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~102\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~102, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[50]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[50], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~101\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~101, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[49]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[49], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~100\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~100, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[48]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[48], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~99\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~99, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[47]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[47], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~98\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~98, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[46]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[46], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~97\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~97, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[45]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[45], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~96\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~96, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[44]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[44], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~95\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~95, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[43]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[43], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~94\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~94, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[42]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[42], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~93\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~93, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[41]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[41], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~92\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~92, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[40]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[40], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~91\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~91, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[39]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[39], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~90\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~90, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[38]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[38], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~89\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~89, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[37]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[37], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~88\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~88, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[36]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[36], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~87\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~87, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[35]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[35], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~86\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~86, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[34]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[34], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~85\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~85, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[33]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[33], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~84\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~84, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[32]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[32], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~83\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~83, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[31]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[31], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~82\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~82, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[30]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[30], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~81\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~81, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[29]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[29], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~80\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~80, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[28]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[28], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~79\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~79, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[27]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[27], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~78\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~78, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[26]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[26], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~77\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~77, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[25]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[25], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~76\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~76, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[24]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[24], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~75\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~75, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[23]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[23], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~74\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~74, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[22]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[22], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~73\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~73, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[21]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[21], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~72\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~72, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[20]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[20], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~71\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~71, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[19]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[19], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~70\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~70, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[18]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[18], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~69\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~69, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[17]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[17], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~68\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~68, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[16]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[16], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~67\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~67, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~66\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~66, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~65\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~65, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~64\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~64, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~63\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~63, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~62\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~62, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~61\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~61, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~60\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~60, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~59\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~59, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~58\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~58, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~57\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~57, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~56\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~56, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~55\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~55, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~48\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~48, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~47\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~47, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~43\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~43, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.found_a_good_edge\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.found_a_good_edge, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.invalid_phase_seen\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.invalid_phase_seen, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_cycle\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_cycle, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.valid_phase_seen\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.valid_phase_seen, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.calculating\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.calculating, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector129~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector129~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_idle\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_idle, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector88~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector88~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_mimic_sample\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_mimic_sample, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[3]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[3]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector124~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector124~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector123~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector123~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[6]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[6]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[5]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[5]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector122~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector122~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector121~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector121~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[7]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[7]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector120~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector120~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal11~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal11~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_remaining_samples~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_remaining_samples~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector127~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector127~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector126~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector126~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[2]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[2]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector125~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector125~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal11~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal11~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_cdvw_calc\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_cdvw_calc, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_last_state~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_last_state~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_last_state.s_trk_cdvw_calc\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_last_state.s_trk_cdvw_calc, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_cdvw_wait\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_cdvw_wait, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_cdvw_drift\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_cdvw_drift, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_last_state~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_last_state~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_last_state.s_trk_cdvw_drift\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_last_state.s_trk_cdvw_drift, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_adjust_resync\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_adjust_resync, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_last_state.s_trk_adjust_resync\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_last_state.s_trk_adjust_resync, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|WideOr0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|WideOr0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_new_phase[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_new_phase[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|remap_decoy_le3a[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|remap_decoy_le3a[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|altpll_dyn_phase_le5|le_comb10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|altpll_dyn_phase_le5|le_comb10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[4]~clkctrl\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[4]~clkctrl, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|Selector4~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|Selector4~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_done_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|mmc|mimic_done_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mmc_seq_done_1t~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mmc_seq_done_1t~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mmc_seq_done_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mmc_seq_done_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|shift_in_mmc_seq_value~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|shift_in_mmc_seq_value~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_next_phase\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_next_phase, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_complete\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_complete, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector129~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector129~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_ack\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_ack, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal10~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal10~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_match\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_match, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_poa\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_poa, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~74\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~74, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_poa_cal\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_poa_cal, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_valid_1t~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_valid_1t~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_valid_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_valid_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_valid_2t~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_valid_2t~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_valid_2t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_valid_2t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|poa_match_proc~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|poa_match_proc~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_match_en\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_match_en, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_state~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_state~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|poa_block:sig_poa_state\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\poa_block:sig_poa_state, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_ack~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_ack~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_ack\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_ack, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~41\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~41, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~68\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~68, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~37\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~37, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~71\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~71, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_adv_rd_lat_setup\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_adv_rd_lat_setup, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~72\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~72, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_adv_rd_lat\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_adv_rd_lat, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~43\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~43, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~78\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~78, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~39\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~39, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~44\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~44, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~47\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~47, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_test_phases\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_test_phases, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|pll_reconf_mux~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|pll_reconf_mux~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|Decoder0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|Decoder0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_new_phase[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_new_phase[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|remap_decoy_le3a[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|remap_decoy_le3a[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|altpll_dyn_phase_le4|le_comb9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|altpll_dyn_phase_le4|le_comb9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[3]~clkctrl\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[3]~clkctrl, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~56\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~56, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~75\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~75, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~77\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~77, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_rdata_valid_align\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_rdata_valid_align, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~50\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~50, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~51\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~51, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_wait_admin\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_wait_admin, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~67\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~67, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_reset_cdvw\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_reset_cdvw, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req.s_rsc_reset_cdvw\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req.s_rsc_reset_cdvw, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector48~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector48~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector48~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector48~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_idle\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_idle, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector46~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector46~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector46~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector46~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal8~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal8~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector85~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector85~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector85~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector85~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_ack~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_ack~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_ack\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_ack, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector23~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector23~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_ac_access_req~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_ac_access_req~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_ac_access_req\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_ac_access_req, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector26~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector26~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector26~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector26~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector23~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector23~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_mtp\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_mtp, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector24~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector24~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector24~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector24~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_rdv\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_rdv, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_state.s_ac_read_rdv\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_rdv, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector25~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector25~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_poa_mtp\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_poa_mtp, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector26~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector26~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_wd_lat\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_wd_lat, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_state.s_ac_read_wd_lat\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_wd_lat, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_burst_count~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_burst_count~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_burst_count[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_burst_count[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_last_state.s_ac_read_mtp\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_mtp, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_last_state.s_ac_read_rdv~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_rdv~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_last_state.s_ac_read_rdv\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_rdv, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[3]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[3]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_last_state.s_ac_relax\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_relax, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[3]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[3]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector184~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector184~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[3]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[3]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[3]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[3]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[3]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[3]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[5]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[5]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[5]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[5]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector182~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector182~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector187~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector187~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[3]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[3]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[5]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[5]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[5]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[5]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[5]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[5]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[3]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[3]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[3]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[3]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[3]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[3]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[3]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[3]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector185~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector185~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector184~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector184~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector182~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector182~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal15~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal15~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector181~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector181~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector180~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector180~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal15~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal15~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal15~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal15~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[3]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[3]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_state.s_ac_read_mtp\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_mtp, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_last_state.s_ac_read_wd_lat\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_wd_lat, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector188~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector188~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector188~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector188~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_doing_rd_count~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_doing_rd_count~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_doing_rd_count\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_doing_rd_count, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector188~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector188~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector188~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector188~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_doing_rd[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_doing_rd[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdv_doing_rd[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdv_doing_rd[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector39~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector39~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|int_ctl_init_success\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|int_ctl_init_success, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctl_init_success\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctl_init_success, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctl_init_success\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctl_init_success, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_doing_rd[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_doing_rd[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_doing_rd[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_doing_rd[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdv_doing_rd[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdv_doing_rd[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|less_than_3_rd_to_wr~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|less_than_3_rd_to_wr~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|less_than_3_rd_to_wr\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|less_than_3_rd_to_wr, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_offset_t_param_act_to_rdwr_less_than_1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_offset_t_param_act_to_rdwr_less_than_1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_offset_t_param_act_to_rdwr_less_than_1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_offset_t_param_act_to_rdwr_less_than_1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][1]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][1]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][1]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][1]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][3]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][3]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][3]~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][3]~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2]~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2]~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|sb_do_precharge_all[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|sb_do_precharge_all[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[0]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[0]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[2]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[2]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[3]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[3]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[3]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[3]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[3][2], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder\, mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_lock_sync~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_lock_sync~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_lock_sync\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_lock_sync, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|locked\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|locked, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|locked~clkctrl\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|locked~clkctrl, nios, 1
instance = comp, \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, nios, 1
instance = comp, \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], nios, 1
instance = comp, \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, nios, 1
instance = comp, \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], nios, 1
instance = comp, \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, nios, 1
instance = comp, \rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, nios, 1
instance = comp, \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\, rst_controller|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder, nios, 1
instance = comp, \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[0]\, rst_controller|rst_controller|altera_reset_synchronizer_int_chain[0], nios, 1
instance = comp, \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[1]\, rst_controller|rst_controller|altera_reset_synchronizer_int_chain[1], nios, 1
instance = comp, \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\, rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder, nios, 1
instance = comp, \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2]\, rst_controller|rst_controller|altera_reset_synchronizer_int_chain[2], nios, 1
instance = comp, \rst_controller|rst_controller|r_sync_rst_chain[3]\, rst_controller|rst_controller|r_sync_rst_chain[3], nios, 1
instance = comp, \rst_controller|rst_controller|r_sync_rst_chain~1\, rst_controller|rst_controller|r_sync_rst_chain~1, nios, 1
instance = comp, \rst_controller|rst_controller|r_sync_rst_chain[2]\, rst_controller|rst_controller|r_sync_rst_chain[2], nios, 1
instance = comp, \rst_controller|rst_controller|r_sync_rst_chain~0\, rst_controller|rst_controller|r_sync_rst_chain~0, nios, 1
instance = comp, \rst_controller|rst_controller|r_sync_rst_chain[1]\, rst_controller|rst_controller|r_sync_rst_chain[1], nios, 1
instance = comp, \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[3]\, rst_controller|rst_controller|altera_reset_synchronizer_int_chain[3], nios, 1
instance = comp, \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4]~0\, rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4]~0, nios, 1
instance = comp, \rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4]\, rst_controller|rst_controller|altera_reset_synchronizer_int_chain[4], nios, 1
instance = comp, \rst_controller|rst_controller|WideOr0~0\, rst_controller|rst_controller|WideOr0~0, nios, 1
instance = comp, \rst_controller|rst_controller|r_sync_rst\, rst_controller|rst_controller|r_sync_rst, nios, 1
instance = comp, \rst_controller|rst_controller|r_sync_rst~clkctrl\, rst_controller|rst_controller|r_sync_rst~clkctrl, nios, 1
instance = comp, \cpu|E_new_inst~feeder\, cpu|E_new_inst~feeder, nios, 1
instance = comp, \cpu|E_new_inst\, cpu|E_new_inst, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst1~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst1~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst1\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst1, nios, 1
instance = comp, \mm_interconnect_0|cpu_instruction_master_translator|uav_read\, mm_interconnect_0|cpu_instruction_master_translator|uav_read, nios, 1
instance = comp, \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\, rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, nios, 1
instance = comp, \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\, rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], nios, 1
instance = comp, \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, nios, 1
instance = comp, \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\, rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], nios, 1
instance = comp, \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, nios, 1
instance = comp, \rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\, rst_controller|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, nios, 1
instance = comp, \rst_controller|rst_controller|always2~0\, rst_controller|rst_controller|always2~0, nios, 1
instance = comp, \rst_controller|rst_controller|r_early_rst\, rst_controller|rst_controller|r_early_rst, nios, 1
instance = comp, \cpu|D_ctrl_implicit_dst_retaddr~0\, cpu|D_ctrl_implicit_dst_retaddr~0, nios, 1
instance = comp, \cpu|R_dst_regnum[2]\, cpu|R_dst_regnum[2], nios, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, nios, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, nios, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]~feeder, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0\, mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress\, mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress, nios, 1
instance = comp, \cpu|E_valid~0\, cpu|E_valid~0, nios, 1
instance = comp, \cpu|E_shift_rot_cnt[0]~5\, cpu|E_shift_rot_cnt[0]~5, nios, 1
instance = comp, \cpu|D_ctrl_hi_imm16~0\, cpu|D_ctrl_hi_imm16~0, nios, 1
instance = comp, \cpu|D_ctrl_hi_imm16~1\, cpu|D_ctrl_hi_imm16~1, nios, 1
instance = comp, \cpu|R_ctrl_hi_imm16\, cpu|R_ctrl_hi_imm16, nios, 1
instance = comp, \cpu|Equal2~10\, cpu|Equal2~10, nios, 1
instance = comp, \cpu|Equal2~12\, cpu|Equal2~12, nios, 1
instance = comp, \cpu|Equal2~0\, cpu|Equal2~0, nios, 1
instance = comp, \cpu|Equal2~7\, cpu|Equal2~7, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|update_grant~0\, mm_interconnect_0|cmd_xbar_mux_004|update_grant~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[26]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[26]~feeder, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|ir_out[1]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|ir_out[1]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|ir_out[1]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|ir_out[1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_phy|virtual_state_udr~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_phy|virtual_state_udr~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|sync2_udr~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|sync2_udr~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|sync2_udr\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|sync2_udr, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|update_jdo_strobe\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|update_jdo_strobe, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[26]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[26], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[0]~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[0]~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_phy|virtual_state_uir~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_phy|virtual_state_uir~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|sync2_uir~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|sync2_uir~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|sync2_uir\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|sync2_uir, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jxuir~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jxuir~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jxuir\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jxuir, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|ir[0]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|ir[0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|ir[1]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|ir[1]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|ir[1]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|ir[1], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|enable_action_strobe\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|enable_action_strobe, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|Mux37~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|Mux37~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|DRsize.100\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|DRsize.100, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~20\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~20, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_phy|virtual_state_sdr~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_phy|virtual_state_sdr~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_phy|virtual_state_cdr\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|nios_cpu_jtag_debug_module_phy|virtual_state_cdr, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[37]~21\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[37]~21, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[37]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[37], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~22\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~22, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[36]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[36], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[35]~6\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[35]~6, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~23\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~23, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~24\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~24, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~25\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~25, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[35]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[35], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[35]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[35]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[35]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[35], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~30\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~30, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[33]~29\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[33]~29, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[34]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[34], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[34]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[34], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_a\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_a, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[2]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[2], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[0]~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[0]~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[27]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[27]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[27]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[27], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[1]~2\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[1]~2, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~2\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~2, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[3]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[3], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~26\, cpu|the_nios_cpu_nios2_oci|readdata~26, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[8]\, cpu|the_nios_cpu_nios2_oci|readdata[8], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8], nios, 1
instance = comp, \cpu|F_iw[8]~50\, cpu|F_iw[8]~50, nios, 1
instance = comp, \cpu|d_writedata[8]\, cpu|d_writedata[8], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~23\, mm_interconnect_0|cmd_xbar_mux|src_payload~23, nios, 1
instance = comp, \cpu|D_ctrl_alu_force_xor~9\, cpu|D_ctrl_alu_force_xor~9, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[30]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[30]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[30]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[30], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_b\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_b, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_rd~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_rd~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_rd~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_rd~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_rd\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_rd, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_rd_d1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_rd_d1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~18\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~18, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_rd~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_rd~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_rd\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_rd, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_rd_d1~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_rd_d1~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_rd_d1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_rd_d1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[0]~14\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[0]~14, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[27]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[27], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[37]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[37]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[37]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[37], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[36]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[36]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[36]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[36], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~7\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~7, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[27]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[27], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~35\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~35, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~27\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~27, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~36\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~36, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[28]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[28], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[28]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[28], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[2]~4\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[2]~4, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[4]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[4], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[3]~6\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[3]~6, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[4]~8\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[4]~8, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~7\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~7, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[6]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[6], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[4]~4\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[4]~4, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[31]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[31]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[31]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[31], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[5]~10\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[5]~10, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~6\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~6, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[7]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[7], nios, 1
instance = comp, \cpu|R_src2_lo[7]~9\, cpu|R_src2_lo[7]~9, nios, 1
instance = comp, \cpu|E_src2[7]\, cpu|E_src2[7], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[6]~12\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[6]~12, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[7]~14\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[7]~14, nios, 1
instance = comp, \cpu|D_ctrl_jmp_direct~0\, cpu|D_ctrl_jmp_direct~0, nios, 1
instance = comp, \cpu|R_ctrl_jmp_direct\, cpu|R_ctrl_jmp_direct, nios, 1
instance = comp, \cpu|R_ctrl_br_nxt~0\, cpu|R_ctrl_br_nxt~0, nios, 1
instance = comp, \cpu|R_ctrl_br\, cpu|R_ctrl_br, nios, 1
instance = comp, \cpu|D_ctrl_retaddr~0\, cpu|D_ctrl_retaddr~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|Equal0~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|Equal0~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~4\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~4, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[3]\, cpu|the_nios_cpu_nios2_oci|writedata[3], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[3]~10\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[3]~10, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~11\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~11, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[4]\, cpu|the_nios_cpu_nios2_oci|writedata[4], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~12\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~12, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[5]\, cpu|the_nios_cpu_nios2_oci|writedata[5], nios, 1
instance = comp, \cpu|d_writedata[6]\, cpu|d_writedata[6], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~26\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~26, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[6]\, cpu|the_nios_cpu_nios2_oci|writedata[6], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[9]~11\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[9]~11, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[12]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[12]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[12]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[12], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[9]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[9], nios, 1
instance = comp, \cpu|d_writedata[9]~feeder\, cpu|d_writedata[9]~feeder, nios, 1
instance = comp, \cpu|d_writedata[9]\, cpu|d_writedata[9], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~23\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~23, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[9]\, cpu|the_nios_cpu_nios2_oci|writedata[9], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[9]~22\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[9]~22, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~22\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~22, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[10]\, cpu|the_nios_cpu_nios2_oci|writedata[10], nios, 1
instance = comp, \cpu|Equal101~1\, cpu|Equal101~1, nios, 1
instance = comp, \cpu|Equal101~2\, cpu|Equal101~2, nios, 1
instance = comp, \cpu|R_ctrl_rdctl_inst\, cpu|R_ctrl_rdctl_inst, nios, 1
instance = comp, \cpu|E_alu_result~10\, cpu|E_alu_result~10, nios, 1
instance = comp, \cpu|R_src2_lo[2]~14\, cpu|R_src2_lo[2]~14, nios, 1
instance = comp, \cpu|E_src2[2]\, cpu|E_src2[2], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~33\, cpu|the_nios_cpu_nios2_oci|readdata~33, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[30]\, cpu|the_nios_cpu_nios2_oci|readdata[30], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[30]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[30], nios, 1
instance = comp, \cpu|F_iw[30]~65\, cpu|F_iw[30]~65, nios, 1
instance = comp, \cpu|Equal2~1\, cpu|Equal2~1, nios, 1
instance = comp, \cpu|D_ctrl_logic~9\, cpu|D_ctrl_logic~9, nios, 1
instance = comp, \cpu|Equal2~2\, cpu|Equal2~2, nios, 1
instance = comp, \cpu|D_ctrl_logic~8\, cpu|D_ctrl_logic~8, nios, 1
instance = comp, \cpu|R_ctrl_logic\, cpu|R_ctrl_logic, nios, 1
instance = comp, \cpu|R_src2_lo[5]~11\, cpu|R_src2_lo[5]~11, nios, 1
instance = comp, \cpu|E_src2[5]\, cpu|E_src2[5], nios, 1
instance = comp, \cpu|d_writedata[31]~feeder\, cpu|d_writedata[31]~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write~0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~1\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~1, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~2\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state~2, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|state, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~1\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]~1, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]~4, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[9], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~4\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~4, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[0]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[0], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~2\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~2, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[1]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[1], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~10\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~10, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[2]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[2], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~9\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~9, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[3]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[3], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~8\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~8, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[4]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[4], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~7\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~7, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[5]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[5], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~6\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~6, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[6]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[6], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~5\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~5, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[7]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[7], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~3\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count~3, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[8]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|count[8], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[7]~0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[7]~0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write1, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write2\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write2, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst2~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst2~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst2\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rst2, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[10]~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[10]~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[10]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[10], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_valid~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_valid~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~1\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~1, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_valid\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_valid, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, nios, 1
instance = comp, \jtag_uart|rvalid~0\, jtag_uart|rvalid~0, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, nios, 1
instance = comp, \jtag_uart|t_dav\, jtag_uart|t_dav, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav~0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tck_t_dav, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled~0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|write_stalled, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~2\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~2, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~3\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~3, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_ena~reg0, nios, 1
instance = comp, \jtag_uart|wr_rfifo\, jtag_uart|wr_rfifo, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[0]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[0], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], nios, 1
instance = comp, \cpu|D_logic_op[0]~1\, cpu|D_logic_op[0]~1, nios, 1
instance = comp, \cpu|R_logic_op[0]\, cpu|R_logic_op[0], nios, 1
instance = comp, \cpu|E_logic_result[7]~16\, cpu|E_logic_result[7]~16, nios, 1
instance = comp, \cpu|W_alu_result[7]~19\, cpu|W_alu_result[7]~19, nios, 1
instance = comp, \cpu|D_ctrl_shift_rot_right~0\, cpu|D_ctrl_shift_rot_right~0, nios, 1
instance = comp, \cpu|R_ctrl_shift_rot_right\, cpu|R_ctrl_shift_rot_right, nios, 1
instance = comp, \cpu|Equal2~9\, cpu|Equal2~9, nios, 1
instance = comp, \cpu|D_ctrl_shift_logical~0\, cpu|D_ctrl_shift_logical~0, nios, 1
instance = comp, \cpu|D_ctrl_rot_right~0\, cpu|D_ctrl_rot_right~0, nios, 1
instance = comp, \cpu|R_ctrl_rot_right\, cpu|R_ctrl_rot_right, nios, 1
instance = comp, \cpu|D_ctrl_shift_logical~1\, cpu|D_ctrl_shift_logical~1, nios, 1
instance = comp, \cpu|R_ctrl_shift_logical\, cpu|R_ctrl_shift_logical, nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[8]~15\, cpu|E_shift_rot_result_nxt[8]~15, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84], nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\, mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0, nios, 1
instance = comp, \cpu|av_ld_align_cycle_nxt[0]~0\, cpu|av_ld_align_cycle_nxt[0]~0, nios, 1
instance = comp, \cpu|av_ld_align_cycle[0]\, cpu|av_ld_align_cycle[0], nios, 1
instance = comp, \cpu|av_ld_align_cycle_nxt[1]~1\, cpu|av_ld_align_cycle_nxt[1]~1, nios, 1
instance = comp, \cpu|av_ld_align_cycle[1]\, cpu|av_ld_align_cycle[1], nios, 1
instance = comp, \cpu|av_ld_aligning_data_nxt~1\, cpu|av_ld_aligning_data_nxt~1, nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84], nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3, nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84], nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65], nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5, nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~feeder\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~feeder, nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65], nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66], nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4, nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~0\, mm_interconnect_0|rsp_xbar_mux|src_payload~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|ctl_rdata_valid~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|ctl_rdata_valid~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|ctl_rdata_valid[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|ctl_rdata_valid[0], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|init_done_reg~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|init_done_reg~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|init_done_reg\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|init_done_reg, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][0]~86\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][0]~86, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[71]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[71], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[0]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[0]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_wd_lat[4]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[4]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_wd_lat[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_wd_lat[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_wd_lat[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[2]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[2]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_wd_lat[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_wd_lat[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal17~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal17~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal17~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal17~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_eq_0[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_eq_0[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_eq_0[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_eq_0[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[0]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[0]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[1]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[1]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[2]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[2]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|Equal0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|Equal0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_size[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_size[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_size[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_size[0]~1, nios, 1
instance = comp, \cpu|F_pc_plus_one[0]~0\, cpu|F_pc_plus_one[0]~0, nios, 1
instance = comp, \cpu|D_ctrl_break~1\, cpu|D_ctrl_break~1, nios, 1
instance = comp, \cpu|R_ctrl_break\, cpu|R_ctrl_break, nios, 1
instance = comp, \cpu|W_status_reg_pie_inst_nxt~0\, cpu|W_status_reg_pie_inst_nxt~0, nios, 1
instance = comp, \cpu|Equal101~3\, cpu|Equal101~3, nios, 1
instance = comp, \cpu|D_ctrl_uncond_cti_non_br~0\, cpu|D_ctrl_uncond_cti_non_br~0, nios, 1
instance = comp, \cpu|Equal101~4\, cpu|Equal101~4, nios, 1
instance = comp, \cpu|D_ctrl_uncond_cti_non_br~1\, cpu|D_ctrl_uncond_cti_non_br~1, nios, 1
instance = comp, \cpu|R_ctrl_uncond_cti_non_br\, cpu|R_ctrl_uncond_cti_non_br, nios, 1
instance = comp, \cpu|D_logic_op_raw[0]~0\, cpu|D_logic_op_raw[0]~0, nios, 1
instance = comp, \cpu|R_compare_op[0]\, cpu|R_compare_op[0], nios, 1
instance = comp, \cpu|D_logic_op_raw[1]~1\, cpu|D_logic_op_raw[1]~1, nios, 1
instance = comp, \cpu|R_compare_op[1]\, cpu|R_compare_op[1], nios, 1
instance = comp, \cpu|D_ctrl_b_is_dst~2\, cpu|D_ctrl_b_is_dst~2, nios, 1
instance = comp, \cpu|R_ctrl_ld_signed\, cpu|R_ctrl_ld_signed, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, nios, 1
instance = comp, \jtag_uart|r_val~feeder\, jtag_uart|r_val~feeder, nios, 1
instance = comp, \jtag_uart|r_val\, jtag_uart|r_val, nios, 1
instance = comp, \jtag_uart|r_val~0\, jtag_uart|r_val~0, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], nios, 1
instance = comp, \cpu|d_writedata[1]~feeder\, cpu|d_writedata[1]~feeder, nios, 1
instance = comp, \cpu|d_writedata[1]\, cpu|d_writedata[1], nios, 1
instance = comp, \cpu|d_writedata[2]~feeder\, cpu|d_writedata[2]~feeder, nios, 1
instance = comp, \cpu|d_writedata[2]\, cpu|d_writedata[2], nios, 1
instance = comp, \cpu|d_writedata[7]\, cpu|d_writedata[7], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\, jtag_uart|the_nios_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~8\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~8, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[9]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[9], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~6\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~6, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~11\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~11, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~13\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~13, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[4]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[4], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~12\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~12, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[3]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[3], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~9\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~9, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~10\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~10, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[2]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[2], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~5\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~5, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~7\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~7, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[1]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[1], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~1\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~1, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~2\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~2, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~3\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~3, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[0], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read~0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read~0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read1~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read1~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read1\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read1, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read2\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read2, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read_req~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read_req~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read_req\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|read_req, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~1\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~1, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~2\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~2, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|rvalid0~0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena1~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena1~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena1\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena1, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|r_ena~0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~18\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~18, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[8]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[8], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~19\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~19, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[7]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[7], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~16\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~16, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~17\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~17, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[6]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[6], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[2], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[3]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[3], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[4]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[4], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[5]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[5], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[6]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[6], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[7]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[7], nios, 1
instance = comp, \jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\, jtag_uart|the_nios_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, nios, 1
instance = comp, \jtag_uart|av_readdata[7]~2\, jtag_uart|av_readdata[7]~2, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7], nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[7]~6\, cpu|av_ld_byte0_data_nxt[7]~6, nios, 1
instance = comp, \jtag_uart|rvalid~1\, jtag_uart|rvalid~1, nios, 1
instance = comp, \jtag_uart|rvalid\, jtag_uart|rvalid, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15], nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12], nios, 1
instance = comp, \cpu|W_rf_wr_data[15]~13\, cpu|W_rf_wr_data[15]~13, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~25\, mm_interconnect_0|rsp_xbar_mux|src_payload~25, nios, 1
instance = comp, \cpu|E_st_data[16]~2\, cpu|E_st_data[16]~2, nios, 1
instance = comp, \cpu|d_writedata[16]\, cpu|d_writedata[16], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~14\, mm_interconnect_0|cmd_xbar_mux|src_payload~14, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[39]\, mm_interconnect_0|cmd_xbar_mux|src_data[39], nios, 1
instance = comp, \cpu|F_pc_plus_one[1]~2\, cpu|F_pc_plus_one[1]~2, nios, 1
instance = comp, \cpu|F_pc_plus_one[2]~4\, cpu|F_pc_plus_one[2]~4, nios, 1
instance = comp, \cpu|F_pc[2]\, cpu|F_pc[2], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[40]\, mm_interconnect_0|cmd_xbar_mux|src_data[40], nios, 1
instance = comp, \cpu|F_pc_plus_one[3]~6\, cpu|F_pc_plus_one[3]~6, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~21\, mm_interconnect_0|rsp_xbar_mux|src_payload~21, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~25\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~25, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[7]\, cpu|the_nios_cpu_nios2_oci|writedata[7], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[10]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[10]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[10]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[10], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~29\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~29, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[7]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[7], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[7]~24\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[7]~24, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~15\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~15, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[16]\, cpu|the_nios_cpu_nios2_oci|writedata[16], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[20]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[20], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~10\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~10, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[20]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[20], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~30\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~30, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[17]\, cpu|the_nios_cpu_nios2_oci|writedata[17], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~31\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~31, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[17]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[17], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[17]~29\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[17]~29, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|Equal0~3\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|Equal0~3, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~28\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~28, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[19]\, cpu|the_nios_cpu_nios2_oci|writedata[19], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~27\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~27, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[20]\, cpu|the_nios_cpu_nios2_oci|writedata[20], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[20]~26\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[20]~26, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~31\, cpu|the_nios_cpu_nios2_oci|readdata~31, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[18]\, cpu|the_nios_cpu_nios2_oci|readdata[18], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[18]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[18], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~19\, mm_interconnect_0|rsp_xbar_mux|src_payload~19, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~30\, cpu|the_nios_cpu_nios2_oci|readdata~30, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[19]\, cpu|the_nios_cpu_nios2_oci|readdata[19], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[19]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[19], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~16\, mm_interconnect_0|rsp_xbar_mux|src_payload~16, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~15\, mm_interconnect_0|rsp_xbar_mux|src_payload~15, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~17\, mm_interconnect_0|rsp_xbar_mux|src_payload~17, nios, 1
instance = comp, \cpu|av_ld_byte2_data[3]~4\, cpu|av_ld_byte2_data[3]~4, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~22\, cpu|av_ld_byte3_data_nxt~22, nios, 1
instance = comp, \cpu|d_writedata[27]~feeder\, cpu|d_writedata[27]~feeder, nios, 1
instance = comp, \cpu|E_src2[20]~6\, cpu|E_src2[20]~6, nios, 1
instance = comp, \cpu|Equal2~13\, cpu|Equal2~13, nios, 1
instance = comp, \cpu|Equal2~3\, cpu|Equal2~3, nios, 1
instance = comp, \cpu|Equal2~4\, cpu|Equal2~4, nios, 1
instance = comp, \cpu|D_ctrl_unsigned_lo_imm16~0\, cpu|D_ctrl_unsigned_lo_imm16~0, nios, 1
instance = comp, \cpu|D_ctrl_unsigned_lo_imm16~1\, cpu|D_ctrl_unsigned_lo_imm16~1, nios, 1
instance = comp, \cpu|R_ctrl_unsigned_lo_imm16\, cpu|R_ctrl_unsigned_lo_imm16, nios, 1
instance = comp, \cpu|R_src2_hi~0\, cpu|R_src2_hi~0, nios, 1
instance = comp, \cpu|E_src2[20]\, cpu|E_src2[20], nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~18\, cpu|the_nios_cpu_nios2_oci|readdata~18, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[21]\, cpu|the_nios_cpu_nios2_oci|readdata[21], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[21]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[21], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~10\, mm_interconnect_0|rsp_xbar_mux|src_payload~10, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~9\, mm_interconnect_0|rsp_xbar_mux|src_payload~9, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~11\, mm_interconnect_0|rsp_xbar_mux|src_payload~11, nios, 1
instance = comp, \cpu|av_ld_byte2_data[5]~2\, cpu|av_ld_byte2_data[5]~2, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~16\, cpu|av_ld_byte3_data_nxt~16, nios, 1
instance = comp, \cpu|d_writedata[29]~feeder\, cpu|d_writedata[29]~feeder, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_demux|src0_valid~0\, mm_interconnect_0|rsp_xbar_demux|src0_valid~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~5\, cpu|the_nios_cpu_nios2_oci|readdata~5, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[23]\, cpu|the_nios_cpu_nios2_oci|readdata[23], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[23]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[23], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~4\, mm_interconnect_0|rsp_xbar_mux|src_payload~4, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~2\, mm_interconnect_0|cmd_xbar_mux|src_payload~2, nios, 1
instance = comp, \cpu|F_pc_plus_one[4]~8\, cpu|F_pc_plus_one[4]~8, nios, 1
instance = comp, \cpu|F_pc[4]\, cpu|F_pc[4], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[42]\, mm_interconnect_0|cmd_xbar_mux|src_data[42], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[43]\, mm_interconnect_0|cmd_xbar_mux|src_data[43], nios, 1
instance = comp, \cpu|d_writedata[14]\, cpu|d_writedata[14], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~19\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~19, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[14]\, cpu|the_nios_cpu_nios2_oci|writedata[14], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|Equal0~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|Equal0~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[15]~7\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[15]~7, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~12\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~12, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[17]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[17], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~45\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~45, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~46\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~46, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[18]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[18], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[18]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[18]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[18]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[18], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[15]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[15], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~17\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~17, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[15]\, cpu|the_nios_cpu_nios2_oci|writedata[15], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[15]~16\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[15]~16, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~19\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~19, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[24]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[24], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~7\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~7, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[24]\, cpu|the_nios_cpu_nios2_oci|writedata[24], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[24]~5\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[24]~5, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|cfgrom_readdata[25]~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|cfgrom_readdata[25]~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~7\, cpu|the_nios_cpu_nios2_oci|readdata~7, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[25]\, cpu|the_nios_cpu_nios2_oci|readdata[25], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25], nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~1\, cpu|av_ld_byte3_data_nxt~1, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~0\, cpu|av_ld_byte3_data_nxt~0, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~2\, cpu|av_ld_byte3_data_nxt~2, nios, 1
instance = comp, \cpu|E_logic_result[0]~31\, cpu|E_logic_result[0]~31, nios, 1
instance = comp, \cpu|Add2~0\, cpu|Add2~0, nios, 1
instance = comp, \cpu|E_logic_result[0]~32\, cpu|E_logic_result[0]~32, nios, 1
instance = comp, \cpu|W_alu_result[0]~25\, cpu|W_alu_result[0]~25, nios, 1
instance = comp, \cpu|R_ctrl_shift_rot\, cpu|R_ctrl_shift_rot, nios, 1
instance = comp, \cpu|W_alu_result[0]\, cpu|W_alu_result[0], nios, 1
instance = comp, \cpu|av_ld_rshift8~0\, cpu|av_ld_rshift8~0, nios, 1
instance = comp, \cpu|av_ld_rshift8~1\, cpu|av_ld_rshift8~1, nios, 1
instance = comp, \cpu|av_ld_byte3_data[1]\, cpu|av_ld_byte3_data[1], nios, 1
instance = comp, \cpu|W_alu_result[27]~44\, cpu|W_alu_result[27]~44, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~13\, cpu|av_ld_byte3_data_nxt~13, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~12\, cpu|av_ld_byte3_data_nxt~12, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~14\, cpu|av_ld_byte3_data_nxt~14, nios, 1
instance = comp, \cpu|av_ld_byte3_data[6]\, cpu|av_ld_byte3_data[6], nios, 1
instance = comp, \cpu|R_src2_hi[15]~1\, cpu|R_src2_hi[15]~1, nios, 1
instance = comp, \cpu|R_src2_hi[15]~2\, cpu|R_src2_hi[15]~2, nios, 1
instance = comp, \cpu|E_src2[31]\, cpu|E_src2[31], nios, 1
instance = comp, \cpu|nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, cpu|nios_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, nios, 1
instance = comp, \cpu|R_src1[31]~18\, cpu|R_src1[31]~18, nios, 1
instance = comp, \cpu|E_src1[31]\, cpu|E_src1[31], nios, 1
instance = comp, \cpu|E_logic_result[31]~25\, cpu|E_logic_result[31]~25, nios, 1
instance = comp, \cpu|W_alu_result[27]~45\, cpu|W_alu_result[27]~45, nios, 1
instance = comp, \cpu|E_alu_result[31]~11\, cpu|E_alu_result[31]~11, nios, 1
instance = comp, \cpu|D_ctrl_alu_subtract~3\, cpu|D_ctrl_alu_subtract~3, nios, 1
instance = comp, \cpu|D_ctrl_alu_subtract~4\, cpu|D_ctrl_alu_subtract~4, nios, 1
instance = comp, \cpu|Equal2~5\, cpu|Equal2~5, nios, 1
instance = comp, \cpu|Equal2~8\, cpu|Equal2~8, nios, 1
instance = comp, \cpu|E_invert_arith_src_msb~0\, cpu|E_invert_arith_src_msb~0, nios, 1
instance = comp, \cpu|E_invert_arith_src_msb~1\, cpu|E_invert_arith_src_msb~1, nios, 1
instance = comp, \cpu|E_invert_arith_src_msb\, cpu|E_invert_arith_src_msb, nios, 1
instance = comp, \cpu|E_arith_src1[31]\, cpu|E_arith_src1[31], nios, 1
instance = comp, \cpu|E_arith_src2[31]\, cpu|E_arith_src2[31], nios, 1
instance = comp, \cpu|E_src2[29]~11\, cpu|E_src2[29]~11, nios, 1
instance = comp, \cpu|E_src2[29]\, cpu|E_src2[29], nios, 1
instance = comp, \cpu|R_src1[28]~21\, cpu|R_src1[28]~21, nios, 1
instance = comp, \cpu|E_src1[28]\, cpu|E_src1[28], nios, 1
instance = comp, \cpu|E_src2[27]~12\, cpu|E_src2[27]~12, nios, 1
instance = comp, \cpu|E_src2[27]\, cpu|E_src2[27], nios, 1
instance = comp, \cpu|E_src2[26]~0\, cpu|E_src2[26]~0, nios, 1
instance = comp, \cpu|E_src2[26]\, cpu|E_src2[26], nios, 1
instance = comp, \cpu|E_src1[25]~1\, cpu|E_src1[25]~1, nios, 1
instance = comp, \cpu|nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, cpu|nios_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, nios, 1
instance = comp, \cpu|E_src2[24]~2\, cpu|E_src2[24]~2, nios, 1
instance = comp, \cpu|E_src2[24]\, cpu|E_src2[24], nios, 1
instance = comp, \cpu|E_src1[24]~2\, cpu|E_src1[24]~2, nios, 1
instance = comp, \cpu|E_src2[23]~3\, cpu|E_src2[23]~3, nios, 1
instance = comp, \cpu|E_src2[23]\, cpu|E_src2[23], nios, 1
instance = comp, \cpu|E_src1[23]~3\, cpu|E_src1[23]~3, nios, 1
instance = comp, \cpu|E_src2[22]~4\, cpu|E_src2[22]~4, nios, 1
instance = comp, \cpu|E_src2[22]\, cpu|E_src2[22], nios, 1
instance = comp, \cpu|E_src2[21]~5\, cpu|E_src2[21]~5, nios, 1
instance = comp, \cpu|E_src2[21]\, cpu|E_src2[21], nios, 1
instance = comp, \cpu|E_src1[21]~5\, cpu|E_src1[21]~5, nios, 1
instance = comp, \cpu|E_src1[19]~7\, cpu|E_src1[19]~7, nios, 1
instance = comp, \cpu|E_src1[18]~8\, cpu|E_src1[18]~8, nios, 1
instance = comp, \cpu|E_src1[17]~9\, cpu|E_src1[17]~9, nios, 1
instance = comp, \cpu|E_src1[16]~10\, cpu|E_src1[16]~10, nios, 1
instance = comp, \cpu|R_src2_lo[14]~2\, cpu|R_src2_lo[14]~2, nios, 1
instance = comp, \cpu|E_src2[14]\, cpu|E_src2[14], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_single_step_mode~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_single_step_mode~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_single_step_mode\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_single_step_mode, nios, 1
instance = comp, \cpu|wait_for_one_post_bret_inst~0\, cpu|wait_for_one_post_bret_inst~0, nios, 1
instance = comp, \cpu|wait_for_one_post_bret_inst\, cpu|wait_for_one_post_bret_inst, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|break_on_reset~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|break_on_reset~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|break_on_reset\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|break_on_reset, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|jtag_break~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|jtag_break~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[21]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[21], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|jtag_break~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|jtag_break~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|jtag_break\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|jtag_break, nios, 1
instance = comp, \cpu|hbreak_pending_nxt~0\, cpu|hbreak_pending_nxt~0, nios, 1
instance = comp, \cpu|hbreak_pending\, cpu|hbreak_pending, nios, 1
instance = comp, \cpu|hbreak_req~0\, cpu|hbreak_req~0, nios, 1
instance = comp, \cpu|F_iw[18]~60\, cpu|F_iw[18]~60, nios, 1
instance = comp, \cpu|F_iw[18]~61\, cpu|F_iw[18]~61, nios, 1
instance = comp, \cpu|F_iw[18]~62\, cpu|F_iw[18]~62, nios, 1
instance = comp, \cpu|D_iw[18]\, cpu|D_iw[18], nios, 1
instance = comp, \cpu|R_src2_lo[12]~4\, cpu|R_src2_lo[12]~4, nios, 1
instance = comp, \cpu|E_src2[12]\, cpu|E_src2[12], nios, 1
instance = comp, \cpu|R_src2_lo[11]~5\, cpu|R_src2_lo[11]~5, nios, 1
instance = comp, \cpu|E_src2[11]\, cpu|E_src2[11], nios, 1
instance = comp, \cpu|E_src1[11]~15\, cpu|E_src1[11]~15, nios, 1
instance = comp, \cpu|E_src1[9]~17\, cpu|E_src1[9]~17, nios, 1
instance = comp, \cpu|E_src1[6]~20\, cpu|E_src1[6]~20, nios, 1
instance = comp, \cpu|E_src1[6]\, cpu|E_src1[6], nios, 1
instance = comp, \cpu|Add1~10\, cpu|Add1~10, nios, 1
instance = comp, \cpu|Add1~12\, cpu|Add1~12, nios, 1
instance = comp, \cpu|Add1~14\, cpu|Add1~14, nios, 1
instance = comp, \cpu|Add1~16\, cpu|Add1~16, nios, 1
instance = comp, \cpu|Add1~18\, cpu|Add1~18, nios, 1
instance = comp, \cpu|F_pc[7]~12\, cpu|F_pc[7]~12, nios, 1
instance = comp, \cpu|F_pc[7]\, cpu|F_pc[7], nios, 1
instance = comp, \cpu|F_pc_plus_one[5]~10\, cpu|F_pc_plus_one[5]~10, nios, 1
instance = comp, \cpu|F_pc_plus_one[6]~12\, cpu|F_pc_plus_one[6]~12, nios, 1
instance = comp, \cpu|F_pc_plus_one[7]~14\, cpu|F_pc_plus_one[7]~14, nios, 1
instance = comp, \cpu|E_src1[9]\, cpu|E_src1[9], nios, 1
instance = comp, \cpu|Add1~20\, cpu|Add1~20, nios, 1
instance = comp, \cpu|Add1~22\, cpu|Add1~22, nios, 1
instance = comp, \cpu|E_src1[3]~23\, cpu|E_src1[3]~23, nios, 1
instance = comp, \cpu|E_src1[3]\, cpu|E_src1[3], nios, 1
instance = comp, \cpu|Add2~2\, cpu|Add2~2, nios, 1
instance = comp, \cpu|Add2~4\, cpu|Add2~4, nios, 1
instance = comp, \cpu|Add2~6\, cpu|Add2~6, nios, 1
instance = comp, \cpu|Add2~8\, cpu|Add2~8, nios, 1
instance = comp, \cpu|Add2~10\, cpu|Add2~10, nios, 1
instance = comp, \cpu|Add2~12\, cpu|Add2~12, nios, 1
instance = comp, \cpu|Add2~14\, cpu|Add2~14, nios, 1
instance = comp, \cpu|Add2~16\, cpu|Add2~16, nios, 1
instance = comp, \cpu|Add2~18\, cpu|Add2~18, nios, 1
instance = comp, \cpu|Add2~20\, cpu|Add2~20, nios, 1
instance = comp, \cpu|Add2~22\, cpu|Add2~22, nios, 1
instance = comp, \cpu|E_arith_result[11]~0\, cpu|E_arith_result[11]~0, nios, 1
instance = comp, \cpu|F_pc_no_crst_nxt[9]~15\, cpu|F_pc_no_crst_nxt[9]~15, nios, 1
instance = comp, \cpu|F_pc_no_crst_nxt[9]~11\, cpu|F_pc_no_crst_nxt[9]~11, nios, 1
instance = comp, \cpu|F_pc[9]\, cpu|F_pc[9], nios, 1
instance = comp, \cpu|F_pc_plus_one[8]~16\, cpu|F_pc_plus_one[8]~16, nios, 1
instance = comp, \cpu|F_pc_plus_one[9]~18\, cpu|F_pc_plus_one[9]~18, nios, 1
instance = comp, \cpu|E_src1[11]\, cpu|E_src1[11], nios, 1
instance = comp, \cpu|Add2~24\, cpu|Add2~24, nios, 1
instance = comp, \cpu|Add2~26\, cpu|Add2~26, nios, 1
instance = comp, \cpu|Add2~28\, cpu|Add2~28, nios, 1
instance = comp, \cpu|F_pc[12]~8\, cpu|F_pc[12]~8, nios, 1
instance = comp, \cpu|F_pc_plus_one[10]~20\, cpu|F_pc_plus_one[10]~20, nios, 1
instance = comp, \cpu|F_pc_plus_one[11]~22\, cpu|F_pc_plus_one[11]~22, nios, 1
instance = comp, \cpu|F_pc_plus_one[12]~24\, cpu|F_pc_plus_one[12]~24, nios, 1
instance = comp, \cpu|F_pc[12]\, cpu|F_pc[12], nios, 1
instance = comp, \cpu|F_pc_plus_one[13]~26\, cpu|F_pc_plus_one[13]~26, nios, 1
instance = comp, \cpu|F_pc_plus_one[14]~28\, cpu|F_pc_plus_one[14]~28, nios, 1
instance = comp, \cpu|E_src1[16]\, cpu|E_src1[16], nios, 1
instance = comp, \cpu|E_src1[15]~11\, cpu|E_src1[15]~11, nios, 1
instance = comp, \cpu|E_src1[15]\, cpu|E_src1[15], nios, 1
instance = comp, \cpu|Add2~30\, cpu|Add2~30, nios, 1
instance = comp, \cpu|Add2~32\, cpu|Add2~32, nios, 1
instance = comp, \cpu|E_arith_result[16]~4\, cpu|E_arith_result[16]~4, nios, 1
instance = comp, \cpu|F_pc_no_crst_nxt[14]~14\, cpu|F_pc_no_crst_nxt[14]~14, nios, 1
instance = comp, \cpu|F_pc_no_crst_nxt[14]~10\, cpu|F_pc_no_crst_nxt[14]~10, nios, 1
instance = comp, \cpu|F_pc[14]\, cpu|F_pc[14], nios, 1
instance = comp, \cpu|F_pc_plus_one[15]~30\, cpu|F_pc_plus_one[15]~30, nios, 1
instance = comp, \cpu|E_src1[17]\, cpu|E_src1[17], nios, 1
instance = comp, \cpu|E_src2[17]~9\, cpu|E_src2[17]~9, nios, 1
instance = comp, \cpu|E_src2[17]\, cpu|E_src2[17], nios, 1
instance = comp, \cpu|Add2~34\, cpu|Add2~34, nios, 1
instance = comp, \cpu|Add1~24\, cpu|Add1~24, nios, 1
instance = comp, \cpu|Add1~26\, cpu|Add1~26, nios, 1
instance = comp, \cpu|Add1~28\, cpu|Add1~28, nios, 1
instance = comp, \cpu|Add1~30\, cpu|Add1~30, nios, 1
instance = comp, \cpu|Add1~32\, cpu|Add1~32, nios, 1
instance = comp, \cpu|Add1~34\, cpu|Add1~34, nios, 1
instance = comp, \cpu|F_pc[15]~7\, cpu|F_pc[15]~7, nios, 1
instance = comp, \cpu|F_pc[15]\, cpu|F_pc[15], nios, 1
instance = comp, \cpu|F_pc_plus_one[16]~32\, cpu|F_pc_plus_one[16]~32, nios, 1
instance = comp, \cpu|E_src1[18]\, cpu|E_src1[18], nios, 1
instance = comp, \cpu|Add1~36\, cpu|Add1~36, nios, 1
instance = comp, \cpu|Add2~36\, cpu|Add2~36, nios, 1
instance = comp, \cpu|F_pc[16]~6\, cpu|F_pc[16]~6, nios, 1
instance = comp, \cpu|F_pc[16]\, cpu|F_pc[16], nios, 1
instance = comp, \cpu|F_pc_plus_one[17]~34\, cpu|F_pc_plus_one[17]~34, nios, 1
instance = comp, \cpu|E_src1[19]\, cpu|E_src1[19], nios, 1
instance = comp, \cpu|E_src2[19]~7\, cpu|E_src2[19]~7, nios, 1
instance = comp, \cpu|E_src2[19]\, cpu|E_src2[19], nios, 1
instance = comp, \cpu|Add1~38\, cpu|Add1~38, nios, 1
instance = comp, \cpu|Add1~40\, cpu|Add1~40, nios, 1
instance = comp, \cpu|Add1~42\, cpu|Add1~42, nios, 1
instance = comp, \cpu|Add2~38\, cpu|Add2~38, nios, 1
instance = comp, \cpu|Add2~40\, cpu|Add2~40, nios, 1
instance = comp, \cpu|Add2~42\, cpu|Add2~42, nios, 1
instance = comp, \cpu|F_pc[19]~3\, cpu|F_pc[19]~3, nios, 1
instance = comp, \cpu|F_pc[19]\, cpu|F_pc[19], nios, 1
instance = comp, \cpu|F_pc[18]~4\, cpu|F_pc[18]~4, nios, 1
instance = comp, \cpu|F_pc_plus_one[18]~36\, cpu|F_pc_plus_one[18]~36, nios, 1
instance = comp, \cpu|F_pc[18]\, cpu|F_pc[18], nios, 1
instance = comp, \cpu|F_pc_plus_one[19]~38\, cpu|F_pc_plus_one[19]~38, nios, 1
instance = comp, \cpu|E_src1[21]\, cpu|E_src1[21], nios, 1
instance = comp, \cpu|Add1~44\, cpu|Add1~44, nios, 1
instance = comp, \cpu|Add1~46\, cpu|Add1~46, nios, 1
instance = comp, \cpu|Add2~44\, cpu|Add2~44, nios, 1
instance = comp, \cpu|Add2~46\, cpu|Add2~46, nios, 1
instance = comp, \cpu|F_pc[21]~1\, cpu|F_pc[21]~1, nios, 1
instance = comp, \cpu|F_pc[21]\, cpu|F_pc[21], nios, 1
instance = comp, \cpu|F_pc[20]~2\, cpu|F_pc[20]~2, nios, 1
instance = comp, \cpu|F_pc_plus_one[20]~40\, cpu|F_pc_plus_one[20]~40, nios, 1
instance = comp, \cpu|F_pc[20]\, cpu|F_pc[20], nios, 1
instance = comp, \cpu|F_pc_plus_one[21]~42\, cpu|F_pc_plus_one[21]~42, nios, 1
instance = comp, \cpu|E_src1[23]\, cpu|E_src1[23], nios, 1
instance = comp, \cpu|Add2~48\, cpu|Add2~48, nios, 1
instance = comp, \cpu|Add1~48\, cpu|Add1~48, nios, 1
instance = comp, \cpu|F_pc[22]~0\, cpu|F_pc[22]~0, nios, 1
instance = comp, \cpu|F_pc[22]\, cpu|F_pc[22], nios, 1
instance = comp, \cpu|F_pc_plus_one[22]~44\, cpu|F_pc_plus_one[22]~44, nios, 1
instance = comp, \cpu|E_src1[24]\, cpu|E_src1[24], nios, 1
instance = comp, \cpu|Add2~50\, cpu|Add2~50, nios, 1
instance = comp, \cpu|E_arith_result[25]~3\, cpu|E_arith_result[25]~3, nios, 1
instance = comp, \cpu|F_pc_no_crst_nxt[23]~9\, cpu|F_pc_no_crst_nxt[23]~9, nios, 1
instance = comp, \cpu|F_pc[23]\, cpu|F_pc[23], nios, 1
instance = comp, \cpu|F_pc_plus_one[23]~46\, cpu|F_pc_plus_one[23]~46, nios, 1
instance = comp, \cpu|E_src1[25]\, cpu|E_src1[25], nios, 1
instance = comp, \cpu|Add2~52\, cpu|Add2~52, nios, 1
instance = comp, \cpu|Add2~54\, cpu|Add2~54, nios, 1
instance = comp, \cpu|Add2~56\, cpu|Add2~56, nios, 1
instance = comp, \cpu|Add2~58\, cpu|Add2~58, nios, 1
instance = comp, \cpu|Add2~60\, cpu|Add2~60, nios, 1
instance = comp, \cpu|Add2~62\, cpu|Add2~62, nios, 1
instance = comp, \cpu|Add1~50\, cpu|Add1~50, nios, 1
instance = comp, \cpu|Add1~52\, cpu|Add1~52, nios, 1
instance = comp, \cpu|Add1~54\, cpu|Add1~54, nios, 1
instance = comp, \cpu|Add1~56\, cpu|Add1~56, nios, 1
instance = comp, \cpu|Add1~58\, cpu|Add1~58, nios, 1
instance = comp, \cpu|Add1~60\, cpu|Add1~60, nios, 1
instance = comp, \cpu|Add1~62\, cpu|Add1~62, nios, 1
instance = comp, \cpu|E_alu_result[31]~12\, cpu|E_alu_result[31]~12, nios, 1
instance = comp, \cpu|E_alu_result[31]~21\, cpu|E_alu_result[31]~21, nios, 1
instance = comp, \cpu|W_alu_result[31]\, cpu|W_alu_result[31], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~34\, cpu|the_nios_cpu_nios2_oci|readdata~34, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[31]\, cpu|the_nios_cpu_nios2_oci|readdata[31], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[31]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[31], nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~10\, cpu|av_ld_byte3_data_nxt~10, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~9\, cpu|av_ld_byte3_data_nxt~9, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~11\, cpu|av_ld_byte3_data_nxt~11, nios, 1
instance = comp, \cpu|av_ld_byte3_data[7]\, cpu|av_ld_byte3_data[7], nios, 1
instance = comp, \cpu|W_rf_wr_data[31]~30\, cpu|W_rf_wr_data[31]~30, nios, 1
instance = comp, \cpu|E_src2[30]~14\, cpu|E_src2[30]~14, nios, 1
instance = comp, \cpu|E_src2[30]\, cpu|E_src2[30], nios, 1
instance = comp, \cpu|E_alu_result[30]~19\, cpu|E_alu_result[30]~19, nios, 1
instance = comp, \cpu|E_alu_result[30]~20\, cpu|E_alu_result[30]~20, nios, 1
instance = comp, \cpu|E_alu_result[30]~25\, cpu|E_alu_result[30]~25, nios, 1
instance = comp, \cpu|W_alu_result[30]\, cpu|W_alu_result[30], nios, 1
instance = comp, \cpu|W_rf_wr_data[30]~34\, cpu|W_rf_wr_data[30]~34, nios, 1
instance = comp, \cpu|R_src1[29]~19\, cpu|R_src1[29]~19, nios, 1
instance = comp, \cpu|E_src1[29]\, cpu|E_src1[29], nios, 1
instance = comp, \cpu|E_logic_result[29]~26\, cpu|E_logic_result[29]~26, nios, 1
instance = comp, \cpu|E_alu_result[29]~13\, cpu|E_alu_result[29]~13, nios, 1
instance = comp, \cpu|E_alu_result[29]~14\, cpu|E_alu_result[29]~14, nios, 1
instance = comp, \cpu|E_alu_result[29]~22\, cpu|E_alu_result[29]~22, nios, 1
instance = comp, \cpu|W_alu_result[29]\, cpu|W_alu_result[29], nios, 1
instance = comp, \cpu|W_rf_wr_data[29]~31\, cpu|W_rf_wr_data[29]~31, nios, 1
instance = comp, \cpu|E_src2[28]~13\, cpu|E_src2[28]~13, nios, 1
instance = comp, \cpu|E_src2[28]\, cpu|E_src2[28], nios, 1
instance = comp, \cpu|E_logic_result[28]~29\, cpu|E_logic_result[28]~29, nios, 1
instance = comp, \cpu|E_alu_result[28]~17\, cpu|E_alu_result[28]~17, nios, 1
instance = comp, \cpu|E_alu_result[28]~18\, cpu|E_alu_result[28]~18, nios, 1
instance = comp, \cpu|E_alu_result[28]~24\, cpu|E_alu_result[28]~24, nios, 1
instance = comp, \cpu|W_alu_result[28]\, cpu|W_alu_result[28], nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~19\, cpu|av_ld_byte3_data_nxt~19, nios, 1
instance = comp, \cpu|d_writedata[28]\, cpu|d_writedata[28], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~19\, mm_interconnect_0|cmd_xbar_mux|src_payload~19, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[45]\, mm_interconnect_0|cmd_xbar_mux|src_data[45], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[46]\, mm_interconnect_0|cmd_xbar_mux|src_data[46], nios, 1
instance = comp, \cpu|E_logic_result[11]~8\, cpu|E_logic_result[11]~8, nios, 1
instance = comp, \cpu|W_alu_result[11]~15\, cpu|W_alu_result[11]~15, nios, 1
instance = comp, \cpu|W_alu_result[11]\, cpu|W_alu_result[11], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[47]\, mm_interconnect_0|cmd_xbar_mux|src_data[47], nios, 1
instance = comp, \cpu|E_logic_result[12]~20\, cpu|E_logic_result[12]~20, nios, 1
instance = comp, \cpu|W_alu_result[12]~43\, cpu|W_alu_result[12]~43, nios, 1
instance = comp, \cpu|W_alu_result[12]~14\, cpu|W_alu_result[12]~14, nios, 1
instance = comp, \cpu|W_alu_result[12]~feeder\, cpu|W_alu_result[12]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[12]\, cpu|W_alu_result[12], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[48]\, mm_interconnect_0|cmd_xbar_mux|src_data[48], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[49]\, mm_interconnect_0|cmd_xbar_mux|src_data[49], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[50]\, mm_interconnect_0|cmd_xbar_mux|src_data[50], nios, 1
instance = comp, \cpu|E_mem_byte_en[3]~5\, cpu|E_mem_byte_en[3]~5, nios, 1
instance = comp, \cpu|d_byteenable[3]\, cpu|d_byteenable[3], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[35]\, mm_interconnect_0|cmd_xbar_mux|src_data[35], nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a28\, onchip_ram|the_altsyncram|auto_generated|ram_block1a28, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~18\, cpu|av_ld_byte3_data_nxt~18, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~20\, cpu|av_ld_byte3_data_nxt~20, nios, 1
instance = comp, \cpu|av_ld_byte3_data[4]\, cpu|av_ld_byte3_data[4], nios, 1
instance = comp, \cpu|W_rf_wr_data[28]~33\, cpu|W_rf_wr_data[28]~33, nios, 1
instance = comp, \cpu|R_src1[27]~20\, cpu|R_src1[27]~20, nios, 1
instance = comp, \cpu|E_src1[27]\, cpu|E_src1[27], nios, 1
instance = comp, \cpu|E_logic_result[27]~28\, cpu|E_logic_result[27]~28, nios, 1
instance = comp, \cpu|E_alu_result[27]~15\, cpu|E_alu_result[27]~15, nios, 1
instance = comp, \cpu|E_alu_result[27]~16\, cpu|E_alu_result[27]~16, nios, 1
instance = comp, \cpu|E_alu_result[27]~23\, cpu|E_alu_result[27]~23, nios, 1
instance = comp, \cpu|W_alu_result[27]\, cpu|W_alu_result[27], nios, 1
instance = comp, \cpu|W_rf_wr_data[27]~32\, cpu|W_rf_wr_data[27]~32, nios, 1
instance = comp, \cpu|E_src1[26]~0\, cpu|E_src1[26]~0, nios, 1
instance = comp, \cpu|F_pc_no_crst_nxt[24]~7\, cpu|F_pc_no_crst_nxt[24]~7, nios, 1
instance = comp, \cpu|F_pc_no_crst_nxt[24]~8\, cpu|F_pc_no_crst_nxt[24]~8, nios, 1
instance = comp, \cpu|F_pc[24]\, cpu|F_pc[24], nios, 1
instance = comp, \cpu|F_pc_plus_one[24]~48\, cpu|F_pc_plus_one[24]~48, nios, 1
instance = comp, \cpu|E_src1[26]\, cpu|E_src1[26], nios, 1
instance = comp, \cpu|E_logic_result[26]~18\, cpu|E_logic_result[26]~18, nios, 1
instance = comp, \cpu|W_alu_result[26]~41\, cpu|W_alu_result[26]~41, nios, 1
instance = comp, \cpu|W_alu_result[26]~0\, cpu|W_alu_result[26]~0, nios, 1
instance = comp, \cpu|W_alu_result[26]~feeder\, cpu|W_alu_result[26]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[26]\, cpu|W_alu_result[26], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~8\, cpu|the_nios_cpu_nios2_oci|readdata~8, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[26]\, cpu|the_nios_cpu_nios2_oci|readdata[26], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[26]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[26], nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~7\, cpu|av_ld_byte3_data_nxt~7, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~5\, mm_interconnect_0|cmd_xbar_mux|src_payload~5, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a26\, onchip_ram|the_altsyncram|auto_generated|ram_block1a26, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~6\, cpu|av_ld_byte3_data_nxt~6, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~8\, cpu|av_ld_byte3_data_nxt~8, nios, 1
instance = comp, \cpu|av_ld_byte3_data[2]\, cpu|av_ld_byte3_data[2], nios, 1
instance = comp, \cpu|W_rf_wr_data[26]~29\, cpu|W_rf_wr_data[26]~29, nios, 1
instance = comp, \cpu|E_src2[25]~1\, cpu|E_src2[25]~1, nios, 1
instance = comp, \cpu|E_src2[25]\, cpu|E_src2[25], nios, 1
instance = comp, \cpu|E_logic_result[25]~0\, cpu|E_logic_result[25]~0, nios, 1
instance = comp, \cpu|W_alu_result[25]~27\, cpu|W_alu_result[25]~27, nios, 1
instance = comp, \cpu|W_alu_result[25]~1\, cpu|W_alu_result[25]~1, nios, 1
instance = comp, \cpu|W_alu_result[25]~feeder\, cpu|W_alu_result[25]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[25]\, cpu|W_alu_result[25], nios, 1
instance = comp, \cpu|W_rf_wr_data[25]~3\, cpu|W_rf_wr_data[25]~3, nios, 1
instance = comp, \cpu|d_writedata[26]\, cpu|d_writedata[26], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~9\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~9, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[26]\, cpu|the_nios_cpu_nios2_oci|writedata[26], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[26]~7\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[26]~7, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~21\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~21, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[27]\, cpu|the_nios_cpu_nios2_oci|writedata[27], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[27]~20\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[27]~20, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~27\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~27, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[28]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[28], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~20\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~20, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[28]\, cpu|the_nios_cpu_nios2_oci|writedata[28], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[28]~19\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[28]~19, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~18\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~18, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[29]\, cpu|the_nios_cpu_nios2_oci|writedata[29], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|Equal0~2\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|Equal0~2, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[29]~10\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[29]~10, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[29]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[29], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[29]~17\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[29]~17, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~31\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~31, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[30]\, cpu|the_nios_cpu_nios2_oci|writedata[30], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[30]~30\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[30]~30, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~32\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~32, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[31]\, cpu|the_nios_cpu_nios2_oci|writedata[31], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[31]~31\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[31]~31, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_data[35]\, mm_interconnect_0|cmd_xbar_mux_004|src_data[35], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|byteenable[3]\, cpu|the_nios_cpu_nios2_oci|byteenable[3], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_byteenable[3]~2\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_byteenable[3]~2, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[25]~5\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[25]~5, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[25]~17\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[25]~17, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[25]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[25], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~8\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~8, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[25]\, cpu|the_nios_cpu_nios2_oci|writedata[25], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[25]~6\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[25]~6, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~26\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~26, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[14]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[14], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[14]~18\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[14]~18, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~6\, cpu|the_nios_cpu_nios2_oci|readdata~6, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[24]\, cpu|the_nios_cpu_nios2_oci|readdata[24], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[24]~feeder\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[24]~feeder, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[24]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[24], nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~4\, cpu|av_ld_byte3_data_nxt~4, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~3\, cpu|av_ld_byte3_data_nxt~3, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~5\, cpu|av_ld_byte3_data_nxt~5, nios, 1
instance = comp, \cpu|av_ld_byte3_data[0]\, cpu|av_ld_byte3_data[0], nios, 1
instance = comp, \cpu|E_logic_result[24]~1\, cpu|E_logic_result[24]~1, nios, 1
instance = comp, \cpu|W_alu_result[24]~28\, cpu|W_alu_result[24]~28, nios, 1
instance = comp, \cpu|W_alu_result[24]~2\, cpu|W_alu_result[24]~2, nios, 1
instance = comp, \cpu|W_alu_result[24]~feeder\, cpu|W_alu_result[24]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[24]\, cpu|W_alu_result[24], nios, 1
instance = comp, \cpu|W_rf_wr_data[24]~4\, cpu|W_rf_wr_data[24]~4, nios, 1
instance = comp, \cpu|R_src2_lo[8]~8\, cpu|R_src2_lo[8]~8, nios, 1
instance = comp, \cpu|E_src2[8]\, cpu|E_src2[8], nios, 1
instance = comp, \cpu|F_pc[6]~13\, cpu|F_pc[6]~13, nios, 1
instance = comp, \cpu|F_pc[6]\, cpu|F_pc[6], nios, 1
instance = comp, \cpu|E_logic_result[8]~15\, cpu|E_logic_result[8]~15, nios, 1
instance = comp, \cpu|W_alu_result[8]~40\, cpu|W_alu_result[8]~40, nios, 1
instance = comp, \cpu|W_alu_result[8]~18\, cpu|W_alu_result[8]~18, nios, 1
instance = comp, \cpu|W_alu_result[8]~feeder\, cpu|W_alu_result[8]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[8]\, cpu|W_alu_result[8], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[44]\, mm_interconnect_0|cmd_xbar_mux|src_data[44], nios, 1
instance = comp, \cpu|E_mem_byte_en[2]~4\, cpu|E_mem_byte_en[2]~4, nios, 1
instance = comp, \cpu|d_byteenable[2]\, cpu|d_byteenable[2], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[34]\, mm_interconnect_0|cmd_xbar_mux|src_data[34], nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a23\, onchip_ram|the_altsyncram|auto_generated|ram_block1a23, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~5\, mm_interconnect_0|rsp_xbar_mux|src_payload~5, nios, 1
instance = comp, \cpu|av_ld_byte2_data[7]~0\, cpu|av_ld_byte2_data[7]~0, nios, 1
instance = comp, \cpu|av_ld_byte2_data[7]\, cpu|av_ld_byte2_data[7], nios, 1
instance = comp, \cpu|E_logic_result[23]~2\, cpu|E_logic_result[23]~2, nios, 1
instance = comp, \cpu|W_alu_result[23]~29\, cpu|W_alu_result[23]~29, nios, 1
instance = comp, \cpu|W_alu_result[23]~3\, cpu|W_alu_result[23]~3, nios, 1
instance = comp, \cpu|W_alu_result[23]~feeder\, cpu|W_alu_result[23]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[23]\, cpu|W_alu_result[23], nios, 1
instance = comp, \cpu|W_rf_wr_data[23]~5\, cpu|W_rf_wr_data[23]~5, nios, 1
instance = comp, \cpu|E_src1[22]~4\, cpu|E_src1[22]~4, nios, 1
instance = comp, \cpu|E_src1[22]\, cpu|E_src1[22], nios, 1
instance = comp, \cpu|E_logic_result[22]~3\, cpu|E_logic_result[22]~3, nios, 1
instance = comp, \cpu|W_alu_result[22]~30\, cpu|W_alu_result[22]~30, nios, 1
instance = comp, \cpu|W_alu_result[22]~4\, cpu|W_alu_result[22]~4, nios, 1
instance = comp, \cpu|W_alu_result[22]~feeder\, cpu|W_alu_result[22]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[22]\, cpu|W_alu_result[22], nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~4\, cpu|the_nios_cpu_nios2_oci|readdata~4, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[22]\, cpu|the_nios_cpu_nios2_oci|readdata[22], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[22]~feeder\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[22]~feeder, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[22]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[22], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~7\, mm_interconnect_0|rsp_xbar_mux|src_payload~7, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~6\, mm_interconnect_0|rsp_xbar_mux|src_payload~6, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~8\, mm_interconnect_0|rsp_xbar_mux|src_payload~8, nios, 1
instance = comp, \cpu|av_ld_byte2_data[6]~1\, cpu|av_ld_byte2_data[6]~1, nios, 1
instance = comp, \cpu|av_ld_byte2_data[6]\, cpu|av_ld_byte2_data[6], nios, 1
instance = comp, \cpu|W_rf_wr_data[22]~6\, cpu|W_rf_wr_data[22]~6, nios, 1
instance = comp, \cpu|d_writedata[29]\, cpu|d_writedata[29], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~17\, mm_interconnect_0|cmd_xbar_mux|src_payload~17, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a29\, onchip_ram|the_altsyncram|auto_generated|ram_block1a29, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~15\, cpu|av_ld_byte3_data_nxt~15, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~17\, cpu|av_ld_byte3_data_nxt~17, nios, 1
instance = comp, \cpu|av_ld_byte3_data[5]\, cpu|av_ld_byte3_data[5], nios, 1
instance = comp, \cpu|av_ld_byte2_data[5]\, cpu|av_ld_byte2_data[5], nios, 1
instance = comp, \cpu|E_logic_result[21]~4\, cpu|E_logic_result[21]~4, nios, 1
instance = comp, \cpu|W_alu_result[21]~31\, cpu|W_alu_result[21]~31, nios, 1
instance = comp, \cpu|W_alu_result[21]~5\, cpu|W_alu_result[21]~5, nios, 1
instance = comp, \cpu|W_alu_result[21]~feeder\, cpu|W_alu_result[21]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[21]\, cpu|W_alu_result[21], nios, 1
instance = comp, \cpu|W_rf_wr_data[21]~7\, cpu|W_rf_wr_data[21]~7, nios, 1
instance = comp, \cpu|E_src1[20]~6\, cpu|E_src1[20]~6, nios, 1
instance = comp, \cpu|E_src1[20]\, cpu|E_src1[20], nios, 1
instance = comp, \cpu|E_logic_result[20]~5\, cpu|E_logic_result[20]~5, nios, 1
instance = comp, \cpu|W_alu_result[20]~32\, cpu|W_alu_result[20]~32, nios, 1
instance = comp, \cpu|W_alu_result[20]~6\, cpu|W_alu_result[20]~6, nios, 1
instance = comp, \cpu|W_alu_result[20]~feeder\, cpu|W_alu_result[20]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[20]\, cpu|W_alu_result[20], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~29\, cpu|the_nios_cpu_nios2_oci|readdata~29, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[20]\, cpu|the_nios_cpu_nios2_oci|readdata[20], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[20]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[20], nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~13\, mm_interconnect_0|rsp_xbar_mux|src_payload~13, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~12\, mm_interconnect_0|rsp_xbar_mux|src_payload~12, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~14\, mm_interconnect_0|rsp_xbar_mux|src_payload~14, nios, 1
instance = comp, \cpu|av_ld_byte2_data[4]~3\, cpu|av_ld_byte2_data[4]~3, nios, 1
instance = comp, \cpu|av_ld_byte2_data[4]\, cpu|av_ld_byte2_data[4], nios, 1
instance = comp, \cpu|W_rf_wr_data[20]~8\, cpu|W_rf_wr_data[20]~8, nios, 1
instance = comp, \cpu|d_writedata[27]\, cpu|d_writedata[27], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~20\, mm_interconnect_0|cmd_xbar_mux|src_payload~20, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a27\, onchip_ram|the_altsyncram|auto_generated|ram_block1a27, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~21\, cpu|av_ld_byte3_data_nxt~21, nios, 1
instance = comp, \cpu|av_ld_byte3_data_nxt~23\, cpu|av_ld_byte3_data_nxt~23, nios, 1
instance = comp, \cpu|av_ld_byte3_data[3]\, cpu|av_ld_byte3_data[3], nios, 1
instance = comp, \cpu|av_ld_byte2_data[3]\, cpu|av_ld_byte2_data[3], nios, 1
instance = comp, \cpu|E_logic_result[19]~6\, cpu|E_logic_result[19]~6, nios, 1
instance = comp, \cpu|W_alu_result[19]~33\, cpu|W_alu_result[19]~33, nios, 1
instance = comp, \cpu|W_alu_result[19]~7\, cpu|W_alu_result[19]~7, nios, 1
instance = comp, \cpu|W_alu_result[19]~feeder\, cpu|W_alu_result[19]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[19]\, cpu|W_alu_result[19], nios, 1
instance = comp, \cpu|W_rf_wr_data[19]~9\, cpu|W_rf_wr_data[19]~9, nios, 1
instance = comp, \cpu|E_st_data[18]~6\, cpu|E_st_data[18]~6, nios, 1
instance = comp, \cpu|d_writedata[18]\, cpu|d_writedata[18], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~28\, mm_interconnect_0|cmd_xbar_mux|src_payload~28, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a18\, onchip_ram|the_altsyncram|auto_generated|ram_block1a18, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~18\, mm_interconnect_0|rsp_xbar_mux|src_payload~18, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~20\, mm_interconnect_0|rsp_xbar_mux|src_payload~20, nios, 1
instance = comp, \cpu|av_ld_byte2_data[2]~5\, cpu|av_ld_byte2_data[2]~5, nios, 1
instance = comp, \cpu|av_ld_byte2_data[2]\, cpu|av_ld_byte2_data[2], nios, 1
instance = comp, \cpu|W_rf_wr_data[18]~10\, cpu|W_rf_wr_data[18]~10, nios, 1
instance = comp, \cpu|E_st_data[23]~1\, cpu|E_st_data[23]~1, nios, 1
instance = comp, \cpu|d_writedata[23]\, cpu|d_writedata[23], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~6\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~6, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[23]\, cpu|the_nios_cpu_nios2_oci|writedata[23], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[23]~4\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[23]~4, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_data[34]\, mm_interconnect_0|cmd_xbar_mux_004|src_data[34], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|byteenable[2]\, cpu|the_nios_cpu_nios2_oci|byteenable[2], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_byteenable[2]~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_byteenable[2]~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|nios_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~22\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~22, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[22]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[22], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~5\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~5, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[22]\, cpu|the_nios_cpu_nios2_oci|writedata[22], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[22]~3\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[22]~3, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~25\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~25, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[21]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[21], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~16\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~16, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[21]\, cpu|the_nios_cpu_nios2_oci|writedata[21], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[21]~15\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[21]~15, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~21\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~21, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[22]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[22], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~60\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~60, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~61\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~61, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[23]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[23], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~19\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~19, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[21]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[21], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~58\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~58, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~59\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~59, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[22]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[22], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[22]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[22], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~21\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~21, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[19]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[19], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[19]~27\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[19]~27, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[18]~13\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[18]~13, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[18]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[18], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~29\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~29, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[18]\, cpu|the_nios_cpu_nios2_oci|writedata[18], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[18]~28\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[18]~28, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[23]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[23]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[23]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[23], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~20\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~20, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[20]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[20], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~41\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~41, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~42\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~42, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[21]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[21], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~11\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~11, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[19]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[19], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~43\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~43, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~44\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~44, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[20]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[20], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~18\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~18, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[18]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[18], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~56\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~56, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~57\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~57, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[19]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[19], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[19]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[19]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[19]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[19], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~16\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~16, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[16]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[16], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[16]~14\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[16]~14, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~32\, cpu|the_nios_cpu_nios2_oci|readdata~32, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[17]\, cpu|the_nios_cpu_nios2_oci|readdata[17], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[17]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[17], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~22\, mm_interconnect_0|rsp_xbar_mux|src_payload~22, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~23\, mm_interconnect_0|rsp_xbar_mux|src_payload~23, nios, 1
instance = comp, \cpu|av_ld_byte2_data[1]~6\, cpu|av_ld_byte2_data[1]~6, nios, 1
instance = comp, \cpu|av_ld_byte2_data[1]\, cpu|av_ld_byte2_data[1], nios, 1
instance = comp, \cpu|E_logic_result[17]~12\, cpu|E_logic_result[17]~12, nios, 1
instance = comp, \cpu|W_alu_result[17]~37\, cpu|W_alu_result[17]~37, nios, 1
instance = comp, \cpu|W_alu_result[17]~9\, cpu|W_alu_result[17]~9, nios, 1
instance = comp, \cpu|W_alu_result[17]~feeder\, cpu|W_alu_result[17]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[17]\, cpu|W_alu_result[17], nios, 1
instance = comp, \cpu|W_rf_wr_data[17]~11\, cpu|W_rf_wr_data[17]~11, nios, 1
instance = comp, \cpu|E_src1[4]~22\, cpu|E_src1[4]~22, nios, 1
instance = comp, \cpu|E_src1[4]\, cpu|E_src1[4], nios, 1
instance = comp, \cpu|Add1~0\, cpu|Add1~0, nios, 1
instance = comp, \cpu|Add1~2\, cpu|Add1~2, nios, 1
instance = comp, \cpu|Add1~4\, cpu|Add1~4, nios, 1
instance = comp, \cpu|Add1~6\, cpu|Add1~6, nios, 1
instance = comp, \cpu|Add1~8\, cpu|Add1~8, nios, 1
instance = comp, \cpu|E_arith_result[5]~2\, cpu|E_arith_result[5]~2, nios, 1
instance = comp, \cpu|F_pc_no_crst_nxt[3]~12\, cpu|F_pc_no_crst_nxt[3]~12, nios, 1
instance = comp, \cpu|F_pc[3]\, cpu|F_pc[3], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[41]\, mm_interconnect_0|cmd_xbar_mux|src_data[41], nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a16\, onchip_ram|the_altsyncram|auto_generated|ram_block1a16, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~24\, mm_interconnect_0|rsp_xbar_mux|src_payload~24, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~26\, mm_interconnect_0|rsp_xbar_mux|src_payload~26, nios, 1
instance = comp, \cpu|av_ld_byte2_data[0]~7\, cpu|av_ld_byte2_data[0]~7, nios, 1
instance = comp, \cpu|av_ld_byte2_data[0]\, cpu|av_ld_byte2_data[0], nios, 1
instance = comp, \cpu|W_rf_wr_data[16]~12\, cpu|W_rf_wr_data[16]~12, nios, 1
instance = comp, \cpu|E_src1[14]~12\, cpu|E_src1[14]~12, nios, 1
instance = comp, \cpu|E_src1[14]\, cpu|E_src1[14], nios, 1
instance = comp, \cpu|E_logic_result[14]~10\, cpu|E_logic_result[14]~10, nios, 1
instance = comp, \cpu|W_alu_result[14]~35\, cpu|W_alu_result[14]~35, nios, 1
instance = comp, \cpu|W_alu_result[14]~12\, cpu|W_alu_result[14]~12, nios, 1
instance = comp, \cpu|W_alu_result[14]~feeder\, cpu|W_alu_result[14]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[14]\, cpu|W_alu_result[14], nios, 1
instance = comp, \jtag_uart|av_waitrequest~feeder\, jtag_uart|av_waitrequest~feeder, nios, 1
instance = comp, \jtag_uart|av_waitrequest\, jtag_uart|av_waitrequest, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux|sink_ready~0\, mm_interconnect_0|cmd_xbar_demux|sink_ready~0, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], nios, 1
instance = comp, \jtag_uart|always2~0\, jtag_uart|always2~0, nios, 1
instance = comp, \jtag_uart|woverflow~3\, jtag_uart|woverflow~3, nios, 1
instance = comp, \jtag_uart|woverflow~2\, jtag_uart|woverflow~2, nios, 1
instance = comp, \jtag_uart|woverflow\, jtag_uart|woverflow, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~21\, cpu|the_nios_cpu_nios2_oci|readdata~21, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[14]\, cpu|the_nios_cpu_nios2_oci|readdata[14], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[14]~feeder\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[14]~feeder, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[14]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[14], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~31\, mm_interconnect_0|rsp_xbar_mux|src_payload~31, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~18\, mm_interconnect_0|cmd_xbar_mux|src_payload~18, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[33]\, mm_interconnect_0|cmd_xbar_mux|src_data[33], nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a14\, onchip_ram|the_altsyncram|auto_generated|ram_block1a14, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~30\, mm_interconnect_0|rsp_xbar_mux|src_payload~30, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~32\, mm_interconnect_0|rsp_xbar_mux|src_payload~32, nios, 1
instance = comp, \cpu|av_ld_byte1_data[6]~2\, cpu|av_ld_byte1_data[6]~2, nios, 1
instance = comp, \cpu|av_ld_byte1_data_en~0\, cpu|av_ld_byte1_data_en~0, nios, 1
instance = comp, \cpu|av_ld_byte1_data[6]\, cpu|av_ld_byte1_data[6], nios, 1
instance = comp, \cpu|W_rf_wr_data[14]~14\, cpu|W_rf_wr_data[14]~14, nios, 1
instance = comp, \cpu|E_st_data[19]~5\, cpu|E_st_data[19]~5, nios, 1
instance = comp, \cpu|d_writedata[19]\, cpu|d_writedata[19], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~27\, mm_interconnect_0|cmd_xbar_mux|src_payload~27, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a19\, onchip_ram|the_altsyncram|auto_generated|ram_block1a19, nios, 1
instance = comp, \cpu|F_iw[19]~58\, cpu|F_iw[19]~58, nios, 1
instance = comp, \cpu|F_iw[19]~59\, cpu|F_iw[19]~59, nios, 1
instance = comp, \cpu|D_iw[19]\, cpu|D_iw[19], nios, 1
instance = comp, \cpu|R_src2_lo[13]~3\, cpu|R_src2_lo[13]~3, nios, 1
instance = comp, \cpu|E_src2[13]\, cpu|E_src2[13], nios, 1
instance = comp, \cpu|E_logic_result[13]~11\, cpu|E_logic_result[13]~11, nios, 1
instance = comp, \cpu|W_alu_result[13]~36\, cpu|W_alu_result[13]~36, nios, 1
instance = comp, \cpu|W_alu_result[13]~13\, cpu|W_alu_result[13]~13, nios, 1
instance = comp, \cpu|W_alu_result[13]~feeder\, cpu|W_alu_result[13]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[13]\, cpu|W_alu_result[13], nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~34\, mm_interconnect_0|rsp_xbar_mux|src_payload~34, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~11\, mm_interconnect_0|cmd_xbar_mux|src_payload~11, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a13\, onchip_ram|the_altsyncram|auto_generated|ram_block1a13, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~33\, mm_interconnect_0|rsp_xbar_mux|src_payload~33, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~35\, mm_interconnect_0|rsp_xbar_mux|src_payload~35, nios, 1
instance = comp, \cpu|av_ld_byte1_data[5]~3\, cpu|av_ld_byte1_data[5]~3, nios, 1
instance = comp, \cpu|av_ld_byte1_data[5]\, cpu|av_ld_byte1_data[5], nios, 1
instance = comp, \cpu|W_rf_wr_data[13]~15\, cpu|W_rf_wr_data[13]~15, nios, 1
instance = comp, \cpu|d_writedata[29]~4\, cpu|d_writedata[29]~4, nios, 1
instance = comp, \cpu|d_writedata[13]~feeder\, cpu|d_writedata[13]~feeder, nios, 1
instance = comp, \cpu|d_writedata[13]\, cpu|d_writedata[13], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~13\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~13, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[13]\, cpu|the_nios_cpu_nios2_oci|writedata[13], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[33]~82\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[33]~82, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|DRsize.010\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|DRsize.010, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[15]~9\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[15]~9, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[12]~8\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[12]~8, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[12]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[12], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~27\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~27, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[12]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[12], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~72\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~72, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~73\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~73, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[12]~13\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[12]~13, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[13]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[13], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[13]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[13]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[13]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[13], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~26\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~26, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[13]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[13], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~70\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~70, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~71\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~71, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[14]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[14], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[14]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[14]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[14]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[14], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~25\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~25, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[14]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[14], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~68\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~68, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~69\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~69, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[15]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[15], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[15]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[15]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[15]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[15], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~22\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~22, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[15]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[15], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~62\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~62, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~63\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~63, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[16]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[16], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[16]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[16]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[16]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[16], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~24\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~24, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[13]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[13], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[13]~12\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[13]~12, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~9\, cpu|the_nios_cpu_nios2_oci|readdata~9, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[12]\, cpu|the_nios_cpu_nios2_oci|readdata[12], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[12]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[12], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~37\, mm_interconnect_0|rsp_xbar_mux|src_payload~37, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~36\, mm_interconnect_0|rsp_xbar_mux|src_payload~36, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~38\, mm_interconnect_0|rsp_xbar_mux|src_payload~38, nios, 1
instance = comp, \cpu|av_ld_byte1_data[4]~4\, cpu|av_ld_byte1_data[4]~4, nios, 1
instance = comp, \cpu|av_ld_byte1_data[4]\, cpu|av_ld_byte1_data[4], nios, 1
instance = comp, \cpu|W_rf_wr_data[12]~16\, cpu|W_rf_wr_data[12]~16, nios, 1
instance = comp, \cpu|d_writedata[28]~5\, cpu|d_writedata[28]~5, nios, 1
instance = comp, \cpu|d_writedata[12]~feeder\, cpu|d_writedata[12]~feeder, nios, 1
instance = comp, \cpu|d_writedata[12]\, cpu|d_writedata[12], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~10\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~10, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[12]\, cpu|the_nios_cpu_nios2_oci|writedata[12], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[12]~8\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[12]~8, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~19\, cpu|the_nios_cpu_nios2_oci|readdata~19, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[15]\, cpu|the_nios_cpu_nios2_oci|readdata[15], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[15]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[15], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~28\, mm_interconnect_0|rsp_xbar_mux|src_payload~28, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~27\, mm_interconnect_0|rsp_xbar_mux|src_payload~27, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~29\, mm_interconnect_0|rsp_xbar_mux|src_payload~29, nios, 1
instance = comp, \cpu|av_ld_byte1_data[7]~1\, cpu|av_ld_byte1_data[7]~1, nios, 1
instance = comp, \cpu|av_ld_byte1_data[7]\, cpu|av_ld_byte1_data[7], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~24\, mm_interconnect_0|cmd_xbar_mux|src_payload~24, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[32]\, mm_interconnect_0|cmd_xbar_mux|src_data[32], nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a7\, onchip_ram|the_altsyncram|auto_generated|ram_block1a7, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[7]~5\, cpu|av_ld_byte0_data_nxt[7]~5, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[7]~7\, cpu|av_ld_byte0_data_nxt[7]~7, nios, 1
instance = comp, \cpu|av_ld_byte0_data[7]~0\, cpu|av_ld_byte0_data[7]~0, nios, 1
instance = comp, \cpu|av_ld_byte0_data[7]\, cpu|av_ld_byte0_data[7], nios, 1
instance = comp, \cpu|av_fill_bit~0\, cpu|av_fill_bit~0, nios, 1
instance = comp, \cpu|av_fill_bit~1\, cpu|av_fill_bit~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~13\, mm_interconnect_0|cmd_xbar_mux|src_payload~13, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a11\, onchip_ram|the_altsyncram|auto_generated|ram_block1a11, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~39\, mm_interconnect_0|rsp_xbar_mux|src_payload~39, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~40\, mm_interconnect_0|rsp_xbar_mux|src_payload~40, nios, 1
instance = comp, \cpu|av_ld_byte1_data[3]~5\, cpu|av_ld_byte1_data[3]~5, nios, 1
instance = comp, \cpu|av_ld_byte1_data[3]\, cpu|av_ld_byte1_data[3], nios, 1
instance = comp, \cpu|W_rf_wr_data[11]~17\, cpu|W_rf_wr_data[11]~17, nios, 1
instance = comp, \cpu|E_src1[10]~16\, cpu|E_src1[10]~16, nios, 1
instance = comp, \cpu|E_src1[10]\, cpu|E_src1[10], nios, 1
instance = comp, \cpu|E_logic_result[10]~13\, cpu|E_logic_result[10]~13, nios, 1
instance = comp, \cpu|W_alu_result[10]~38\, cpu|W_alu_result[10]~38, nios, 1
instance = comp, \cpu|W_alu_result[10]~16\, cpu|W_alu_result[10]~16, nios, 1
instance = comp, \cpu|W_alu_result[10]~feeder\, cpu|W_alu_result[10]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[10]\, cpu|W_alu_result[10], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~1\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate~1, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate1, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate2\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|jupdate2, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|always2~0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|always2~0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~0, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~1\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~1, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|t_pause~reg0, nios, 1
instance = comp, \jtag_uart|ac~0\, jtag_uart|ac~0, nios, 1
instance = comp, \jtag_uart|ien_AE~2\, jtag_uart|ien_AE~2, nios, 1
instance = comp, \jtag_uart|ac~1\, jtag_uart|ac~1, nios, 1
instance = comp, \jtag_uart|ac\, jtag_uart|ac, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~24\, cpu|the_nios_cpu_nios2_oci|readdata~24, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[10]\, cpu|the_nios_cpu_nios2_oci|readdata[10], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[10]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[10], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~42\, mm_interconnect_0|rsp_xbar_mux|src_payload~42, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~41\, mm_interconnect_0|rsp_xbar_mux|src_payload~41, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~43\, mm_interconnect_0|rsp_xbar_mux|src_payload~43, nios, 1
instance = comp, \cpu|av_ld_byte1_data[2]~6\, cpu|av_ld_byte1_data[2]~6, nios, 1
instance = comp, \cpu|av_ld_byte1_data[2]\, cpu|av_ld_byte1_data[2], nios, 1
instance = comp, \cpu|W_rf_wr_data[10]~18\, cpu|W_rf_wr_data[10]~18, nios, 1
instance = comp, \cpu|R_src1[30]~22\, cpu|R_src1[30]~22, nios, 1
instance = comp, \cpu|E_src1[30]\, cpu|E_src1[30], nios, 1
instance = comp, \cpu|E_logic_result[30]~30\, cpu|E_logic_result[30]~30, nios, 1
instance = comp, \cpu|Equal122~8\, cpu|Equal122~8, nios, 1
instance = comp, \cpu|E_logic_result[9]~14\, cpu|E_logic_result[9]~14, nios, 1
instance = comp, \cpu|Equal122~5\, cpu|Equal122~5, nios, 1
instance = comp, \cpu|E_logic_result[4]~22\, cpu|E_logic_result[4]~22, nios, 1
instance = comp, \cpu|Equal122~7\, cpu|Equal122~7, nios, 1
instance = comp, \cpu|E_logic_result[6]~17\, cpu|E_logic_result[6]~17, nios, 1
instance = comp, \cpu|Equal122~6\, cpu|Equal122~6, nios, 1
instance = comp, \cpu|Equal122~9\, cpu|Equal122~9, nios, 1
instance = comp, \cpu|E_logic_result[16]~19\, cpu|E_logic_result[16]~19, nios, 1
instance = comp, \cpu|Equal122~3\, cpu|Equal122~3, nios, 1
instance = comp, \cpu|Equal122~2\, cpu|Equal122~2, nios, 1
instance = comp, \cpu|E_logic_result[2]~24\, cpu|E_logic_result[2]~24, nios, 1
instance = comp, \cpu|Equal122~0\, cpu|Equal122~0, nios, 1
instance = comp, \cpu|Equal122~1\, cpu|Equal122~1, nios, 1
instance = comp, \cpu|Equal122~4\, cpu|Equal122~4, nios, 1
instance = comp, \cpu|E_cmp_result~0\, cpu|E_cmp_result~0, nios, 1
instance = comp, \cpu|Add1~64\, cpu|Add1~64, nios, 1
instance = comp, \cpu|Add2~64\, cpu|Add2~64, nios, 1
instance = comp, \cpu|E_arith_result[32]~5\, cpu|E_arith_result[32]~5, nios, 1
instance = comp, \cpu|E_cmp_result~1\, cpu|E_cmp_result~1, nios, 1
instance = comp, \cpu|W_cmp_result\, cpu|W_cmp_result, nios, 1
instance = comp, \cpu|F_pc_sel_nxt~0\, cpu|F_pc_sel_nxt~0, nios, 1
instance = comp, \cpu|F_pc_sel_nxt.10~0\, cpu|F_pc_sel_nxt.10~0, nios, 1
instance = comp, \cpu|F_pc[0]\, cpu|F_pc[0], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[38]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[38], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|int_col_address~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|int_col_address~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[0]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[0]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[0]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[0]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|always23~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|always23~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr0~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr0~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr1~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr1~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[1]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[1]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[1]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[1]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[2]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[2]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[2]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[2]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|always23~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|always23~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_valid~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_valid~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_valid\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_valid, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_valid\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_valid, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_rdwr_data_valid\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_rdwr_data_valid, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|last_is_write\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|last_is_write, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|doing_write~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|doing_write~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_doing_write\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_doing_write, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_read[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_read[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[10]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[10]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][1]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][1]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][2]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][2]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][3]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][3]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][4]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][4]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[16]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[16], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[17]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[17], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[18]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[18], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[19]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[19], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[20]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[20], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[21]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[21], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[22]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[22], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[23]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[23], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[24]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[24], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[25]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[25], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[26]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[26], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[27]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[27], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[28]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[28], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[29]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[29], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[30]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[30], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[31]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[31], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal19~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal19~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[6]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[6]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[11]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[11]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[14]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[14]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[15]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[15]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[16]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[16], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[17]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[17], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[18]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[18], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[19]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[19], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[20]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[20], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[21]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[21]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[21]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[21], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[22]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[22], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[23]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[23]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[23]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[23], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[24]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[24]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[24]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[24], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[25]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[25]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[25]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[25], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[26]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[26]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[26]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[26], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[27]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[27], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[28]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[28], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[29]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[29], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[30]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[30]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[30]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[30], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[31]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[31], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_read[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_read[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|itf_wr_if_ready~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|itf_wr_if_ready~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_accepted~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_accepted~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[5]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[5]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[1]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[1]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[2]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[2]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[3]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[3]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[4]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[4]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[5]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[5]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|itf_wr_if_ready~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|itf_wr_if_ready~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|itf_wr_if_ready~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|itf_wr_if_ready~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|int_split_write~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|int_split_write~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|int_split_write~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|int_split_write~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_write\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_write, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_load\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_load, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_read[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_read[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_read[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_read[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wrreq_delaya[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wrreq_delaya[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_0_dff, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_1_dff, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_2_dff, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wrreq_delaya[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wrreq_delaya[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_size[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_size[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_size[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_size[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_lsb, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[1]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[1]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[2]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[2]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[3]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[3]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|rdata_burst_complete~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|rdata_burst_complete~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|rdata_burst_complete~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|rdata_burst_complete~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wait_state~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wait_state~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|empty_dff\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|empty_dff, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|rdata_burst_complete~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|rdata_burst_complete~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|rdata_burst_complete~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|rdata_burst_complete~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|full_dff\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|full_dff, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|fifo_put\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|fifo_put, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|rdata_burst_complete\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|rdata_burst_complete, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[0]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[0]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[1]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[1]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[1]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[1]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[3]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[3]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[2]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[2]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[3]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[3]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_full~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_full~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_full~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_full~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_full\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_full, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][0]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][0]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[4][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[4][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[4][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[4][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[7][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[7][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[8][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[8][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[11][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[11][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[12][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[12][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[16][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[16][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[17][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[17][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[18][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[18][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[19][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[19][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[28][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[28][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~50\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~50, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~51\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~51, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~54\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~54, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~55\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~55, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~52\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~52, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[30][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[30][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~53\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~53, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~56\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~56, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[31][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[31][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~57\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~57, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~58\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~58, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~59\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~59, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~60\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~60, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~61\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~61, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~62\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~62, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~63\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~63, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~64\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~64, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~65\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~65, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~66\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~66, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~67\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~67, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~68\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~68, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~69\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~69, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid[0][0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid[0][0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataread_dataid_r[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataread_dataid_r[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|always1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|always1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][1]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][1]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][1]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][1]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][0]~66\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][0]~66, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[4][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[4][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[7][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[7][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[8][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[8][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[11][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[11][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[12][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[12][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~47\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~47, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~48\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~48, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[16][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[16][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[17][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[17][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[18][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[18][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[19][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[19][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[28][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[28][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~37\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~37, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~39\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~39, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[30][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[30][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[30][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[30][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[31][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[31][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~41\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~41, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~43\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~43, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~44\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~44, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~45\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~45, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~46\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~46, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~49\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~49, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid[0][1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid[0][1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataread_dataid_r[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataread_dataid_r[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][1]~65\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][1]~65, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|always1~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|always1~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][2]~43\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][2]~43, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][2]~44\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][2]~44, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~46\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~46, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][2]~54\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][2]~54, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|always1~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|always1~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][0]~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][0]~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~41\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~41, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][0]~52\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][0]~52, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|always1~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|always1~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][0]~51\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][0]~51, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][0]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][0]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][1]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][1]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][0]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][0]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|muxed_dataid~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|muxed_dataid~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[1]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[1]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[1]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[1]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_dataid[1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_dataid[1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_dataid[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_dataid[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[4][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[4][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[7][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[7][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[8][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[8][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[8][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[8][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[11][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[11][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[12][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[12][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[16][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[16][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[17][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[17][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[18][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[18][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[19][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[19][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[28][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[28][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[30][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[30][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[31][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[31][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][2]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][2]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid[0][2]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid[0][2]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataread_dataid_r[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataread_dataid_r[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][2]~64\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][2]~64, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~45\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~45, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~39\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~39, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][0]~53\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][0]~53, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][0]~50\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][0]~50, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|muxed_dataid~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|muxed_dataid~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[2]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[2]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_dataid[2]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_dataid[2]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_dataid[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_dataid[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~45\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~45, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~46\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~46, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~37\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~37, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~39\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~39, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~41\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~41, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~43\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~43, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~44\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~44, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~47\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~47, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always5~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always5~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][2]~52\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][2]~52, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add3~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add3~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~55\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~55, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~56\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~56, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~50\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~50, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~51\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~51, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~52\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~52, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~53\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~53, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~54\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~54, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~48\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~48, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~49\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~49, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~57\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~57, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~65\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~65, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~66\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~66, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~60\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~60, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~61\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~61, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~62\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~62, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~63\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~63, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~58\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~58, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~59\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~59, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~64\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~64, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~67\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~67, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always7~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always7~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][1]~90\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][1]~90, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add5~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add5~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~74\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~74, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~75\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~75, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~72\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~72, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~73\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~73, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~76\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~76, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~77\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~77, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~78\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~78, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~70\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~70, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~71\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~71, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~79\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~79, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~80\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~80, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~81\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~81, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~82\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~82, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~83\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~83, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~84\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~84, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~85\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~85, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~86\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~86, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~68\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~68, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~69\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~69, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~87\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~87, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][3]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][3]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always9~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always9~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][0]~77\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][0]~77, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add7~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add7~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[3][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[3][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always3~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always3~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][2]~49\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][2]~49, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~47\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~47, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~48\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~48, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~37\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~37, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|muxed_dataid~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|muxed_dataid~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_dataid[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_dataid[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_dataid[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_dataid[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~120\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~120, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~121\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~121, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~122\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~122, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~123\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~123, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~114\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~114, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~115\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~115, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~112\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~112, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~113\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~113, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~116\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~116, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~110\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~110, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~111\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~111, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~117\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~117, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~118\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~118, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~119\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~119, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~124\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~124, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~108\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~108, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~109\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~109, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~125\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~125, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~126\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~126, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~127\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~127, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][5]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][5]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always13~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always13~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][2]~103\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][2]~103, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add11~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add11~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][6]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][6]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][6]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][6]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][6]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][6]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][6]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][6]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][6]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][6]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~128\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~128, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][6]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][6]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][6]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][6]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][6]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][6]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][6]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][6]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~129\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~129, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~135\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~135, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~136\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~136, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~132\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~132, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~133\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~133, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~130\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~130, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~131\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~131, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~134\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~134, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~137\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~137, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~145\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~145, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~146\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~146, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~142\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~142, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~140\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~140, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~141\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~141, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~143\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~143, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~138\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~138, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~139\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~139, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~144\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~144, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~147\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~147, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][6]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][6]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always15~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always15~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add13~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add13~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~148\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~148, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~149\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~149, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~165\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~165, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~166\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~166, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~154\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~154, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~155\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~155, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~152\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~152, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~153\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~153, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~156\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~156, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~157\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~157, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~158\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~158, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~150\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~150, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~151\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~151, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~159\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~159, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~160\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~160, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~161\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~161, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~162\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~162, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~163\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~163, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~164\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~164, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~167\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~167, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][7]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][7]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always17~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always17~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][3]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][3]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add15~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add15~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~105\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~105, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~106\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~106, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~98\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~98, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~99\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~99, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~100\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~100, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~101\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~101, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~102\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~102, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~103\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~103, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~104\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~104, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~88\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~88, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~89\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~89, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~90\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~90, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~91\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~91, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~92\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~92, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~93\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~93, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~94\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~94, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~95\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~95, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~96\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~96, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~97\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~97, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~107\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~107, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always11~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always11~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][2]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][2]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add9~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add9~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr0~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr0~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_put~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_put~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[1]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[1]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[1]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[1]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|queue_full~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|queue_full~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|queue_full~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|queue_full~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_size[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_size[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[0]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[0]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[0]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[0]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][1]~88\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][1]~88, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[1]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[1]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[1]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[1]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][2]~91\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][2]~91, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[2]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[2]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[2]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[2]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][3]~93\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][3]~93, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[3]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[3]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[3]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[3]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][4]~95\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][4]~95, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[4]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[4]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[4]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[4]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][5]~97\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][5]~97, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[1]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[1]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[2]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[2]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[3]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[3]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[4]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[4]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[5]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[5]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[6]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[6]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[5]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[5]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[4]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[4]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[3]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[3]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[2]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[2]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_put~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_put~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[5]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[5]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[4]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[4]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[3]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[3]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[2]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[2]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][2]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][2]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][2]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][2]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][2]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][2]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][3]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][3]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][3]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][3]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][2]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][2]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][1]~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][1]~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][1]~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][1]~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][0]~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][0]~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][0]~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][0]~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][0]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][0]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][2]~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][2]~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][0]~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][0]~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][0]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][0]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][0]~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][0]~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][0]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][0]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][0]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][0]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][2]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][2]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][0]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][0]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][0]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][0]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[2]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[2]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[0]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[0]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[3]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[3]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[4]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[4]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[5]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[5]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[0]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[0]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[1]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[1]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan0~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan0~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan0~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan0~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[1]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[1]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[1]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[1]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list_read~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list_read~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[1]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[1]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[1]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[1]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[5]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[5]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[7]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[7]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][2]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][2]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][2]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][2]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2]~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2]~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2]~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2]~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][2]~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][2]~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][2]~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][2]~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][2]~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][2]~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][2]~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][2]~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][2]~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][2]~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][2]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][2]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][0]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][0]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][0]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][0]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][0]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][0]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][0]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][0]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][0]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][0]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][0]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][0]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[5]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[5]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[5]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[5]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][0]~73\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][0]~73, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][1]~75\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][1]~75, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][2]~78\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][2]~78, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][3]~80\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][3]~80, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][4]~82\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][4]~82, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][5]~84\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][5]~84, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][0]~112\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][0]~112, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][1]~114\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][1]~114, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][2]~116\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][2]~116, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][3]~118\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][3]~118, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][4]~120\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][4]~120, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][5]~122\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][5]~122, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~48\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~48, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~47\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~47, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~43\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~43, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~44\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~44, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~45\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~45, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~46\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~46, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~49\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~49, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][0]~99\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][0]~99, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][1]~101\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][1]~101, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][2]~104\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][2]~104, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][3]~106\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][3]~106, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~39\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~39, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][4]~108\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][4]~108, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][5]~110\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][5]~110, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~37\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~37, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~41\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~41, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~50\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~50, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][0]~48\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][0]~48, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][1]~50\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][1]~50, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][2]~53\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][2]~53, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][3]~55\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][3]~55, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][4]~57\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][4]~57, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][5]~59\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][5]~59, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][0]~61\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][0]~61, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][1]~63\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][1]~63, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][2]~65\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][2]~65, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][3]~67\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][3]~67, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][4]~69\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][4]~69, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][5]~71\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][5]~71, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][0]~124\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][0]~124, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][1]~126\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][1]~126, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~55\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~55, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][2]~128\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][2]~128, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][3]~130\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][3]~130, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~56\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~56, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][4]~132\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][4]~132, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][5]~134\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][5]~134, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~57\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~57, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~52\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~52, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~53\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~53, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~51\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~51, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~54\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~54, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~58\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~58, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][0]~136\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][0]~136, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][1]~138\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][1]~138, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][2]~140\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][2]~140, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][3]~142\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][3]~142, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~60\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~60, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][4]~144\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][4]~144, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][5]~146\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][5]~146, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~61\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~61, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~59\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~59, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~62\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~62, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~65\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~65, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~64\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~64, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~63\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~63, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~66\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~66, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~67\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~67, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~68\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~68, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address_blocked\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address_blocked, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|int_ready~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|int_ready~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|int_ready~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|int_ready~1, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~7\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~7, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|int_ready~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|int_ready~2, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|last_cycle~0\, mm_interconnect_0|cmd_xbar_mux_001|last_cycle~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~38\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~38, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~5\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~5, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[31]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[31], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~10\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~10, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[30]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[30], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~12\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~12, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[29]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[29], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~14\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~14, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[28]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[28], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~16\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~16, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[27]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[27], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~18\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~18, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[26]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[26], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~20\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~20, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[25]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[25], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~22\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~22, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[24]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[24], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~24\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~24, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[23]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[23], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~26\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~26, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[22]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[22], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~28\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~28, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[21]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[21], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~30\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~30, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[20]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[20], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~32\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~32, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[19]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[19], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~34\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~34, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[18]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[18], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~36\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~36, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[17]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[17], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~37\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~37, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[16]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[16], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~35\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~35, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[15]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[15], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~33\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~33, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[14]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[14], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~31\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~31, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[13]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[13], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~29\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~29, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[12]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[12], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~27\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~27, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[11]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[11], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~25\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~25, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[10]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[10], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~23\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~23, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[9]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[9], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~21\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~21, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~19\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~19, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~17\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~17, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~15\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~15, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~13\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~13, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~11\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~11, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~93\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~93, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][84]~feeder\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][84]~feeder, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always31~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always31~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~90\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~90, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always30~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always30~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~87\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~87, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always29~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always29~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~84\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~84, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always28~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always28~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~81\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~81, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always27~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always27~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~78\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~78, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always26~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always26~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~75\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~75, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always25~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always25~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~72\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~72, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always24~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always24~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~69\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~69, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always23~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always23~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~66\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~66, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always22~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always22~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~63\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~63, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always21~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always21~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~60\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~60, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always20~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always20~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~57\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~57, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always19~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always19~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~54\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~54, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always18~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always18~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~51\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~51, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always17~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always17~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~48\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~48, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always16~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always16~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~45\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~45, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always15~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always15~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~42, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always14~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always14~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~39, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always13~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always13~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~36, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always12~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always12~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~33, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always11~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always11~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~30, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always10~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always10~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~27, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always9~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always9~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~24, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always8~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always8~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~21, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always7~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always7~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~18, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~15, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~0\, mm_interconnect_0|rsp_xbar_demux_001|src0_valid~0, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\, mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], nios, 1
instance = comp, \mm_interconnect_0|addr_router|Equal0~0\, mm_interconnect_0|addr_router|Equal0~0, nios, 1
instance = comp, \mm_interconnect_0|addr_router|Equal0~2\, mm_interconnect_0|addr_router|Equal0~2, nios, 1
instance = comp, \mm_interconnect_0|addr_router|Equal0~3\, mm_interconnect_0|addr_router|Equal0~3, nios, 1
instance = comp, \mm_interconnect_0|addr_router|Equal0~6\, mm_interconnect_0|addr_router|Equal0~6, nios, 1
instance = comp, \mm_interconnect_0|addr_router|Equal0~7\, mm_interconnect_0|addr_router|Equal0~7, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent|m0_write~0\, mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent|m0_write~0, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent|m0_write~1\, mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent|m0_write~1, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~1\, mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~1, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator|wait_latency_counter~3\, mm_interconnect_0|led_s1_translator|wait_latency_counter~3, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator|wait_latency_counter[0]\, mm_interconnect_0|led_s1_translator|wait_latency_counter[0], nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator|wait_latency_counter~2\, mm_interconnect_0|led_s1_translator|wait_latency_counter~2, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator|wait_latency_counter[1]\, mm_interconnect_0|led_s1_translator|wait_latency_counter[1], nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0\, mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0\, mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0]~feeder\, mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0]~feeder, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0]\, mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0], nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\, mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1, nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~0\, mm_interconnect_0|key_s1_translator|wait_latency_counter[1]~0, nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator|wait_latency_counter~1\, mm_interconnect_0|key_s1_translator|wait_latency_counter~1, nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator|wait_latency_counter[0]\, mm_interconnect_0|key_s1_translator|wait_latency_counter[0], nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator|wait_latency_counter~2\, mm_interconnect_0|key_s1_translator|wait_latency_counter~2, nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator|wait_latency_counter[1]\, mm_interconnect_0|key_s1_translator|wait_latency_counter[1], nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, nios, 1
instance = comp, \mm_interconnect_0|addr_router|Equal1~0\, mm_interconnect_0|addr_router|Equal1~0, nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\, mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3, nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent|m0_write~0\, mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent|m0_write~0, nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent|m0_write~1\, mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent|m0_write~1, nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator|read_latency_shift_reg~2\, mm_interconnect_0|key_s1_translator|read_latency_shift_reg~2, nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator|read_latency_shift_reg~3\, mm_interconnect_0|key_s1_translator|read_latency_shift_reg~3, nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0]\, mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|WideOr1~0\, mm_interconnect_0|rsp_xbar_mux|WideOr1~0, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|WideOr1~1\, mm_interconnect_0|rsp_xbar_mux|WideOr1~1, nios, 1
instance = comp, \cpu|av_ld_aligning_data_nxt~0\, cpu|av_ld_aligning_data_nxt~0, nios, 1
instance = comp, \cpu|av_ld_aligning_data_nxt~2\, cpu|av_ld_aligning_data_nxt~2, nios, 1
instance = comp, \cpu|av_ld_aligning_data\, cpu|av_ld_aligning_data, nios, 1
instance = comp, \jtag_uart|ien_AE~feeder\, jtag_uart|ien_AE~feeder, nios, 1
instance = comp, \jtag_uart|ien_AE\, jtag_uart|ien_AE, nios, 1
instance = comp, \jtag_uart|LessThan0~0\, jtag_uart|LessThan0~0, nios, 1
instance = comp, \jtag_uart|LessThan0~1\, jtag_uart|LessThan0~1, nios, 1
instance = comp, \jtag_uart|fifo_AE\, jtag_uart|fifo_AE, nios, 1
instance = comp, \jtag_uart|av_readdata[9]\, jtag_uart|av_readdata[9], nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~45\, mm_interconnect_0|rsp_xbar_mux|src_payload~45, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~22\, mm_interconnect_0|cmd_xbar_mux|src_payload~22, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a9\, onchip_ram|the_altsyncram|auto_generated|ram_block1a9, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~44\, mm_interconnect_0|rsp_xbar_mux|src_payload~44, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~46\, mm_interconnect_0|rsp_xbar_mux|src_payload~46, nios, 1
instance = comp, \cpu|av_ld_byte1_data[1]~7\, cpu|av_ld_byte1_data[1]~7, nios, 1
instance = comp, \cpu|av_ld_byte1_data[1]\, cpu|av_ld_byte1_data[1], nios, 1
instance = comp, \cpu|W_rf_wr_data[9]~19\, cpu|W_rf_wr_data[9]~19, nios, 1
instance = comp, \cpu|R_src2_lo[9]~7\, cpu|R_src2_lo[9]~7, nios, 1
instance = comp, \cpu|E_src2[9]\, cpu|E_src2[9], nios, 1
instance = comp, \cpu|W_alu_result[9]~39\, cpu|W_alu_result[9]~39, nios, 1
instance = comp, \cpu|W_alu_result[9]~17\, cpu|W_alu_result[9]~17, nios, 1
instance = comp, \cpu|W_alu_result[9]~feeder\, cpu|W_alu_result[9]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[9]\, cpu|W_alu_result[9], nios, 1
instance = comp, \mm_interconnect_0|addr_router|Equal0~4\, mm_interconnect_0|addr_router|Equal0~4, nios, 1
instance = comp, \mm_interconnect_0|addr_router|Equal0~5\, mm_interconnect_0|addr_router|Equal0~5, nios, 1
instance = comp, \mm_interconnect_0|addr_router|Equal5~0\, mm_interconnect_0|addr_router|Equal5~0, nios, 1
instance = comp, \mm_interconnect_0|addr_router|Equal5~1\, mm_interconnect_0|addr_router|Equal5~1, nios, 1
instance = comp, \mm_interconnect_0|addr_router|Equal5~2\, mm_interconnect_0|addr_router|Equal5~2, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0], nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]\, mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65], nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~3\, mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~3, nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]\, mm_interconnect_0|key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65], nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65], nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~1\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~1, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65], nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0\, mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~feeder\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~feeder, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65], nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]\, mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65], nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~3\, mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]~3, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]\, mm_interconnect_0|led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65], nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1\, mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~95\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~95, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][65]~feeder\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][65]~feeder, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~92\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~92, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~89\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~89, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~86\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~86, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~83\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~83, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~80\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~80, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~77\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~77, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~74\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~74, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~71\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~71, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~68\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~68, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~65\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~65, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~62\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~62, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~59\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~59, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~56\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~56, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~53\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~53, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~50\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~50, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~47\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~47, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~44\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~44, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~41, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~38, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~35, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~32, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~29, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~26, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~23, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~20, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~17, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65], nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2\, mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2, nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~3\, mm_interconnect_0|cpu_data_master_translator|av_waitrequest~3, nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|read_accepted~1\, mm_interconnect_0|cpu_data_master_translator|read_accepted~1, nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|read_accepted~2\, mm_interconnect_0|cpu_data_master_translator|read_accepted~2, nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|read_accepted\, mm_interconnect_0|cpu_data_master_translator|read_accepted, nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|uav_read~0\, mm_interconnect_0|cpu_data_master_translator|uav_read~0, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~0, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0\, mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~0, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]\, mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_demux_004|src0_valid~0\, mm_interconnect_0|rsp_xbar_demux_004|src0_valid~0, nios, 1
instance = comp, \jtag_uart|Add0~0\, jtag_uart|Add0~0, nios, 1
instance = comp, \jtag_uart|Add0~2\, jtag_uart|Add0~2, nios, 1
instance = comp, \jtag_uart|Add0~4\, jtag_uart|Add0~4, nios, 1
instance = comp, \jtag_uart|Add0~6\, jtag_uart|Add0~6, nios, 1
instance = comp, \jtag_uart|Add0~8\, jtag_uart|Add0~8, nios, 1
instance = comp, \jtag_uart|Add0~10\, jtag_uart|Add0~10, nios, 1
instance = comp, \jtag_uart|LessThan1~1\, jtag_uart|LessThan1~1, nios, 1
instance = comp, \jtag_uart|Add0~12\, jtag_uart|Add0~12, nios, 1
instance = comp, \jtag_uart|LessThan1~0\, jtag_uart|LessThan1~0, nios, 1
instance = comp, \jtag_uart|LessThan1~2\, jtag_uart|LessThan1~2, nios, 1
instance = comp, \jtag_uart|fifo_AF\, jtag_uart|fifo_AF, nios, 1
instance = comp, \jtag_uart|ien_AF~feeder\, jtag_uart|ien_AF~feeder, nios, 1
instance = comp, \jtag_uart|ien_AF\, jtag_uart|ien_AF, nios, 1
instance = comp, \jtag_uart|pause_irq~0\, jtag_uart|pause_irq~0, nios, 1
instance = comp, \jtag_uart|pause_irq\, jtag_uart|pause_irq, nios, 1
instance = comp, \jtag_uart|av_readdata[8]~1\, jtag_uart|av_readdata[8]~1, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~2\, mm_interconnect_0|rsp_xbar_mux|src_payload~2, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~1\, mm_interconnect_0|rsp_xbar_mux|src_payload~1, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux|src_payload~3\, mm_interconnect_0|rsp_xbar_mux|src_payload~3, nios, 1
instance = comp, \cpu|av_ld_byte1_data[0]~0\, cpu|av_ld_byte1_data[0]~0, nios, 1
instance = comp, \cpu|av_ld_byte1_data[0]\, cpu|av_ld_byte1_data[0], nios, 1
instance = comp, \cpu|W_rf_wr_data[8]~20\, cpu|W_rf_wr_data[8]~20, nios, 1
instance = comp, \cpu|E_src1[8]~18\, cpu|E_src1[8]~18, nios, 1
instance = comp, \cpu|E_src1[8]\, cpu|E_src1[8], nios, 1
instance = comp, \cpu|E_shift_rot_result[8]\, cpu|E_shift_rot_result[8], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[9]~14\, cpu|E_shift_rot_result_nxt[9]~14, nios, 1
instance = comp, \cpu|E_shift_rot_result[9]\, cpu|E_shift_rot_result[9], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[10]~13\, cpu|E_shift_rot_result_nxt[10]~13, nios, 1
instance = comp, \cpu|E_shift_rot_result[10]\, cpu|E_shift_rot_result[10], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[11]~8\, cpu|E_shift_rot_result_nxt[11]~8, nios, 1
instance = comp, \cpu|E_shift_rot_result[11]\, cpu|E_shift_rot_result[11], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[12]~20\, cpu|E_shift_rot_result_nxt[12]~20, nios, 1
instance = comp, \cpu|E_shift_rot_result[12]\, cpu|E_shift_rot_result[12], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[13]~11\, cpu|E_shift_rot_result_nxt[13]~11, nios, 1
instance = comp, \cpu|E_shift_rot_result[13]\, cpu|E_shift_rot_result[13], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[14]~10\, cpu|E_shift_rot_result_nxt[14]~10, nios, 1
instance = comp, \cpu|E_shift_rot_result[14]\, cpu|E_shift_rot_result[14], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[15]~9\, cpu|E_shift_rot_result_nxt[15]~9, nios, 1
instance = comp, \cpu|E_shift_rot_result[15]\, cpu|E_shift_rot_result[15], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[16]~19\, cpu|E_shift_rot_result_nxt[16]~19, nios, 1
instance = comp, \cpu|E_shift_rot_result[16]\, cpu|E_shift_rot_result[16], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[17]~12\, cpu|E_shift_rot_result_nxt[17]~12, nios, 1
instance = comp, \cpu|E_shift_rot_result[17]\, cpu|E_shift_rot_result[17], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[18]~7\, cpu|E_shift_rot_result_nxt[18]~7, nios, 1
instance = comp, \cpu|E_shift_rot_result[18]\, cpu|E_shift_rot_result[18], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[19]~6\, cpu|E_shift_rot_result_nxt[19]~6, nios, 1
instance = comp, \cpu|E_shift_rot_result[19]\, cpu|E_shift_rot_result[19], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[20]~5\, cpu|E_shift_rot_result_nxt[20]~5, nios, 1
instance = comp, \cpu|E_shift_rot_result[20]\, cpu|E_shift_rot_result[20], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[21]~4\, cpu|E_shift_rot_result_nxt[21]~4, nios, 1
instance = comp, \cpu|E_shift_rot_result[21]\, cpu|E_shift_rot_result[21], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[22]~3\, cpu|E_shift_rot_result_nxt[22]~3, nios, 1
instance = comp, \cpu|E_shift_rot_result[22]\, cpu|E_shift_rot_result[22], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[23]~2\, cpu|E_shift_rot_result_nxt[23]~2, nios, 1
instance = comp, \cpu|E_shift_rot_result[23]\, cpu|E_shift_rot_result[23], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[24]~1\, cpu|E_shift_rot_result_nxt[24]~1, nios, 1
instance = comp, \cpu|E_shift_rot_result[24]\, cpu|E_shift_rot_result[24], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[25]~0\, cpu|E_shift_rot_result_nxt[25]~0, nios, 1
instance = comp, \cpu|E_shift_rot_result[25]\, cpu|E_shift_rot_result[25], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[26]~18\, cpu|E_shift_rot_result_nxt[26]~18, nios, 1
instance = comp, \cpu|E_shift_rot_result[26]\, cpu|E_shift_rot_result[26], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[27]~25\, cpu|E_shift_rot_result_nxt[27]~25, nios, 1
instance = comp, \cpu|E_shift_rot_result[27]\, cpu|E_shift_rot_result[27], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[28]~28\, cpu|E_shift_rot_result_nxt[28]~28, nios, 1
instance = comp, \cpu|E_shift_rot_result[28]\, cpu|E_shift_rot_result[28], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[29]~30\, cpu|E_shift_rot_result_nxt[29]~30, nios, 1
instance = comp, \cpu|E_shift_rot_result[29]\, cpu|E_shift_rot_result[29], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[30]~31\, cpu|E_shift_rot_result_nxt[30]~31, nios, 1
instance = comp, \cpu|E_shift_rot_result[30]\, cpu|E_shift_rot_result[30], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[31]~29\, cpu|E_shift_rot_result_nxt[31]~29, nios, 1
instance = comp, \cpu|E_shift_rot_result[31]\, cpu|E_shift_rot_result[31], nios, 1
instance = comp, \cpu|E_shift_rot_fill_bit~0\, cpu|E_shift_rot_fill_bit~0, nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[0]~27\, cpu|E_shift_rot_result_nxt[0]~27, nios, 1
instance = comp, \cpu|E_shift_rot_result[0]\, cpu|E_shift_rot_result[0], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[1]~26\, cpu|E_shift_rot_result_nxt[1]~26, nios, 1
instance = comp, \cpu|E_shift_rot_result[1]\, cpu|E_shift_rot_result[1], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[2]~24\, cpu|E_shift_rot_result_nxt[2]~24, nios, 1
instance = comp, \cpu|E_shift_rot_result[2]\, cpu|E_shift_rot_result[2], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[3]~23\, cpu|E_shift_rot_result_nxt[3]~23, nios, 1
instance = comp, \cpu|E_shift_rot_result[3]\, cpu|E_shift_rot_result[3], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[4]~22\, cpu|E_shift_rot_result_nxt[4]~22, nios, 1
instance = comp, \cpu|E_shift_rot_result[4]\, cpu|E_shift_rot_result[4], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[5]~21\, cpu|E_shift_rot_result_nxt[5]~21, nios, 1
instance = comp, \cpu|E_shift_rot_result[5]\, cpu|E_shift_rot_result[5], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[6]~17\, cpu|E_shift_rot_result_nxt[6]~17, nios, 1
instance = comp, \cpu|E_shift_rot_result[6]\, cpu|E_shift_rot_result[6], nios, 1
instance = comp, \cpu|E_shift_rot_result_nxt[7]~16\, cpu|E_shift_rot_result_nxt[7]~16, nios, 1
instance = comp, \cpu|E_shift_rot_result[7]\, cpu|E_shift_rot_result[7], nios, 1
instance = comp, \cpu|W_alu_result[7]\, cpu|W_alu_result[7], nios, 1
instance = comp, \cpu|W_rf_wr_data[7]~21\, cpu|W_rf_wr_data[7]~21, nios, 1
instance = comp, \cpu|E_st_data[21]~3\, cpu|E_st_data[21]~3, nios, 1
instance = comp, \cpu|d_writedata[21]\, cpu|d_writedata[21], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~15\, mm_interconnect_0|cmd_xbar_mux|src_payload~15, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a21\, onchip_ram|the_altsyncram|auto_generated|ram_block1a21, nios, 1
instance = comp, \cpu|F_iw[21]~34\, cpu|F_iw[21]~34, nios, 1
instance = comp, \cpu|F_iw[21]~35\, cpu|F_iw[21]~35, nios, 1
instance = comp, \cpu|D_iw[21]\, cpu|D_iw[21], nios, 1
instance = comp, \cpu|R_src2_lo[15]~1\, cpu|R_src2_lo[15]~1, nios, 1
instance = comp, \cpu|E_src2[15]\, cpu|E_src2[15], nios, 1
instance = comp, \cpu|E_logic_result[15]~9\, cpu|E_logic_result[15]~9, nios, 1
instance = comp, \cpu|E_arith_result[15]~1\, cpu|E_arith_result[15]~1, nios, 1
instance = comp, \cpu|W_alu_result[15]~11\, cpu|W_alu_result[15]~11, nios, 1
instance = comp, \cpu|W_alu_result[15]\, cpu|W_alu_result[15], nios, 1
instance = comp, \mm_interconnect_0|addr_router|Equal4~0\, mm_interconnect_0|addr_router|Equal4~0, nios, 1
instance = comp, \mm_interconnect_0|addr_router|Equal4~1\, mm_interconnect_0|addr_router|Equal4~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux|sink_ready~1\, mm_interconnect_0|cmd_xbar_demux|sink_ready~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux|sink_ready~2\, mm_interconnect_0|cmd_xbar_demux|sink_ready~2, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux|WideOr0~3\, mm_interconnect_0|cmd_xbar_demux|WideOr0~3, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux|WideOr0~4\, mm_interconnect_0|cmd_xbar_demux|WideOr0~4, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux|WideOr0~8\, mm_interconnect_0|cmd_xbar_demux|WideOr0~8, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux|WideOr0~5\, mm_interconnect_0|cmd_xbar_demux|WideOr0~5, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux|WideOr0~6\, mm_interconnect_0|cmd_xbar_demux|WideOr0~6, nios, 1
instance = comp, \mm_interconnect_0|addr_router|src_channel[1]~1\, mm_interconnect_0|addr_router|src_channel[1]~1, nios, 1
instance = comp, \mm_interconnect_0|addr_router|src_channel[1]~0\, mm_interconnect_0|addr_router|src_channel[1]~0, nios, 1
instance = comp, \mm_interconnect_0|addr_router|src_channel[1]~2\, mm_interconnect_0|addr_router|src_channel[1]~2, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux|sink_ready~3\, mm_interconnect_0|cmd_xbar_demux|sink_ready~3, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux|WideOr0~7\, mm_interconnect_0|cmd_xbar_demux|WideOr0~7, nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|read_accepted~0\, mm_interconnect_0|cpu_data_master_translator|read_accepted~0, nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|write_accepted~0\, mm_interconnect_0|cpu_data_master_translator|write_accepted~0, nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|write_accepted\, mm_interconnect_0|cpu_data_master_translator|write_accepted, nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|uav_write~0\, mm_interconnect_0|cpu_data_master_translator|uav_write~0, nios, 1
instance = comp, \jtag_uart|fifo_wr~0\, jtag_uart|fifo_wr~0, nios, 1
instance = comp, \jtag_uart|fifo_wr\, jtag_uart|fifo_wr, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~14\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~14, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~15\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift~15, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[5]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|td_shift[5], nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[1]\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|wdata[1], nios, 1
instance = comp, \jtag_uart|av_readdata[6]~3\, jtag_uart|av_readdata[6]~3, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~28\, cpu|the_nios_cpu_nios2_oci|readdata~28, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[6]\, cpu|the_nios_cpu_nios2_oci|readdata[6], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[6]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[6], nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[6]~9\, cpu|av_ld_byte0_data_nxt[6]~9, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~25\, mm_interconnect_0|cmd_xbar_mux|src_payload~25, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a6\, onchip_ram|the_altsyncram|auto_generated|ram_block1a6, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[6]~8\, cpu|av_ld_byte0_data_nxt[6]~8, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[6]~10\, cpu|av_ld_byte0_data_nxt[6]~10, nios, 1
instance = comp, \cpu|av_ld_byte0_data[6]\, cpu|av_ld_byte0_data[6], nios, 1
instance = comp, \cpu|W_rf_wr_data[6]~22\, cpu|W_rf_wr_data[6]~22, nios, 1
instance = comp, \cpu|d_writedata[31]\, cpu|d_writedata[31], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~31\, mm_interconnect_0|cmd_xbar_mux|src_payload~31, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a31\, onchip_ram|the_altsyncram|auto_generated|ram_block1a31, nios, 1
instance = comp, \cpu|F_iw[31]~67\, cpu|F_iw[31]~67, nios, 1
instance = comp, \cpu|F_iw[31]~68\, cpu|F_iw[31]~68, nios, 1
instance = comp, \cpu|D_iw[31]\, cpu|D_iw[31], nios, 1
instance = comp, \cpu|E_src1[5]~21\, cpu|E_src1[5]~21, nios, 1
instance = comp, \cpu|E_src1[5]\, cpu|E_src1[5], nios, 1
instance = comp, \cpu|E_logic_result[5]~21\, cpu|E_logic_result[5]~21, nios, 1
instance = comp, \cpu|W_alu_result[5]~21\, cpu|W_alu_result[5]~21, nios, 1
instance = comp, \cpu|W_alu_result[5]\, cpu|W_alu_result[5], nios, 1
instance = comp, \jtag_uart|av_readdata[5]~4\, jtag_uart|av_readdata[5]~4, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~13\, cpu|the_nios_cpu_nios2_oci|readdata~13, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[5]\, cpu|the_nios_cpu_nios2_oci|readdata[5], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[5]~feeder\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[5]~feeder, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[5]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[5], nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[5]~12\, cpu|av_ld_byte0_data_nxt[5]~12, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[5]~11\, cpu|av_ld_byte0_data_nxt[5]~11, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[5]~13\, cpu|av_ld_byte0_data_nxt[5]~13, nios, 1
instance = comp, \cpu|av_ld_byte0_data[5]\, cpu|av_ld_byte0_data[5], nios, 1
instance = comp, \cpu|W_rf_wr_data[5]~23\, cpu|W_rf_wr_data[5]~23, nios, 1
instance = comp, \cpu|d_writedata[30]~3\, cpu|d_writedata[30]~3, nios, 1
instance = comp, \cpu|d_writedata[30]~feeder\, cpu|d_writedata[30]~feeder, nios, 1
instance = comp, \cpu|d_writedata[30]\, cpu|d_writedata[30], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~30\, mm_interconnect_0|cmd_xbar_mux|src_payload~30, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a30\, onchip_ram|the_altsyncram|auto_generated|ram_block1a30, nios, 1
instance = comp, \cpu|F_iw[30]~66\, cpu|F_iw[30]~66, nios, 1
instance = comp, \cpu|D_iw[30]\, cpu|D_iw[30], nios, 1
instance = comp, \cpu|F_iw[6]~54\, cpu|F_iw[6]~54, nios, 1
instance = comp, \cpu|F_iw[6]~55\, cpu|F_iw[6]~55, nios, 1
instance = comp, \cpu|D_iw[6]\, cpu|D_iw[6], nios, 1
instance = comp, \cpu|E_src1[2]~24\, cpu|E_src1[2]~24, nios, 1
instance = comp, \cpu|E_src1[2]\, cpu|E_src1[2], nios, 1
instance = comp, \cpu|F_pc[0]~18\, cpu|F_pc[0]~18, nios, 1
instance = comp, \cpu|W_alu_result[2]~24\, cpu|W_alu_result[2]~24, nios, 1
instance = comp, \cpu|W_alu_result[2]\, cpu|W_alu_result[2], nios, 1
instance = comp, \jtag_uart|fifo_rd~0\, jtag_uart|fifo_rd~0, nios, 1
instance = comp, \jtag_uart|fifo_rd~1\, jtag_uart|fifo_rd~1, nios, 1
instance = comp, \jtag_uart|read_0\, jtag_uart|read_0, nios, 1
instance = comp, \jtag_uart|av_readdata[4]~5\, jtag_uart|av_readdata[4]~5, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~11\, cpu|the_nios_cpu_nios2_oci|readdata~11, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[4]\, cpu|the_nios_cpu_nios2_oci|readdata[4], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[4]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[4], nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[4]~15\, cpu|av_ld_byte0_data_nxt[4]~15, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[4]~14\, cpu|av_ld_byte0_data_nxt[4]~14, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[4]~16\, cpu|av_ld_byte0_data_nxt[4]~16, nios, 1
instance = comp, \cpu|av_ld_byte0_data[4]\, cpu|av_ld_byte0_data[4], nios, 1
instance = comp, \cpu|W_rf_wr_data[4]~24\, cpu|W_rf_wr_data[4]~24, nios, 1
instance = comp, \cpu|d_writedata[27]~6\, cpu|d_writedata[27]~6, nios, 1
instance = comp, \cpu|d_writedata[11]\, cpu|d_writedata[11], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~14\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~14, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[11]\, cpu|the_nios_cpu_nios2_oci|writedata[11], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[11]~13\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[11]~13, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~28\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~28, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[10]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[10], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[10]~21\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[10]~21, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~20\, cpu|the_nios_cpu_nios2_oci|readdata~20, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[29]\, cpu|the_nios_cpu_nios2_oci|readdata[29], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29], nios, 1
instance = comp, \cpu|F_iw[29]~38\, cpu|F_iw[29]~38, nios, 1
instance = comp, \cpu|F_iw[29]~39\, cpu|F_iw[29]~39, nios, 1
instance = comp, \cpu|D_iw[29]\, cpu|D_iw[29], nios, 1
instance = comp, \cpu|R_src1[1]~16\, cpu|R_src1[1]~16, nios, 1
instance = comp, \cpu|E_src1[1]\, cpu|E_src1[1], nios, 1
instance = comp, \cpu|E_arith_result[1]~7\, cpu|E_arith_result[1]~7, nios, 1
instance = comp, \cpu|E_mem_byte_en[1]~7\, cpu|E_mem_byte_en[1]~7, nios, 1
instance = comp, \cpu|d_byteenable[1]\, cpu|d_byteenable[1], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_data[33]\, mm_interconnect_0|cmd_xbar_mux_004|src_data[33], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|byteenable[1]\, cpu|the_nios_cpu_nios2_oci|byteenable[1], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_byteenable[1]~3\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_byteenable[1]~3, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[11]~9\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[11]~9, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[11]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[11], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[11]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[11]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[11]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[11], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~28\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~28, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[11]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[11], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~74\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~74, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~75\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~75, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[12]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[12], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~29\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~29, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[10]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[10], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~76\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~76, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~77\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~77, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[11]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[11], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~30\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~30, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[9]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[9], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~78\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~78, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~79\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~79, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[10]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[10], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~17\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~17, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[5]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[5], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~54\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~54, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~55\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~55, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[6]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[6], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[6]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[6], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~20\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~20, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[6]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[6], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|Mux30~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|Mux30~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[7]~8\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[7]~8, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[7]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[7], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[7]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[7]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[7]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[7], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~23\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~23, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[7]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[7], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~64\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~64, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~65\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~65, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[8]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[8], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[8]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[8], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~31\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~31, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[8]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[8], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~80\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~80, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~81\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~81, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[9]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[9], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[9]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[9], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~30\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~30, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[6]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[6], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[6]~25\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[6]~25, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[5]~6\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[5]~6, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[5]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[5], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[5]~11\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[5]~11, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[4]~3\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[4]~3, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[4]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[4], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[4]~9\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[4]~9, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[3]~2\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[3]~2, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[3]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[3], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|DRsize.000~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|DRsize.000~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|DRsize.000\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|DRsize.000, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[0]~5\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[0]~5, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~10\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~10, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[0]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[0], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[0]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[0]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[0]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[0], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[0]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[0], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[0]~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[0]~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[0]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[0], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~11\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~11, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~12\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~12, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[1]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[1], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[1]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[1], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[1]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[1], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~14\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~14, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~15\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~15, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[2]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[2], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[2]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[2]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[2]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[2], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~2\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~2, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[2]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[2], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~16\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~16, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~17\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~17, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[3]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[3], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[3]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[3]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[3]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[3], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~3\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~3, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[3]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[3], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~18\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~18, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~19\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~19, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[4]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[4], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[4]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[4], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~5\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~5, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[4]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[4], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~31\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~31, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~32\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~32, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[5]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[5], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[5]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[5]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[5]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[5], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~15\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~15, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[2]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[2], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~3\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~3, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[2]\, cpu|the_nios_cpu_nios2_oci|writedata[2], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[2]~2\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[2]~2, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[1]~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[1]~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[1]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[1], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~2\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~2, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[1]\, cpu|the_nios_cpu_nios2_oci|writedata[1], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[1]~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[1]~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~17\, cpu|the_nios_cpu_nios2_oci|readdata~17, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[16]\, cpu|the_nios_cpu_nios2_oci|readdata[16], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[16]~feeder\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[16]~feeder, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[16]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[16], nios, 1
instance = comp, \cpu|F_iw[16]~32\, cpu|F_iw[16]~32, nios, 1
instance = comp, \cpu|F_iw[16]~33\, cpu|F_iw[16]~33, nios, 1
instance = comp, \cpu|D_iw[16]\, cpu|D_iw[16], nios, 1
instance = comp, \cpu|D_ctrl_retaddr~1\, cpu|D_ctrl_retaddr~1, nios, 1
instance = comp, \cpu|D_ctrl_retaddr~2\, cpu|D_ctrl_retaddr~2, nios, 1
instance = comp, \cpu|Equal2~6\, cpu|Equal2~6, nios, 1
instance = comp, \cpu|Equal2~11\, cpu|Equal2~11, nios, 1
instance = comp, \cpu|D_ctrl_retaddr~3\, cpu|D_ctrl_retaddr~3, nios, 1
instance = comp, \cpu|D_ctrl_retaddr~4\, cpu|D_ctrl_retaddr~4, nios, 1
instance = comp, \cpu|D_ctrl_exception~1\, cpu|D_ctrl_exception~1, nios, 1
instance = comp, \cpu|D_ctrl_exception~0\, cpu|D_ctrl_exception~0, nios, 1
instance = comp, \cpu|D_ctrl_exception~2\, cpu|D_ctrl_exception~2, nios, 1
instance = comp, \cpu|D_ctrl_retaddr~5\, cpu|D_ctrl_retaddr~5, nios, 1
instance = comp, \cpu|R_ctrl_retaddr\, cpu|R_ctrl_retaddr, nios, 1
instance = comp, \cpu|R_src1~15\, cpu|R_src1~15, nios, 1
instance = comp, \cpu|R_src1[0]~17\, cpu|R_src1[0]~17, nios, 1
instance = comp, \cpu|E_src1[0]\, cpu|E_src1[0], nios, 1
instance = comp, \cpu|E_arith_result[0]~6\, cpu|E_arith_result[0]~6, nios, 1
instance = comp, \cpu|E_mem_byte_en[0]~6\, cpu|E_mem_byte_en[0]~6, nios, 1
instance = comp, \cpu|d_byteenable[0]\, cpu|d_byteenable[0], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_data[32]\, mm_interconnect_0|cmd_xbar_mux_004|src_data[32], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|byteenable[0]\, cpu|the_nios_cpu_nios2_oci|byteenable[0], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_byteenable[0]~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_byteenable[0]~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~23\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~23, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[23]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[23], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~24\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~24, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[23]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[23], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~66\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~66, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~67\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~67, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[24]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[24], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[24]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[24]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[24]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[24], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|resetlatch~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|resetlatch~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|resetlatch\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|resetlatch, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~47\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~47, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[33]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[33], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[33]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[33], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~4\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~4, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[9]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[9], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_data[45]\, mm_interconnect_0|cmd_xbar_mux_004|src_data[45], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|address[7]\, cpu|the_nios_cpu_nios2_oci|address[7], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[7]~7\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[7]~7, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~33\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~33, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[31]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[31], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~13\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~13, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[31]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[31], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~48\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~48, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~49\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~49, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[32]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[32], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[32]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[32]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[32]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[32], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~5\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~5, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[8]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[8], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[6]~6\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[6]~6, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~22\, cpu|the_nios_cpu_nios2_oci|readdata~22, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[28]\, cpu|the_nios_cpu_nios2_oci|readdata[28], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[28]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[28], nios, 1
instance = comp, \cpu|F_iw[28]~42\, cpu|F_iw[28]~42, nios, 1
instance = comp, \cpu|F_iw[28]~43\, cpu|F_iw[28]~43, nios, 1
instance = comp, \cpu|D_iw[28]\, cpu|D_iw[28], nios, 1
instance = comp, \cpu|E_src1[7]~19\, cpu|E_src1[7]~19, nios, 1
instance = comp, \cpu|E_src1[7]\, cpu|E_src1[7], nios, 1
instance = comp, \cpu|F_pc[5]~14\, cpu|F_pc[5]~14, nios, 1
instance = comp, \cpu|F_pc[5]\, cpu|F_pc[5], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_data[43]\, mm_interconnect_0|cmd_xbar_mux_004|src_data[43], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|address[5]\, cpu|the_nios_cpu_nios2_oci|address[5], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[5]~5\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[5]~5, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~32\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg~32, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[30]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[30], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~14\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~14, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[30]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[30], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|Mux6~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|Mux6~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|Mux6~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|Mux6~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[31]~7\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[31]~7, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[31]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[31], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~15\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~15, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[29]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[29], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~50\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~50, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~51\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~51, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[30]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[30], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~16\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~16, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[28]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[28], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~52\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~52, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~53\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~53, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[29]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[29], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[29]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[29]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[29]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[29], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~8\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~8, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[5]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[5], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_data[41]\, mm_interconnect_0|cmd_xbar_mux_004|src_data[41], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|address[3]\, cpu|the_nios_cpu_nios2_oci|address[3], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[3]~3\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[3]~3, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~14\, cpu|the_nios_cpu_nios2_oci|readdata~14, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[13]\, cpu|the_nios_cpu_nios2_oci|readdata[13], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[13]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[13], nios, 1
instance = comp, \cpu|F_iw[13]~26\, cpu|F_iw[13]~26, nios, 1
instance = comp, \cpu|F_iw[13]~27\, cpu|F_iw[13]~27, nios, 1
instance = comp, \cpu|D_iw[13]\, cpu|D_iw[13], nios, 1
instance = comp, \cpu|Equal101~0\, cpu|Equal101~0, nios, 1
instance = comp, \cpu|D_ctrl_alu_force_xor~5\, cpu|D_ctrl_alu_force_xor~5, nios, 1
instance = comp, \cpu|D_ctrl_alu_force_xor~6\, cpu|D_ctrl_alu_force_xor~6, nios, 1
instance = comp, \cpu|D_ctrl_alu_force_xor~7\, cpu|D_ctrl_alu_force_xor~7, nios, 1
instance = comp, \cpu|D_ctrl_alu_force_xor~8\, cpu|D_ctrl_alu_force_xor~8, nios, 1
instance = comp, \cpu|D_logic_op[1]~0\, cpu|D_logic_op[1]~0, nios, 1
instance = comp, \cpu|R_logic_op[1]\, cpu|R_logic_op[1], nios, 1
instance = comp, \cpu|E_logic_result[3]~23\, cpu|E_logic_result[3]~23, nios, 1
instance = comp, \cpu|W_alu_result[3]~23\, cpu|W_alu_result[3]~23, nios, 1
instance = comp, \cpu|W_alu_result[3]\, cpu|W_alu_result[3], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~0\, cpu|the_nios_cpu_nios2_oci|readdata~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_ienable[21]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_ienable[21]~feeder, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~0\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|debugaccess\, cpu|the_nios_cpu_nios2_oci|debugaccess, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|write~0\, cpu|the_nios_cpu_nios2_oci|write~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|write\, cpu|the_nios_cpu_nios2_oci|write, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_en~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_en~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_ienable[21]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_ienable[21], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~12\, cpu|the_nios_cpu_nios2_oci|readdata~12, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[3]~feeder\, cpu|the_nios_cpu_nios2_oci|readdata[3]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[3]\, cpu|the_nios_cpu_nios2_oci|readdata[3], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[3]~feeder\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[3]~feeder, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[3]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[3], nios, 1
instance = comp, \jtag_uart|av_readdata[3]~6\, jtag_uart|av_readdata[3]~6, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3], nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[3]~18\, cpu|av_ld_byte0_data_nxt[3]~18, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[3]~17\, cpu|av_ld_byte0_data_nxt[3]~17, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[3]~19\, cpu|av_ld_byte0_data_nxt[3]~19, nios, 1
instance = comp, \cpu|av_ld_byte0_data[3]\, cpu|av_ld_byte0_data[3], nios, 1
instance = comp, \cpu|W_rf_wr_data[3]~25\, cpu|W_rf_wr_data[3]~25, nios, 1
instance = comp, \cpu|E_src2[16]~10\, cpu|E_src2[16]~10, nios, 1
instance = comp, \cpu|E_src2[16]\, cpu|E_src2[16], nios, 1
instance = comp, \cpu|W_alu_result[16]~42\, cpu|W_alu_result[16]~42, nios, 1
instance = comp, \cpu|W_alu_result[16]~10\, cpu|W_alu_result[16]~10, nios, 1
instance = comp, \cpu|W_alu_result[16]~feeder\, cpu|W_alu_result[16]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[16]\, cpu|W_alu_result[16], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_valid~0\, mm_interconnect_0|cmd_xbar_mux|src_valid~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0\, mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|packet_in_progress\, mm_interconnect_0|cmd_xbar_mux|packet_in_progress, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|update_grant~0\, mm_interconnect_0|cmd_xbar_mux|update_grant~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|update_grant~1\, mm_interconnect_0|cmd_xbar_mux|update_grant~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0\, mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]\, mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1\, mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]\, mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~1\, mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|saved_grant[1]~feeder\, mm_interconnect_0|cmd_xbar_mux|saved_grant[1]~feeder, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|saved_grant[1]\, mm_interconnect_0|cmd_xbar_mux|saved_grant[1], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_data[38]\, mm_interconnect_0|cmd_xbar_mux|src_data[38], nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a8\, onchip_ram|the_altsyncram|auto_generated|ram_block1a8, nios, 1
instance = comp, \cpu|F_iw[8]~51\, cpu|F_iw[8]~51, nios, 1
instance = comp, \cpu|D_iw[8]\, cpu|D_iw[8], nios, 1
instance = comp, \cpu|E_control_rd_data[0]~0\, cpu|E_control_rd_data[0]~0, nios, 1
instance = comp, \key|always1~0\, key|always1~0, nios, 1
instance = comp, \key|always1~1\, key|always1~1, nios, 1
instance = comp, \key_export~input\, key_export~input, nios, 1
instance = comp, \key|d1_data_in~feeder\, key|d1_data_in~feeder, nios, 1
instance = comp, \key|d1_data_in\, key|d1_data_in, nios, 1
instance = comp, \key|d2_data_in\, key|d2_data_in, nios, 1
instance = comp, \key|edge_capture~0\, key|edge_capture~0, nios, 1
instance = comp, \key|edge_capture~1\, key|edge_capture~1, nios, 1
instance = comp, \key|edge_capture\, key|edge_capture, nios, 1
instance = comp, \key|irq_mask~0\, key|irq_mask~0, nios, 1
instance = comp, \key|irq_mask\, key|irq_mask, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_ienable[2]~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_ienable[2]~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_ienable[2]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_ienable[2], nios, 1
instance = comp, \cpu|Equal101~5\, cpu|Equal101~5, nios, 1
instance = comp, \cpu|R_ctrl_wrctl_inst\, cpu|R_ctrl_wrctl_inst, nios, 1
instance = comp, \cpu|W_ienable_reg_nxt~0\, cpu|W_ienable_reg_nxt~0, nios, 1
instance = comp, \cpu|W_ienable_reg_nxt~1\, cpu|W_ienable_reg_nxt~1, nios, 1
instance = comp, \cpu|W_ienable_reg[2]\, cpu|W_ienable_reg[2], nios, 1
instance = comp, \cpu|W_ipending_reg_nxt[2]~1\, cpu|W_ipending_reg_nxt[2]~1, nios, 1
instance = comp, \cpu|W_ipending_reg[2]\, cpu|W_ipending_reg[2], nios, 1
instance = comp, \cpu|E_control_rd_data[2]~4\, cpu|E_control_rd_data[2]~4, nios, 1
instance = comp, \cpu|E_control_rd_data[2]~5\, cpu|E_control_rd_data[2]~5, nios, 1
instance = comp, \cpu|W_control_rd_data[2]\, cpu|W_control_rd_data[2], nios, 1
instance = comp, \cpu|W_rf_wr_data[2]~26\, cpu|W_rf_wr_data[2]~26, nios, 1
instance = comp, \jtag_uart|av_readdata[2]~7\, jtag_uart|av_readdata[2]~7, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2], nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[2]~21\, cpu|av_ld_byte0_data_nxt[2]~21, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~12\, mm_interconnect_0|cmd_xbar_mux|src_payload~12, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a2\, onchip_ram|the_altsyncram|auto_generated|ram_block1a2, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[2]~20\, cpu|av_ld_byte0_data_nxt[2]~20, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[2]~22\, cpu|av_ld_byte0_data_nxt[2]~22, nios, 1
instance = comp, \cpu|av_ld_byte0_data[2]\, cpu|av_ld_byte0_data[2], nios, 1
instance = comp, \cpu|W_rf_wr_data[2]~27\, cpu|W_rf_wr_data[2]~27, nios, 1
instance = comp, \cpu|d_writedata[0]~feeder\, cpu|d_writedata[0]~feeder, nios, 1
instance = comp, \cpu|d_writedata[0]\, cpu|d_writedata[0], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~1\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[0]\, cpu|the_nios_cpu_nios2_oci|writedata[0], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[0]~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[0]~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~27\, cpu|the_nios_cpu_nios2_oci|readdata~27, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[7]\, cpu|the_nios_cpu_nios2_oci|readdata[7], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[7]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[7], nios, 1
instance = comp, \cpu|F_iw[7]~52\, cpu|F_iw[7]~52, nios, 1
instance = comp, \cpu|F_iw[7]~53\, cpu|F_iw[7]~53, nios, 1
instance = comp, \cpu|D_iw[7]\, cpu|D_iw[7], nios, 1
instance = comp, \cpu|R_src2_lo[1]~15\, cpu|R_src2_lo[1]~15, nios, 1
instance = comp, \cpu|E_src2[1]\, cpu|E_src2[1], nios, 1
instance = comp, \cpu|E_logic_result[1]~27\, cpu|E_logic_result[1]~27, nios, 1
instance = comp, \cpu|W_alu_result[1]~26\, cpu|W_alu_result[1]~26, nios, 1
instance = comp, \cpu|W_alu_result[1]\, cpu|W_alu_result[1], nios, 1
instance = comp, \jtag_uart|av_readdata[1]~8\, jtag_uart|av_readdata[1]~8, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~10\, cpu|the_nios_cpu_nios2_oci|readdata~10, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[1]~feeder\, cpu|the_nios_cpu_nios2_oci|readdata[1]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[1]\, cpu|the_nios_cpu_nios2_oci|readdata[1], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[1]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[1], nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[1]~24\, cpu|av_ld_byte0_data_nxt[1]~24, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~7\, mm_interconnect_0|cmd_xbar_mux|src_payload~7, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a1\, onchip_ram|the_altsyncram|auto_generated|ram_block1a1, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[1]~23\, cpu|av_ld_byte0_data_nxt[1]~23, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[1]~25\, cpu|av_ld_byte0_data_nxt[1]~25, nios, 1
instance = comp, \cpu|av_ld_byte0_data[1]\, cpu|av_ld_byte0_data[1], nios, 1
instance = comp, \cpu|W_rf_wr_data[1]~28\, cpu|W_rf_wr_data[1]~28, nios, 1
instance = comp, \cpu|d_writedata[25]~1\, cpu|d_writedata[25]~1, nios, 1
instance = comp, \cpu|d_writedata[25]~feeder\, cpu|d_writedata[25]~feeder, nios, 1
instance = comp, \cpu|d_writedata[25]\, cpu|d_writedata[25], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~4\, mm_interconnect_0|cmd_xbar_mux|src_payload~4, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a25\, onchip_ram|the_altsyncram|auto_generated|ram_block1a25, nios, 1
instance = comp, \cpu|F_iw[25]~10\, cpu|F_iw[25]~10, nios, 1
instance = comp, \cpu|F_iw[25]~11\, cpu|F_iw[25]~11, nios, 1
instance = comp, \cpu|D_iw[25]\, cpu|D_iw[25], nios, 1
instance = comp, \cpu|d_writedata[26]~2\, cpu|d_writedata[26]~2, nios, 1
instance = comp, \cpu|d_writedata[10]~feeder\, cpu|d_writedata[10]~feeder, nios, 1
instance = comp, \cpu|d_writedata[10]\, cpu|d_writedata[10], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~21\, mm_interconnect_0|cmd_xbar_mux|src_payload~21, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a10\, onchip_ram|the_altsyncram|auto_generated|ram_block1a10, nios, 1
instance = comp, \cpu|F_iw[10]~46\, cpu|F_iw[10]~46, nios, 1
instance = comp, \cpu|F_iw[10]~47\, cpu|F_iw[10]~47, nios, 1
instance = comp, \cpu|D_iw[10]\, cpu|D_iw[10], nios, 1
instance = comp, \cpu|R_src2_lo[4]~12\, cpu|R_src2_lo[4]~12, nios, 1
instance = comp, \cpu|E_src2[4]\, cpu|E_src2[4], nios, 1
instance = comp, \cpu|F_pc[2]~16\, cpu|F_pc[2]~16, nios, 1
instance = comp, \cpu|W_alu_result[4]~22\, cpu|W_alu_result[4]~22, nios, 1
instance = comp, \cpu|W_alu_result[4]\, cpu|W_alu_result[4], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_data[40]\, mm_interconnect_0|cmd_xbar_mux_004|src_data[40], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|address[2]\, cpu|the_nios_cpu_nios2_oci|address[2], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[2]~2\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[2]~2, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~25\, cpu|the_nios_cpu_nios2_oci|readdata~25, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[9]\, cpu|the_nios_cpu_nios2_oci|readdata[9], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[9]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[9], nios, 1
instance = comp, \cpu|F_iw[9]~48\, cpu|F_iw[9]~48, nios, 1
instance = comp, \cpu|F_iw[9]~49\, cpu|F_iw[9]~49, nios, 1
instance = comp, \cpu|D_iw[9]\, cpu|D_iw[9], nios, 1
instance = comp, \cpu|R_src2_lo[3]~13\, cpu|R_src2_lo[3]~13, nios, 1
instance = comp, \cpu|E_src2[3]\, cpu|E_src2[3], nios, 1
instance = comp, \cpu|F_pc[1]~17\, cpu|F_pc[1]~17, nios, 1
instance = comp, \cpu|F_pc[1]~feeder\, cpu|F_pc[1]~feeder, nios, 1
instance = comp, \cpu|F_pc[1]\, cpu|F_pc[1], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_data[39]\, mm_interconnect_0|cmd_xbar_mux_004|src_data[39], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|address[1]\, cpu|the_nios_cpu_nios2_oci|address[1], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[1]~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_addr[1]~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|cfgrom_readdata[8]~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|cfgrom_readdata[8]~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[8]~12\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[8]~12, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[8]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[8], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_payload~24\, mm_interconnect_0|cmd_xbar_mux_004|src_payload~24, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|writedata[8]\, cpu|the_nios_cpu_nios2_oci|writedata[8], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[8]~23\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_data[8]~23, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~23\, cpu|the_nios_cpu_nios2_oci|readdata~23, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[27]\, cpu|the_nios_cpu_nios2_oci|readdata[27], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[27]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[27], nios, 1
instance = comp, \cpu|F_iw[27]~44\, cpu|F_iw[27]~44, nios, 1
instance = comp, \cpu|F_iw[27]~45\, cpu|F_iw[27]~45, nios, 1
instance = comp, \cpu|D_iw[27]\, cpu|D_iw[27], nios, 1
instance = comp, \cpu|E_src1[13]~13\, cpu|E_src1[13]~13, nios, 1
instance = comp, \cpu|E_src1[13]\, cpu|E_src1[13], nios, 1
instance = comp, \cpu|F_pc[11]~9\, cpu|F_pc[11]~9, nios, 1
instance = comp, \cpu|F_pc[11]\, cpu|F_pc[11], nios, 1
instance = comp, \mm_interconnect_0|addr_router_001|Equal2~3\, mm_interconnect_0|addr_router_001|Equal2~3, nios, 1
instance = comp, \mm_interconnect_0|addr_router_001|Equal1~0\, mm_interconnect_0|addr_router_001|Equal1~0, nios, 1
instance = comp, \mm_interconnect_0|addr_router_001|Equal1~4\, mm_interconnect_0|addr_router_001|Equal1~4, nios, 1
instance = comp, \mm_interconnect_0|addr_router_001|Equal2~0\, mm_interconnect_0|addr_router_001|Equal2~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux_001|src2_valid~0\, mm_interconnect_0|cmd_xbar_demux_001|src2_valid~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|WideOr1\, mm_interconnect_0|cmd_xbar_mux_004|WideOr1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|packet_in_progress~0\, mm_interconnect_0|cmd_xbar_mux_004|packet_in_progress~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|packet_in_progress\, mm_interconnect_0|cmd_xbar_mux_004|packet_in_progress, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|update_grant~1\, mm_interconnect_0|cmd_xbar_mux_004|update_grant~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|saved_grant[1]\, mm_interconnect_0|cmd_xbar_mux_004|saved_grant[1], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_data[44]\, mm_interconnect_0|cmd_xbar_mux_004|src_data[44], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|address[6]\, cpu|the_nios_cpu_nios2_oci|address[6], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|Equal0~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|Equal0~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~2\, cpu|the_nios_cpu_nios2_oci|readdata~2, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~3\, cpu|the_nios_cpu_nios2_oci|readdata~3, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~16\, cpu|the_nios_cpu_nios2_oci|readdata~16, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[11]\, cpu|the_nios_cpu_nios2_oci|readdata[11], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[11]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[11], nios, 1
instance = comp, \cpu|F_iw[11]~30\, cpu|F_iw[11]~30, nios, 1
instance = comp, \cpu|F_iw[11]~31\, cpu|F_iw[11]~31, nios, 1
instance = comp, \cpu|D_iw[11]\, cpu|D_iw[11], nios, 1
instance = comp, \cpu|D_ctrl_force_src2_zero~0\, cpu|D_ctrl_force_src2_zero~0, nios, 1
instance = comp, \cpu|D_ctrl_force_src2_zero~1\, cpu|D_ctrl_force_src2_zero~1, nios, 1
instance = comp, \cpu|D_ctrl_force_src2_zero~2\, cpu|D_ctrl_force_src2_zero~2, nios, 1
instance = comp, \cpu|D_ctrl_force_src2_zero~3\, cpu|D_ctrl_force_src2_zero~3, nios, 1
instance = comp, \cpu|R_ctrl_force_src2_zero\, cpu|R_ctrl_force_src2_zero, nios, 1
instance = comp, \cpu|R_src2_lo~0\, cpu|R_src2_lo~0, nios, 1
instance = comp, \cpu|R_src2_lo[0]~16\, cpu|R_src2_lo[0]~16, nios, 1
instance = comp, \cpu|E_src2[0]\, cpu|E_src2[0], nios, 1
instance = comp, \cpu|E_shift_rot_cnt[0]\, cpu|E_shift_rot_cnt[0], nios, 1
instance = comp, \cpu|E_shift_rot_cnt[1]~7\, cpu|E_shift_rot_cnt[1]~7, nios, 1
instance = comp, \cpu|E_shift_rot_cnt[1]\, cpu|E_shift_rot_cnt[1], nios, 1
instance = comp, \cpu|E_shift_rot_cnt[2]~9\, cpu|E_shift_rot_cnt[2]~9, nios, 1
instance = comp, \cpu|E_shift_rot_cnt[2]\, cpu|E_shift_rot_cnt[2], nios, 1
instance = comp, \cpu|E_shift_rot_cnt[3]~11\, cpu|E_shift_rot_cnt[3]~11, nios, 1
instance = comp, \cpu|E_shift_rot_cnt[3]\, cpu|E_shift_rot_cnt[3], nios, 1
instance = comp, \cpu|E_shift_rot_cnt[4]~13\, cpu|E_shift_rot_cnt[4]~13, nios, 1
instance = comp, \cpu|E_shift_rot_cnt[4]\, cpu|E_shift_rot_cnt[4], nios, 1
instance = comp, \cpu|E_stall~1\, cpu|E_stall~1, nios, 1
instance = comp, \cpu|E_stall~0\, cpu|E_stall~0, nios, 1
instance = comp, \cpu|E_stall~2\, cpu|E_stall~2, nios, 1
instance = comp, \cpu|av_ld_waiting_for_data\, cpu|av_ld_waiting_for_data, nios, 1
instance = comp, \cpu|av_ld_waiting_for_data_nxt~0\, cpu|av_ld_waiting_for_data_nxt~0, nios, 1
instance = comp, \cpu|E_stall~3\, cpu|E_stall~3, nios, 1
instance = comp, \cpu|E_stall~4\, cpu|E_stall~4, nios, 1
instance = comp, \cpu|E_valid~1\, cpu|E_valid~1, nios, 1
instance = comp, \cpu|E_valid\, cpu|E_valid, nios, 1
instance = comp, \cpu|R_src1~14\, cpu|R_src1~14, nios, 1
instance = comp, \cpu|E_src1[12]~14\, cpu|E_src1[12]~14, nios, 1
instance = comp, \cpu|E_src1[12]\, cpu|E_src1[12], nios, 1
instance = comp, \cpu|F_pc[10]~10\, cpu|F_pc[10]~10, nios, 1
instance = comp, \cpu|F_pc[10]\, cpu|F_pc[10], nios, 1
instance = comp, \mm_interconnect_0|addr_router_001|Equal2~1\, mm_interconnect_0|addr_router_001|Equal2~1, nios, 1
instance = comp, \mm_interconnect_0|addr_router_001|Equal2~2\, mm_interconnect_0|addr_router_001|Equal2~2, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_valid~0\, mm_interconnect_0|cmd_xbar_mux_001|src_valid~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|always6~0\, mm_interconnect_0|cmd_xbar_mux_001|always6~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0\, mm_interconnect_0|cmd_xbar_mux_001|update_grant~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1\, mm_interconnect_0|cmd_xbar_mux_001|update_grant~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1]\, mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[66]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[32][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~94\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~94, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][66]~feeder\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][66]~feeder, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[31][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~91\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~91, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[30][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~88\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~88, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[29][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~85\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~85, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[28][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~82\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~82, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[27][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~79\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~79, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[26][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~76\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~76, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[25][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~73\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~73, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[24][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~70\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~70, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[23][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~67\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~67, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[22][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~64\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~64, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[21][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~61\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~61, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[20][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~58\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~58, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[19][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~55\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~55, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[18][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~52\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~52, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[17][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~49\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~49, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[16][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~46\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~46, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[15][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~43\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~43, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[14][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~40, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[13][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~37, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[12][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~34, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[11][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~31, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[10][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~28, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[9][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~25, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[8][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~22, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~19, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~16, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~0\, mm_interconnect_0|rsp_xbar_demux_001|src1_valid~0, nios, 1
instance = comp, \cpu|F_iw[23]~6\, cpu|F_iw[23]~6, nios, 1
instance = comp, \cpu|F_iw[23]~7\, cpu|F_iw[23]~7, nios, 1
instance = comp, \cpu|D_iw[23]\, cpu|D_iw[23], nios, 1
instance = comp, \cpu|E_st_data[22]~0\, cpu|E_st_data[22]~0, nios, 1
instance = comp, \cpu|d_writedata[22]\, cpu|d_writedata[22], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~1\, mm_interconnect_0|cmd_xbar_mux|src_payload~1, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a22\, onchip_ram|the_altsyncram|auto_generated|ram_block1a22, nios, 1
instance = comp, \cpu|F_iw[22]~4\, cpu|F_iw[22]~4, nios, 1
instance = comp, \cpu|F_iw[22]~5\, cpu|F_iw[22]~5, nios, 1
instance = comp, \cpu|D_iw[22]\, cpu|D_iw[22], nios, 1
instance = comp, \cpu|R_src2_lo[10]~6\, cpu|R_src2_lo[10]~6, nios, 1
instance = comp, \cpu|E_src2[10]\, cpu|E_src2[10], nios, 1
instance = comp, \cpu|F_pc[8]~11\, cpu|F_pc[8]~11, nios, 1
instance = comp, \cpu|F_pc[8]\, cpu|F_pc[8], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_data[46]\, mm_interconnect_0|cmd_xbar_mux_004|src_data[46], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|address[8]\, cpu|the_nios_cpu_nios2_oci|address[8], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_wr~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_wr~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_wr\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_wr, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_en~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|ociram_wr_en~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[26]~4\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[26]~4, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[26]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonDReg[26], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~8\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~8, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[26]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[26], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~37\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~37, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~38\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~38, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[27]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[27], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~6\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~6, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[25]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[25], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~33\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~33, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~34\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~34, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[26]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[26], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~9\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~9, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[24]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[24], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~39\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~39, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~40\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~40, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[25]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[25], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[25]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[25]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[25]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[25], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|always1~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|always1~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|monitor_ready~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|monitor_ready~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|monitor_ready\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|monitor_ready, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|ir_out[0]~feeder\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|ir_out[0]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|ir_out[0]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|ir_out[0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~19, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~20, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tdo~reg0feeder, nios, 1
instance = comp, \jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tdo~reg0\, jtag_uart|nios_jtag_uart_alt_jtag_atlantic|tdo~reg0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~6, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, nios, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl\, altera_internal_jtag~TCKUTAPclkctrl, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~4\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg~4, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[16]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_break|break_readreg[16], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~26\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~26, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~28\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr~28, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[17]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_tck|sr[17], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[17]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_jtag_debug_module_wrapper|the_nios_cpu_jtag_debug_module_sysclk|jdo[17], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~3\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg~3, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[10]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonAReg[10], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[8]~16\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|MonARegAddrInc[8]~16, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_access~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_access~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_access~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_access~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_access\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|jtag_ram_access, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|waitrequest~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|waitrequest~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|read~0\, cpu|the_nios_cpu_nios2_oci|read~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|read\, cpu|the_nios_cpu_nios2_oci|read, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|avalon_ociram_readdata_ready, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|waitrequest~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|waitrequest~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|waitrequest\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_ocimem|waitrequest, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]\, mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_demux_004|src1_valid~0\, mm_interconnect_0|rsp_xbar_demux_004|src1_valid~0, nios, 1
instance = comp, \cpu|F_iw[26]~12\, cpu|F_iw[26]~12, nios, 1
instance = comp, \cpu|F_iw[26]~13\, cpu|F_iw[26]~13, nios, 1
instance = comp, \cpu|D_iw[26]\, cpu|D_iw[26], nios, 1
instance = comp, \cpu|D_ctrl_implicit_dst_eretaddr~0\, cpu|D_ctrl_implicit_dst_eretaddr~0, nios, 1
instance = comp, \cpu|D_ctrl_implicit_dst_eretaddr~1\, cpu|D_ctrl_implicit_dst_eretaddr~1, nios, 1
instance = comp, \cpu|D_dst_regnum[2]~0\, cpu|D_dst_regnum[2]~0, nios, 1
instance = comp, \cpu|D_dst_regnum[4]~1\, cpu|D_dst_regnum[4]~1, nios, 1
instance = comp, \cpu|R_dst_regnum[4]\, cpu|R_dst_regnum[4], nios, 1
instance = comp, \cpu|E_st_data[20]~4\, cpu|E_st_data[20]~4, nios, 1
instance = comp, \cpu|d_writedata[20]\, cpu|d_writedata[20], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~26\, mm_interconnect_0|cmd_xbar_mux|src_payload~26, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a20\, onchip_ram|the_altsyncram|auto_generated|ram_block1a20, nios, 1
instance = comp, \cpu|F_iw[20]~56\, cpu|F_iw[20]~56, nios, 1
instance = comp, \cpu|F_iw[20]~57\, cpu|F_iw[20]~57, nios, 1
instance = comp, \cpu|D_iw[20]\, cpu|D_iw[20], nios, 1
instance = comp, \cpu|D_dst_regnum[3]~6\, cpu|D_dst_regnum[3]~6, nios, 1
instance = comp, \cpu|R_dst_regnum[3]\, cpu|R_dst_regnum[3], nios, 1
instance = comp, \cpu|d_writedata[3]~feeder\, cpu|d_writedata[3]~feeder, nios, 1
instance = comp, \cpu|d_writedata[3]\, cpu|d_writedata[3], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~9\, mm_interconnect_0|cmd_xbar_mux|src_payload~9, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a3\, onchip_ram|the_altsyncram|auto_generated|ram_block1a3, nios, 1
instance = comp, \cpu|F_iw[3]~22\, cpu|F_iw[3]~22, nios, 1
instance = comp, \cpu|F_iw[3]~23\, cpu|F_iw[3]~23, nios, 1
instance = comp, \cpu|D_iw[3]\, cpu|D_iw[3], nios, 1
instance = comp, \cpu|D_ctrl_b_is_dst~0\, cpu|D_ctrl_b_is_dst~0, nios, 1
instance = comp, \cpu|D_ctrl_b_is_dst~1\, cpu|D_ctrl_b_is_dst~1, nios, 1
instance = comp, \cpu|D_dst_regnum[1]~2\, cpu|D_dst_regnum[1]~2, nios, 1
instance = comp, \cpu|D_dst_regnum[1]~3\, cpu|D_dst_regnum[1]~3, nios, 1
instance = comp, \cpu|R_dst_regnum[1]~feeder\, cpu|R_dst_regnum[1]~feeder, nios, 1
instance = comp, \cpu|R_dst_regnum[1]\, cpu|R_dst_regnum[1], nios, 1
instance = comp, \cpu|E_st_data[17]~7\, cpu|E_st_data[17]~7, nios, 1
instance = comp, \cpu|d_writedata[17]\, cpu|d_writedata[17], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~29\, mm_interconnect_0|cmd_xbar_mux|src_payload~29, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a17\, onchip_ram|the_altsyncram|auto_generated|ram_block1a17, nios, 1
instance = comp, \cpu|F_iw[17]~63\, cpu|F_iw[17]~63, nios, 1
instance = comp, \cpu|F_iw[17]~64\, cpu|F_iw[17]~64, nios, 1
instance = comp, \cpu|W_ienable_reg[0]~feeder\, cpu|W_ienable_reg[0]~feeder, nios, 1
instance = comp, \cpu|W_ienable_reg[0]\, cpu|W_ienable_reg[0], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_ienable[0]~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_ienable[0]~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_ienable[0]\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|oci_ienable[0], nios, 1
instance = comp, \cpu|W_ipending_reg_nxt[0]~0\, cpu|W_ipending_reg_nxt[0]~0, nios, 1
instance = comp, \cpu|W_ipending_reg[0]\, cpu|W_ipending_reg[0], nios, 1
instance = comp, \cpu|D_ctrl_crst~0\, cpu|D_ctrl_crst~0, nios, 1
instance = comp, \cpu|D_ctrl_crst~1\, cpu|D_ctrl_crst~1, nios, 1
instance = comp, \cpu|R_ctrl_crst\, cpu|R_ctrl_crst, nios, 1
instance = comp, \cpu|Equal127~1\, cpu|Equal127~1, nios, 1
instance = comp, \cpu|W_estatus_reg_inst_nxt~0\, cpu|W_estatus_reg_inst_nxt~0, nios, 1
instance = comp, \cpu|W_estatus_reg_inst_nxt~1\, cpu|W_estatus_reg_inst_nxt~1, nios, 1
instance = comp, \cpu|W_estatus_reg\, cpu|W_estatus_reg, nios, 1
instance = comp, \cpu|W_status_reg_pie_inst_nxt~1\, cpu|W_status_reg_pie_inst_nxt~1, nios, 1
instance = comp, \cpu|Equal127~0\, cpu|Equal127~0, nios, 1
instance = comp, \cpu|W_bstatus_reg_inst_nxt~0\, cpu|W_bstatus_reg_inst_nxt~0, nios, 1
instance = comp, \cpu|W_bstatus_reg_inst_nxt~1\, cpu|W_bstatus_reg_inst_nxt~1, nios, 1
instance = comp, \cpu|W_bstatus_reg\, cpu|W_bstatus_reg, nios, 1
instance = comp, \cpu|Equal127~2\, cpu|Equal127~2, nios, 1
instance = comp, \cpu|W_status_reg_pie_inst_nxt~2\, cpu|W_status_reg_pie_inst_nxt~2, nios, 1
instance = comp, \cpu|W_status_reg_pie_inst_nxt~3\, cpu|W_status_reg_pie_inst_nxt~3, nios, 1
instance = comp, \cpu|W_status_reg_pie_inst_nxt~4\, cpu|W_status_reg_pie_inst_nxt~4, nios, 1
instance = comp, \cpu|W_status_reg_pie\, cpu|W_status_reg_pie, nios, 1
instance = comp, \cpu|D_iw[29]~0\, cpu|D_iw[29]~0, nios, 1
instance = comp, \cpu|F_iw[17]~70\, cpu|F_iw[17]~70, nios, 1
instance = comp, \cpu|D_iw[17]\, cpu|D_iw[17], nios, 1
instance = comp, \cpu|D_dst_regnum[0]~5\, cpu|D_dst_regnum[0]~5, nios, 1
instance = comp, \cpu|R_dst_regnum[0]\, cpu|R_dst_regnum[0], nios, 1
instance = comp, \cpu|d_writedata[5]~feeder\, cpu|d_writedata[5]~feeder, nios, 1
instance = comp, \cpu|d_writedata[5]\, cpu|d_writedata[5], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~10\, mm_interconnect_0|cmd_xbar_mux|src_payload~10, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a5\, onchip_ram|the_altsyncram|auto_generated|ram_block1a5, nios, 1
instance = comp, \cpu|F_iw[5]~24\, cpu|F_iw[5]~24, nios, 1
instance = comp, \cpu|F_iw[5]~25\, cpu|F_iw[5]~25, nios, 1
instance = comp, \cpu|D_iw[5]\, cpu|D_iw[5], nios, 1
instance = comp, \cpu|D_ctrl_br_cmp~1\, cpu|D_ctrl_br_cmp~1, nios, 1
instance = comp, \cpu|D_ctrl_br_cmp~0\, cpu|D_ctrl_br_cmp~0, nios, 1
instance = comp, \cpu|D_ctrl_br_cmp~2\, cpu|D_ctrl_br_cmp~2, nios, 1
instance = comp, \cpu|R_ctrl_br_cmp\, cpu|R_ctrl_br_cmp, nios, 1
instance = comp, \cpu|E_control_rd_data[0]~1\, cpu|E_control_rd_data[0]~1, nios, 1
instance = comp, \cpu|E_control_rd_data[0]~2\, cpu|E_control_rd_data[0]~2, nios, 1
instance = comp, \cpu|E_control_rd_data[0]~3\, cpu|E_control_rd_data[0]~3, nios, 1
instance = comp, \cpu|W_control_rd_data[0]\, cpu|W_control_rd_data[0], nios, 1
instance = comp, \cpu|W_rf_wr_data[0]~1\, cpu|W_rf_wr_data[0]~1, nios, 1
instance = comp, \led|always0~0\, led|always0~0, nios, 1
instance = comp, \led|always0~1\, led|always0~1, nios, 1
instance = comp, \led|data_out~0\, led|data_out~0, nios, 1
instance = comp, \led|data_out\, led|data_out, nios, 1
instance = comp, \led|readdata[0]~0\, led|readdata[0]~0, nios, 1
instance = comp, \mm_interconnect_0|led_s1_translator|av_readdata_pre[0]\, mm_interconnect_0|led_s1_translator|av_readdata_pre[0], nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[0]~0\, cpu|av_ld_byte0_data_nxt[0]~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~0\, mm_interconnect_0|cmd_xbar_mux|src_payload~0, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a0\, onchip_ram|the_altsyncram|auto_generated|ram_block1a0, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[0]~1\, cpu|av_ld_byte0_data_nxt[0]~1, nios, 1
instance = comp, \key|read_mux_out~0\, key|read_mux_out~0, nios, 1
instance = comp, \key|read_mux_out~1\, key|read_mux_out~1, nios, 1
instance = comp, \key|readdata[0]\, key|readdata[0], nios, 1
instance = comp, \mm_interconnect_0|key_s1_translator|av_readdata_pre[0]\, mm_interconnect_0|key_s1_translator|av_readdata_pre[0], nios, 1
instance = comp, \jtag_uart|av_readdata[0]~0\, jtag_uart|av_readdata[0]~0, nios, 1
instance = comp, \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\, mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0], nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[0]~2\, cpu|av_ld_byte0_data_nxt[0]~2, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[0]~3\, cpu|av_ld_byte0_data_nxt[0]~3, nios, 1
instance = comp, \cpu|av_ld_byte0_data_nxt[0]~4\, cpu|av_ld_byte0_data_nxt[0]~4, nios, 1
instance = comp, \cpu|av_ld_byte0_data[0]\, cpu|av_ld_byte0_data[0], nios, 1
instance = comp, \cpu|W_rf_wr_data[0]~0\, cpu|W_rf_wr_data[0]~0, nios, 1
instance = comp, \cpu|W_rf_wr_data[0]~2\, cpu|W_rf_wr_data[0]~2, nios, 1
instance = comp, \cpu|d_writedata[4]\, cpu|d_writedata[4], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~8\, mm_interconnect_0|cmd_xbar_mux|src_payload~8, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a4\, onchip_ram|the_altsyncram|auto_generated|ram_block1a4, nios, 1
instance = comp, \cpu|F_iw[4]~20\, cpu|F_iw[4]~20, nios, 1
instance = comp, \cpu|F_iw[4]~21\, cpu|F_iw[4]~21, nios, 1
instance = comp, \cpu|D_iw[4]\, cpu|D_iw[4], nios, 1
instance = comp, \cpu|Equal133~0\, cpu|Equal133~0, nios, 1
instance = comp, \cpu|d_writedata[24]~0\, cpu|d_writedata[24]~0, nios, 1
instance = comp, \cpu|d_writedata[24]~feeder\, cpu|d_writedata[24]~feeder, nios, 1
instance = comp, \cpu|d_writedata[24]\, cpu|d_writedata[24], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~3\, mm_interconnect_0|cmd_xbar_mux|src_payload~3, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a24\, onchip_ram|the_altsyncram|auto_generated|ram_block1a24, nios, 1
instance = comp, \cpu|F_iw[24]~8\, cpu|F_iw[24]~8, nios, 1
instance = comp, \cpu|F_iw[24]~9\, cpu|F_iw[24]~9, nios, 1
instance = comp, \cpu|D_iw[24]\, cpu|D_iw[24], nios, 1
instance = comp, \cpu|D_dst_regnum[2]~4\, cpu|D_dst_regnum[2]~4, nios, 1
instance = comp, \cpu|D_wr_dst_reg~2\, cpu|D_wr_dst_reg~2, nios, 1
instance = comp, \cpu|D_wr_dst_reg~4\, cpu|D_wr_dst_reg~4, nios, 1
instance = comp, \cpu|D_wr_dst_reg~3\, cpu|D_wr_dst_reg~3, nios, 1
instance = comp, \cpu|R_wr_dst_reg\, cpu|R_wr_dst_reg, nios, 1
instance = comp, \cpu|W_rf_wren\, cpu|W_rf_wren, nios, 1
instance = comp, \cpu|d_writedata[31]~7\, cpu|d_writedata[31]~7, nios, 1
instance = comp, \cpu|d_writedata[15]\, cpu|d_writedata[15], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~16\, mm_interconnect_0|cmd_xbar_mux|src_payload~16, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a15\, onchip_ram|the_altsyncram|auto_generated|ram_block1a15, nios, 1
instance = comp, \cpu|F_iw[15]~36\, cpu|F_iw[15]~36, nios, 1
instance = comp, \cpu|F_iw[15]~37\, cpu|F_iw[15]~37, nios, 1
instance = comp, \cpu|D_iw[15]\, cpu|D_iw[15], nios, 1
instance = comp, \cpu|D_ctrl_break~0\, cpu|D_ctrl_break~0, nios, 1
instance = comp, \cpu|D_ctrl_exception~3\, cpu|D_ctrl_exception~3, nios, 1
instance = comp, \cpu|D_ctrl_exception~4\, cpu|D_ctrl_exception~4, nios, 1
instance = comp, \cpu|D_ctrl_exception~5\, cpu|D_ctrl_exception~5, nios, 1
instance = comp, \cpu|D_ctrl_exception\, cpu|D_ctrl_exception, nios, 1
instance = comp, \cpu|R_ctrl_exception\, cpu|R_ctrl_exception, nios, 1
instance = comp, \cpu|F_pc_no_crst_nxt[13]~13\, cpu|F_pc_no_crst_nxt[13]~13, nios, 1
instance = comp, \cpu|F_pc_no_crst_nxt[13]~6\, cpu|F_pc_no_crst_nxt[13]~6, nios, 1
instance = comp, \cpu|F_pc[13]\, cpu|F_pc[13], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0\, mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~0\, mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|saved_grant[0]\, mm_interconnect_0|cmd_xbar_mux|saved_grant[0], nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2, nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1, nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2, nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\, mm_interconnect_0|onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux|WideOr0~2\, mm_interconnect_0|cmd_xbar_demux|WideOr0~2, nios, 1
instance = comp, \onchip_ram|wren~4\, onchip_ram|wren~4, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|src_payload~6\, mm_interconnect_0|cmd_xbar_mux|src_payload~6, nios, 1
instance = comp, \onchip_ram|the_altsyncram|auto_generated|ram_block1a12\, onchip_ram|the_altsyncram|auto_generated|ram_block1a12, nios, 1
instance = comp, \cpu|F_iw[12]~14\, cpu|F_iw[12]~14, nios, 1
instance = comp, \cpu|F_iw[12]~15\, cpu|F_iw[12]~15, nios, 1
instance = comp, \cpu|D_iw[12]\, cpu|D_iw[12], nios, 1
instance = comp, \cpu|R_src2_lo[6]~10\, cpu|R_src2_lo[6]~10, nios, 1
instance = comp, \cpu|E_src2[6]\, cpu|E_src2[6], nios, 1
instance = comp, \cpu|F_pc[4]~15\, cpu|F_pc[4]~15, nios, 1
instance = comp, \cpu|W_alu_result[6]~20\, cpu|W_alu_result[6]~20, nios, 1
instance = comp, \cpu|W_alu_result[6]\, cpu|W_alu_result[6], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_data[42]\, mm_interconnect_0|cmd_xbar_mux_004|src_data[42], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|address[4]\, cpu|the_nios_cpu_nios2_oci|address[4], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|Equal0~1\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|Equal0~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|take_action_ocireg~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|take_action_ocireg~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|monitor_error~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|monitor_error~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|monitor_error\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|monitor_error, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~1\, cpu|the_nios_cpu_nios2_oci|readdata~1, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[0]~feeder\, cpu|the_nios_cpu_nios2_oci|readdata[0]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[0]\, cpu|the_nios_cpu_nios2_oci|readdata[0], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[0]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[0], nios, 1
instance = comp, \cpu|F_iw[0]~18\, cpu|F_iw[0]~18, nios, 1
instance = comp, \cpu|F_iw[0]~19\, cpu|F_iw[0]~19, nios, 1
instance = comp, \cpu|D_iw[0]\, cpu|D_iw[0], nios, 1
instance = comp, \cpu|D_ctrl_ld~4\, cpu|D_ctrl_ld~4, nios, 1
instance = comp, \cpu|R_ctrl_ld\, cpu|R_ctrl_ld, nios, 1
instance = comp, \cpu|d_read_nxt\, cpu|d_read_nxt, nios, 1
instance = comp, \cpu|d_read\, cpu|d_read, nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0\, mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0, nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|end_begintransfer\, mm_interconnect_0|cpu_data_master_translator|end_begintransfer, nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4\, mm_interconnect_0|cpu_data_master_translator|av_waitrequest~4, nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5\, mm_interconnect_0|cpu_data_master_translator|av_waitrequest~5, nios, 1
instance = comp, \cpu|E_st_stall\, cpu|E_st_stall, nios, 1
instance = comp, \cpu|d_write\, cpu|d_write, nios, 1
instance = comp, \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid\, mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_valid~0\, mm_interconnect_0|cmd_xbar_mux_004|src_valid~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[0]~0\, mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[0]~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[1]\, mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[1], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|arb|grant[1]~1\, mm_interconnect_0|cmd_xbar_mux_004|arb|grant[1]~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[0]~1\, mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[0]~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[0]\, mm_interconnect_0|cmd_xbar_mux_004|arb|top_priority_reg[0], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|arb|grant[0]~0\, mm_interconnect_0|cmd_xbar_mux_004|arb|grant[0]~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|saved_grant[0]\, mm_interconnect_0|cmd_xbar_mux_004|saved_grant[0], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_004|src_data[38]\, mm_interconnect_0|cmd_xbar_mux_004|src_data[38], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|address[0]\, cpu|the_nios_cpu_nios2_oci|address[0], nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|Equal0~2\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_avalon_reg|Equal0~2, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|monitor_go~0\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|monitor_go~0, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|monitor_go\, cpu|the_nios_cpu_nios2_oci|the_nios_cpu_nios2_oci_debug|monitor_go, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata~15\, cpu|the_nios_cpu_nios2_oci|readdata~15, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[2]~feeder\, cpu|the_nios_cpu_nios2_oci|readdata[2]~feeder, nios, 1
instance = comp, \cpu|the_nios_cpu_nios2_oci|readdata[2]\, cpu|the_nios_cpu_nios2_oci|readdata[2], nios, 1
instance = comp, \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[2]\, mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[2], nios, 1
instance = comp, \cpu|F_iw[2]~28\, cpu|F_iw[2]~28, nios, 1
instance = comp, \cpu|F_iw[2]~29\, cpu|F_iw[2]~29, nios, 1
instance = comp, \cpu|D_iw[2]\, cpu|D_iw[2], nios, 1
instance = comp, \cpu|R_src2_use_imm~0\, cpu|R_src2_use_imm~0, nios, 1
instance = comp, \cpu|R_src2_use_imm~1\, cpu|R_src2_use_imm~1, nios, 1
instance = comp, \cpu|R_src2_use_imm\, cpu|R_src2_use_imm, nios, 1
instance = comp, \cpu|E_src2[18]~8\, cpu|E_src2[18]~8, nios, 1
instance = comp, \cpu|E_src2[18]\, cpu|E_src2[18], nios, 1
instance = comp, \cpu|E_logic_result[18]~7\, cpu|E_logic_result[18]~7, nios, 1
instance = comp, \cpu|W_alu_result[18]~34\, cpu|W_alu_result[18]~34, nios, 1
instance = comp, \cpu|W_alu_result[18]~8\, cpu|W_alu_result[18]~8, nios, 1
instance = comp, \cpu|W_alu_result[18]~feeder\, cpu|W_alu_result[18]~feeder, nios, 1
instance = comp, \cpu|W_alu_result[18]\, cpu|W_alu_result[18], nios, 1
instance = comp, \mm_interconnect_0|addr_router|Equal0~1\, mm_interconnect_0|addr_router|Equal0~1, nios, 1
instance = comp, \mm_interconnect_0|addr_router|Equal3~0\, mm_interconnect_0|addr_router|Equal3~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|WideOr1~0\, mm_interconnect_0|cmd_xbar_mux|WideOr1~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|WideOr1~1\, mm_interconnect_0|cmd_xbar_mux|WideOr1~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux|WideOr1\, mm_interconnect_0|cmd_xbar_mux|WideOr1, nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0\, mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg~0, nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg[0]~feeder\, mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg[0]~feeder, nios, 1
instance = comp, \mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg[0]\, mm_interconnect_0|onchip_ram_s1_translator|read_latency_shift_reg[0], nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_demux|src1_valid~0\, mm_interconnect_0|rsp_xbar_demux|src1_valid~0, nios, 1
instance = comp, \cpu|F_iw[14]~40\, cpu|F_iw[14]~40, nios, 1
instance = comp, \cpu|F_iw[14]~41\, cpu|F_iw[14]~41, nios, 1
instance = comp, \cpu|F_iw[14]~69\, cpu|F_iw[14]~69, nios, 1
instance = comp, \cpu|D_iw[14]\, cpu|D_iw[14], nios, 1
instance = comp, \cpu|hbreak_enabled~0\, cpu|hbreak_enabled~0, nios, 1
instance = comp, \cpu|hbreak_enabled\, cpu|hbreak_enabled, nios, 1
instance = comp, \cpu|D_iw[29]~1\, cpu|D_iw[29]~1, nios, 1
instance = comp, \cpu|F_iw[1]~16\, cpu|F_iw[1]~16, nios, 1
instance = comp, \cpu|F_iw[1]~17\, cpu|F_iw[1]~17, nios, 1
instance = comp, \cpu|D_iw[1]\, cpu|D_iw[1], nios, 1
instance = comp, \cpu|D_ctrl_st~0\, cpu|D_ctrl_st~0, nios, 1
instance = comp, \cpu|R_ctrl_st\, cpu|R_ctrl_st, nios, 1
instance = comp, \cpu|W_valid~0\, cpu|W_valid~0, nios, 1
instance = comp, \cpu|W_valid~1\, cpu|W_valid~1, nios, 1
instance = comp, \cpu|W_valid\, cpu|W_valid, nios, 1
instance = comp, \mm_interconnect_0|rsp_xbar_mux_001|src_payload~0\, mm_interconnect_0|rsp_xbar_mux_001|src_payload~0, nios, 1
instance = comp, \mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\, mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0, nios, 1
instance = comp, \mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1\, mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1, nios, 1
instance = comp, \cpu|i_read_nxt~0\, cpu|i_read_nxt~0, nios, 1
instance = comp, \cpu|i_read\, cpu|i_read, nios, 1
instance = comp, \cpu|F_valid~0\, cpu|F_valid~0, nios, 1
instance = comp, \cpu|D_valid~feeder\, cpu|D_valid~feeder, nios, 1
instance = comp, \cpu|D_valid\, cpu|D_valid, nios, 1
instance = comp, \cpu|R_valid~feeder\, cpu|R_valid~feeder, nios, 1
instance = comp, \cpu|R_valid\, cpu|R_valid, nios, 1
instance = comp, \cpu|D_ctrl_alu_subtract~2\, cpu|D_ctrl_alu_subtract~2, nios, 1
instance = comp, \cpu|D_ctrl_alu_subtract~0\, cpu|D_ctrl_alu_subtract~0, nios, 1
instance = comp, \cpu|D_ctrl_alu_subtract~1\, cpu|D_ctrl_alu_subtract~1, nios, 1
instance = comp, \cpu|E_alu_sub~0\, cpu|E_alu_sub~0, nios, 1
instance = comp, \cpu|E_alu_sub\, cpu|E_alu_sub, nios, 1
instance = comp, \cpu|F_pc[17]~5\, cpu|F_pc[17]~5, nios, 1
instance = comp, \cpu|F_pc[17]\, cpu|F_pc[17], nios, 1
instance = comp, \mm_interconnect_0|addr_router_001|Equal1~1\, mm_interconnect_0|addr_router_001|Equal1~1, nios, 1
instance = comp, \mm_interconnect_0|addr_router_001|Equal1~2\, mm_interconnect_0|addr_router_001|Equal1~2, nios, 1
instance = comp, \mm_interconnect_0|addr_router_001|Equal1~3\, mm_interconnect_0|addr_router_001|Equal1~3, nios, 1
instance = comp, \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0\, mm_interconnect_0|cpu_instruction_master_translator|read_accepted~0, nios, 1
instance = comp, \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1\, mm_interconnect_0|cpu_instruction_master_translator|read_accepted~1, nios, 1
instance = comp, \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2\, mm_interconnect_0|cpu_instruction_master_translator|read_accepted~2, nios, 1
instance = comp, \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3\, mm_interconnect_0|cpu_instruction_master_translator|read_accepted~3, nios, 1
instance = comp, \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~4\, mm_interconnect_0|cpu_instruction_master_translator|read_accepted~4, nios, 1
instance = comp, \mm_interconnect_0|cpu_instruction_master_translator|read_accepted~5\, mm_interconnect_0|cpu_instruction_master_translator|read_accepted~5, nios, 1
instance = comp, \mm_interconnect_0|cpu_instruction_master_translator|read_accepted\, mm_interconnect_0|cpu_instruction_master_translator|read_accepted, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0\, mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\, mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\, mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2\, mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~2, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]\, mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_valid~1\, mm_interconnect_0|cmd_xbar_mux_001|src_valid~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~1\, mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~3\, mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~3, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]\, mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~0\, mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0]\, mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~0\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~0, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~2\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~2, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[32]~2\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[32]~2, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[32]~3\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[32]~3, nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[32]\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[32], nios, 1
instance = comp, \mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~1\, mm_interconnect_0|ddr_sdram_s1_translator_avalon_universal_slave_0_agent|m0_write~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|int_split_read~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|int_split_read~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_read\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_read, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[0][1], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[47]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[47], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_bank_addr[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_bank_addr[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[0][1], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[46]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[46], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_bank_addr[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_bank_addr[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|same_chip_bank_row[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|same_chip_bank_row[0]~0, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[50]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[50], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[2], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[51]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[51], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[52]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[52], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[4], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[53]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[53], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~2, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[55]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[55], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][7], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[54]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[54], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~3, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[48]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[48], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[0], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[49]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[49], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideAnd1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideAnd1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[0], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[60]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[60], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[12], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[59]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[59], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][11], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[58]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[58], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][12], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[57]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[57], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[9], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[56]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[56], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_row_addr[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[0][9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[0]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[2][0]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[2][0]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|same_chip_bank_row[3]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|same_chip_bank_row[3]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][11]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][11]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][9]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][9]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[3][9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[3]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[3]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[2][3]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[2][3]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[2][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[2][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|same_chip_bank_row[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|same_chip_bank_row[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][11]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][11]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][9]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][9]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[1][8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[2][1]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[2][1]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[2]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[2]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[2][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[2][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[2][3]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[2][3]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|bank[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|same_chip_bank_row[2]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|same_chip_bank_row[2]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[2][2]~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[2][2]~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[2][1]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[2][1]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[0]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[0]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[2][0]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[2][0]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[2]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[2]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|waiting_to_load\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|waiting_to_load, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[2]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[2]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[2]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[2]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[2]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[2]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row[2][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_same_row_addr[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[2]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[2]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[2]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[2]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[2]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[2]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[2]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[2]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan16~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan16~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][1]~41\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][1]~41, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~63\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~63, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~41\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~41, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[2][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[2][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[3]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[3]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[1][2]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[1][2]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[1][0]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[1][0]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[3]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[3]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[3]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[3]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[3]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[3]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[3]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[3]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|granted_ap~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|granted_ap~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[3]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[3]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[3]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[3]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_tbp_row_pass_flush[3]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_tbp_row_pass_flush[3]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[1][3]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[1][3]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[1][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[1][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[1]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[1]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[1]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[1]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|granted_ap~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|granted_ap~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[0][0]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[0][0]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[0][1]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[0][1]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[0][3]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[0][3]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always19~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[0][2]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[0][2]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[0][3]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[0][3]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[0][2]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[0][2]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[1][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[1][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][0]~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][0]~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][3]~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][3]~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][2]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][2]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][1]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][1]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[3][1]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[3][1]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[3][2]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[3][2]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[3][0]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[3][0]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[3]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[3]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr4~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr4~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|granted_ap~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|granted_ap~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[2]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[2]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[3]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[3]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[3]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[3]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[1][2]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[1][2]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[1][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[1][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[1][3]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[1][3]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[1][1]~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[1][1]~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[1][0]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[1][0]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[3]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[3]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[3]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[3]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[3]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[3]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][1]~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][1]~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[3]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[3]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan19~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan19~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|Add7~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|Add7~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[2]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[2]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|int_interrupt_disable_ready~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|int_interrupt_disable_ready~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|int_interrupt_disable_ready\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|int_interrupt_disable_ready, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr5~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr5~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_this_chip~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_this_chip~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[0]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[0]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[3]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[3]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[4]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[4]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[5]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[5]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Equal4~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Equal4~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Equal4~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Equal4~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[1]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[1]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan34~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan34~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan34~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan34~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan34~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan34~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_rd_diff_chip\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_rd_diff_chip, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_do_write_this_chip~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_do_write_this_chip~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[2]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[2]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[4]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[4]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[5]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[5]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[5]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[5]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[5]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[5]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[1]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[1]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan37~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan37~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan37~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan37~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan39~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan39~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_rd_diff_chip\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_wr_cnt_diff_chip_greater_eq_than_t_param_wr_to_rd_diff_chip, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[5]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[5]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[5]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[5]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[5]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[5]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[1]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[1]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[4]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[4]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[5]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[5]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_read_ready~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_read_ready~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_read_ready~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_read_ready~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_read_ready~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_read_ready~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux3~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux3~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux2~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux2~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux3~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux3~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux3~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux3~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_read_ready\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_read_ready, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_read~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_read~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_read~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_read~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_read[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_read[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|can_read[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|can_read[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[3]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[3]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[3]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[3]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][1]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][1]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][1]~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][1]~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][3]~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][3]~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][3]~43\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][3]~43, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][1]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][1]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][1]~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][1]~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][2]~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][2]~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][2]~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][2]~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[3]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[3]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[3]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[3]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[3][1]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[3][1]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[3][2]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[3][2]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[3][3]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[3][3]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[3][0]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[3][0]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor7~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor7~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[3]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[3]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~37\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~37, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][1]~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][1]~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][5]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][5]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][2]~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][2]~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][2]~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][2]~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][2]~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][2]~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][2]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][2]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan20~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan20~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][5]~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][5]~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][5]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][5]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][5]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][5]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][5]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][5]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][3]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][3]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][4]~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][4]~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][5]~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][5]~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][4]~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][4]~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][5]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][5]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][5]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][5]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan20~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan20~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal11~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal11~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_wr_to_pch~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_wr_to_pch~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_wr_to_pch[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_wr_to_pch[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_wr_to_pch[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_wr_to_pch[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][0]~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][0]~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~67\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~67, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][5]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][5]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][4]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][4]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add20~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add20~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~44\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~44, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[3][0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[3][0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~62\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~62, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][3]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][3]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[0]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[0]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[0]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[0]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][5]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][5]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][5]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][5]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][3]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][3]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][5]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][5]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][4]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][4]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][5]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][5]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][4]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][4]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][5]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][5]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][5]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][5]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan11~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan11~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal8~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal8~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan10~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan10~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][0]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][0]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][1]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][1]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][2]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][2]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][2]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][2]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][2]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][2]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][2]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][2]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan11~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan11~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][3]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][3]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[2][1]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[2][1]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][1]~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][1]~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~43\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~43, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~44\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~44, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4]~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4]~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][5]~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][5]~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][5]~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][5]~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][5]~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][5]~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4]~39\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4]~39, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4]~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4]~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][5]~37\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][5]~37, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][5]~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][5]~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan17~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan17~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal10~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal10~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][2]~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][2]~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][2]~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][2]~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][3]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][3]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal6~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal6~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~50\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~50, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][1]~57\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][1]~57, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][1]~58\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][1]~58, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~65\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~65, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~66\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~66, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4]~51\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4]~51, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan13~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan13~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][2]~44\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][2]~44, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][2]~41\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][2]~41, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan14~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan14~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][2]~43\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][2]~43, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][2]~45\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][2]~45, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][5]~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][5]~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][5]~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][5]~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][3]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][3]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~59\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~59, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~60\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~60, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4]~55\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4]~55, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][5]~52\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][5]~52, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4]~56\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4]~56, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][5]~53\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][5]~53, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][5]~54\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][5]~54, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan14~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan14~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal9~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal9~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~63\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~63, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~51\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~51, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~52\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~52, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~53\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~53, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~54\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~54, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][0]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][0]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~64\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~64, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~46\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~46, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~47\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~47, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~48\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~48, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~49\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~49, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~50\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~50, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~61\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~61, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~62\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~62, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][2]~56\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][2]~56, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][2]~55\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][2]~55, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][2]~57\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][2]~57, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][2]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][2]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[1][0]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[1][0]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~47\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~47, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][5]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][5]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal5~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal5~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~55\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~55, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[1][1]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[1][1]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~66\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~66, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~39\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~39, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[0][1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[0][1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[0][0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[0][0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux2~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux2~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~59\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~59, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux2~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux2~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][2]~37\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][2]~37, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][2]~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][2]~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][2]~39\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][2]~39, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][2]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][2]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~64\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~64, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][5]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][5]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add19~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add19~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~52\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~52, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][5]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][5]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~53\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~53, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux12~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux12~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~54\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~54, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux12~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux12~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][4]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][4]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~55\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~55, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~58\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~58, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][4]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][4]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~56\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~56, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][4]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][4]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux1~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux1~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][4]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][4]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal4~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal4~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][1]~56\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][1]~56, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~57\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~57, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux13~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux13~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux13~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux13~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~44\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~44, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~45\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~45, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux17~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux17~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux17~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux17~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~47\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~47, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][5]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][5]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][1]~58\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][1]~58, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux3~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux3~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux3~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux3~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~49\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~49, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~48\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~48, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux4~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux4~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~50\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~50, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux4~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux4~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][3]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][3]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add17~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add17~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add17~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add17~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~37\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~37, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux0~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux0~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][5]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][5]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux9~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux9~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux9~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux9~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][2]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][2]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][4]~59\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][4]~59, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add18~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add18~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~53\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~53, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux7~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux7~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux7~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux7~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux8~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux8~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux8~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux8~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][4]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][4]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add18~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add18~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~51\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~51, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux6~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux6~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux6~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux6~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~52\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~52, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][5]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][5]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux10~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux10~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux10~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux10~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~51\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~51, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][1]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][1]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add18~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add18~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~54\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~54, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][3]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][3]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal5~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal5~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~65\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~65, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux15~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux15~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux15~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux15~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][2]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][2]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add19~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add19~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~60\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~60, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux14~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux14~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux14~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux14~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~49\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~49, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][3]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][3]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add19~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add19~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~48\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~48, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][4]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][4]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal6~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal6~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add23~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~43\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~43, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux5~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux5~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux5~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux5~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add21~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][1]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][1]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add17~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add17~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~61\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~61, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux20~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux20~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux20~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux20~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux22~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux22~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux22~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux22~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux23~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux23~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux23~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux23~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][3]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][3]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal7~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal7~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][4]~57\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][4]~57, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux21~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux21~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux21~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux21~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~45\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~45, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add20~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add20~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~43\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~43, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux19~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux19~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux19~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux19~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][4]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][4]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add20~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add20~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux18~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux18~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux18~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux18~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][5]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][5]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal7~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal7~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add24~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~41\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~41, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][1]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][1]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~46\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~46, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux11~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux11~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux11~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux11~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add22~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[3]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[3]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[3]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[3]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[3]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[3]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[3]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[3]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[3]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[3]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][3]~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][3]~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][2]~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][2]~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][3]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][3]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][2]~45\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][2]~45, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][3]~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][3]~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][3]~44\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][3]~44, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][1]~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][1]~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][1]~46\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][1]~46, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[3]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[3]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always15~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always15~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always17~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always17~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always7~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always7~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always9~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always9~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always11~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always11~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always13~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always13~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always3~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always3~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always5~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always5~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[3]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[3]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[2]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[2]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][0]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][0]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][0]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][0]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][0]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][0]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[2][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[2][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[2][3]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[2][3]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[2][1]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[2][1]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[2][0]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[2][0]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor6~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor6~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor6~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor6~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[2]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[2]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[2]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[2]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan35~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan35~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan35~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan35~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan35~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan35~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_wr_diff_chip\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_wr_diff_chip, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan33~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan33~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_write_ready~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_write_ready~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_write_ready~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_write_ready~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_write_ready~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_write_ready~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux4~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux4~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux4~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux4~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_write_ready\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_write_ready, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_write~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_write~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_write~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_write~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_write[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_write[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr7~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr7~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr7~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr7~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[3]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[3]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[2]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[2]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~39\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~39, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~45\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~45, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~46\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~46, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~49\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~49, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~50\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~50, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan17~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan17~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][0]~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][0]~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~47\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~47, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~48\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~48, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[0]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[0]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[2]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[2]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[2]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[2]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[2]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[2]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[2]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[2]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[2]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[2]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[2]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[2]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[2]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[2]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[2]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[2]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[2][0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[2][0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[2]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[2]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[2]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[2]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_act_req_with_priority[0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr4~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr4~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr2~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr2~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr2~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr2~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|always164~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|always164~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[6]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[6]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[8]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[8]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[10]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[10]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[12]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[12]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[13]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[13]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[14]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[14]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[15]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[15]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[16]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[16], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[17]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[17], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[18]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[18]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[18]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[18], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[19]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[19]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[19]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[19], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[20]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[20]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[20]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[20], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[21]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[21], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[22]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[22]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[22]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[22], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[23]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[23]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[23]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[23], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[24]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[24]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[24]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[24], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[25]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[25], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[26]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[26]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[26]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[26], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[27]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[27]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[27]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[27], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[28]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[28], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[29]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[29], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[30]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[30]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[30]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[30], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[31]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[31]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[31]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[31], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[32]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[32]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[32]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[32], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[33]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[33]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[33]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[33], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[34]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[34]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[34]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[34], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[35]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[35]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[35]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[35], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[36]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[36]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[36]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[36], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[37]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[37]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[37]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[37], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[38]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[38]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[38]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[38], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[39]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[39], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[40]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[40]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[40]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[40], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[41]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[41], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[42]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[42]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[42]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[42], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[43]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[43]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[43]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[43], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[44]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[44]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[44]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[44], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[45]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[45]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[45]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[45], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[46]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[46]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[46]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[46], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[47]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[47]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[47]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[47], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[48]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[48]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[48]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[48], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[49]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[49]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[49]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[49], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[50]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[50], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[51]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[51]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[51]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[51], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[52]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[52]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[52]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[52], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[53]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[53]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[53]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[53], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[54]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[54]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[54]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[54], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[55]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[55], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[56]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[56]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[56]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[56], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[57]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[57], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[58]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[58], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[59]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[59]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[59]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[59], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[60]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[60]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[60]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[60], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[61]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[61]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[61]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[61], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[62]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[62]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[62]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[62], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[63]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[63], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_tfaw_cmd_cnt~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_tfaw_cmd_cnt~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[0]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[0]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[3]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[3]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[4]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[4]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[5]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[5]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[5]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[5]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[5]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[5]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[1]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[1]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[2]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[2]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_trrd_ready_combi[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_trrd_ready_combi[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_trrd_ready_combi[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_trrd_ready_combi[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_or_row_grant~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_or_row_grant~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_or_row_grant~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_or_row_grant~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|or_row_grant\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|or_row_grant, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|always88~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|always88~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr9~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr9~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_or_row_grant~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_or_row_grant~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][2]~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][2]~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][1]~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][1]~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][1]~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][1]~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][2]~41\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][2]~41, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][3]~39\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][3]~39, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][3]~47\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][3]~47, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][1]~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][1]~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][1]~37\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][1]~37, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[2]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[2]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[2]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[2]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[2]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[2]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[1][2]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[1][2]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[1][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[1][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[1][0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[1][0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor5~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor5~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[1][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[1][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[1][3]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[1][3]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor5~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor5~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[3]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[3]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[3]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[3]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[3]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[3]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[3]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[3]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[3]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[3]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[3]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[3]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[3]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[3]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideAnd1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideAnd1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_accepted_r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_accepted_r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[5]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[5]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[5]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[5]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add19~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add19~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add19~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add19~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add19~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add19~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr3~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr3~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr3~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr3~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr3~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr3~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr2~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr2~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr2~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr2~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr2~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr2~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr4~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr4~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr4~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr4~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr4~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr4~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_blocked~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_blocked~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_load~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_load~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_load\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_load, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[0][1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[0][1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][2]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][2]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal4~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal4~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo_combi[0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvo[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|granted_ap[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|granted_ap[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideAnd4~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideAnd4~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideAnd4~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideAnd4~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[0]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[0]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|always20~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|always20~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[6]~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[6]~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[7]~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[7]~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[9]~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[9]~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[2]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[2]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[3]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[3]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[5]~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[5]~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan3~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan3~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan3~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan3~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan4~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan4~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Mux7~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Mux7~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].sideband_state[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].sideband_state[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Mux10~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Mux10~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan3~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan3~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Mux10~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Mux10~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].int_enter_power_saving_ready\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].int_enter_power_saving_ready, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|rfsh_ack~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|rfsh_ack~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[2]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[2]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[4]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[4]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[5]~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[5]~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[6]~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[6]~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[7]~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[7]~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8]~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8]~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[9]~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[9]~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11]~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11]~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[12]~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[12]~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr8~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr8~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|always88~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|always88~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_pch_req_with_priority[1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[1]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[1]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[1]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[1]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr6~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr6~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr6~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr6~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|or_col_grant\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|or_col_grant, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Selector7~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Selector7~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Selector6~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Selector6~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Selector6~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Selector6~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_chip[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_chip[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_precharge[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_precharge[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[2][0]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[2][0]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[2][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[2][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux16~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux16~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux16~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux16~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~46\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~46, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][1]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][1]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[2]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[2]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[2]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[2]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][1]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][1]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][2]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][2]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][3]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][3]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor4~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor4~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr1~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr1~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|int_do_col_req\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|int_do_col_req, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|Add7~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|Add7~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[3]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[3]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|LessThan6~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|LessThan6~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_doing~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_doing~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_doing\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_doing, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|last_is_read~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|last_is_read~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|last_is_read\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|last_is_read, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|doing_read~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|doing_read~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_doing_read\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_doing_read, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|cfg_output_regd_for_afi_output[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|cfg_output_regd_for_afi_output[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|always3~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|always3~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_read_r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_read_r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|WideOr0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|WideOr0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|WideOr0~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|WideOr0~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_rdata_valid_lat_dec~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_rdata_valid_lat_dec~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_rdata_valid_lat_dec\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_rdata_valid_lat_dec, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdata_valid_lat_dec~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdata_valid_lat_dec~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdata_valid_lat_dec\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdata_valid_lat_dec, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|seq_rdata_valid_lat_dec_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|seq_rdata_valid_lat_dec_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[0]~_wirecell\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[0]~_wirecell, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[1]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[1]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|always3~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|always3~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[1]~_wirecell\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[1]~_wirecell, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[2]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[2]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[2]~_wirecell\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[2]~_wirecell, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[3]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[3]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[4]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[4]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[4]~_wirecell\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[4]~_wirecell, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[4]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[4]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|altsyncram_component|auto_generated|ram_block1a0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|altsyncram_component|auto_generated|ram_block1a0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|seq_rdata_valid[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|rdv_pipe|seq_rdata_valid[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~52\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~52, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~53\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~53, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~54\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~54, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~55\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~55, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~57\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~57, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~58\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~58, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_release_admin\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_release_admin, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~59\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~59, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~60\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~60, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~61\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~61, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~62\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~62, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_idle\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_idle, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector21~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector21~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector21~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector21~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_idle\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_idle, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_state.s_ac_idle\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_idle, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_state.s_ac_relax\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_relax, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dimm_driving_dq_proc~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dimm_driving_dq_proc~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ac_access_req\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ac_access_req, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector40~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector40~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|int_ctl_init_fail\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|int_ctl_init_fail, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctl_init_fail~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctl_init_fail~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctl_init_fail\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctl_init_fail, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector4~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector4~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector4~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector4~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_wait_admin\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_wait_admin, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector8~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector8~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_mtp\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_mtp, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_btp\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_btp, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_zeros\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_zeros, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_ones\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_ones, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_zeros\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_zeros, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector12~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector12~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector12~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector12~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector12~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector12~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector12~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector12~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_wlat\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_wlat, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_wlat\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_wlat, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|generate_wdata\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|generate_wdata, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_1100_step\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_1100_step, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector11~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector11~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_0011_step\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_0011_step, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_0011_step\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_0011_step, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector67~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector67~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector67~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector67~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector67~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector67~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector67~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector67~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_dqs_burst~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_dqs_burst~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[2]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[2]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[3]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[3]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[4]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[4]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[5]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[5]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[6]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[6]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector75~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector75~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector32~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector32~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector32~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector32~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector75~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector75~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector75~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector75~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[7]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[7]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector75~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector75~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|access_complete\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|access_complete, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector9~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector9~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_01_pairs\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_01_pairs, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_01_pairs\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_01_pairs, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector10~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector10~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector10~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector10~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_1100_step\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_1100_step, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_ones\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_ones, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector13~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector13~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_release_admin\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_release_admin, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_handshake_proc~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_handshake_proc~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_ac_access_req\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_ac_access_req, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector11~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector11~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~59\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~59, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_access_precharge\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_access_precharge, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector15~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector15~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~56\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~56, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~57\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~57, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_program_cal_mrs\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_program_cal_mrs, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector216~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector216~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector11~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector11~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr47~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr47~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_10~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_10~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_10~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_10~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_10~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_10~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector228~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector228~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector228~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector228~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr29~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr29~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector217~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector217~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~52\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~52, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~39\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~39, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~53\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~53, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_refresh_done\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_refresh_done, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_done~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_done~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_done\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_done, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[0]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[0]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_5~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_5~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|initial_refresh_issued~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|initial_refresh_issued~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|initial_refresh_issued\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|initial_refresh_issued, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[4]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[4]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[5]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[5]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[6]~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[6]~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[7]~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[7]~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[8]~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[8]~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Equal0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Equal0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[2]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[2]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[2]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[2]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[1]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[1]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[2]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[2]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[3]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[3]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Equal0~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Equal0~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_7~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_7~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_due\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_due, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add2~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add2~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[1]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[1]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_8~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_8~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[0]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[0]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[0]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[0]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|LessThan0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|LessThan0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refreshes_maxed\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refreshes_maxed, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_10~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_10~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~46\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~46, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ctrl_rec.command.cmd_prep_customer_mr_setup\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ctrl_rec.command.cmd_prep_customer_mr_setup, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~48\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~48, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~49\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~49, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_dummy_wait\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_dummy_wait, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~44\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~44, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~45\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~45, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_refresh\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_refresh, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr45~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr45~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector11~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector11~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector218~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector218~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector218~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector218~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideNor1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideNor1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector217~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector217~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr49~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr49~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector221~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector221~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector219~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector219~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector219~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector219~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector221~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector221~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector217~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector217~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector217~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector217~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideNor0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideNor0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector246~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector246~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector247~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector247~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideNor0~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideNor0~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector217~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector217~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector216~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector216~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|per_cs_init_seen[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|per_cs_init_seen[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|mem_init_complete~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|mem_init_complete~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|mem_init_complete\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|mem_init_complete, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~41\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~41, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~43\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~43, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_topup_refresh\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_topup_refresh, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~50\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~50, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~51\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~51, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_topup_refresh_done\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_topup_refresh_done, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector10~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector10~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector10~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector10~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~60\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~60, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_prog_user_mrs\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_prog_user_mrs, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~61\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~61, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgb_ac_access_req~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgb_ac_access_req~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~47\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~47, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~64\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~64, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~62\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~62, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~63\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~63, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~65\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~65, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_idle\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_idle, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~54\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~54, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~66\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~66, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~55\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~55, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_run_init_seq\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_run_init_seq, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector243~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector243~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector242~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector242~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector242~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector242~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector247~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector247~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector247~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector247~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr35~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr35~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~69\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~69, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~66\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~66, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~64\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~64, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~65\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~65, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~67\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~67, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~68\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~68, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~62\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~62, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr45~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr45~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~61\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~61, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~63\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~63, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~70\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~70, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~59\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~59, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~60\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~60, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~71\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~71, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector242~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector242~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector248~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector248~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector248~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector248~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~73\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~73, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector246~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector246~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector247~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector247~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector247~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector247~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector247~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector247~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector246~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector246~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector246~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector246~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector246~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector246~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector246~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector246~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~72\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~72, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector244~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector244~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector244~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector244~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector244~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector244~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector244~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector244~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~58\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~58, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector242~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector242~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector243~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector243~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~81\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~81, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector242~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector242~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector242~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector242~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~57\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~57, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~37\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~37, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~39\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~39, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~41\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~41, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~43\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~43, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~80\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~80, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~45\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~45, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~77\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~77, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~47\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~47, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~76\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~76, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~49\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~49, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~75\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~75, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~51\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~51, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~74\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~74, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~53\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~53, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~79\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~79, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[16]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[16], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~55\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~55, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~78\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~78, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[17]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[17], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|finished_state~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|finished_state~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|finished_state~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|finished_state~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|finished_state~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|finished_state~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|finished_state~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|finished_state~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|finished_state\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|finished_state, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector11~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector11~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector11~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector11~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_reset~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_reset~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_reset\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_reset, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector15~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector15~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector15~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector15~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|command_started\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|command_started, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_req_extended~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_req_extended~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_req_extended\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_req_extended, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_10~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_10~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~67\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~67, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~58\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~58, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_access_act\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_access_act, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~37\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~37, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_access\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_access, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_access_gnt\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_access_gnt, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgb_ac_access_gnt_r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgb_ac_access_gnt_r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_idle~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_idle~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_idle\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_idle, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_release_admin~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_release_admin~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_release_admin\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_release_admin, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_handshake_proc~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_handshake_proc~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_ctrl.command_done\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_ctrl.command_done, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_release_admin\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_release_admin, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_handshake_proc~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_handshake_proc~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_done\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_done, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|command_done\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|command_done, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_ctrl.command_done\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_ctrl.command_done, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector1~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector1~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector1~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector1~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_done\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_done, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[0]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[0]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[1]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[1]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[2]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[2]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[3]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[3]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[4]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[4]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[5]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[5]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[6]~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[6]~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[7]~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[7]~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal0~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal0~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[8]~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[8]~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[9]~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[9]~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[10]~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[10]~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal0~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal0~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal0~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal0~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dis_state~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dis_state~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dis_state~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dis_state~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dis_state\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dis_state, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[1]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[1]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~47\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~47, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~52\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~52, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~60\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~60, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_read_mtp\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_read_mtp, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_read_mtp\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_read_mtp, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector61~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector61~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_clear~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_clear~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_enable~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_enable~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_enable~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_enable~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_clear\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_clear, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_enable\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_enable, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[4]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[4]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[1]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[1]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[2]~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[2]~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[3]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[3]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[4]~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[4]~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[5]~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[5]~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[6]~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[6]~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[7]~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[7]~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[8]~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[8]~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[9]~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[9]~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[10]~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[10]~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[11]~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[11]~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[12]~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[12]~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[13]~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[13]~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[14]~44\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[14]~44, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_idle\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_idle, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_handshake_proc~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_handshake_proc~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_ctrl.command_ack\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_ctrl.command_ack, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_idle~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_idle~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_idle\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_idle, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_handshake_proc~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_handshake_proc~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_ack\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_ack, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_ctrl.command_ack\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_ctrl.command_ack, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector0~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector0~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_ack\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_ack, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|waiting_for_ack~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|waiting_for_ack~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|waiting_for_ack\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|waiting_for_ack, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_ack_timeout~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_ack_timeout~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_ack_timeout\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_ack_timeout, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|process_10~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|process_10~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~43\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~43, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_adv_wr_lat\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_adv_wr_lat, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~41\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~41, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_poa\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_poa, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_tracking_setup\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_tracking_setup, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~39\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~39, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_prep_customer_mr_setup\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_prep_customer_mr_setup, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[0]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[0]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|process_16~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|process_16~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[3]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[3]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[0]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[0]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[1]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[1]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[2]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[2]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[3]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[3]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[4]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[4]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[5]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[5]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[6]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[6]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[7]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[7]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[8]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[8]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[9]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[9]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[10]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[10]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[11]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[11]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[12]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[12]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[13]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[13]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[14]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[14]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[15]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[15]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[16]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[16]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[16]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[16], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal5~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal5~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[6]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[6]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[6]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[6]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[1]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[1]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[2]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[2]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[3]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[3]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[4]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[4]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[5]~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[5]~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[6]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[6]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[7]~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[7]~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal5~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal5~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_update_due~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_update_due~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_update_due\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_update_due, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~37\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~37, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_operational\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_operational, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_reset\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_reset, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~58\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~58, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_phy_initialise\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_phy_initialise, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~57\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~57, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_init_dram\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_init_dram, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~55\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~55, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_prog_cal_mr\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_prog_cal_mr, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ctrl_rec.command.cmd_prog_cal_mr\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ctrl_rec.command.cmd_prog_cal_mr, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector11~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector11~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[1]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[1]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[2]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[2]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[3]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[3]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[4]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[4]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[5]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[5]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[6]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[6]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[7]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[7]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal1~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal1~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal1~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal1~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal1~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal1~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal1~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal1~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cmd_err\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cmd_err, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_proc~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_proc~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector130~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector130~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector130~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector130~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector130~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector130~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_err\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_err, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_err~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_err~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_err\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_err, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_err\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_err, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector10~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector10~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_err\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_err, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_non_operational~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_non_operational~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_non_operational\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_non_operational, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|hold_state~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|hold_state~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|hold_state\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|hold_state, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~46\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~46, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rdv\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rdv, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~45\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~45, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_was\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_was, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr35~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr35~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr35~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr35~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_start~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_start~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_start\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_start, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector128~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector128~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_start_reconfig\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_start_reconfig, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector60~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector60~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector60~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector60~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector60~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector60~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_pll_start_reconfig\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_pll_start_reconfig, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_start_reconfig~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_start_reconfig~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_start_reconfig\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_start_reconfig, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_start_reconfig~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_start_reconfig~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_start_reconfig\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_start_reconfig, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|always3~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|always3~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|lookup~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|lookup~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_new_phase[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_new_phase[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|remap_decoy_le3a[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|remap_decoy_le3a[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|altpll_dyn_phase_le2|le_comb8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|altpll_dyn_phase_le2|le_comb8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|_~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|_~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep_reg~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep_reg~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep_reg\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep_reg, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|trigger_mux_w[2]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|trigger_mux_w[2]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|trigger_mux_w[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|trigger_mux_w[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasedone_state~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasedone_state~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|_~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|_~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasestep_counter|counter_reg_bit[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasestep_counter|counter_reg_bit[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasestep_counter|trigger_mux_w[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasestep_counter|trigger_mux_w[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasestep_counter|counter_reg_bit[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasestep_counter|counter_reg_bit[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasedone_state~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasedone_state~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasedone_state\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasedone_state, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|internal_phasestep~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|internal_phasestep~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|internal_phasestep\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|internal_phasestep, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|phy_internal_reset_n\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|phy_internal_reset_n, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|phy_internal_reset_n~clkctrl\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|phy_internal_reset_n~clkctrl, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n_r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n_r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n_r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n_r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|divider[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|divider[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|divider[2]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|divider[2]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|divider[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|divider[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|divider~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|divider~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|divider[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|divider[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk~clkctrl\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|scan_clk~clkctrl, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rewind_direction~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rewind_direction~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rewind_direction\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rewind_direction, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_pll_inc_dec_n~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_pll_inc_dec_n~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_pll_inc_dec_n\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_pll_inc_dec_n, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_inc_dec_n~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_inc_dec_n~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_inc_dec_n\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_inc_dec_n, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_inc_dec_n~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_inc_dec_n~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_inc_dec_n\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_inc_dec_n, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_inc_dec_ccd~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_inc_dec_ccd~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_inc_dec_ccd\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|seq_pll_inc_dec_ccd, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_new_dir~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_new_dir~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_new_dir\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll_new_dir, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[1]~clkctrl\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[1]~clkctrl, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][1]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][1]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][1]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][1]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][2]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][2]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][3]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][3]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][4]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][4]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|wdata_valid_logic_per_dqs_group_2[1].derived_wdata_valid~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|wdata_valid_logic_per_dqs_group_2[1].derived_wdata_valid~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_wdata_valid_r[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_wdata_valid_r[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|ecc_wdata_fifo_read_r1[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|ecc_wdata_fifo_read_r1[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_real_wdata_valid[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_real_wdata_valid[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_l_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_l_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_dqs_burst~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_dqs_burst~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdp_ovride\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdp_ovride, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_wdp_ovride~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_wdp_ovride~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|int_datawrite_dm_unused0[0][0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|int_datawrite_dm_unused0[0][0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|int_datawrite_dm_unused0[0][1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|int_datawrite_dm_unused0[0][1]~3, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~2, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~4, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~6, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~8, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~10, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~12, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~14, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~16, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~18, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~20, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~22, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~24, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~26, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~28, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~30, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~32\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|int_datawrite_dm_unused0[1][0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|int_datawrite_dm_unused0[1][0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|int_datawrite_dm_unused0[1][1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|int_datawrite_dm_unused0[1][1]~2, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~1, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~3, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~5, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~7, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~9, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~11, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~13, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~15, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~17, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~19, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~21, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~23, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~25, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~27, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~29, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31\, mm_interconnect_0|cmd_xbar_mux_001|src_payload~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram_component|auto_generated|ram_block1a0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram_component|auto_generated|ram_block1a0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_l_2x~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_l_2x~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_l_2x[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_l_2x[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_h_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_h_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_h_2x[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_h_2x[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[2]~clkctrl\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[2]~clkctrl, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dm[0].dm_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dm[0].dm_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_l_2x~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_l_2x~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_l_2x[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_l_2x[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_h_2x~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_h_2x~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_h_2x[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_dm_h_2x[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dm[1].dm_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dm[1].dm_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector58~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector58~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[24]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[24]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[24]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[24]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[24]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[24], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[16]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[16]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector66~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector66~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[8]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[8]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata_valid[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata_valid[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|dq_oe_2x[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|dq_oe_2x[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|dq_oe_2x[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|dq_oe_2x[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector57~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector57~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[25]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[25], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[17]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[17]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector65~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector65~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector56~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector56~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[26]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[26], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[18]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[18]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector64~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector64~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[2]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[2]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector55~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector55~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[27]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[27], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[19]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[19]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector63~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector63~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[3]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[3]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector54~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector54~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[28]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[28], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[20]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[20]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector62~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector62~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[4]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[4]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|dq_oe_2x[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|dq_oe_2x[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|dq_oe_2x[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|dq_oe_2x[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector53~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector53~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[29]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[29], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[21]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[21]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector61~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector61~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[5]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[5]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector52~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector52~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[30]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[30], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[22]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[22]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector60~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector60~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[6]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[6]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector51~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector51~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[31]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[31], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[23]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[23]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector59~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector59~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[7]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[7]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[24]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[24]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[8]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[8]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|dq_oe_2x[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|dq_oe_2x[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[25]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[25]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[9]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[9]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[26]~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[26]~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[10]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[10]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[27]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[27]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[11]~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[11]~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[28]~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[28]~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[12]~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[12]~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|dq_oe_2x[3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|dq_oe_2x[3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|dq_oe_2x[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|dq_oe_2x[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[29]~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[29]~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[13]~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[13]~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[30]~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[30]~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[14]~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[14]~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[31]~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[31]~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_l_2x[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[15]~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_wdata[15]~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdata_h_2x[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Add1~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Add1~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_2[0][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_2[0][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_2[0][0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_2[0][0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_2[0][0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_2[0][0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_2[0][1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_2[0][1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_2[0][1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_2[0][1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Add1~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Add1~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_2[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_2[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Add1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Add1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_2[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_2[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux1~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_1~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_1~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_1~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_1~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_1~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_1~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_1[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_1[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dqs_burst_logic_per_dqs_group_2[1].derived_dqs_burst~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dqs_burst_logic_per_dqs_group_2[1].derived_dqs_burst~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dqs_burst_logic_per_dqs_group_2[1].derived_dqs_burst~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dqs_burst_logic_per_dqs_group_2[1].derived_dqs_burst~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_dqs_burst_r[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_dqs_burst_r[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_dqs_burst[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|mem_dqs_burst[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdqs_2x[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdqs_2x[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdqs_2x[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_wdp_gen.wdp|wdp_wdqs_2x[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs[0].dqs_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs[0].dqs_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs[0].dqsoe_ddio_oe\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs[0].dqsoe_ddio_oe, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs[1].dqs_ddio_out\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs[1].dqs_ddio_out, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs[1].dqsoe_ddio_oe\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|dpio|dqs[1].dqsoe_ddio_oe, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_n|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_n|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr3~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr3~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr3~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr3~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_precharge[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_precharge[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_activate[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_activate[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_chip[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_chip[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|sb_do_refresh[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|sb_do_refresh[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|sb_do_refresh[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|sb_do_refresh[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_refresh[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_refresh[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_refresh[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_refresh[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_precharge_all[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_precharge_all[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_precharge_all[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_precharge_all[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_write[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_write[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_write[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_write[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_chip[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_chip[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_chip[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_chip[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n_r[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n_r[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cs_n_r[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cs_n_r[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|seq_ac_sel\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|seq_ac_sel, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector302~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector302~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector302~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector302~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr49\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr49, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cs_n[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cs_n[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector179~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector179~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector179~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector179~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector179~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector179~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].cs_n[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].cs_n[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|process_4~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|process_4~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Equal1~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Equal1~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Equal1~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Equal1~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Equal0~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Equal0~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].cs_n[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].cs_n[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_1t~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_1t~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[1]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[1]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cs_n[0].cs_n_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cke[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cke[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cke[0]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cke[0]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector286~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector286~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector286~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector286~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector286~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector286~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cke[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cke[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|v_seq_ac_mux~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|v_seq_ac_mux~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cke~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cke~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cke[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cke[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cke[0].cke_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cke[0].cke_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cke[0].cke_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cke[0].cke_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cke[0].cke_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cke[0].cke_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cke[0].cke_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cke[0].cke_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cke[0].cke_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cke[0].cke_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cke[0].cke_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cke[0].cke_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cke[0].cke_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cke[0].cke_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[0].addr_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[0].addr_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[0].addr_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[0].addr_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[0].addr_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[0].addr_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[0].addr_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[0].addr_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[0].addr_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[0].addr_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[0].addr_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[0].addr_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[0].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[0].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|modified_to_col~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|modified_to_col~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_l~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_l~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector246~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector246~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector269~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector269~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~49\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~49, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_l~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_l~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[1].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal15~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal15~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:btp_addr_array[0][4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:btp_addr_array[0][4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|btp_addr_array~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|btp_addr_array~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:btp_addr_array[0][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:btp_addr_array[0][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|process_4~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|process_4~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[2]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[2]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector26~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector26~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector25~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector25~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector26~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector26~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[2], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[39]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[39], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[2]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[2]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[2]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[2]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[2]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[2]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[2]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[2]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[2]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[2]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_l~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_l~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_l~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_l~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[2].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[40]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[40], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[3]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[3]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[3]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[3]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[3]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[3]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[3]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[3]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[3]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[3]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[3]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[3]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_l~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_l~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector3~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector3~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector4~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector4~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector130~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector130~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector5~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector5~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cmd_result[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cmd_result[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector6~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector6~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cmd_result[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cmd_result[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cmd_result[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cmd_result[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector7~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector7~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[2]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[2]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~52\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~52, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~50\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~50, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~53\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~53, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.no_valid_phases\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.no_valid_phases, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector132~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector132~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector132~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector132~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~49\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~49, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~51\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~51, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.no_invalid_phases\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.no_invalid_phases, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector8~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector8~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~54\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~54, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~136\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~136, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.multiple_equal_windows\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.multiple_equal_windows, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector9~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector9~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_correct_almt\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_correct_almt, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctrl_op_rec.command_op.mtp_almt~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctrl_op_rec.command_op.mtp_almt~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctrl_op_rec.command_op.mtp_almt~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctrl_op_rec.command_op.mtp_almt~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command_op.mtp_almt\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command_op.mtp_almt, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|current_mtp_almt~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|current_mtp_almt~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|current_mtp_almt\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|current_mtp_almt, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:btp_addr_array[0][3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:btp_addr_array[0][3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[3]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[3]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector25~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector25~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_l~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_l~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_1t~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_1t~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[3].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[4]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[4]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector24~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector24~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector24~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector24~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[4]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[4]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[4]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[4]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[4]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[4]~4, nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[41]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[41], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[4]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[4]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][4]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][4]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[4]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[4]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[13]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[13], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[4]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[4]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[4]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[4], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_l~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_l~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_l~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_l~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_1t~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_1t~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[4].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[42]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[42], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[5]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[5]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][5]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][5]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[5]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[5]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[14]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[14], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[5]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[5]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[5]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[5]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[5]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[5]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[5]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[5]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector155~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[5]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[5]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector23~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector23~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[5]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[5], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_l~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_l~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_l~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_l~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_1t~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_1t~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[5].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[6]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[6]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[6]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[6]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[6]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[6]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[6], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[43]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[43], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[6]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[6]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][6]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][6]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[6]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[6]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[15]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[15], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[6]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[6]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[6]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[6], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_l~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_l~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_l~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_l~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[6].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[44]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[44], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[7]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[7]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[7]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[7]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[16]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[16], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[7]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[7]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[7]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[7]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[7]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[7]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[7]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[7]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[7]~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[7]~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[7]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[7], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|ac_l~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|ac_l~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[7].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[8]~16\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[8]~16, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[8]~17\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[8]~17, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[8]~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[8]~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[8], nios, 1
instance = comp, \mm_interconnect_0|cmd_xbar_mux_001|src_data[45]\, mm_interconnect_0|cmd_xbar_mux_001|src_data[45], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[8]~15\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[8]~15, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[8]~14\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[8]~14, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[17]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[17], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[8]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[8]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_l~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_l~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~26\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~26, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~27\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~27, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[8]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[8], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_l~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_l~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[8].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[9]~18\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[9]~18, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[9]~19\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[9]~19, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[9]~9\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[9]~9, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[9]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[9], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|ac_1t~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|ac_1t~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[9].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~29\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~29, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~32\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~32, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~30\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~30, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~31\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~31, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~33\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~33, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~28\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~28, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~34\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~34, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[10]~20\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[10]~20, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[10]~21\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[10]~21, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[3]~10\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[3]~10, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[10]~11\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[10]~11, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_do_auto_precharge[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_do_auto_precharge[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_auto_precharge[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_auto_precharge[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[10]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[10]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[10]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[10], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|ac_l~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|ac_l~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|ac_l~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|ac_l~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[10].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[11]~22\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[11]~22, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[11]~23\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[11]~23, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[11]~12\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[11]~12, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[11]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[11], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|ac_1t~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|ac_1t~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[11].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[12]~24\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[12]~24, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[12]~25\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[12]~25, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_row[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_row[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[12]~13\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[12]~13, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[12]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[12], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[12].addr_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[12].addr_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[12].addr_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[12].addr_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[12].addr_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[12].addr_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[12].addr_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[12].addr_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[12].addr_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[12].addr_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[12].addr_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[12].addr_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[12].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|addr[12].addr_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[2]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[2]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[2]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[2]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_bank[2]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_bank[2], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ba[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ba[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ba[1]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ba[1]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_bank[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_bank[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ba[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ba[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ba_r[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ba_r[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ba_r[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ba_r[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|mux_afi_ba[1][0]~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|mux_afi_ba[1][0]~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|mux_afi_ba[1][0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|mux_afi_ba[1][0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~35\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~35, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~36\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~36, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~50\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~50, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].ba[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].ba[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[0].ba_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[0].ba_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[0].ba_struct|ac_2x~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[0].ba_struct|ac_2x~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[0].ba_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[0].ba_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[0].ba_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[0].ba_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[0].ba_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[0].ba_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[0].ba_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[0].ba_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[0].ba_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[0].ba_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~37\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~37, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~38\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~38, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~51\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~51, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].ba[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].ba[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[3]~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[3]~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[3]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[3]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_bank[3]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_bank[3], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ba[1]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ba[1]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ba_r[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ba_r[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[1]~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[1]~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[1]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[1]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_bank[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_bank[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ba[1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ba[1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ba_r[1]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ba_r[1], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|mux_afi_ba[1][1]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|mux_afi_ba[1][1]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|mux_afi_ba[1][1]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|mux_afi_ba[1][1]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[1].ba_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[1].ba_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[1].ba_struct|ac_2x~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[1].ba_struct|ac_2x~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[1].ba_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[1].ba_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[1].ba_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[1].ba_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[1].ba_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[1].ba_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[1].ba_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[1].ba_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[1].ba_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ba[1].ba_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ras_n~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ras_n~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_l~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_l~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~52\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~52, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector269~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector269~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector269~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector269~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector269~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector269~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~39\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~39, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector269~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector269~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~40\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~40, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector269~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector269~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector269~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector269~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~41\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~41, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].ras_n\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].ras_n, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ras_n_r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ras_n_r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ras_n_r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ras_n_r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_l~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_l~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_l~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_l~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|ras_n_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cas_n~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cas_n~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cas_n~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cas_n~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].cas_n~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].cas_n~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].cas_n\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].cas_n, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].cas_n~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].cas_n~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].cas_n\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].cas_n, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~46\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~46, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~44\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~44, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~45\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~45, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~47\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~47, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~43\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~43, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~42\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~42, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~48\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~48, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cas_n\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cas_n, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n~3\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n~3, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cas_n_r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cas_n_r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cas_n_r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cas_n_r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_l~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_l~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_l~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_l~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_1t~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_1t~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|cas_n_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_we_n~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_we_n~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_we_n~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_we_n~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_l~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_l~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~6\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~6, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~7\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~7, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector64~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector64~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~4\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~4, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~5\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~5, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~8\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector270~8, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~53\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~53, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].we_n\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].we_n, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n~1\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n~1, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n[0], nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_we_n_r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_we_n_r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_we_n_r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_we_n_r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_l~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_l~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_l~2\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_l~2, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_1t~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_1t~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_1t\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_1t, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_2x~0\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_2x~0, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_2x\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_2x, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_2x_2r~feeder\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_2x_2r~feeder, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_2x_2r\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|ac_2x_2r, nios, 1
instance = comp, \ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|full_rate.addr_pin|auto_generated|ddio_outa[0]\, ddr_sdram|nios_ddr_sdram_controller_phy_inst|nios_ddr_sdram_phy_inst|nios_ddr_sdram_phy_alt_mem_phy_inst|full_rate_adc_gen.adc|we_n_struct|full_rate.addr_pin|auto_generated|ddio_outa[0], nios, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, nios, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\, auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, nios, 1
instance = comp, \ddr_sdram_memory_mem_clk_n[0]~input\, ddr_sdram_memory_mem_clk_n[0]~input, nios, 1
instance = comp, \ddr_sdram_memory_mem_dqs[0]~input\, ddr_sdram_memory_mem_dqs[0]~input, nios, 1
instance = comp, \ddr_sdram_memory_mem_dqs[1]~input\, ddr_sdram_memory_mem_dqs[1]~input, nios, 1
