{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747054221878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747054221885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 12 15:50:21 2025 " "Processing started: Mon May 12 15:50:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747054221885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054221885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054221885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747054222328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747054222329 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hps_system.qsys " "Elaborating Qsys system entity \"hps_system.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747054233820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:50:38 Progress: Loading fpga_hpsmem/hps_system.qsys " "2025.05.12.16:50:38 Progress: Loading fpga_hpsmem/hps_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054238179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:50:38 Progress: Reading input file " "2025.05.12.16:50:38 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054238957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:50:39 Progress: Adding clk_0 \[clock_source 17.0\] " "2025.05.12.16:50:39 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054239063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:50:39 Progress: Parameterizing module clk_0 " "2025.05.12.16:50:39 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054239977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:50:39 Progress: Adding hps_0 \[altera_hps 17.0\] " "2025.05.12.16:50:39 Progress: Adding hps_0 \[altera_hps 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054239980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:50:41 Progress: Parameterizing module hps_0 " "2025.05.12.16:50:41 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054241349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:50:41 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\] " "2025.05.12.16:50:41 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054241384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:50:41 Progress: Parameterizing module onchip_memory2_0 " "2025.05.12.16:50:41 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054241417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:50:41 Progress: Building connections " "2025.05.12.16:50:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054241418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:50:41 Progress: Parameterizing connections " "2025.05.12.16:50:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054241446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:50:41 Progress: Validating " "2025.05.12.16:50:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054241447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.12.16:51:02 Progress: Done reading input file " "2025.05.12.16:51:02 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054262734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Hps_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054269877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054269877 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Hps_system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054269878 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054269879 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_system.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit. " "Hps_system.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054269886 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_system.hps_0: hps_0.memory must be exported, or connected to a matching conduit. " "Hps_system.hps_0: hps_0.memory must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054269887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_system: Generating hps_system \"hps_system\" for QUARTUS_SYNTH " "Hps_system: Generating hps_system \"hps_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054275437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054293497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054294991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054296009 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity " "Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054296414 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054296598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"hps_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"hps_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054302586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'hps_system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'hps_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054303221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=hps_system_onchip_memory2_0 --dir=C:/Users/misha/AppData/Local/Temp/alt0220_6346456966199003756.dir/0001_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/misha/AppData/Local/Temp/alt0220_6346456966199003756.dir/0001_onchip_memory2_0_gen//hps_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=hps_system_onchip_memory2_0 --dir=C:/Users/misha/AppData/Local/Temp/alt0220_6346456966199003756.dir/0001_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/misha/AppData/Local/Temp/alt0220_6346456966199003756.dir/0001_onchip_memory2_0_gen//hps_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054303221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'hps_system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'hps_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054303554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"hps_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"hps_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054303614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054303789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054305996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054336571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_system: Done \"hps_system\" with 6 modules, 49 files " "Hps_system: Done \"hps_system\" with 6 modules, 49 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054336622 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hps_system.qsys " "Finished elaborating Qsys system entity \"hps_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747054339719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747054347743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054347743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ultrasonic_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ultrasonic_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ultrasonic_generator " "Found entity 1: ultrasonic_generator" {  } { { "ultrasonic_generator.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/ultrasonic_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747054347750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054347750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_memory " "Found entity 1: fifo_memory" {  } { { "fifo_memory.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fifo_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747054347756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054347756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/hps_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/hps_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system " "Found entity 1: hps_system" {  } { { "db/ip/hps_system/hps_system.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/hps_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747054347764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054347764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/hps_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747054347807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054347807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/hps_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747054347816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054347816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747054347890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054347890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/hps_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747054347899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054347899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/hps_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747054347906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054347906 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram.v " "Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747054347908 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0.sv " "Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747054347909 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v " "Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747054347909 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v " "Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747054347910 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v " "Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747054347911 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_ldc.v " "Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_ldc.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747054347912 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_altdqdqs.v " "Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_altdqdqs.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747054347913 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_clock_pair_generator.v " "Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_clock_pair_generator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747054347914 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_generic_ddio.v " "Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_generic_ddio.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747054347916 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_iss_probe.v " "Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_iss_probe.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747054347917 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_phy_csr.sv " "Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_phy_csr.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747054347919 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_reset.v " "Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_reset.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747054347920 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_reset_sync.v " "Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_reset_sync.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747054347921 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_pll.sv " "Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_pll.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747054347923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_hps_0 " "Found entity 1: hps_system_hps_0" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747054347961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054347961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_hps_0_fpga_interfaces " "Found entity 1: hps_system_hps_0_fpga_interfaces" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747054347992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054347992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_hps_0_hps_io " "Found entity 1: hps_system_hps_0_hps_io" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747054348000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054348000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_hps_0_hps_io_border " "Found entity 1: hps_system_hps_0_hps_io_border" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747054348009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054348009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_onchip_memory2_0 " "Found entity 1: hps_system_onchip_memory2_0" {  } { { "db/ip/hps_system/submodules/hps_system_onchip_memory2_0.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747054348017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054348017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747054348218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ultrasonic_generator ultrasonic_generator:u_ultrasonic_gen " "Elaborating entity \"ultrasonic_generator\" for hierarchy \"ultrasonic_generator:u_ultrasonic_gen\"" {  } { { "fpga.v" "u_ultrasonic_gen" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747054348224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_memory fifo_memory:u_fifo_mem " "Elaborating entity \"fifo_memory\" for hierarchy \"fifo_memory:u_fifo_mem\"" {  } { { "fpga.v" "u_fifo_mem" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747054348228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo_memory.v(15) " "Verilog HDL assignment warning at fifo_memory.v(15): truncated value with size 32 to match size of target (4)" {  } { { "fifo_memory.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fifo_memory.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747054348231 "|fpga|fifo_memory:u_fifo_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo_memory.v(22) " "Verilog HDL assignment warning at fifo_memory.v(22): truncated value with size 32 to match size of target (4)" {  } { { "fifo_memory.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fifo_memory.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747054348231 "|fpga|fifo_memory:u_fifo_mem"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo_memory:u_fifo_mem\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo_memory:u_fifo_mem\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1747054349212 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1747054349212 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1747054349212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_memory:u_fifo_mem\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"fifo_memory:u_fifo_mem\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747054349392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_memory:u_fifo_mem\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"fifo_memory:u_fifo_mem\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747054349393 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747054349393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2tp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2tp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2tp1 " "Found entity 1: altsyncram_2tp1" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/altsyncram_2tp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747054349530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054349530 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[8\] GND " "Pin \"avl_readdata\[8\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[9\] GND " "Pin \"avl_readdata\[9\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[10\] GND " "Pin \"avl_readdata\[10\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[11\] GND " "Pin \"avl_readdata\[11\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[12\] GND " "Pin \"avl_readdata\[12\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[13\] GND " "Pin \"avl_readdata\[13\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[14\] GND " "Pin \"avl_readdata\[14\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[15\] GND " "Pin \"avl_readdata\[15\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[16\] GND " "Pin \"avl_readdata\[16\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[17\] GND " "Pin \"avl_readdata\[17\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[18\] GND " "Pin \"avl_readdata\[18\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[19\] GND " "Pin \"avl_readdata\[19\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[20\] GND " "Pin \"avl_readdata\[20\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[21\] GND " "Pin \"avl_readdata\[21\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[22\] GND " "Pin \"avl_readdata\[22\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[23\] GND " "Pin \"avl_readdata\[23\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[24\] GND " "Pin \"avl_readdata\[24\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[25\] GND " "Pin \"avl_readdata\[25\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[26\] GND " "Pin \"avl_readdata\[26\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[27\] GND " "Pin \"avl_readdata\[27\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[28\] GND " "Pin \"avl_readdata\[28\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[29\] GND " "Pin \"avl_readdata\[29\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[30\] GND " "Pin \"avl_readdata\[30\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avl_readdata\[31\] GND " "Pin \"avl_readdata\[31\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747054349923 "|fpga|avl_readdata[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747054349923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747054350161 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_system 19 " "Ignored 19 assignments for entity \"hps_system\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1747054350648 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_system_hps_0 1677 " "Ignored 1677 assignments for entity \"hps_system_hps_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1747054350648 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_system_hps_0_fpga_interfaces 1341 " "Ignored 1341 assignments for entity \"hps_system_hps_0_fpga_interfaces\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1747054350649 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_system_hps_0_hps_io 1337 " "Ignored 1337 assignments for entity \"hps_system_hps_0_hps_io\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1747054350649 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_system_hps_0_hps_io_border 1348 " "Ignored 1348 assignments for entity \"hps_system_hps_0_hps_io_border\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1747054350650 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "hps_system_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"hps_system_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1747054350650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747054351468 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747054351468 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_write " "No output dependent on input pin \"avl_write\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[0\] " "No output dependent on input pin \"avl_writedata\[0\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[1\] " "No output dependent on input pin \"avl_writedata\[1\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[2\] " "No output dependent on input pin \"avl_writedata\[2\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[3\] " "No output dependent on input pin \"avl_writedata\[3\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[4\] " "No output dependent on input pin \"avl_writedata\[4\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[5\] " "No output dependent on input pin \"avl_writedata\[5\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[6\] " "No output dependent on input pin \"avl_writedata\[6\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[7\] " "No output dependent on input pin \"avl_writedata\[7\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[8\] " "No output dependent on input pin \"avl_writedata\[8\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[9\] " "No output dependent on input pin \"avl_writedata\[9\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[10\] " "No output dependent on input pin \"avl_writedata\[10\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[11\] " "No output dependent on input pin \"avl_writedata\[11\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[12\] " "No output dependent on input pin \"avl_writedata\[12\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[13\] " "No output dependent on input pin \"avl_writedata\[13\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[14\] " "No output dependent on input pin \"avl_writedata\[14\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[15\] " "No output dependent on input pin \"avl_writedata\[15\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[16\] " "No output dependent on input pin \"avl_writedata\[16\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[17\] " "No output dependent on input pin \"avl_writedata\[17\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[18\] " "No output dependent on input pin \"avl_writedata\[18\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[19\] " "No output dependent on input pin \"avl_writedata\[19\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[20\] " "No output dependent on input pin \"avl_writedata\[20\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[21\] " "No output dependent on input pin \"avl_writedata\[21\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[22\] " "No output dependent on input pin \"avl_writedata\[22\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[23\] " "No output dependent on input pin \"avl_writedata\[23\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[24\] " "No output dependent on input pin \"avl_writedata\[24\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[25\] " "No output dependent on input pin \"avl_writedata\[25\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[26\] " "No output dependent on input pin \"avl_writedata\[26\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[27\] " "No output dependent on input pin \"avl_writedata\[27\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[28\] " "No output dependent on input pin \"avl_writedata\[28\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[29\] " "No output dependent on input pin \"avl_writedata\[29\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[30\] " "No output dependent on input pin \"avl_writedata\[30\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avl_writedata\[31\] " "No output dependent on input pin \"avl_writedata\[31\]\"" {  } { { "fpga.v" "" { Text "C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747054351606 "|fpga|avl_writedata[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747054351606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747054351614 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747054351614 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747054351614 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747054351614 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747054351614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747054351707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 12 15:52:31 2025 " "Processing ended: Mon May 12 15:52:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747054351707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:10 " "Elapsed time: 00:02:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747054351707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:02 " "Total CPU time (on all processors): 00:04:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747054351707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747054351707 ""}
