#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Aug  3 21:03:31 2020
# Process ID: 63807
# Current directory: /home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.runs/synth_1
# Command line: vivado -log PIPELINE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PIPELINE.tcl
# Log file: /home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.runs/synth_1/PIPELINE.vds
# Journal file: /home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source PIPELINE.tcl -notrace
Command: synth_design -top PIPELINE -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 63888 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1591.793 ; gain = 166.371 ; free physical = 129 ; free virtual = 1182
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PIPELINE' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/PIPELINE.v:17]
INFO: [Synth 8-6157] synthesizing module 'I_FETCH' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/I_FETCH.v:16]
INFO: [Synth 8-6157] synthesizing module 'MUX' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/MUX.v:16]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (1#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/MUX.v:16]
INFO: [Synth 8-6157] synthesizing module 'PC' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/PC.v:16]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/PC.v:16]
INFO: [Synth 8-6157] synthesizing module 'INSTR_MEM' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/INSTR_MEM.v:17]
INFO: [Synth 8-3876] $readmem data file 'memfile.mem' is read successfully [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/INSTR_MEM.v:66]
INFO: [Synth 8-6155] done synthesizing module 'INSTR_MEM' (3#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/INSTR_MEM.v:17]
INFO: [Synth 8-6157] synthesizing module 'INCR' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/INCR.v:16]
INFO: [Synth 8-6155] done synthesizing module 'INCR' (4#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/INCR.v:16]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/IF_ID.v:16]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/IF_ID.v:16]
INFO: [Synth 8-6155] done synthesizing module 'I_FETCH' (6#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/I_FETCH.v:16]
INFO: [Synth 8-6157] synthesizing module 'I_DECODE' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/I_DECODE.v:17]
INFO: [Synth 8-6157] synthesizing module 'CONTROL' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/CONTROL.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/CONTROL.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CONTROL' (7#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/CONTROL.v:17]
INFO: [Synth 8-6157] synthesizing module 'REG' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/REG.v:17]
INFO: [Synth 8-6155] done synthesizing module 'REG' (8#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/REG.v:17]
INFO: [Synth 8-6157] synthesizing module 'S_EXTEND' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/S_EXTEND.v:17]
	Parameter IN_SIZE bound to: 16 - type: integer 
	Parameter OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'S_EXTEND' (9#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/S_EXTEND.v:17]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ID_EX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (10#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ID_EX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'I_DECODE' (11#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/I_DECODE.v:17]
INFO: [Synth 8-6157] synthesizing module 'I_EXECUTE' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/I_EXECUTE.v:17]
INFO: [Synth 8-6157] synthesizing module 'ADDER' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ADDER.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ADDER' (12#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ADDER.v:17]
INFO: [Synth 8-6157] synthesizing module 'ALU_MUX' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_MUX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ALU_MUX' (13#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_MUX.v:17]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU.v:17]
INFO: [Synth 8-6157] synthesizing module 'ALU_CONTROL' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_CONTROL.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_CONTROL.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU_CONTROL' (15#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_CONTROL.v:17]
INFO: [Synth 8-6157] synthesizing module 'BOTTOM_MUX' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/BOTTOM_MUX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'BOTTOM_MUX' (16#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/BOTTOM_MUX.v:17]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/EX_MEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (17#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/EX_MEM.v:17]
INFO: [Synth 8-6157] synthesizing module 'THREE_ONE_MUX' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/THREE_ONE_MUX.v:17]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001010 is unreachable [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/THREE_ONE_MUX.v:22]
INFO: [Synth 8-6155] done synthesizing module 'THREE_ONE_MUX' (18#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/THREE_ONE_MUX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'I_EXECUTE' (19#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/I_EXECUTE.v:17]
INFO: [Synth 8-6157] synthesizing module 'MEM' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM.v:17]
INFO: [Synth 8-6157] synthesizing module 'D_MEM' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/D_MEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'D_MEM' (20#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/D_MEM.v:17]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM_WB.v:17]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (21#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM_WB.v:17]
INFO: [Synth 8-6157] synthesizing module 'AND_Gate' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/AND_Gate.v:18]
INFO: [Synth 8-6155] done synthesizing module 'AND_Gate' (22#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/AND_Gate.v:18]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (23#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/MEM.v:17]
INFO: [Synth 8-6157] synthesizing module 'WB' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/WB.v:17]
INFO: [Synth 8-6155] done synthesizing module 'WB' (24#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/WB.v:17]
INFO: [Synth 8-6157] synthesizing module 'FORWARDING_UNIT' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/FORWARDING_UNIT.v:17]
INFO: [Synth 8-6155] done synthesizing module 'FORWARDING_UNIT' (25#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/FORWARDING_UNIT.v:17]
INFO: [Synth 8-6155] done synthesizing module 'PIPELINE' (26#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/PIPELINE.v:17]
WARNING: [Synth 8-3331] design FORWARDING_UNIT has unconnected port ex_mem_wb[0]
WARNING: [Synth 8-3331] design FORWARDING_UNIT has unconnected port mem_wb_wb[0]
WARNING: [Synth 8-3331] design D_MEM has unconnected port MemRead
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[31]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[30]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[29]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[28]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[27]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[26]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[25]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[24]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[23]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[22]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[21]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[20]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[19]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[18]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[17]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[16]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[15]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[14]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[13]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[12]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[11]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[10]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[9]
WARNING: [Synth 8-3331] design D_MEM has unconnected port Address[8]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[31]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[30]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[29]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[28]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[27]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[26]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[25]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[24]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[23]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[22]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[21]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[20]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[19]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[18]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[17]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[16]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[15]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[14]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[13]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[12]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[11]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[10]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[9]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[8]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[7]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[6]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[5]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[4]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[3]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[2]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[1]
WARNING: [Synth 8-3331] design THREE_ONE_MUX has unconnected port a[0]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1645.543 ; gain = 220.121 ; free physical = 206 ; free virtual = 1209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1651.480 ; gain = 226.059 ; free physical = 203 ; free virtual = 1207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1659.484 ; gain = 234.062 ; free physical = 200 ; free virtual = 1206
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "MEM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'WB_reg' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/CONTROL.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'M_reg' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/CONTROL.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'EX_reg' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/CONTROL.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'select_reg' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/ALU_CONTROL.v:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1667.492 ; gain = 242.070 ; free physical = 152 ; free virtual = 1169
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module INSTR_MEM 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module INCR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module CONTROL 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module ADDER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ALU_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 1     
Module ALU_CONTROL 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module BOTTOM_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module THREE_ONE_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module FORWARDING_UNIT 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
Unexpected Assertion error in File /wrk/wall1/workspaces/wall468/sub/REL/2019.1/src/shared/synth/rtx/syn/gen/HARTGRamGen.cxx Line 18788 
