{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735199063798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735199063798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 09:44:23 2024 " "Processing started: Thu Dec 26 09:44:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735199063798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1735199063798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1735199063798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1735199064199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1735199064199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_handling.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exception_handling.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exception_Handling-behavioural " "Found design unit 1: Exception_Handling-behavioural" {  } { { "Exception_Handling.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Exception_Handling.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073596 ""} { "Info" "ISGN_ENTITY_NAME" "1 Exception_Handling " "Found entity 1: Exception_Handling" {  } { { "Exception_Handling.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Exception_Handling.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file epc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EPC-behavioural " "Found design unit 1: EPC-behavioural" {  } { { "EPC.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/EPC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073598 ""} { "Info" "ISGN_ENTITY_NAME" "1 EPC " "Found entity 1: EPC" {  } { { "EPC.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/EPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetchdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchDecode-Behavioral " "Found design unit 1: FetchDecode-Behavioral" {  } { { "FetchDecode.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/FetchDecode.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073600 ""} { "Info" "ISGN_ENTITY_NAME" "1 FetchDecode " "Found entity 1: FetchDecode" {  } { { "FetchDecode.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/FetchDecode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodeexecute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodeexecute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeExecute-Behavioral " "Found design unit 1: DecodeExecute-Behavioral" {  } { { "DecodeExecute.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/DecodeExecute.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073602 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeExecute " "Found entity 1: DecodeExecute" {  } { { "DecodeExecute.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/DecodeExecute.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-Reg_File_arch " "Found design unit 1: Reg_File-Reg_File_arch" {  } { { "Reg_File.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Reg_File.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073603 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Reg_File.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_bit_adder-N_bit_adder_arch " "Found design unit 1: N_bit_adder-N_bit_adder_arch" {  } { { "N_bit_adder.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_bit_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073605 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_bit_adder " "Found entity 1: N_bit_adder" {  } { { "N_bit_adder.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_bit_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_4x1-Mux_4x1_arch " "Found design unit 1: Mux_4x1-Mux_4x1_arch" {  } { { "Mux_4x1.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Mux_4x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073606 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1 " "Found entity 1: Mux_4x1" {  } { { "Mux_4x1.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Mux_4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2x1-Mux_2x1_arch " "Found design unit 1: Mux_2x1-Mux_2x1_arch" {  } { { "Mux_2x1.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Mux_2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073608 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1 " "Found entity 1: Mux_2x1" {  } { { "Mux_2x1.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Mux_2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INST_Mem-INST_Mem_arch " "Found design unit 1: INST_Mem-INST_Mem_arch" {  } { { "INST_Mem.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/INST_Mem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073610 ""} { "Info" "ISGN_ENTITY_NAME" "1 INST_Mem " "Found entity 1: INST_Mem" {  } { { "INST_Mem.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/INST_Mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_adder-Full_adder_arch " "Found design unit 1: Full_adder-Full_adder_arch" {  } { { "Full_adder.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073611 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_adder " "Found entity 1: Full_adder" {  } { { "Full_adder.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_DFF-N_DFF_arch " "Found design unit 1: N_DFF-N_DFF_arch" {  } { { "N_DFF.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_DFF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073613 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_DFF " "Found entity 1: N_DFF" {  } { { "N_DFF.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_DFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Found design unit 1: ALU-ALU_arch" {  } { { "ALU.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073614 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-CPU_arch " "Found design unit 1: CPU-CPU_arch" {  } { { "CPU.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073617 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-Controller_arch " "Found design unit 1: Controller-Controller_arch" {  } { { "Controller.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Controller.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073618 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Mem-Data_Mem_arch " "Found design unit 1: Data_Mem-Data_Mem_arch" {  } { { "Data_Mem.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Data_Mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073620 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Data_Mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SP-SP_arch " "Found design unit 1: SP-SP_arch" {  } { { "SP.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/SP.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073621 ""} { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/SP.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ccr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CCR-CCR_arch " "Found design unit 1: CCR-CCR_arch" {  } { { "CCR.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CCR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073623 ""} { "Info" "ISGN_ENTITY_NAME" "1 CCR " "Found entity 1: CCR" {  } { { "CCR.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CCR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forward_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forward_Unit-behaviour " "Found design unit 1: Forward_Unit-behaviour" {  } { { "Forward_Unit.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Forward_Unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073624 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forward_Unit " "Found entity 1: Forward_Unit" {  } { { "Forward_Unit.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Forward_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735199073624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735199073624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1735199073668 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "epc_out CPU.vhd(288) " "Verilog HDL or VHDL warning at CPU.vhd(288): object \"epc_out\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1735199073672 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trash CPU.vhd(315) " "Verilog HDL or VHDL warning at CPU.vhd(315): object \"trash\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1735199073672 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_DFF N_DFF:PC_com " "Elaborating entity \"N_DFF\" for hierarchy \"N_DFF:PC_com\"" {  } { { "CPU.vhd" "PC_com" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073673 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en N_DFF.vhd(20) " "VHDL Process Statement warning at N_DFF.vhd(20): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "N_DFF.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_DFF.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1735199073673 "|CPU|N_DFF:PC_com"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_Mem INST_Mem:Int_Mem " "Elaborating entity \"INST_Mem\" for hierarchy \"INST_Mem:Int_Mem\"" {  } { { "CPU.vhd" "Int_Mem" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073675 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trash INST_Mem.vhd(33) " "Verilog HDL or VHDL warning at INST_Mem.vhd(33): object \"trash\" assigned a value but never read" {  } { { "INST_Mem.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/INST_Mem.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1735199073699 "|CPU|INST_Mem:Int_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_bit_adder INST_Mem:Int_Mem\|N_bit_adder:u0 " "Elaborating entity \"N_bit_adder\" for hierarchy \"INST_Mem:Int_Mem\|N_bit_adder:u0\"" {  } { { "INST_Mem.vhd" "u0" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/INST_Mem.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_adder INST_Mem:Int_Mem\|N_bit_adder:u0\|Full_adder:\\loop1:0:fx " "Elaborating entity \"Full_adder\" for hierarchy \"INST_Mem:Int_Mem\|N_bit_adder:u0\|Full_adder:\\loop1:0:fx\"" {  } { { "N_bit_adder.vhd" "\\loop1:0:fx" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_bit_adder.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_bit_adder N_bit_adder:PC_Add " "Elaborating entity \"N_bit_adder\" for hierarchy \"N_bit_adder:PC_Add\"" {  } { { "CPU.vhd" "PC_Add" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchDecode FetchDecode:fetc_decode " "Elaborating entity \"FetchDecode\" for hierarchy \"FetchDecode:fetc_decode\"" {  } { { "CPU.vhd" "fetc_decode" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:Registers " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:Registers\"" {  } { { "CPU.vhd" "Registers" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073714 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WE Reg_File.vhd(29) " "VHDL Process Statement warning at Reg_File.vhd(29): signal \"WE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Reg_File.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Reg_File.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1735199073716 "|CPU|Reg_File:Registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Control " "Elaborating entity \"Controller\" for hierarchy \"Controller:Control\"" {  } { { "CPU.vhd" "Control" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeExecute DecodeExecute:decode_execute " "Elaborating entity \"DecodeExecute\" for hierarchy \"DecodeExecute:decode_execute\"" {  } { { "CPU.vhd" "decode_execute" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forward_Unit Forward_Unit:forwardu " "Elaborating entity \"Forward_Unit\" for hierarchy \"Forward_Unit:forwardu\"" {  } { { "CPU.vhd" "forwardu" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_C " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_C\"" {  } { { "CPU.vhd" "ALU_C" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073721 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trash ALU.vhd(35) " "Verilog HDL or VHDL warning at ALU.vhd(35): object \"trash\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/ALU.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1735199073722 "|CPU|ALU:ALU_C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCR CCR:Flags " "Elaborating entity \"CCR\" for hierarchy \"CCR:Flags\"" {  } { { "CPU.vhd" "Flags" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_DFF N_DFF:EX_MEM " "Elaborating entity \"N_DFF\" for hierarchy \"N_DFF:EX_MEM\"" {  } { { "CPU.vhd" "EX_MEM" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073750 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en N_DFF.vhd(20) " "VHDL Process Statement warning at N_DFF.vhd(20): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "N_DFF.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_DFF.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1735199073751 "|CPU|N_DFF:EX_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP SP:Stack_P " "Elaborating entity \"SP\" for hierarchy \"SP:Stack_P\"" {  } { { "CPU.vhd" "Stack_P" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073752 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trash SP.vhd(30) " "Verilog HDL or VHDL warning at SP.vhd(30): object \"trash\" assigned a value but never read" {  } { { "SP.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/SP.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1735199073753 "|CPU|SP:Stack_P"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exception_Handling Exception_Handling:exception_unit " "Elaborating entity \"Exception_Handling\" for hierarchy \"Exception_Handling:exception_unit\"" {  } { { "CPU.vhd" "exception_unit" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EPC EPC:epc_register " "Elaborating entity \"EPC\" for hierarchy \"EPC:epc_register\"" {  } { { "CPU.vhd" "epc_register" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Mem Data_Mem:DM " "Elaborating entity \"Data_Mem\" for hierarchy \"Data_Mem:DM\"" {  } { { "CPU.vhd" "DM" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199073763 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WE Data_Mem.vhd(29) " "VHDL Process Statement warning at Data_Mem.vhd(29): signal \"WE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Mem.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/Data_Mem.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1735199074074 "|CPU|Data_Mem:DM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_DFF N_DFF:MEM_WB " "Elaborating entity \"N_DFF\" for hierarchy \"N_DFF:MEM_WB\"" {  } { { "CPU.vhd" "MEM_WB" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/CPU.vhd" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735199074083 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en N_DFF.vhd(20) " "VHDL Process Statement warning at N_DFF.vhd(20): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "N_DFF.vhd" "" { Text "D:/Old Data/Term1_year3/Com_Arch/Project_finallllll/Project_final/N_DFF.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1735199074085 "|CPU|N_DFF:MEM_WB"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4990 " "Peak virtual memory: 4990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735199078320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 09:44:38 2024 " "Processing ended: Thu Dec 26 09:44:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735199078320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735199078320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735199078320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1735199078320 ""}
