# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1450 6.4e-05 1024 1.2 1060 376320 22.1439 16.8284 523.086 524.135 1086.3 1086.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1450 6.4e-05 1024 1.2 1060 376416 22.1619 17.0312 601.713 524.314 1165.33 1165.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1450 6.4e-05 1024 1.2 1060 376320 22.1195 16.8632 627.205 523.773 1190.08 1190.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1450 6.4e-05 1024 1.2 1060 376320 22.0489 16.9454 585.044 523.897 1148.05 1148.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1450 6.4e-05 1024 1.2 1060 376400 22.2242 16.8871 591.967 523.795 1154.99 1155.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1450 6.4e-05 1024 1.2 1060 375872 22.1117 16.8406 607.527 523.631 1170.22 1170.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1450 6.4e-05 1024 1.2 1060 375840 22.1859 16.8632 609.019 524.052 1172.23 1172.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1450 6.4e-05 1024 1.2 1060 375808 22.117 16.8237 589.885 523.994 1152.93 1153.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1450 6.4e-05 1024 1.2 1060 375552 22.098 16.8229 592.579 524.055 1155.67 1155.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1450 6.4e-05 1024 1.2 1060 376000 22.1382 16.8755 637.726 524.367 1201.22 1201.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1450 6.4e-05 1024 1.2 1060 375808 22.0888 16.8339 746.314 524.051 1309.4 1309.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1450 6.4e-05 1024 1.2 1065 376576 22.1304 17.0338 514.851 524.317 1078.44 1078.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1450 6.4e-05 1024 1.2 1065 376640 22.2132 16.8726 520.474 523.929 1083.6 1083.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1450 6.4e-05 1024 1.2 1065 376512 22.1505 16.8611 517.086 524.286 1080.5 1080.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1450 6.4e-05 1024 1.2 1065 376320 22.1935 16.8776 530.089 523.773 1093.04 1093.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1450 6.4e-05 1024 1.2 1065 376320 22.1331 16.837 538.679 523.831 1101.59 1101.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1450 6.4e-05 1024 1.2 1065 376416 22.1539 16.875 614.4 524.302 1177.83 1177.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1450 6.4e-05 1024 1.2 1065 376320 22.1059 16.855 600.67 523.777 1163.52 1163.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1450 6.4e-05 1024 1.2 1065 376320 22.0321 16.8405 641.491 524.399 1204.87 1204.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1450 6.4e-05 1024 1.2 1065 376400 22.2106 16.8854 636.251 523.728 1199.18 1199.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1450 6.4e-05 1024 1.2 1065 375872 22.1227 16.8387 639.095 523.992 1202.16 1202.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1450 6.4e-05 1024 1.2 1065 376320 22.1633 17.025 627.083 524.101 1190.49 1190.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1450 6.4e-05 1024 1.2 1065 375808 22.1062 16.8398 600.346 523.883 1163.29 1163.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1450 6.4e-05 1024 1.2 1065 375552 22.0812 16.8322 704.711 523.577 1267.31 1267.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1450 6.4e-05 1024 1.2 1065 376000 22.149 16.8729 707.424 523.94 1270.5 1270.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1450 6.4e-05 1024 1.2 1065 375808 22.0836 16.8306 642.993 524.098 1206.12 1206.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1450 6.4e-05 1024 1.2 1060 376576 22.0977 16.8438 485.66 523.956 1048.67 1048.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1450 6.4e-05 1024 1.2 1060 376480 22.1736 16.8787 545.951 523.917 1109.03 1109.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1450 6.4e-05 1024 1.2 1060 376512 22.1288 17.0716 509.73 524.386 1073.43 1073.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1450 6.4e-05 1024 1.2 1060 376320 22.2107 16.8694 518.199 523.857 1081.25 1081.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1450 6.4e-05 1024 1.2 1060 376320 22.0941 16.8296 520.23 524.243 1083.51 1083.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1450 6.4e-05 1024 1.2 1060 376416 22.1513 16.8843 646.601 523.806 1209.55 1209.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1450 6.4e-05 1024 1.2 1060 375552 22.0918 16.8375 450.082 523.19 1012.32 1012.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1450 6.4e-05 1024 1.2 1060 376320 22.1119 16.855 619.076 524.267 1182.42 1182.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1450 6.4e-05 1024 1.2 1060 376320 22.0414 16.9533 435.995 523.871 998.973 999.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1450 6.4e-05 1024 1.2 1060 376320 22.0218 16.8438 579.205 524.04 1142.22 1142.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1450 6.4e-05 1024 1.2 1060 375552 22.0918 16.8243 416.79 524.014 979.835 979.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1450 6.4e-05 1024 1.2 1060 376400 22.2185 16.8897 608 524.24 1171.46 1171.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1450 6.4e-05 1024 1.2 1060 376000 22.1433 16.8714 429.825 523.806 992.754 992.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1450 6.4e-05 1024 1.2 1060 375872 22.1028 16.8454 776.038 524.027 1339.12 1339.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1450 6.4e-05 1024 1.2 1060 375424 22.0204 16.812 505.846 523.613 1068.4 1068.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1450 6.4e-05 1024 1.2 1060 375840 22.1573 16.8666 742.523 523.686 1305.35 1305.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1450 6.4e-05 1024 1.2 1060 375360 22.0732 16.8325 501.944 523.121 1064.08 1064.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1450 6.4e-05 1024 1.2 1060 375808 22.1023 16.8258 717.82 523.856 1280.71 1280.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1450 6.4e-05 1024 1.2 1060 375808 22.0814 16.8262 484.084 524.094 1047.19 1047.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1450 6.4e-05 1024 1.2 1060 375552 22.0856 16.8305 625.079 523.955 1188.06 1188.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1450 6.4e-05 1024 1.2 1060 374784 22.1096 16.842 442.462 524.333 1005.86 1005.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1450 6.4e-05 1024 1.2 1060 376000 22.1396 16.8773 654.785 524.372 1218.29 1218.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1450 6.4e-05 1024 1.2 1060 374400 22.0242 16.8001 466.966 522.132 1028.03 1028.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1450 6.4e-05 1024 1.2 1056 376448 22.0855 16.8428 479.34 523.876 1042.25 1042.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1450 6.4e-05 1024 1.2 1056 376480 22.1954 16.8817 508.477 523.936 1071.6 1071.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1450 6.4e-05 1024 1.2 1056 376320 22.1203 16.8632 502.745 524.405 1066.24 1066.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1450 6.4e-05 1024 1.2 1056 376320 22.0453 16.8402 323.885 523.849 886.735 886.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1450 6.4e-05 1024 1.2 1056 376320 22.1814 16.8795 577.853 528.805 1145.83 1145.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1450 6.4e-05 1024 1.2 1056 375872 22.1145 16.8502 367.903 523.556 930.534 930.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1450 6.4e-05 1024 1.2 1056 376320 22.083 16.8304 552.902 523.652 1115.58 1115.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1450 6.4e-05 1024 1.2 1056 375808 22.0969 16.8264 369.964 523.357 932.352 932.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1450 6.4e-05 1024 1.2 1056 376416 22.1488 16.8755 616.31 524.315 1179.77 1179.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1450 6.4e-05 1024 1.2 1056 375552 22.09 16.8372 432.32 523.247 994.605 994.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1450 6.4e-05 1024 1.2 1056 376320 22.1082 16.8582 583.679 524.149 1146.91 1147.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1450 6.4e-05 1024 1.2 1056 376320 22.0498 16.9401 421.423 524.319 984.838 984.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1450 6.4e-05 1024 1.2 1056 376320 22.0329 16.844 756.215 523.967 1319.17 1319.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1450 6.4e-05 1024 1.2 1056 375552 22.0859 16.8216 481.228 523.578 1043.82 1043.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1450 6.4e-05 1024 1.2 1056 376000 22.1978 16.8893 739.821 524.232 1303.25 1303.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1450 6.4e-05 1024 1.2 1056 376000 22.1481 16.8776 501.552 524.011 1064.7 1064.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1450 6.4e-05 1024 1.2 1056 375872 22.1144 16.8458 722.337 523.847 1285.26 1285.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1450 6.4e-05 1024 1.2 1056 375424 22.0283 16.8141 479.434 523.539 1041.92 1042.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1450 6.4e-05 1024 1.2 1056 375840 22.1578 16.863 706.116 523.979 1269.23 1269.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1450 6.4e-05 1024 1.2 1056 375360 22.0794 16.8345 455.928 523.506 1018.46 1018.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1450 6.4e-05 1024 1.2 1056 375808 22.0878 16.828 674.814 523.86 1237.7 1237.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1450 6.4e-05 1024 1.2 1056 375808 22.0836 16.8311 453.633 524.107 1016.76 1016.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1450 6.4e-05 1024 1.2 1075 376576 22.0751 16.8775 547.839 524.254 1111.15 1111.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1450 6.4e-05 1024 1.2 1075 376480 22.2021 16.8816 493.714 524.42 1057.33 1057.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1450 6.4e-05 1024 1.2 1075 376320 22.1229 16.8514 319.759 528.798 887.64 887.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1450 6.4e-05 1024 1.2 1075 376512 22.1359 17.191 525.327 523.83 1088.6 1088.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1450 6.4e-05 1024 1.2 1075 376320 22.0395 16.8468 338.69 523.967 901.659 901.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1450 6.4e-05 1024 1.2 1075 376320 22.1751 16.8708 559.774 523.854 1122.78 1122.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1450 6.4e-05 1024 1.2 1075 375872 22.1116 16.9099 357.084 523.812 920.023 920.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1450 6.4e-05 1024 1.2 1075 376320 22.1119 16.8346 587.54 524.249 1150.85 1150.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1450 6.4e-05 1024 1.2 1075 375808 22.0907 16.828 387.135 523.995 950.162 950.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1450 6.4e-05 1024 1.2 1075 376416 22.1397 16.8796 620.762 523.892 1183.78 1183.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1450 6.4e-05 1024 1.2 1075 375552 22.0821 16.8482 446.842 523.338 1009.22 1009.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1450 6.4e-05 1024 1.2 1075 376320 22.1147 16.8509 604.053 524.237 1167.36 1167.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1450 6.4e-05 1024 1.2 1075 376320 22.0571 16.8387 427.341 524.324 990.672 990.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1450 6.4e-05 1024 1.2 1075 376320 22.0328 16.8408 739.028 524.046 1302.06 1302.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1450 6.4e-05 1024 1.2 1075 375552 22.0745 16.8305 494.019 523.452 1056.48 1056.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1450 6.4e-05 1024 1.2 1075 376400 22.2117 16.8797 736.375 524.299 1299.88 1299.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1450 6.4e-05 1024 1.2 1075 376000 22.1252 16.8732 492.438 524.537 1056.08 1056.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1450 6.4e-05 1024 1.2 1075 375872 22.0985 16.8458 718.854 523.611 1281.52 1281.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1450 6.4e-05 1024 1.2 1075 375424 22.0365 16.9372 471.324 523.111 1033.52 1033.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1450 6.4e-05 1024 1.2 1075 375840 22.1592 16.8586 696.112 524.048 1259.29 1259.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1450 6.4e-05 1024 1.2 1075 375360 22.0805 16.8791 460.206 523.497 1022.77 1022.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1450 6.4e-05 1024 1.2 1075 375808 22.0972 17.0414 663.976 523.485 1226.71 1226.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1450 6.4e-05 1024 1.2 1075 375808 22.0951 16.8367 467.011 523.581 1029.64 1029.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1450 6.4e-05 1024 1.2 1056 376320 22.1092 16.8387 477.218 523.954 1040.23 1040.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1450 6.4e-05 1024 1.2 1056 376064 22.1181 16.8335 307.993 524.19 871.244 871.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1450 6.4e-05 1024 1.2 1056 376320 22.1708 16.8839 488.93 524.367 1052.46 1052.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1450 6.4e-05 1024 1.2 1056 376000 22.1257 16.8595 314.331 524.265 877.69 877.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1450 6.4e-05 1024 1.2 1056 376320 22.1073 16.8626 529.936 523.972 1092.99 1093.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1450 6.4e-05 1024 1.2 1056 376320 22.0233 16.8407 342.35 524.039 905.362 905.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1450 6.4e-05 1024 1.2 1056 376096 22.1617 16.8678 524.22 523.777 1087.14 1087.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1450 6.4e-05 1024 1.2 1056 375872 22.116 16.8429 333.66 523.632 896.359 896.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1450 6.4e-05 1024 1.2 1056 375648 22.1478 16.9207 274.865 524.307 838.351 838.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1450 6.4e-05 1024 1.2 1056 376064 22.1094 16.8286 526.581 528.886 1094.51 1094.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1450 6.4e-05 1024 1.2 1056 375808 22.1025 16.9411 354.224 523.937 917.312 917.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1450 6.4e-05 1024 1.2 1056 375552 22.0908 16.8236 293.958 523.577 856.556 856.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1450 6.4e-05 1024 1.2 1056 376128 22.1161 16.8741 761.146 524.006 1324.25 1324.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1450 6.4e-05 1024 1.2 1056 375552 22.0972 17.1841 478.226 523.757 1041.37 1041.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1450 6.4e-05 1024 1.2 1056 374976 22.1407 17.053 396.395 523.075 958.776 958.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1450 6.4e-05 1024 1.2 1056 376000 22.1049 16.8611 704.765 523.848 1267.69 1267.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1450 6.4e-05 1024 1.2 1056 375680 22.0554 16.8393 472.514 523.869 1035.39 1035.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1450 6.4e-05 1024 1.2 1056 375360 22.0857 16.8353 396.483 523.127 958.638 958.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1450 6.4e-05 1024 1.2 1056 376320 22.0311 17.2196 673.15 524.348 1236.86 1236.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1450 6.4e-05 1024 1.2 1056 375552 22.0754 16.8236 435.64 523.652 998.303 998.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1450 6.4e-05 1024 1.2 1056 374400 22.014 16.804 378.357 522.672 939.957 940.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1450 6.4e-05 1024 1.2 1056 376000 22.1902 16.8878 660.458 523.797 1223.45 1223.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1450 6.4e-05 1024 1.2 1056 376000 22.1508 16.8748 458.128 523.93 1021.19 1021.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1450 6.4e-05 1024 1.2 1056 375600 22.2044 16.8809 381.705 523.389 944.297 944.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1450 6.4e-05 1024 1.2 1056 375872 22.1139 16.8448 637.648 524.048 1200.76 1200.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1450 6.4e-05 1024 1.2 1056 375424 22.0305 16.8243 445.911 523.195 1008.07 1008.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1450 6.4e-05 1024 1.2 1056 374976 22.105 16.8298 368.505 523.144 930.695 930.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1450 6.4e-05 1024 1.2 1056 375840 22.1551 16.9533 621.182 523.648 1184.04 1184.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1450 6.4e-05 1024 1.2 1056 375360 22.0699 16.8346 450.166 523.516 1012.69 1012.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1450 6.4e-05 1024 1.2 1056 375840 22.1369 16.8802 372.627 523.984 935.735 935.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1450 6.4e-05 1024 1.2 1056 375808 22.0975 16.8284 633.264 523.994 1196.3 1196.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1450 6.4e-05 1024 1.2 1056 375808 22.0782 16.8286 429.93 524.098 993.041 993.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1450 6.4e-05 1024 1.2 1056 374784 22.1031 16.8351 384.232 523.836 947.117 947.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1450 6.4e-05 1024 1.2 1080 376448 22.0766 16.8344 491.446 523.891 1054.35 1054.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1450 6.4e-05 1024 1.2 1080 376320 22.1082 16.8346 315.718 523.649 878.417 878.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1450 6.4e-05 1024 1.2 1080 376480 22.1534 16.874 550.521 523.927 1113.59 1113.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1450 6.4e-05 1024 1.2 1080 376320 22.1112 16.8578 357.731 524.399 921.21 921.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1450 6.4e-05 1024 1.2 1080 375840 22.1494 16.8624 293.189 524.058 856.368 856.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1450 6.4e-05 1024 1.2 1080 376512 22.1118 16.8745 514.709 523.978 1077.78 1077.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1450 6.4e-05 1024 1.2 1080 376320 22.0303 16.8366 338.242 523.884 901.102 901.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1450 6.4e-05 1024 1.2 1080 375552 22.097 16.8363 278.504 523.323 840.867 840.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1450 6.4e-05 1024 1.2 1080 376320 22.1481 16.8704 750.252 523.868 1313.25 1313.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1450 6.4e-05 1024 1.2 1080 375872 22.1206 16.8442 468.425 524.045 1031.55 1031.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1450 6.4e-05 1024 1.2 1080 376320 22.1499 16.9567 381.682 524.017 944.914 945.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1450 6.4e-05 1024 1.2 1080 376320 22.0979 16.8284 697.158 523.74 1259.93 1260.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1450 6.4e-05 1024 1.2 1080 375808 22.0981 16.8236 440.582 523.497 1003.11 1003.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1450 6.4e-05 1024 1.2 1080 375552 22.0877 16.8388 356.052 524.07 919.163 919.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1450 6.4e-05 1024 1.2 1080 376416 22.1445 16.8779 710.944 524.33 1274.4 1274.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1450 6.4e-05 1024 1.2 1080 375552 22.0668 16.8374 460.772 523.309 1023.1 1023.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1450 6.4e-05 1024 1.2 1080 374976 22.1341 16.8468 404.645 522.964 966.703 966.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1450 6.4e-05 1024 1.2 1080 374400 22.0242 17.2178 359.985 522.753 922.093 922.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1450 6.4e-05 1024 1.2 1080 376320 22.1046 18.5222 664.401 524.207 1229.34 1229.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1450 6.4e-05 1024 1.2 1080 376320 22.0506 16.848 451.623 524.65 1015.28 1015.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1450 6.4e-05 1024 1.2 1080 375360 22.0866 16.83 379.122 523.121 941.275 941.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1450 6.4e-05 1024 1.2 1080 375040 22.0385 16.7979 366.707 522.39 928.046 928.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1450 6.4e-05 1024 1.2 1080 376320 22.0309 16.8407 619.823 523.969 1182.77 1182.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1450 6.4e-05 1024 1.2 1080 375552 22.0871 16.822 444.128 523.595 1006.74 1006.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1450 6.4e-05 1024 1.2 1080 374400 22.0103 16.8059 366.765 522.749 928.44 928.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1450 6.4e-05 1024 1.2 1080 374784 22.103 17.1452 344.66 524.261 908.284 908.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1450 6.4e-05 1024 1.2 1080 376400 22.2109 16.8791 649.746 524.166 1213.11 1213.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1450 6.4e-05 1024 1.2 1080 376000 22.1405 16.8776 443.138 523.929 1006.2 1006.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1450 6.4e-05 1024 1.2 1080 375600 22.1983 16.8763 381.828 523.518 944.531 944.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1450 6.4e-05 1024 1.2 1080 374400 22.0392 16.8063 350.978 522.498 912.43 912.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1450 6.4e-05 1024 1.2 1056 376064 22.0602 17.3302 526.993 524.317 1090.81 1090.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1450 6.4e-05 1024 1.2 1056 375808 22.0866 16.8279 342.168 523.758 904.957 905.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1450 6.4e-05 1024 1.2 1056 375936 22.0357 16.8428 283.199 524.463 846.649 846.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1450 6.4e-05 1024 1.2 1056 376000 22.1586 16.8817 511.937 523.793 1074.88 1074.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1450 6.4e-05 1024 1.2 1056 375680 22.1054 16.8588 336.64 524.171 899.883 899.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1450 6.4e-05 1024 1.2 1056 375360 22.1652 16.8584 276.253 524.105 839.489 839.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1450 6.4e-05 1024 1.2 1056 375936 22.0933 16.8599 727.765 524.397 1291.23 1291.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1450 6.4e-05 1024 1.2 1056 375936 22.0399 16.8329 454.473 524.044 1017.5 1017.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1450 6.4e-05 1024 1.2 1056 374976 22.0873 16.836 366.816 523.689 929.539 929.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1450 6.4e-05 1024 1.2 1056 375552 22.0902 16.8271 310.813 523.657 873.498 873.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1450 6.4e-05 1024 1.2 1056 375872 22.1633 16.8758 672.66 523.649 1235.46 1235.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1450 6.4e-05 1024 1.2 1056 375424 22.0965 16.8444 423.562 523.993 986.604 986.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1450 6.4e-05 1024 1.2 1056 375648 22.1439 16.8735 347.39 524.247 910.764 910.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1450 6.4e-05 1024 1.2 1056 374528 22.035 16.8138 311.845 523.106 873.907 874.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1450 6.4e-05 1024 1.2 1056 375808 22.0796 17.1562 648.089 523.742 1211.19 1211.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1450 6.4e-05 1024 1.2 1056 375296 22.1008 16.827 418.791 523.988 981.823 981.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1450 6.4e-05 1024 1.2 1056 375552 22.0755 16.8242 348.729 524.017 911.751 911.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1450 6.4e-05 1024 1.2 1056 374784 22.1097 16.8368 306.032 523.535 868.624 868.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1450 6.4e-05 1024 1.2 1056 375840 22.1485 16.8735 625.46 524.429 1189.02 1189.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1450 6.4e-05 1024 1.2 1056 374976 22.0773 16.8351 438.689 523.762 1001.47 1001.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1450 6.4e-05 1024 1.2 1056 374976 22.1337 16.8545 371.698 523.466 934.266 934.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1450 6.4e-05 1024 1.2 1056 374400 22.0058 16.8038 368.827 523.142 930.892 930.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1450 6.4e-05 1024 1.2 1056 375680 22.1205 16.8512 617.343 524.211 1180.64 1180.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1450 6.4e-05 1024 1.2 1056 375680 22.056 16.8407 446.829 523.997 1009.84 1009.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1450 6.4e-05 1024 1.2 1056 374400 22.0994 16.9024 369.219 523.507 931.843 931.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1450 6.4e-05 1024 1.2 1056 373760 22.0257 16.7936 343.807 522.758 905.494 905.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1450 6.4e-05 1024 1.2 1100 376192 22.051 16.8428 554.809 523.949 1117.76 1117.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1450 6.4e-05 1024 1.2 1100 376064 22.0972 16.8332 361.578 523.82 924.432 924.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1450 6.4e-05 1024 1.2 1100 375936 22.0454 16.8387 296.562 524.455 860.01 860.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1450 6.4e-05 1024 1.2 1100 376160 22.1508 16.8765 525.355 523.841 1088.34 1088.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1450 6.4e-05 1024 1.2 1100 376000 22.1021 16.8585 338.598 524.158 901.826 901.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1450 6.4e-05 1024 1.2 1100 375840 22.1642 16.8584 283.559 523.996 846.684 846.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1450 6.4e-05 1024 1.2 1100 375680 22.0543 16.8483 243.249 523.76 806.025 806.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1450 6.4e-05 1024 1.2 1100 376128 22.0843 16.8652 728.819 523.987 1291.87 1291.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1450 6.4e-05 1024 1.2 1100 375936 22.0355 16.8606 450.109 524.039 1013.15 1013.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1450 6.4e-05 1024 1.2 1100 375552 22.0936 16.8876 367.238 523.325 929.656 929.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1450 6.4e-05 1024 1.2 1100 375552 22.0955 16.8243 312.927 523.576 875.528 875.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1450 6.4e-05 1024 1.2 1100 376096 22.1682 16.8791 671.345 523.786 1234.29 1234.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1450 6.4e-05 1024 1.2 1100 375872 22.1056 16.8427 424.034 523.863 986.958 987.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1450 6.4e-05 1024 1.2 1100 375648 22.1371 16.8738 346.157 523.948 909.229 909.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1450 6.4e-05 1024 1.2 1100 375424 22.0289 17.1188 311.403 523.489 874.147 874.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1450 6.4e-05 1024 1.2 1100 376064 22.0968 17.1641 656.331 524.25 1219.95 1220.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1450 6.4e-05 1024 1.2 1100 375808 22.096 16.8236 424.461 523.413 986.901 986.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1450 6.4e-05 1024 1.2 1100 375552 22.0906 16.8245 360.837 523.485 923.343 923.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1450 6.4e-05 1024 1.2 1100 375808 22.1008 16.8288 318.355 524.153 881.549 881.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1450 6.4e-05 1024 1.2 1100 376128 22.1463 16.8808 669 524.427 1232.57 1232.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1450 6.4e-05 1024 1.2 1100 375552 22.0917 16.8755 475.051 523.617 1037.75 1037.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1450 6.4e-05 1024 1.2 1100 374976 22.1171 16.8535 392.581 522.97 954.631 954.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1450 6.4e-05 1024 1.2 1100 374400 22.0168 16.7992 372.622 523.192 934.741 934.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1450 6.4e-05 1024 1.2 1100 375840 22.1416 16.8774 342.052 523.922 905.106 905.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1450 6.4e-05 1024 1.2 1100 376000 22.1067 16.859 651.183 524.117 1214.38 1214.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1450 6.4e-05 1024 1.2 1100 375680 22.0659 17.5575 448.5 523.946 1012.18 1012.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1450 6.4e-05 1024 1.2 1100 375360 22.0795 16.8708 379.593 523.127 941.782 941.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1450 6.4e-05 1024 1.2 1100 373760 22.0238 16.794 349.597 522.374 910.897 910.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1450 6.4e-05 1024 1.2 1100 374400 22.022 16.8034 335.022 522.552 896.51 896.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1450 6.4e-05 1024 1.2 1080 376064 22.0524 16.8431 512.923 524.372 1076.3 1076.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1450 6.4e-05 1024 1.2 1080 375808 22.1035 16.8338 337.996 523.745 900.784 900.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1450 6.4e-05 1024 1.2 1080 375936 22.0378 16.837 275.695 524.342 839.019 839.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1450 6.4e-05 1024 1.2 1080 375296 22.1024 16.8245 237.819 523.478 800.334 800.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1450 6.4e-05 1024 1.2 1080 376160 22.135 16.8766 722.388 524.429 1285.94 1286.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1450 6.4e-05 1024 1.2 1080 376000 22.1089 16.8591 446.446 524.259 1009.78 1009.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1450 6.4e-05 1024 1.2 1080 375840 22.1623 16.8574 364.669 524.053 927.851 927.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1450 6.4e-05 1024 1.2 1080 375680 22.0649 16.8402 308.675 524.372 872.061 872.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1450 6.4e-05 1024 1.2 1080 376128 22.08 16.8568 664.012 524.335 1227.39 1227.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1450 6.4e-05 1024 1.2 1080 375936 22.0329 16.8344 415.91 524.403 979.289 979.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1450 6.4e-05 1024 1.2 1080 375552 22.0897 16.8371 339.358 523.687 902.083 902.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1450 6.4e-05 1024 1.2 1080 375552 22.098 16.8202 305.592 523.579 868.199 868.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1450 6.4e-05 1024 1.2 1080 375360 22.0643 16.9144 264.578 523.068 826.735 826.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1450 6.4e-05 1024 1.2 1080 375872 22.1618 16.8714 629.604 523.781 1192.52 1192.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1450 6.4e-05 1024 1.2 1080 375424 22.1184 16.8459 399.302 523.962 962.337 962.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1450 6.4e-05 1024 1.2 1080 375648 22.1368 16.8777 335.109 523.931 898.165 898.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1450 6.4e-05 1024 1.2 1080 374528 22.0286 16.8145 293.317 523.544 855.814 855.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1450 6.4e-05 1024 1.2 1080 375200 22.1525 16.8489 260.34 523.679 823.133 823.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1450 6.4e-05 1024 1.2 1080 375808 22.0728 16.8325 597.707 523.723 1160.44 1160.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1450 6.4e-05 1024 1.2 1080 375296 22.111 16.8326 402.555 523.383 964.994 965.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1450 6.4e-05 1024 1.2 1080 375552 22.0967 17.0824 335.437 523.442 898.17 898.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1450 6.4e-05 1024 1.2 1080 374784 22.1124 16.8332 308.73 523.753 871.54 871.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1450 6.4e-05 1024 1.2 1080 373760 22.026 16.7915 281.196 522.252 842.375 842.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1450 6.4e-05 1024 1.2 1088 375936 22.0537 16.8433 514.748 524.252 1078.01 1078.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1450 6.4e-05 1024 1.2 1088 375808 22.0883 16.8836 331.562 524.185 894.832 894.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1450 6.4e-05 1024 1.2 1088 375936 22.0514 16.853 275.635 524.4 839.048 839.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1450 6.4e-05 1024 1.2 1088 375296 22.1106 17.0452 236.509 523.431 799.205 799.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1450 6.4e-05 1024 1.2 1088 376000 22.1369 17.2108 701.802 523.804 1265.06 1265.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1450 6.4e-05 1024 1.2 1088 375680 22.1146 16.856 429.883 524.207 993.174 993.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1450 6.4e-05 1024 1.2 1088 375360 22.1797 16.8663 352.752 523.475 915.383 915.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1450 6.4e-05 1024 1.2 1088 375680 22.0471 17.3855 303.766 524.376 867.681 867.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1450 6.4e-05 1024 1.2 1088 375200 22.1686 16.8809 276.451 524.37 839.978 840.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1450 6.4e-05 1024 1.2 1088 375936 22.0802 16.8667 650.321 523.77 1213.15 1213.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1450 6.4e-05 1024 1.2 1088 375936 22.0398 16.8423 407.481 523.961 970.431 970.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1450 6.4e-05 1024 1.2 1088 374976 22.0918 16.837 331.392 523.682 894.118 894.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1450 6.4e-05 1024 1.2 1088 375552 22.0987 16.8284 294.55 523.575 857.162 857.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1450 6.4e-05 1024 1.2 1088 374400 22.0949 16.8328 259.001 523.506 821.541 821.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1450 6.4e-05 1024 1.2 1088 375872 22.1517 16.8943 605.99 524.28 1169.43 1169.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1450 6.4e-05 1024 1.2 1088 375424 22.1145 16.8509 383.757 523.64 946.466 946.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1450 6.4e-05 1024 1.2 1088 375648 22.149 16.8689 326.34 524.493 889.961 890.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1450 6.4e-05 1024 1.2 1088 374528 22.0376 16.814 285.479 523.18 847.622 847.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1450 6.4e-05 1024 1.2 1088 375200 22.1434 16.8671 253.799 523.569 816.488 816.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1450 6.4e-05 1024 1.2 1088 375808 22.0895 16.8366 601.24 524.144 1164.42 1164.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1450 6.4e-05 1024 1.2 1088 375296 22.1082 16.8468 401.341 523.572 963.978 964.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1450 6.4e-05 1024 1.2 1088 375552 22.079 16.8277 332.234 523.657 894.91 895.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1450 6.4e-05 1024 1.2 1088 374784 22.11 16.827 304.904 523.654 867.607 867.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1450 6.4e-05 1024 1.2 1088 373760 22.0476 16.7916 279.62 522.376 840.946 841.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1450 6.4e-05 1024 1.2 1088 374784 22.1206 16.9542 265.04 523.925 828.149 828.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1450 6.4e-05 1024 1.2 1152 375232 22.2227 17.009 794.995 524.285 1358.63 1358.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1450 6.4e-05 1024 1.2 1152 375168 22.0612 16.8467 610.621 523.864 1173.51 1173.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1450 6.4e-05 1024 1.2 1152 375040 22.1146 16.8367 395.496 523.75 958.312 958.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1450 6.4e-05 1024 1.2 1152 375168 22.0693 16.8405 320.578 524.041 883.637 883.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1450 6.4e-05 1024 1.2 1152 374784 22.1144 16.8284 286.155 523.495 848.704 848.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1450 6.4e-05 1024 1.2 1152 375040 22.0603 16.8407 263.519 524.37 826.899 826.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1450 6.4e-05 1024 1.2 1152 374784 22.104 16.8261 242.882 523.573 805.5 805.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1450 6.4e-05 1024 1.2 1152 373632 22.0754 16.8181 227.714 523.539 790.255 790.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1450 6.4e-05 1024 1.2 1152 374784 22.1225 16.8282 216.784 523.739 779.584 779.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1450 6.4e-05 1024 1.2 1080 374528 22.0365 16.8181 197.341 523.176 759.479 759.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1450 6.4e-05 1024 1.2 1088 374528 22.0382 16.8104 195.968 523.054 757.978 758.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1450 6.4e-05 1024 1.2 1100 375200 22.1528 16.8469 201.06 523.693 763.86 763.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1450 6.4e-05 1024 1.2 1056 375200 22.1409 16.8445 196.59 523.165 758.851 758.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1450 6.4e-05 1024 1.2 1056 375808 22.1138 16.8361 221.786 523.493 784.335 784.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1450 6.4e-05 1024 1.2 1056 374400 22.0832 16.8264 338.548 523.891 901.457 901.554
