/*++

Licensed under the Apache-2.0 license.

File Name:

    flash_ctrl.rs

Abstract:

    File contains dummy flash controller peripheral emulation.

--*/

use caliptra_emu_bus::{ActionHandle, Bus, Clock, Ram, ReadOnlyRegister, ReadWriteRegister, Timer};
use caliptra_emu_cpu::Irq;
use caliptra_emu_types::{RvData, RvSize};
use core::convert::TryInto;
use emulator_consts::{RAM_ORG, RAM_SIZE, ROM_DEDICATED_RAM_ORG, ROM_DEDICATED_RAM_SIZE};
use emulator_registers_generated::primary_flash::PrimaryFlashPeripheral;
use emulator_registers_generated::secondary_flash::SecondaryFlashPeripheral;
use registers_generated::primary_flash_ctrl;
use registers_generated::primary_flash_ctrl::bits::{
    CtrlRegwen, FlControl, FlInterruptEnable, FlInterruptState, OpStatus,
};
use std::cell::RefCell;
use std::fs::File;
use std::io::{Read, Seek, Write};
use std::path::PathBuf;
use std::rc::Rc;
use tock_registers::interfaces::{ReadWriteable, Readable, Writeable};

#[derive(Debug, PartialEq)]
#[allow(clippy::enum_variant_names)]
pub enum FlashOperation {
    ReadPage = 1,
    WritePage = 2,
    ErasePage = 3,
}

#[derive(Debug, PartialEq, Eq, Clone, Copy)]
enum DmaRamAccessType {
    McuRt,
    McuRom,
    Invalid,
}

impl TryInto<FlashOperation> for u32 {
    type Error = ();

    fn try_into(self) -> Result<FlashOperation, Self::Error> {
        match self {
            1 => Ok(FlashOperation::ReadPage),
            2 => Ok(FlashOperation::WritePage),
            3 => Ok(FlashOperation::ErasePage),
            _ => Err(()),
        }
    }
}

pub enum FlashCtrlIntType {
    Error = 1,
    Event = 2,
}

pub enum FlashOpError {
    ReadError = 0,
    WriteError = 1,
    EraseError = 2,
    InvalidOp = 3,
    DmaRamAccessError = 4,
}

/// A dummy flash controller peripheral for emulation purposes.
pub struct DummyFlashCtrl {
    interrupt_state: ReadWriteRegister<u32, FlInterruptState::Register>,
    interrupt_enable: ReadWriteRegister<u32, FlInterruptEnable::Register>,
    page_size: ReadWriteRegister<u32>,
    page_num: ReadWriteRegister<u32>,
    page_addr: ReadWriteRegister<u32>,
    control: ReadWriteRegister<u32, FlControl::Register>,
    op_status: ReadWriteRegister<u32, OpStatus::Register>,
    ctrl_regwen: ReadOnlyRegister<u32, CtrlRegwen::Register>,
    dma_ram: Option<Rc<RefCell<Ram>>>,
    dma_rom_sram: Option<Rc<RefCell<Ram>>>,
    timer: Timer,
    file: Option<File>,
    buffer: Vec<u8>,
    operation_start: Option<ActionHandle>,
    error_irq: Irq,
    event_irq: Irq,
    direct_read_region: Option<Rc<RefCell<Ram>>>,
}

impl DummyFlashCtrl {
    /// Page size for the flash storage connected to the controller.
    pub const PAGE_SIZE: usize = 256;

    /// Maximum number of pages in the flash storage connected to the controller.
    /// This is a dummy value, the actual value should be set based on the flash storage size.
    pub const MAX_PAGES: u32 = 64 * 1024 * 1024 / Self::PAGE_SIZE as u32;

    /// I/O processing delay in ticks
    pub const IO_START_DELAY: u64 = 200;

    fn initialize_flash_storage(
        file: &mut File,
        size: usize,
        initial_content: Option<&[u8]>,
    ) -> std::io::Result<()> {
        let mut remaining = size;
        if let Some(content) = initial_content {
            let write_size = std::cmp::min(size, content.len());
            file.write_all(&content[..write_size])?;
            remaining -= write_size;
        }
        let chunk = vec![0xff; 1048576]; // 1MB chunk
        while remaining > 0 {
            let write_size = std::cmp::min(remaining, chunk.len());
            file.write_all(&chunk[..write_size])?;
            remaining -= write_size;
        }

        Ok(())
    }

    pub fn new(
        clock: &Clock,
        direct_read_region: Option<Rc<RefCell<Ram>>>,
        file_name: Option<PathBuf>,
        error_irq: Irq,
        event_irq: Irq,
        initial_content: Option<&[u8]>,
    ) -> Result<Self, std::io::Error> {
        let timer = Timer::new(clock);
        let file = if let Some(path) = file_name {
            let mut file = std::fs::File::options()
                .read(true)
                .write(true)
                .create(true)
                .truncate(false)
                .open(&path)?;
            let capacity = DummyFlashCtrl::PAGE_SIZE * DummyFlashCtrl::MAX_PAGES as usize;
            if file.metadata()?.len() < capacity as u64 || initial_content.is_some() {
                DummyFlashCtrl::initialize_flash_storage(&mut file, capacity, initial_content)?;
            }
            if let Some(region) = direct_read_region.as_ref() {
                // Enforce region size matches file backend
                if region.borrow().len() as usize != capacity {
                    panic!(
                        "direct_read_region size ({}) does not match flash file size ({})",
                        region.borrow().len(),
                        capacity
                    );
                }
                file.seek(std::io::SeekFrom::Start(0))?;
                file.read_exact(&mut region.borrow_mut().data_mut()[..capacity])?;
            }
            Some(file)
        } else {
            None
        };
        Ok(Self {
            dma_ram: None,
            dma_rom_sram: None,
            direct_read_region,
            interrupt_state: ReadWriteRegister::new(0x0000_0000),
            interrupt_enable: ReadWriteRegister::new(0x0000_0000),
            page_size: ReadWriteRegister::new(0x0000_0000),
            page_num: ReadWriteRegister::new(0x0000_0000),
            page_addr: ReadWriteRegister::new(0x0000_0000),
            control: ReadWriteRegister::new(0x0000_0000),
            op_status: ReadWriteRegister::new(0x0000_0000),
            ctrl_regwen: ReadOnlyRegister::new(CtrlRegwen::En::SET.value),
            timer,
            file,
            buffer: vec![0; Self::PAGE_SIZE],
            operation_start: None,
            error_irq,
            event_irq,
        })
    }

    fn raise_interrupt(&mut self, interrupt_type: FlashCtrlIntType) {
        match interrupt_type {
            FlashCtrlIntType::Error => {
                self.interrupt_state
                    .reg
                    .modify(FlInterruptState::Error::SET);
                // Check if interrupt is enabled before raising it
                if self.interrupt_enable.reg.is_set(FlInterruptEnable::Error) {
                    self.error_irq.set_level(true);
                    self.timer.schedule_poll_in(1);
                }
            }
            FlashCtrlIntType::Event => {
                self.interrupt_state
                    .reg
                    .modify(FlInterruptState::Event::SET);
                // Check if interrupt is enabled before raising it
                if self.interrupt_enable.reg.is_set(FlInterruptEnable::Event) {
                    self.event_irq.set_level(true);
                    self.timer.schedule_poll_in(10);
                }
            }
        }
    }

    fn clear_interrupt(&mut self, interrupt_type: FlashCtrlIntType) {
        match interrupt_type {
            FlashCtrlIntType::Error => {
                self.interrupt_state
                    .reg
                    .modify(FlInterruptState::Error::CLEAR);
                self.error_irq.set_level(false);
            }
            FlashCtrlIntType::Event => {
                self.interrupt_state
                    .reg
                    .modify(FlInterruptState::Event::CLEAR);
                self.event_irq.set_level(false);
            }
        }

        // Current IO operation is fully completed. Enable ctrl_regwen bit to allow SW to write to the control register for the next operation.
        self.ctrl_regwen.reg.modify(CtrlRegwen::En::SET);
    }

    fn handle_io_completion(&mut self, io_compl: Result<(), FlashOpError>) {
        match io_compl {
            Ok(_) => {
                self.op_status.reg.modify(OpStatus::Done::SET);
                self.raise_interrupt(FlashCtrlIntType::Event);
            }
            Err(error_type) => {
                self.op_status
                    .reg
                    .modify(OpStatus::Err.val(error_type as u32));
                self.raise_interrupt(FlashCtrlIntType::Error);
            }
        }
    }

    // Checks the DMA RAM access type for the given address.
    fn dma_ram_access_check(&self, addr: u32) -> DmaRamAccessType {
        if addr >= RAM_ORG && addr + Self::PAGE_SIZE as u32 <= RAM_ORG + RAM_SIZE {
            DmaRamAccessType::McuRt
        } else if addr >= ROM_DEDICATED_RAM_ORG
            && addr + Self::PAGE_SIZE as u32 <= ROM_DEDICATED_RAM_ORG + ROM_DEDICATED_RAM_SIZE
        {
            DmaRamAccessType::McuRom
        } else {
            DmaRamAccessType::Invalid
        }
    }

    fn read_page(&mut self) -> Result<(), FlashOpError> {
        let page_num = self.page_num.reg.get();
        let page_addr = self.page_addr.reg.get();

        // Sanity check for the page number, page size and file
        if page_num >= Self::MAX_PAGES
            || self.page_size.reg.get() < Self::PAGE_SIZE as u32
            || self.file.is_none()
        {
            return Err(FlashOpError::ReadError);
        }
        // If direct read region is set, read from it directly.
        let offset = (page_num * Self::PAGE_SIZE as u32) as usize;
        if let Some(region) = self.direct_read_region.as_ref() {
            let region = region.borrow();
            if offset + Self::PAGE_SIZE > region.len() as usize {
                return Err(FlashOpError::ReadError);
            }
            self.buffer
                .copy_from_slice(&region.data()[offset..offset + Self::PAGE_SIZE]);
        } else {
            let file = self.file.as_mut().unwrap();
            file.seek(std::io::SeekFrom::Start(offset as u64))
                .and_then(|_| file.read_exact(&mut self.buffer))
                .map_err(|_| FlashOpError::ReadError)?;
        }

        let access_type = self.dma_ram_access_check(page_addr);
        let (dma_ram, dma_start_addr) = match access_type {
            DmaRamAccessType::McuRt => (
                self.dma_ram.as_ref().expect("DMA ram must be set").clone(),
                page_addr - RAM_ORG,
            ),
            DmaRamAccessType::McuRom => (
                self.dma_rom_sram
                    .as_ref()
                    .expect("DMA ram for rom must be set")
                    .clone(),
                page_addr - ROM_DEDICATED_RAM_ORG,
            ),
            DmaRamAccessType::Invalid => return Err(FlashOpError::DmaRamAccessError),
        };
        for (i, &byte) in self.buffer.iter().enumerate() {
            dma_ram
                .borrow_mut()
                .write(RvSize::Byte, dma_start_addr + i as u32, byte as u32)
                .map_err(|err| {
                    println!("DMA ram write error: {:?}", err);
                    FlashOpError::DmaRamAccessError
                })?;
        }
        Ok(())
    }

    fn write_page(&mut self) -> Result<(), FlashOpError> {
        // Get the page number from the register
        let page_num = self.page_num.reg.get();
        // Get the address from the register
        let page_addr = self.page_addr.reg.get();

        // Sanity check for the page number, page size and file
        if page_num >= Self::MAX_PAGES
            || self.page_size.reg.get() < Self::PAGE_SIZE as u32
            || self.file.is_none()
        {
            return Err(FlashOpError::WriteError);
        }

        let access_type = self.dma_ram_access_check(page_addr);
        let (dma_ram, dma_start_addr) = match access_type {
            DmaRamAccessType::McuRt => (
                self.dma_ram.as_ref().expect("DMA ram must be set").clone(),
                page_addr - RAM_ORG,
            ),
            DmaRamAccessType::McuRom => (
                self.dma_rom_sram
                    .as_ref()
                    .expect("DMA ram for rom must be set")
                    .clone(),
                page_addr - ROM_DEDICATED_RAM_ORG,
            ),
            DmaRamAccessType::Invalid => return Err(FlashOpError::DmaRamAccessError),
        };

        for i in 0..Self::PAGE_SIZE {
            self.buffer[i] = match dma_ram
                .borrow_mut()
                .read(RvSize::Byte, dma_start_addr + i as u32)
            {
                Ok(data) => data as u8,
                Err(err) => {
                    println!("DMA ram read error: {:?}", err);
                    return Err(FlashOpError::DmaRamAccessError);
                }
            };
        }

        let offset = (page_num * Self::PAGE_SIZE as u32) as usize;
        // Write to file first
        let file = self.file.as_mut().unwrap();
        file.seek(std::io::SeekFrom::Start(offset as u64))
            .and_then(|_| file.write_all(&self.buffer))
            .map_err(|_| FlashOpError::WriteError)?;

        // If direct_read_region is present, update it only if file write succeeded
        if let Some(region) = self.direct_read_region.as_ref() {
            let mut region = region.borrow_mut();
            if offset + Self::PAGE_SIZE > region.len() as usize {
                return Err(FlashOpError::WriteError);
            }
            region.data_mut()[offset..offset + Self::PAGE_SIZE].copy_from_slice(&self.buffer);
        }

        Ok(())
    }

    fn erase_page(&mut self) -> Result<(), FlashOpError> {
        // Get the page number from the register
        let page_num = self.page_num.reg.get();

        // Sanity check for the page number and file
        if page_num >= Self::MAX_PAGES
            || self.page_size.reg.get() < Self::PAGE_SIZE as u32
            || self.file.is_none()
        {
            return Err(FlashOpError::EraseError);
        }

        let offset = (page_num * Self::PAGE_SIZE as u32) as usize;
        let file = self.file.as_mut().unwrap();
        file.seek(std::io::SeekFrom::Start(offset as u64))
            .and_then(|_| file.write_all(&vec![0xFF; Self::PAGE_SIZE]))
            .map_err(|_| FlashOpError::EraseError)?;

        // If direct_read_region is present, update it only if file erase succeeded
        if let Some(region) = self.direct_read_region.as_ref() {
            let mut region = region.borrow_mut();
            if offset + Self::PAGE_SIZE > region.len() as usize {
                return Err(FlashOpError::EraseError);
            }
            region.data_mut()[offset..offset + Self::PAGE_SIZE].fill(0xFF);
        }

        Ok(())
    }

    fn process_io(&mut self) {
        if !self.control.reg.is_set(FlControl::Start) {
            return;
        }

        match self.control.reg.read(FlControl::Op).try_into() {
            Ok(op) => {
                let io_compl = match op {
                    FlashOperation::ReadPage => self.read_page(),
                    FlashOperation::WritePage => self.write_page(),
                    FlashOperation::ErasePage => self.erase_page(),
                };

                self.handle_io_completion(io_compl);
            }
            Err(_) => {
                self.handle_io_completion(Err(FlashOpError::InvalidOp));
            }
        };
    }
}

impl PrimaryFlashPeripheral for DummyFlashCtrl {
    fn set_dma_ram(&mut self, ram: std::rc::Rc<std::cell::RefCell<caliptra_emu_bus::Ram>>) {
        self.dma_ram = Some(ram);
    }

    // Assign ROM dedicated SRAM as the DMA RAM for ROM flash operations.
    fn set_dma_rom_sram(&mut self, ram: std::rc::Rc<std::cell::RefCell<caliptra_emu_bus::Ram>>) {
        self.dma_rom_sram = Some(ram);
    }

    fn poll(&mut self) {
        if self.timer.fired(&mut self.operation_start) {
            self.process_io();
        }
    }

    fn read_fl_interrupt_state(
        &mut self,
    ) -> caliptra_emu_bus::ReadWriteRegister<
        u32,
        registers_generated::primary_flash_ctrl::bits::FlInterruptState::Register,
    > {
        caliptra_emu_bus::ReadWriteRegister::new(self.interrupt_state.reg.get())
    }

    fn write_fl_interrupt_state(
        &mut self,
        val: caliptra_emu_bus::ReadWriteRegister<
            u32,
            registers_generated::primary_flash_ctrl::bits::FlInterruptState::Register,
        >,
    ) {
        // Interrupt state register: SW write 1 to clear
        if val
            .reg
            .is_set(registers_generated::primary_flash_ctrl::bits::FlInterruptState::Error)
        {
            self.clear_interrupt(FlashCtrlIntType::Error);
        }
        if val
            .reg
            .is_set(registers_generated::primary_flash_ctrl::bits::FlInterruptState::Event)
        {
            self.clear_interrupt(FlashCtrlIntType::Event);
        }
    }

    fn read_fl_interrupt_enable(
        &mut self,
    ) -> caliptra_emu_bus::ReadWriteRegister<
        u32,
        registers_generated::primary_flash_ctrl::bits::FlInterruptEnable::Register,
    > {
        caliptra_emu_bus::ReadWriteRegister::new(self.interrupt_enable.reg.get())
    }

    fn write_fl_interrupt_enable(
        &mut self,
        val: caliptra_emu_bus::ReadWriteRegister<
            u32,
            registers_generated::primary_flash_ctrl::bits::FlInterruptEnable::Register,
        >,
    ) {
        if self.interrupt_state.reg.is_set(FlInterruptState::Error)
            && val
                .reg
                .is_set(registers_generated::primary_flash_ctrl::bits::FlInterruptEnable::Error)
        {
            self.error_irq.set_level(true);
            self.timer.schedule_poll_in(1);
        }

        if self.interrupt_state.reg.is_set(FlInterruptState::Event)
            && val
                .reg
                .is_set(registers_generated::primary_flash_ctrl::bits::FlInterruptEnable::Event)
        {
            self.event_irq.set_level(true);
            self.timer.schedule_poll_in(1);
        }

        self.interrupt_enable.reg.set(val.reg.get());
    }

    fn write_page_size(&mut self, val: RvData) {
        self.page_size.reg.set(val);
    }

    // Return the page size of the flash storage connected to the controller
    fn read_page_size(&mut self) -> RvData {
        Self::PAGE_SIZE as u32
    }

    fn read_page_num(&mut self) -> RvData {
        self.page_num.reg.get()
    }

    fn write_page_num(&mut self, val: RvData) {
        self.page_num.reg.set(val);
    }

    fn read_page_addr(&mut self) -> RvData {
        self.page_addr.reg.get()
    }

    fn write_page_addr(&mut self, val: RvData) {
        self.page_addr.reg.set(val);
    }

    fn read_fl_control(
        &mut self,
    ) -> caliptra_emu_bus::ReadWriteRegister<
        u32,
        registers_generated::primary_flash_ctrl::bits::FlControl::Register,
    > {
        caliptra_emu_bus::ReadWriteRegister::new(self.control.reg.get())
    }

    fn write_fl_control(
        &mut self,
        val: caliptra_emu_bus::ReadWriteRegister<
            u32,
            registers_generated::primary_flash_ctrl::bits::FlControl::Register,
        >,
    ) {
        if !self.ctrl_regwen.reg.is_set(CtrlRegwen::En) {
            return;
        }

        self.control.reg.set(val.reg.get());

        if self.control.reg.is_set(FlControl::Start) {
            // Clear ctrl_regwen bit to prevent SW from writing to the control register while the operation is pending.
            self.ctrl_regwen.reg.modify(CtrlRegwen::En::CLEAR);

            // Schedule the timer to start the operation after the delay
            self.operation_start = Some(self.timer.schedule_poll_in(Self::IO_START_DELAY));
        }
    }

    fn read_op_status(
        &mut self,
    ) -> caliptra_emu_bus::ReadWriteRegister<
        u32,
        registers_generated::primary_flash_ctrl::bits::OpStatus::Register,
    > {
        caliptra_emu_bus::ReadWriteRegister::new(self.op_status.reg.get())
    }

    fn write_op_status(
        &mut self,
        val: caliptra_emu_bus::ReadWriteRegister<
            u32,
            registers_generated::primary_flash_ctrl::bits::OpStatus::Register,
        >,
    ) {
        self.op_status.reg.set(val.reg.get());
    }

    fn read_ctrl_regwen(
        &mut self,
    ) -> caliptra_emu_bus::ReadWriteRegister<
        u32,
        registers_generated::primary_flash_ctrl::bits::CtrlRegwen::Register,
    > {
        caliptra_emu_bus::ReadWriteRegister::new(self.ctrl_regwen.reg.get())
    }
}

impl SecondaryFlashPeripheral for DummyFlashCtrl {
    fn set_dma_ram(&mut self, ram: std::rc::Rc<std::cell::RefCell<caliptra_emu_bus::Ram>>) {
        self.dma_ram = Some(ram);
    }

    fn set_dma_rom_sram(&mut self, ram: std::rc::Rc<std::cell::RefCell<caliptra_emu_bus::Ram>>) {
        self.dma_rom_sram = Some(ram);
    }

    fn poll(&mut self) {
        if self.timer.fired(&mut self.operation_start) {
            self.process_io();
        }
    }

    fn warm_reset(&mut self) {}
    fn update_reset(&mut self) {}

    fn read_fl_interrupt_state(
        &mut self,
    ) -> caliptra_emu_bus::ReadWriteRegister<
        u32,
        registers_generated::primary_flash_ctrl::bits::FlInterruptState::Register,
    > {
        caliptra_emu_bus::ReadWriteRegister::new(self.interrupt_state.reg.get())
    }

    fn write_fl_interrupt_state(
        &mut self,
        val: caliptra_emu_bus::ReadWriteRegister<
            u32,
            registers_generated::primary_flash_ctrl::bits::FlInterruptState::Register,
        >,
    ) {
        // Interrupt state register: SW write 1 to clear
        if val
            .reg
            .is_set(primary_flash_ctrl::bits::FlInterruptState::Error)
        {
            self.clear_interrupt(FlashCtrlIntType::Error);
        }
        if val
            .reg
            .is_set(primary_flash_ctrl::bits::FlInterruptState::Event)
        {
            self.clear_interrupt(FlashCtrlIntType::Event);
        }
    }

    fn read_fl_interrupt_enable(
        &mut self,
    ) -> caliptra_emu_bus::ReadWriteRegister<
        u32,
        registers_generated::primary_flash_ctrl::bits::FlInterruptEnable::Register,
    > {
        caliptra_emu_bus::ReadWriteRegister::new(self.interrupt_enable.reg.get())
    }

    fn write_fl_interrupt_enable(
        &mut self,
        val: caliptra_emu_bus::ReadWriteRegister<
            u32,
            registers_generated::primary_flash_ctrl::bits::FlInterruptEnable::Register,
        >,
    ) {
        if self.interrupt_state.reg.is_set(FlInterruptState::Error)
            && val
                .reg
                .is_set(primary_flash_ctrl::bits::FlInterruptEnable::Error)
        {
            self.error_irq.set_level(true);
            self.timer.schedule_poll_in(1);
        }

        if self.interrupt_state.reg.is_set(FlInterruptState::Event)
            && val
                .reg
                .is_set(primary_flash_ctrl::bits::FlInterruptEnable::Event)
        {
            self.event_irq.set_level(true);
            self.timer.schedule_poll_in(1);
        }

        self.interrupt_enable.reg.set(val.reg.get());
    }

    fn write_page_size(&mut self, val: RvData) {
        self.page_size.reg.set(val);
    }

    // Return the page size of the flash storage connected to the controller
    fn read_page_size(&mut self) -> RvData {
        Self::PAGE_SIZE as u32
    }

    fn read_page_num(&mut self) -> RvData {
        self.page_num.reg.get()
    }

    fn write_page_num(&mut self, val: RvData) {
        self.page_num.reg.set(val);
    }

    fn read_page_addr(&mut self) -> RvData {
        self.page_addr.reg.get()
    }

    fn write_page_addr(&mut self, val: RvData) {
        self.page_addr.reg.set(val);
    }

    fn read_fl_control(
        &mut self,
    ) -> caliptra_emu_bus::ReadWriteRegister<
        u32,
        registers_generated::primary_flash_ctrl::bits::FlControl::Register,
    > {
        caliptra_emu_bus::ReadWriteRegister::new(self.control.reg.get())
    }

    fn write_fl_control(
        &mut self,
        val: caliptra_emu_bus::ReadWriteRegister<
            u32,
            registers_generated::primary_flash_ctrl::bits::FlControl::Register,
        >,
    ) {
        if !self.ctrl_regwen.reg.is_set(CtrlRegwen::En) {
            return;
        }

        self.control.reg.set(val.reg.get());

        if self.control.reg.is_set(FlControl::Start) {
            // Clear ctrl_regwen bit to prevent SW from writing to the control register while the operation is pending.
            self.ctrl_regwen.reg.modify(CtrlRegwen::En::CLEAR);

            // Schedule the timer to start the operation after the delay
            self.operation_start = Some(self.timer.schedule_poll_in(Self::IO_START_DELAY));
        }
    }

    fn read_op_status(
        &mut self,
    ) -> caliptra_emu_bus::ReadWriteRegister<
        u32,
        registers_generated::primary_flash_ctrl::bits::OpStatus::Register,
    > {
        caliptra_emu_bus::ReadWriteRegister::new(self.op_status.reg.get())
    }

    fn write_op_status(
        &mut self,
        val: caliptra_emu_bus::ReadWriteRegister<
            u32,
            registers_generated::primary_flash_ctrl::bits::OpStatus::Register,
        >,
    ) {
        self.op_status.reg.set(val.reg.get());
    }

    fn read_ctrl_regwen(
        &mut self,
    ) -> caliptra_emu_bus::ReadWriteRegister<
        u32,
        registers_generated::primary_flash_ctrl::bits::CtrlRegwen::Register,
    > {
        caliptra_emu_bus::ReadWriteRegister::new(self.ctrl_regwen.reg.get())
    }
}

#[cfg(test)]
mod test {
    use super::*;

    use caliptra_emu_bus::{Bus, Clock};
    use caliptra_emu_cpu::Pic;
    use caliptra_emu_types::RvSize;
    use core::panic;
    use emulator_consts::{RAM_ORG, RAM_SIZE};
    use emulator_registers_generated::root_bus::AutoRootBus;
    use registers_generated::primary_flash_ctrl::bits::{
        FlControl, FlInterruptEnable, FlInterruptState, OpStatus,
    };
    use registers_generated::primary_flash_ctrl::PRIMARY_FLASH_CTRL_ADDR;
    use registers_generated::secondary_flash_ctrl::SECONDARY_FLASH_CTRL_ADDR;
    use std::path::PathBuf;
    use tempfile::NamedTempFile;

    pub const INT_STATE_OFFSET: u32 = 0x00;
    pub const INT_ENABLE_OFFSET: u32 = 0x04;
    pub const PAGE_SIZE_OFFSET: u32 = 0x08;
    pub const PAGE_NUM_OFFSET: u32 = 0x0c;
    pub const PAGE_ADDR_OFFSET: u32 = 0x10;
    pub const CONTROL_OFFSET: u32 = 0x14;
    pub const OP_STATUS_OFFSET: u32 = 0x18;

    #[derive(Clone, Copy, PartialEq)]
    pub enum FlashType {
        ImagePartitionA,
        ImagePartitionB,
    }

    // Dummy DMA RAM
    fn test_helper_setup_dummy_dma_ram() -> Rc<RefCell<Ram>> {
        Rc::new(RefCell::new(Ram::new(vec![0u8; RAM_SIZE as usize])))
    }

    fn test_helper_setup_autobus(
        file_path: Option<PathBuf>,
        fl_type: FlashType,
        clock: &Clock,
        dma_ram: Option<Rc<RefCell<Ram>>>,
    ) -> AutoRootBus {
        let pic = Pic::new();
        let (flash_ctrl_error_irq, flash_ctrl_event_irq) = match fl_type {
            FlashType::ImagePartitionA => (pic.register_irq(19), pic.register_irq(20)),
            FlashType::ImagePartitionB => (pic.register_irq(21), pic.register_irq(22)),
        };

        let file = file_path;

        let mut flash_controller = Box::new(
            DummyFlashCtrl::new(
                clock,
                None, // No direct read region for autobus setup
                file,
                flash_ctrl_error_irq,
                flash_ctrl_event_irq,
                None,
            )
            .unwrap(),
        );

        if let Some(dma_ram) = dma_ram {
            PrimaryFlashPeripheral::set_dma_ram(&mut *flash_controller, dma_ram);
        }

        match fl_type {
            FlashType::ImagePartitionA => AutoRootBus::new(
                vec![],
                None,
                None,
                Some(flash_controller),
                None,
                None,
                None,
                None,
                None,
                None,
                None,
                None,
                None,
                None,
            ),
            FlashType::ImagePartitionB => AutoRootBus::new(
                vec![],
                None,
                None,
                None,
                Some(flash_controller),
                None,
                None,
                None,
                None,
                None,
                None,
                None,
                None,
                None,
            ),
        }
    }

    fn test_helper_prepare_io_page_buffer(
        ref_addr: u32,
        dma_ram: Rc<RefCell<Ram>>,
        size: usize,
        data: Option<&[u8]>,
    ) -> Option<u32> {
        // Check if ref_addr is within the range of DCCM
        if ref_addr < RAM_ORG || ref_addr + size as u32 > RAM_ORG + RAM_SIZE {
            return None;
        }

        // Allocate a page buffer from dma_ram for I/O operation
        let addr = ref_addr - RAM_ORG;
        let mut dma_ram = dma_ram.borrow_mut();
        let page_buf = &mut dma_ram.data_mut()[addr as usize..(addr + size as u32) as usize];

        // Fill the page buffer with data if provided
        if let Some(data) = data {
            page_buf.copy_from_slice(data);
        }

        Some(ref_addr)
    }

    fn test_helper_verify_file_data(
        file_path: &PathBuf,
        page_num: u32,
        expected_data: &[u8],
    ) -> bool {
        let mut file = std::fs::File::open(file_path).unwrap();
        file.seek(std::io::SeekFrom::Start(
            (page_num * DummyFlashCtrl::PAGE_SIZE as u32) as u64,
        ))
        .unwrap();
        let mut file_data = vec![0; DummyFlashCtrl::PAGE_SIZE];
        file.read_exact(&mut file_data).unwrap();
        file_data == expected_data
    }

    fn test_helper_fill_file_with_data(file_path: &PathBuf, page_num: u32, data: &[u8]) {
        let mut file = std::fs::File::options()
            .read(true)
            .write(true)
            .open(file_path)
            .unwrap();
        file.seek(std::io::SeekFrom::Start(
            (page_num * DummyFlashCtrl::PAGE_SIZE as u32) as u64,
        ))
        .unwrap();
        file.write_all(data).unwrap();
    }

    fn test_flash_ctrl_regs_access(fl_type: FlashType) {
        let dummy_clock = Clock::new();
        // Create a auto root bus
        let mut bus = test_helper_setup_autobus(None, fl_type, &dummy_clock, None);

        let flash_ctrl_base_addr: u32 = match fl_type {
            FlashType::ImagePartitionA => PRIMARY_FLASH_CTRL_ADDR,
            FlashType::ImagePartitionB => SECONDARY_FLASH_CTRL_ADDR,
        };

        // Write to the interrupt enable register and read it back
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + INT_ENABLE_OFFSET,
            FlInterruptEnable::Error::SET.value,
        )
        .unwrap();
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + INT_ENABLE_OFFSET)
                .unwrap(),
            FlInterruptEnable::Error::SET.value
        );

        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + INT_ENABLE_OFFSET,
            FlInterruptEnable::Event::SET.value,
        )
        .unwrap();
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + INT_ENABLE_OFFSET)
                .unwrap(),
            FlInterruptEnable::Event::SET.value
        );

        // Clear the interrupt enable register and read it back
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + INT_ENABLE_OFFSET,
            FlInterruptEnable::Error::CLEAR.value,
        )
        .unwrap();
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + INT_ENABLE_OFFSET)
                .unwrap(),
            FlInterruptEnable::Error::CLEAR.value
        );

        // Write to the interrupt state register and read it back
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + INT_STATE_OFFSET,
            FlInterruptState::Error::SET.value,
        )
        .unwrap();
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + INT_STATE_OFFSET)
                .unwrap(),
            FlInterruptState::Error::CLEAR.value
        );

        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + INT_STATE_OFFSET,
            FlInterruptState::Event::SET.value,
        )
        .unwrap();

        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + INT_STATE_OFFSET)
                .unwrap(),
            FlInterruptState::Event::CLEAR.value
        );

        // Write to the page size register and read it back
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_SIZE_OFFSET,
            DummyFlashCtrl::PAGE_SIZE as u32,
        )
        .unwrap();
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + PAGE_SIZE_OFFSET)
                .unwrap(),
            DummyFlashCtrl::PAGE_SIZE as u32
        );

        // Write to the page number register and read it back
        bus.write(RvSize::Word, flash_ctrl_base_addr + PAGE_NUM_OFFSET, 0x100)
            .unwrap();
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + PAGE_NUM_OFFSET)
                .unwrap(),
            0x100
        );

        // Write to the page address register and read it back
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_ADDR_OFFSET,
            0x1000_0000,
        )
        .unwrap();
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + PAGE_ADDR_OFFSET)
                .unwrap(),
            0x1000_0000
        );

        // read the op_status register
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + OP_STATUS_OFFSET)
                .unwrap(),
            0
        );
    }

    fn test_write_page_success(fl_type: FlashType) {
        let test_file = NamedTempFile::new().unwrap().path().to_path_buf();
        let test_data = [0xaau8; DummyFlashCtrl::PAGE_SIZE];
        let test_page_num: u32 = 100;
        let dummy_dma_ram = test_helper_setup_dummy_dma_ram();

        let dummy_clock = Clock::new();
        // Create a auto root bus
        let mut bus = test_helper_setup_autobus(
            Some(test_file.clone()),
            fl_type,
            &dummy_clock,
            Some(dummy_dma_ram.clone()),
        );

        let flash_ctrl_base_addr: u32 = match fl_type {
            FlashType::ImagePartitionA => PRIMARY_FLASH_CTRL_ADDR,
            FlashType::ImagePartitionB => SECONDARY_FLASH_CTRL_ADDR,
        };

        // Prepare the page buffer for write operation
        let w_page_buf_addr = test_helper_prepare_io_page_buffer(
            0x4005_1000,
            dummy_dma_ram.clone(),
            DummyFlashCtrl::PAGE_SIZE,
            Some(&test_data),
        );
        if w_page_buf_addr.is_none() {
            panic!("Error: failed to prepare the page buffer for write operation");
        }

        //  read the op_status register to make sure it is clean
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + OP_STATUS_OFFSET)
                .unwrap(),
            0
        );

        // Write to the page address register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_ADDR_OFFSET,
            w_page_buf_addr.unwrap(),
        )
        .unwrap();

        // write to the page size register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_SIZE_OFFSET,
            DummyFlashCtrl::PAGE_SIZE as u32,
        )
        .unwrap();

        // write to the page number register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_NUM_OFFSET,
            test_page_num,
        )
        .unwrap();

        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + CONTROL_OFFSET,
            (FlControl::Start::SET + FlControl::Op.val(FlashOperation::WritePage as u32)).value,
        )
        .unwrap();

        // Increase the timer to kick off the operation
        for _ in 0..1000 {
            dummy_clock.increment_and_process_timer_actions(1, &mut bus);
        }

        bus.poll();

        // Check the op_status register
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + OP_STATUS_OFFSET)
                .unwrap(),
            OpStatus::Done::SET.value
        );

        // Check the interrupt state register
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + INT_STATE_OFFSET)
                .unwrap(),
            FlInterruptState::Event::SET.value
        );

        assert!(test_helper_verify_file_data(
            &test_file,
            test_page_num,
            &test_data
        ));
    }

    fn test_write_page_error(fl_type: FlashType) {
        let test_file = NamedTempFile::new().unwrap().path().to_path_buf();
        let test_data = [0xaau8; DummyFlashCtrl::PAGE_SIZE];
        let test_page_num: u32 = DummyFlashCtrl::MAX_PAGES;

        let dummy_clock = Clock::new();
        let dummy_dma_ram = test_helper_setup_dummy_dma_ram();

        // Create a auto root bus
        let mut bus = test_helper_setup_autobus(
            Some(test_file.clone()),
            fl_type,
            &dummy_clock,
            Some(dummy_dma_ram.clone()),
        );

        let flash_ctrl_base_addr: u32 = match fl_type {
            FlashType::ImagePartitionA => PRIMARY_FLASH_CTRL_ADDR,
            FlashType::ImagePartitionB => SECONDARY_FLASH_CTRL_ADDR,
        };

        // Prepare the page buffer for write operation
        let w_page_buf_addr = test_helper_prepare_io_page_buffer(
            0x4005_2000,
            dummy_dma_ram.clone(),
            DummyFlashCtrl::PAGE_SIZE,
            Some(&test_data),
        );
        if w_page_buf_addr.is_none() {
            panic!("Error: failed to prepare the page buffer for write operation");
        }

        // Write to the page address register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_ADDR_OFFSET,
            w_page_buf_addr.unwrap(),
        )
        .unwrap();

        // write to the page size register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_SIZE_OFFSET,
            DummyFlashCtrl::PAGE_SIZE as u32,
        )
        .unwrap();

        // write to the page number register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_NUM_OFFSET,
            test_page_num,
        )
        .unwrap();

        // write to the control register with invalid operation
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + CONTROL_OFFSET,
            (FlControl::Start::SET + FlControl::Op.val(FlashOperation::ReadPage as u32)).value,
        )
        .unwrap();

        // Increase the timer to kick off the operation
        for _ in 0..1000 {
            dummy_clock.increment_and_process_timer_actions(1, &mut bus);
        }

        bus.poll();

        // Check the op_status register
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + OP_STATUS_OFFSET)
                .unwrap(),
            OpStatus::Err.val(FlashOpError::ReadError as u32).value
        );

        // Check the interrupt state register
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + INT_STATE_OFFSET)
                .unwrap(),
            FlInterruptState::Error::SET.value
        );
    }

    fn test_read_page_success(fl_type: FlashType) {
        let test_file = NamedTempFile::new().unwrap().path().to_path_buf();
        let test_data = [0xbbu8; DummyFlashCtrl::PAGE_SIZE];
        let test_page_num: u32 = 50;

        let dummy_clock = Clock::new();
        let dummy_dma_ram = test_helper_setup_dummy_dma_ram();
        // Create a auto root bus
        let mut bus = test_helper_setup_autobus(
            Some(test_file.clone()),
            fl_type,
            &dummy_clock,
            Some(dummy_dma_ram.clone()),
        );

        let flash_ctrl_base_addr: u32 = match fl_type {
            FlashType::ImagePartitionA => PRIMARY_FLASH_CTRL_ADDR,
            FlashType::ImagePartitionB => SECONDARY_FLASH_CTRL_ADDR,
        };

        // Fill the test page with test data
        test_helper_fill_file_with_data(&test_file, test_page_num, &test_data);

        // Prepare the page buffer for read operation
        let r_page_buf_addr = test_helper_prepare_io_page_buffer(
            0x4005_3000,
            dummy_dma_ram.clone(),
            DummyFlashCtrl::PAGE_SIZE,
            None,
        );
        if r_page_buf_addr.is_none() {
            panic!("Error: failed to prepare the page buffer for read operation");
        }

        // Write to the page address register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_ADDR_OFFSET,
            r_page_buf_addr.unwrap(),
        )
        .unwrap();

        // write to the page size register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_SIZE_OFFSET,
            DummyFlashCtrl::PAGE_SIZE as u32,
        )
        .unwrap();

        // write to the page number register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_NUM_OFFSET,
            test_page_num,
        )
        .unwrap();

        // write to the control register with invalid operation
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + CONTROL_OFFSET,
            (FlControl::Start::SET + FlControl::Op.val(FlashOperation::ReadPage as u32)).value,
        )
        .unwrap();

        for _ in 0..1000 {
            dummy_clock.increment_and_process_timer_actions(1, &mut bus);
        }

        bus.poll();

        // Check the op_status register
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + OP_STATUS_OFFSET)
                .unwrap(),
            OpStatus::Done::SET.value
        );

        // Check the interrupt state register
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + INT_STATE_OFFSET)
                .unwrap(),
            FlInterruptState::Event::SET.value
        );

        // Read the page buffer data into a slice
        let start_offset = (r_page_buf_addr.unwrap() - RAM_ORG) as usize;
        let r_page_buf = dummy_dma_ram.borrow_mut().data_mut()
            [start_offset..start_offset + DummyFlashCtrl::PAGE_SIZE]
            .to_vec();

        // Verify the data in the page buffer
        assert_eq!(r_page_buf, test_data);
    }

    fn test_read_page_error(fl_type: FlashType) {
        let test_file = NamedTempFile::new().unwrap().path().to_path_buf();
        let test_page_num: u32 = DummyFlashCtrl::MAX_PAGES;

        let dummy_clock = Clock::new();
        let dummy_dma_ram = test_helper_setup_dummy_dma_ram();
        // Create a auto root bus
        let mut bus = test_helper_setup_autobus(
            Some(test_file.clone()),
            fl_type,
            &dummy_clock,
            Some(dummy_dma_ram.clone()),
        );

        let flash_ctrl_base_addr: u32 = match fl_type {
            FlashType::ImagePartitionA => PRIMARY_FLASH_CTRL_ADDR,
            FlashType::ImagePartitionB => SECONDARY_FLASH_CTRL_ADDR,
        };

        // Prepare the page buffer for read operation
        let r_page_buf_addr = test_helper_prepare_io_page_buffer(
            0x4005_2000,
            dummy_dma_ram.clone(),
            DummyFlashCtrl::PAGE_SIZE,
            None,
        );
        if r_page_buf_addr.is_none() {
            panic!("Error: failed to prepare the page buffer for read operation");
        }

        // Write to the page address register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_ADDR_OFFSET,
            r_page_buf_addr.unwrap(),
        )
        .unwrap();

        // write to the page size register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_SIZE_OFFSET,
            DummyFlashCtrl::PAGE_SIZE as u32,
        )
        .unwrap();

        // write to the page number register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_NUM_OFFSET,
            test_page_num,
        )
        .unwrap();

        // write to the control register with invalid operation
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + CONTROL_OFFSET,
            (FlControl::Start::SET + FlControl::Op.val(FlashOperation::ReadPage as u32)).value,
        )
        .unwrap();

        for _ in 0..1000 {
            dummy_clock.increment_and_process_timer_actions(1, &mut bus);
        }

        bus.poll();

        // Check the op_status register
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + OP_STATUS_OFFSET)
                .unwrap(),
            OpStatus::Err.val(FlashOpError::ReadError as u32).value
        );

        // Check the interrupt state register
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + INT_STATE_OFFSET)
                .unwrap(),
            FlInterruptState::Error::SET.value
        );
    }

    fn test_erase_page_success(fl_type: FlashType) {
        let test_file = NamedTempFile::new().unwrap().path().to_path_buf();
        let test_page_num: u32 = 300;

        let dummy_clock = Clock::new();
        // Create a auto root bus
        let mut bus =
            test_helper_setup_autobus(Some(test_file.clone()), fl_type, &dummy_clock, None);

        let flash_ctrl_base_addr: u32 = match fl_type {
            FlashType::ImagePartitionA => PRIMARY_FLASH_CTRL_ADDR,
            FlashType::ImagePartitionB => SECONDARY_FLASH_CTRL_ADDR,
        };

        // write to the page number register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_NUM_OFFSET,
            test_page_num,
        )
        .unwrap();

        // write to the page size register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_SIZE_OFFSET,
            DummyFlashCtrl::PAGE_SIZE as u32,
        )
        .unwrap();

        // write to the control register with invalid operation
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + CONTROL_OFFSET,
            (FlControl::Start::SET + FlControl::Op.val(FlashOperation::ErasePage as u32)).value,
        )
        .unwrap();

        for _ in 0..1000 {
            dummy_clock.increment_and_process_timer_actions(1, &mut bus);
        }

        bus.poll();

        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + OP_STATUS_OFFSET)
                .unwrap(),
            OpStatus::Done::SET.value
        );

        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + INT_STATE_OFFSET)
                .unwrap(),
            FlInterruptState::Event::SET.value
        );

        // Verify the data in the file. After erasing the page, the data should be all 0xFF
        assert!(test_helper_verify_file_data(
            &test_file,
            test_page_num,
            &[0xFFu8; DummyFlashCtrl::PAGE_SIZE]
        ));
    }

    fn test_erase_page_error(fl_type: FlashType) {
        let test_file = NamedTempFile::new().unwrap().path().to_path_buf();
        let test_page_num: u32 = DummyFlashCtrl::MAX_PAGES;

        let dummy_clock = Clock::new();
        // Create a auto root bus
        let mut bus =
            test_helper_setup_autobus(Some(test_file.clone()), fl_type, &dummy_clock, None);

        let flash_ctrl_base_addr: u32 = match fl_type {
            FlashType::ImagePartitionA => PRIMARY_FLASH_CTRL_ADDR,
            FlashType::ImagePartitionB => SECONDARY_FLASH_CTRL_ADDR,
        };

        // write to the page number register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_NUM_OFFSET,
            test_page_num,
        )
        .unwrap();

        // write to the page size register
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + PAGE_SIZE_OFFSET,
            DummyFlashCtrl::PAGE_SIZE as u32,
        )
        .unwrap();

        // write to the control register with invalid operation
        bus.write(
            RvSize::Word,
            flash_ctrl_base_addr + CONTROL_OFFSET,
            (FlControl::Start::SET + FlControl::Op.val(FlashOperation::ErasePage as u32)).value,
        )
        .unwrap();

        for _ in 0..1000 {
            dummy_clock.increment_and_process_timer_actions(1, &mut bus);
        }

        bus.poll();

        // Check the op_status register
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + OP_STATUS_OFFSET)
                .unwrap(),
            OpStatus::Err.val(FlashOpError::EraseError as u32).value
        );

        // Check the interrupt state register
        assert_eq!(
            bus.read(RvSize::Word, flash_ctrl_base_addr + INT_STATE_OFFSET)
                .unwrap(),
            FlInterruptState::Error::SET.value
        );
    }

    /// TEST CASE STARTED HERE
    #[test]
    fn test_primary_flash_regs_access() {
        test_flash_ctrl_regs_access(FlashType::ImagePartitionA);
    }

    #[test]
    fn test_primary_flash_write_page_success() {
        test_write_page_success(FlashType::ImagePartitionA);
    }

    #[test]
    fn test_primary_flash_write_page_error() {
        test_write_page_error(FlashType::ImagePartitionA);
    }

    #[test]
    fn test_primary_flash_read_page_success() {
        test_read_page_success(FlashType::ImagePartitionA);
    }

    #[test]
    fn test_primary_flash_read_page_error() {
        test_read_page_error(FlashType::ImagePartitionA);
    }

    #[test]
    fn test_primary_flash_erase_page_success() {
        test_erase_page_success(FlashType::ImagePartitionA);
    }

    #[test]
    fn test_primary_flash_erase_page_error() {
        test_erase_page_error(FlashType::ImagePartitionA);
    }

    #[test]
    fn test_secondary_flash_regs_access() {
        test_flash_ctrl_regs_access(FlashType::ImagePartitionB);
    }

    #[test]
    fn test_secondary_flash_write_page_success() {
        test_write_page_success(FlashType::ImagePartitionB);
    }

    #[test]
    fn test_secondary_flash_write_page_error() {
        test_write_page_error(FlashType::ImagePartitionB);
    }

    #[test]
    fn test_secondary_flash_read_page_success() {
        test_read_page_success(FlashType::ImagePartitionB);
    }

    #[test]
    fn test_secondary_flash_read_page_error() {
        test_read_page_error(FlashType::ImagePartitionB);
    }

    #[test]
    fn test_secondary_flash_erase_page_success() {
        test_erase_page_success(FlashType::ImagePartitionB);
    }

    #[test]
    fn test_secondary_flash_erase_page_error() {
        test_erase_page_error(FlashType::ImagePartitionB);
    }
}
