
MeasureTimeTask.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000074ac  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  080075c0  080075c0  000085c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079d8  080079d8  000091e4  2**0
                  CONTENTS
  4 .ARM          00000008  080079d8  080079d8  000089d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080079e0  080079e0  000091e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079e0  080079e0  000089e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080079e4  080079e4  000089e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  080079e8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  200001e4  08007bcc  000091e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000044c  08007bcc  0000944c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c1e7  00000000  00000000  0000920d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020a0  00000000  00000000  000153f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd0  00000000  00000000  00017498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000940  00000000  00000000  00018068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001856d  00000000  00000000  000189a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e425  00000000  00000000  00030f15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087304  00000000  00000000  0003f33a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c663e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004130  00000000  00000000  000c6684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000ca7b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	080075a4 	.word	0x080075a4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	080075a4 	.word	0x080075a4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <MPR121_Init>:
#include "MPR121.h"


uint8_t MPR121_Init(void) {
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
    
    writeRegister(MPR121_SOFTRESET, 0x63);
 8000a8e:	2163      	movs	r1, #99	@ 0x63
 8000a90:	2080      	movs	r0, #128	@ 0x80
 8000a92:	f000 f859 	bl	8000b48 <writeRegister>
    HAL_Delay(1);
 8000a96:	2001      	movs	r0, #1
 8000a98:	f001 f8dc 	bl	8001c54 <HAL_Delay>
    writeRegister(MPR121_ECR, 0x0);
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	205e      	movs	r0, #94	@ 0x5e
 8000aa0:	f000 f852 	bl	8000b48 <writeRegister>

  uint8_t c = readRegister8(MPR121_CONFIG2);
 8000aa4:	205d      	movs	r0, #93	@ 0x5d
 8000aa6:	f000 f86b 	bl	8000b80 <readRegister8>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	71fb      	strb	r3, [r7, #7]

  if (c != 0x24)
 8000aae:	79fb      	ldrb	r3, [r7, #7]
 8000ab0:	2b24      	cmp	r3, #36	@ 0x24
 8000ab2:	d001      	beq.n	8000ab8 <MPR121_Init+0x30>
    return c;
 8000ab4:	79fb      	ldrb	r3, [r7, #7]
 8000ab6:	e043      	b.n	8000b40 <MPR121_Init+0xb8>

  setThresholds(MPR121_TOUCH_THRESHOLD_DEFAULT, MPR121_RELEASE_THRESHOLD_DEFAULT);
 8000ab8:	2106      	movs	r1, #6
 8000aba:	200c      	movs	r0, #12
 8000abc:	f000 f87c 	bl	8000bb8 <setThresholds>
  writeRegister(MPR121_MHDR, 0x01);
 8000ac0:	2101      	movs	r1, #1
 8000ac2:	202b      	movs	r0, #43	@ 0x2b
 8000ac4:	f000 f840 	bl	8000b48 <writeRegister>
  writeRegister(MPR121_NHDR, 0x01);
 8000ac8:	2101      	movs	r1, #1
 8000aca:	202c      	movs	r0, #44	@ 0x2c
 8000acc:	f000 f83c 	bl	8000b48 <writeRegister>
  writeRegister(MPR121_NCLR, 0x0E);
 8000ad0:	210e      	movs	r1, #14
 8000ad2:	202d      	movs	r0, #45	@ 0x2d
 8000ad4:	f000 f838 	bl	8000b48 <writeRegister>
  writeRegister(MPR121_FDLR, 0x00);
 8000ad8:	2100      	movs	r1, #0
 8000ada:	202e      	movs	r0, #46	@ 0x2e
 8000adc:	f000 f834 	bl	8000b48 <writeRegister>

  writeRegister(MPR121_MHDF, 0x01);
 8000ae0:	2101      	movs	r1, #1
 8000ae2:	202f      	movs	r0, #47	@ 0x2f
 8000ae4:	f000 f830 	bl	8000b48 <writeRegister>
  writeRegister(MPR121_NHDF, 0x05);
 8000ae8:	2105      	movs	r1, #5
 8000aea:	2030      	movs	r0, #48	@ 0x30
 8000aec:	f000 f82c 	bl	8000b48 <writeRegister>
  writeRegister(MPR121_NCLF, 0x01);
 8000af0:	2101      	movs	r1, #1
 8000af2:	2031      	movs	r0, #49	@ 0x31
 8000af4:	f000 f828 	bl	8000b48 <writeRegister>
  writeRegister(MPR121_FDLF, 0x00);
 8000af8:	2100      	movs	r1, #0
 8000afa:	2032      	movs	r0, #50	@ 0x32
 8000afc:	f000 f824 	bl	8000b48 <writeRegister>

  writeRegister(MPR121_NHDT, 0x00);
 8000b00:	2100      	movs	r1, #0
 8000b02:	2033      	movs	r0, #51	@ 0x33
 8000b04:	f000 f820 	bl	8000b48 <writeRegister>
  writeRegister(MPR121_NCLT, 0x00);
 8000b08:	2100      	movs	r1, #0
 8000b0a:	2034      	movs	r0, #52	@ 0x34
 8000b0c:	f000 f81c 	bl	8000b48 <writeRegister>
  writeRegister(MPR121_FDLT, 0x00);
 8000b10:	2100      	movs	r1, #0
 8000b12:	2035      	movs	r0, #53	@ 0x35
 8000b14:	f000 f818 	bl	8000b48 <writeRegister>

  writeRegister(MPR121_DEBOUNCE, 0);
 8000b18:	2100      	movs	r1, #0
 8000b1a:	205b      	movs	r0, #91	@ 0x5b
 8000b1c:	f000 f814 	bl	8000b48 <writeRegister>
  writeRegister(MPR121_CONFIG1, 0x10); // default, 16uA charge current
 8000b20:	2110      	movs	r1, #16
 8000b22:	205c      	movs	r0, #92	@ 0x5c
 8000b24:	f000 f810 	bl	8000b48 <writeRegister>
  writeRegister(MPR121_CONFIG2, 0x20); // 0.5uS encoding, 1ms period
 8000b28:	2120      	movs	r1, #32
 8000b2a:	205d      	movs	r0, #93	@ 0x5d
 8000b2c:	f000 f80c 	bl	8000b48 <writeRegister>
    uint8_t ECR_SETTING =
 8000b30:	238c      	movs	r3, #140	@ 0x8c
 8000b32:	71bb      	strb	r3, [r7, #6]
      B10000000 + 12; // 5 bits for baseline tracking & proximity disabled + X
                      // amount of electrodes running (12)
  writeRegister(MPR121_ECR, ECR_SETTING); // start with above ECR setting
 8000b34:	79bb      	ldrb	r3, [r7, #6]
 8000b36:	4619      	mov	r1, r3
 8000b38:	205e      	movs	r0, #94	@ 0x5e
 8000b3a:	f000 f805 	bl	8000b48 <writeRegister>

    return c; 
 8000b3e:	79fb      	ldrb	r3, [r7, #7]
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <writeRegister>:
    
//     uint16_t touchData = (touchStatus[1] << 8) | touchStatus[0];
//     return (touchData != 0) ? 1 : 0;
// }

void writeRegister(uint8_t reg, uint8_t cmd) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af04      	add	r7, sp, #16
 8000b4e:	4603      	mov	r3, r0
 8000b50:	460a      	mov	r2, r1
 8000b52:	71fb      	strb	r3, [r7, #7]
 8000b54:	4613      	mov	r3, r2
 8000b56:	71bb      	strb	r3, [r7, #6]
	// uint8_t arr[2] = { reg, cmd };
	// HAL_I2C_Master_Transmit(&hi2c1, MPR121_I2C_ADDR, arr, 2, HAL_MAX_DELAY);
    HAL_I2C_Mem_Write(&hi2c1, MPR121_I2C_ADDR|0x01,reg,1,&cmd,1,HAL_MAX_DELAY);
 8000b58:	79fb      	ldrb	r3, [r7, #7]
 8000b5a:	b29a      	uxth	r2, r3
 8000b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b60:	9302      	str	r3, [sp, #8]
 8000b62:	2301      	movs	r3, #1
 8000b64:	9301      	str	r3, [sp, #4]
 8000b66:	1dbb      	adds	r3, r7, #6
 8000b68:	9300      	str	r3, [sp, #0]
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	21b5      	movs	r1, #181	@ 0xb5
 8000b6e:	4803      	ldr	r0, [pc, #12]	@ (8000b7c <writeRegister+0x34>)
 8000b70:	f002 f81e 	bl	8002bb0 <HAL_I2C_Mem_Write>
}
 8000b74:	bf00      	nop
 8000b76:	3708      	adds	r7, #8
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	20000220 	.word	0x20000220

08000b80 <readRegister8>:
/**
 * @brief Reads from a specific register.
 * @param reg Address of register to read from.
 * @return Byte read.
 */
uint8_t readRegister8(uint8_t reg) {
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b088      	sub	sp, #32
 8000b84:	af04      	add	r7, sp, #16
 8000b86:	4603      	mov	r3, r0
 8000b88:	71fb      	strb	r3, [r7, #7]
	// HAL_I2C_Master_Transmit(&hi2c1, MPR121_I2C_ADDR, &reg, 1, HAL_MAX_DELAY);
	uint8_t result;
	// HAL_I2C_Master_Receive(&hi2c1, MPR121_I2C_ADDR, &result, 1, HAL_MAX_DELAY);
    HAL_I2C_Mem_Read(&hi2c1,MPR121_I2C_ADDR,reg,1,&result,1,HAL_MAX_DELAY);
 8000b8a:	79fb      	ldrb	r3, [r7, #7]
 8000b8c:	b29a      	uxth	r2, r3
 8000b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b92:	9302      	str	r3, [sp, #8]
 8000b94:	2301      	movs	r3, #1
 8000b96:	9301      	str	r3, [sp, #4]
 8000b98:	f107 030f 	add.w	r3, r7, #15
 8000b9c:	9300      	str	r3, [sp, #0]
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	21b4      	movs	r1, #180	@ 0xb4
 8000ba2:	4804      	ldr	r0, [pc, #16]	@ (8000bb4 <readRegister8+0x34>)
 8000ba4:	f002 f8fe 	bl	8002da4 <HAL_I2C_Mem_Read>
	return result;
 8000ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3710      	adds	r7, #16
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	20000220 	.word	0x20000220

08000bb8 <setThresholds>:
	uint16_t result;
    HAL_I2C_Mem_Read(&hi2c1,MPR121_I2C_ADDR,reg,1,(uint8_t*)&result,2,HAL_MAX_DELAY);
    return result;
}

void setThresholds(uint8_t touch, uint8_t release) {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	460a      	mov	r2, r1
 8000bc2:	71fb      	strb	r3, [r7, #7]
 8000bc4:	4613      	mov	r3, r2
 8000bc6:	71bb      	strb	r3, [r7, #6]
  // set all thresholds (the same)
  for (uint8_t i = 0; i < 12; i++) {
 8000bc8:	2300      	movs	r3, #0
 8000bca:	73fb      	strb	r3, [r7, #15]
 8000bcc:	e016      	b.n	8000bfc <setThresholds+0x44>
    writeRegister(MPR121_TOUCHTH_0 + 2 * i, touch);
 8000bce:	7bfb      	ldrb	r3, [r7, #15]
 8000bd0:	005b      	lsls	r3, r3, #1
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	3341      	adds	r3, #65	@ 0x41
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	79fa      	ldrb	r2, [r7, #7]
 8000bda:	4611      	mov	r1, r2
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff ffb3 	bl	8000b48 <writeRegister>
    writeRegister(MPR121_RELEASETH_0 + 2 * i, release);
 8000be2:	7bfb      	ldrb	r3, [r7, #15]
 8000be4:	3321      	adds	r3, #33	@ 0x21
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	005b      	lsls	r3, r3, #1
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	79ba      	ldrb	r2, [r7, #6]
 8000bee:	4611      	mov	r1, r2
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f7ff ffa9 	bl	8000b48 <writeRegister>
  for (uint8_t i = 0; i < 12; i++) {
 8000bf6:	7bfb      	ldrb	r3, [r7, #15]
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	73fb      	strb	r3, [r7, #15]
 8000bfc:	7bfb      	ldrb	r3, [r7, #15]
 8000bfe:	2b0b      	cmp	r3, #11
 8000c00:	d9e5      	bls.n	8000bce <setThresholds+0x16>
  }
}
 8000c02:	bf00      	nop
 8000c04:	bf00      	nop
 8000c06:	3710      	adds	r7, #16
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <BMP180_Init>:

/**
 * @brief Initializes the BMP180 temperature/pressure sensor.
 * @param hi2c User I2C handle pointer.
 */
void BMP180_Init(I2C_HandleTypeDef *hi2c) {
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
	_bmp180_ui2c = hi2c;
 8000c14:	4a03      	ldr	r2, [pc, #12]	@ (8000c24 <BMP180_Init+0x18>)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6013      	str	r3, [r2, #0]
}
 8000c1a:	bf00      	nop
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bc80      	pop	{r7}
 8000c22:	4770      	bx	lr
 8000c24:	20000200 	.word	0x20000200

08000c28 <BMP180_SetOversampling>:
/**
 * @param oss Enum, oversampling setting.
 * @note Available resolutions: BMP180_LOW, BMP180_STANDARD, BMP180_HIGH, BMP180_ULTRA.
 * @note Refer to section 3.3.1 of datasheet.
 */
void BMP180_SetOversampling(BMP180_OSS oss) {
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	4603      	mov	r3, r0
 8000c30:	71fb      	strb	r3, [r7, #7]
	_bmp180_oss = oss;
 8000c32:	4a04      	ldr	r2, [pc, #16]	@ (8000c44 <BMP180_SetOversampling+0x1c>)
 8000c34:	79fb      	ldrb	r3, [r7, #7]
 8000c36:	7013      	strb	r3, [r2, #0]
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bc80      	pop	{r7}
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	2000021a 	.word	0x2000021a

08000c48 <BMP180_UpdateCalibrationData>:

/**
 * @brief Updates calibration data.
 * @note Must be called once before main loop.
 */
void BMP180_UpdateCalibrationData(void) {
 8000c48:	b598      	push	{r3, r4, r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
	_bmp180_eeprom.BMP180_AC1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC1]);
 8000c4c:	23aa      	movs	r3, #170	@ 0xaa
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f000 f8dc 	bl	8000e0c <BMP180_ReadReg>
 8000c54:	4603      	mov	r3, r0
 8000c56:	021b      	lsls	r3, r3, #8
 8000c58:	b21c      	sxth	r4, r3
 8000c5a:	23ab      	movs	r3, #171	@ 0xab
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f000 f8d5 	bl	8000e0c <BMP180_ReadReg>
 8000c62:	4603      	mov	r3, r0
 8000c64:	b21b      	sxth	r3, r3
 8000c66:	4323      	orrs	r3, r4
 8000c68:	b21a      	sxth	r2, r3
 8000c6a:	4b58      	ldr	r3, [pc, #352]	@ (8000dcc <BMP180_UpdateCalibrationData+0x184>)
 8000c6c:	801a      	strh	r2, [r3, #0]
	_bmp180_eeprom.BMP180_AC2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC2]);
 8000c6e:	23ac      	movs	r3, #172	@ 0xac
 8000c70:	4618      	mov	r0, r3
 8000c72:	f000 f8cb 	bl	8000e0c <BMP180_ReadReg>
 8000c76:	4603      	mov	r3, r0
 8000c78:	021b      	lsls	r3, r3, #8
 8000c7a:	b21c      	sxth	r4, r3
 8000c7c:	23ad      	movs	r3, #173	@ 0xad
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f000 f8c4 	bl	8000e0c <BMP180_ReadReg>
 8000c84:	4603      	mov	r3, r0
 8000c86:	b21b      	sxth	r3, r3
 8000c88:	4323      	orrs	r3, r4
 8000c8a:	b21a      	sxth	r2, r3
 8000c8c:	4b4f      	ldr	r3, [pc, #316]	@ (8000dcc <BMP180_UpdateCalibrationData+0x184>)
 8000c8e:	805a      	strh	r2, [r3, #2]
	_bmp180_eeprom.BMP180_AC3 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC3]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC3]);
 8000c90:	23ae      	movs	r3, #174	@ 0xae
 8000c92:	4618      	mov	r0, r3
 8000c94:	f000 f8ba 	bl	8000e0c <BMP180_ReadReg>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	021b      	lsls	r3, r3, #8
 8000c9c:	b21c      	sxth	r4, r3
 8000c9e:	23af      	movs	r3, #175	@ 0xaf
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f000 f8b3 	bl	8000e0c <BMP180_ReadReg>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	b21b      	sxth	r3, r3
 8000caa:	4323      	orrs	r3, r4
 8000cac:	b21a      	sxth	r2, r3
 8000cae:	4b47      	ldr	r3, [pc, #284]	@ (8000dcc <BMP180_UpdateCalibrationData+0x184>)
 8000cb0:	809a      	strh	r2, [r3, #4]
	_bmp180_eeprom.BMP180_AC4 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC4]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC4]);
 8000cb2:	23b0      	movs	r3, #176	@ 0xb0
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f000 f8a9 	bl	8000e0c <BMP180_ReadReg>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	021b      	lsls	r3, r3, #8
 8000cbe:	b21c      	sxth	r4, r3
 8000cc0:	23b1      	movs	r3, #177	@ 0xb1
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f000 f8a2 	bl	8000e0c <BMP180_ReadReg>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	b21b      	sxth	r3, r3
 8000ccc:	4323      	orrs	r3, r4
 8000cce:	b21b      	sxth	r3, r3
 8000cd0:	b29a      	uxth	r2, r3
 8000cd2:	4b3e      	ldr	r3, [pc, #248]	@ (8000dcc <BMP180_UpdateCalibrationData+0x184>)
 8000cd4:	80da      	strh	r2, [r3, #6]
	_bmp180_eeprom.BMP180_AC5 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC5]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC5]);
 8000cd6:	23b2      	movs	r3, #178	@ 0xb2
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f000 f897 	bl	8000e0c <BMP180_ReadReg>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	021b      	lsls	r3, r3, #8
 8000ce2:	b21c      	sxth	r4, r3
 8000ce4:	23b3      	movs	r3, #179	@ 0xb3
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f000 f890 	bl	8000e0c <BMP180_ReadReg>
 8000cec:	4603      	mov	r3, r0
 8000cee:	b21b      	sxth	r3, r3
 8000cf0:	4323      	orrs	r3, r4
 8000cf2:	b21b      	sxth	r3, r3
 8000cf4:	b29a      	uxth	r2, r3
 8000cf6:	4b35      	ldr	r3, [pc, #212]	@ (8000dcc <BMP180_UpdateCalibrationData+0x184>)
 8000cf8:	811a      	strh	r2, [r3, #8]
	_bmp180_eeprom.BMP180_AC6 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC6]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC6]);
 8000cfa:	23b4      	movs	r3, #180	@ 0xb4
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f000 f885 	bl	8000e0c <BMP180_ReadReg>
 8000d02:	4603      	mov	r3, r0
 8000d04:	021b      	lsls	r3, r3, #8
 8000d06:	b21c      	sxth	r4, r3
 8000d08:	23b5      	movs	r3, #181	@ 0xb5
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f000 f87e 	bl	8000e0c <BMP180_ReadReg>
 8000d10:	4603      	mov	r3, r0
 8000d12:	b21b      	sxth	r3, r3
 8000d14:	4323      	orrs	r3, r4
 8000d16:	b21b      	sxth	r3, r3
 8000d18:	b29a      	uxth	r2, r3
 8000d1a:	4b2c      	ldr	r3, [pc, #176]	@ (8000dcc <BMP180_UpdateCalibrationData+0x184>)
 8000d1c:	815a      	strh	r2, [r3, #10]
	_bmp180_eeprom.BMP180_B1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B1]);
 8000d1e:	23b6      	movs	r3, #182	@ 0xb6
 8000d20:	4618      	mov	r0, r3
 8000d22:	f000 f873 	bl	8000e0c <BMP180_ReadReg>
 8000d26:	4603      	mov	r3, r0
 8000d28:	021b      	lsls	r3, r3, #8
 8000d2a:	b21c      	sxth	r4, r3
 8000d2c:	23b7      	movs	r3, #183	@ 0xb7
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f000 f86c 	bl	8000e0c <BMP180_ReadReg>
 8000d34:	4603      	mov	r3, r0
 8000d36:	b21b      	sxth	r3, r3
 8000d38:	4323      	orrs	r3, r4
 8000d3a:	b21a      	sxth	r2, r3
 8000d3c:	4b23      	ldr	r3, [pc, #140]	@ (8000dcc <BMP180_UpdateCalibrationData+0x184>)
 8000d3e:	819a      	strh	r2, [r3, #12]
	_bmp180_eeprom.BMP180_B2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B2]);
 8000d40:	23b8      	movs	r3, #184	@ 0xb8
 8000d42:	4618      	mov	r0, r3
 8000d44:	f000 f862 	bl	8000e0c <BMP180_ReadReg>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	021b      	lsls	r3, r3, #8
 8000d4c:	b21c      	sxth	r4, r3
 8000d4e:	23b9      	movs	r3, #185	@ 0xb9
 8000d50:	4618      	mov	r0, r3
 8000d52:	f000 f85b 	bl	8000e0c <BMP180_ReadReg>
 8000d56:	4603      	mov	r3, r0
 8000d58:	b21b      	sxth	r3, r3
 8000d5a:	4323      	orrs	r3, r4
 8000d5c:	b21a      	sxth	r2, r3
 8000d5e:	4b1b      	ldr	r3, [pc, #108]	@ (8000dcc <BMP180_UpdateCalibrationData+0x184>)
 8000d60:	81da      	strh	r2, [r3, #14]
	_bmp180_eeprom.BMP180_MB = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MB]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MB]);
 8000d62:	23ba      	movs	r3, #186	@ 0xba
 8000d64:	4618      	mov	r0, r3
 8000d66:	f000 f851 	bl	8000e0c <BMP180_ReadReg>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	021b      	lsls	r3, r3, #8
 8000d6e:	b21c      	sxth	r4, r3
 8000d70:	23bb      	movs	r3, #187	@ 0xbb
 8000d72:	4618      	mov	r0, r3
 8000d74:	f000 f84a 	bl	8000e0c <BMP180_ReadReg>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	b21b      	sxth	r3, r3
 8000d7c:	4323      	orrs	r3, r4
 8000d7e:	b21a      	sxth	r2, r3
 8000d80:	4b12      	ldr	r3, [pc, #72]	@ (8000dcc <BMP180_UpdateCalibrationData+0x184>)
 8000d82:	821a      	strh	r2, [r3, #16]
	_bmp180_eeprom.BMP180_MC = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MC]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MC]);
 8000d84:	23bc      	movs	r3, #188	@ 0xbc
 8000d86:	4618      	mov	r0, r3
 8000d88:	f000 f840 	bl	8000e0c <BMP180_ReadReg>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	021b      	lsls	r3, r3, #8
 8000d90:	b21c      	sxth	r4, r3
 8000d92:	23bd      	movs	r3, #189	@ 0xbd
 8000d94:	4618      	mov	r0, r3
 8000d96:	f000 f839 	bl	8000e0c <BMP180_ReadReg>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	b21b      	sxth	r3, r3
 8000d9e:	4323      	orrs	r3, r4
 8000da0:	b21a      	sxth	r2, r3
 8000da2:	4b0a      	ldr	r3, [pc, #40]	@ (8000dcc <BMP180_UpdateCalibrationData+0x184>)
 8000da4:	825a      	strh	r2, [r3, #18]
	_bmp180_eeprom.BMP180_MD = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MD]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MD]);
 8000da6:	23be      	movs	r3, #190	@ 0xbe
 8000da8:	4618      	mov	r0, r3
 8000daa:	f000 f82f 	bl	8000e0c <BMP180_ReadReg>
 8000dae:	4603      	mov	r3, r0
 8000db0:	021b      	lsls	r3, r3, #8
 8000db2:	b21c      	sxth	r4, r3
 8000db4:	23bf      	movs	r3, #191	@ 0xbf
 8000db6:	4618      	mov	r0, r3
 8000db8:	f000 f828 	bl	8000e0c <BMP180_ReadReg>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	b21b      	sxth	r3, r3
 8000dc0:	4323      	orrs	r3, r4
 8000dc2:	b21a      	sxth	r2, r3
 8000dc4:	4b01      	ldr	r3, [pc, #4]	@ (8000dcc <BMP180_UpdateCalibrationData+0x184>)
 8000dc6:	829a      	strh	r2, [r3, #20]
}
 8000dc8:	bf00      	nop
 8000dca:	bd98      	pop	{r3, r4, r7, pc}
 8000dcc:	20000204 	.word	0x20000204

08000dd0 <BMP180_WriteReg>:
/**
 * @brief Writes to a specific register.
 * @param reg Address of register to write to.
 * @param cmd Byte to write.
 */
void BMP180_WriteReg(uint8_t reg, uint8_t cmd) {
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af02      	add	r7, sp, #8
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	460a      	mov	r2, r1
 8000dda:	71fb      	strb	r3, [r7, #7]
 8000ddc:	4613      	mov	r3, r2
 8000dde:	71bb      	strb	r3, [r7, #6]
	uint8_t arr[2] = { reg, cmd };
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	733b      	strb	r3, [r7, #12]
 8000de4:	79bb      	ldrb	r3, [r7, #6]
 8000de6:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, arr, 2, BMP180_I2C_TIMEOUT);
 8000de8:	4b07      	ldr	r3, [pc, #28]	@ (8000e08 <BMP180_WriteReg+0x38>)
 8000dea:	6818      	ldr	r0, [r3, #0]
 8000dec:	f107 020c 	add.w	r2, r7, #12
 8000df0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000df4:	9300      	str	r3, [sp, #0]
 8000df6:	2302      	movs	r3, #2
 8000df8:	21ee      	movs	r1, #238	@ 0xee
 8000dfa:	f001 fb6f 	bl	80024dc <HAL_I2C_Master_Transmit>
}
 8000dfe:	bf00      	nop
 8000e00:	3710      	adds	r7, #16
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	20000200 	.word	0x20000200

08000e0c <BMP180_ReadReg>:
/**
 * @brief Reads from a specific register.
 * @param reg Address of register to read from.
 * @return Byte read.
 */
uint8_t BMP180_ReadReg(uint8_t reg) {
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af02      	add	r7, sp, #8
 8000e12:	4603      	mov	r3, r0
 8000e14:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &reg, 1, BMP180_I2C_TIMEOUT);
 8000e16:	4b0d      	ldr	r3, [pc, #52]	@ (8000e4c <BMP180_ReadReg+0x40>)
 8000e18:	6818      	ldr	r0, [r3, #0]
 8000e1a:	1dfa      	adds	r2, r7, #7
 8000e1c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e20:	9300      	str	r3, [sp, #0]
 8000e22:	2301      	movs	r3, #1
 8000e24:	21ee      	movs	r1, #238	@ 0xee
 8000e26:	f001 fb59 	bl	80024dc <HAL_I2C_Master_Transmit>
	uint8_t result;
	HAL_I2C_Master_Receive(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &result, 1, BMP180_I2C_TIMEOUT);
 8000e2a:	4b08      	ldr	r3, [pc, #32]	@ (8000e4c <BMP180_ReadReg+0x40>)
 8000e2c:	6818      	ldr	r0, [r3, #0]
 8000e2e:	f107 020f 	add.w	r2, r7, #15
 8000e32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e36:	9300      	str	r3, [sp, #0]
 8000e38:	2301      	movs	r3, #1
 8000e3a:	21ee      	movs	r1, #238	@ 0xee
 8000e3c:	f001 fc4c 	bl	80026d8 <HAL_I2C_Master_Receive>
	return result;
 8000e40:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3710      	adds	r7, #16
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	20000200 	.word	0x20000200

08000e50 <BMP180_GetPressure>:

/**
 * @brief Measures and calculates pressure.
 * @return Pressure in Pascal(Pa).
 */
int32_t BMP180_GetPressure(void) {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b08c      	sub	sp, #48	@ 0x30
 8000e54:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 8000e56:	232e      	movs	r3, #46	@ 0x2e
 8000e58:	4619      	mov	r1, r3
 8000e5a:	20f4      	movs	r0, #244	@ 0xf4
 8000e5c:	f7ff ffb8 	bl	8000dd0 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_TEMP);
 8000e60:	2305      	movs	r3, #5
 8000e62:	4618      	mov	r0, r3
 8000e64:	f000 fef6 	bl	8001c54 <HAL_Delay>
	int32_t ut = BMP180_GetUT();
 8000e68:	f000 f902 	bl	8001070 <BMP180_GetUT>
 8000e6c:	62b8      	str	r0, [r7, #40]	@ 0x28
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_PRES[_bmp180_oss]);
 8000e6e:	4b7b      	ldr	r3, [pc, #492]	@ (800105c <BMP180_GetPressure+0x20c>)
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	461a      	mov	r2, r3
 8000e74:	4b7a      	ldr	r3, [pc, #488]	@ (8001060 <BMP180_GetPressure+0x210>)
 8000e76:	5c9b      	ldrb	r3, [r3, r2]
 8000e78:	4619      	mov	r1, r3
 8000e7a:	20f4      	movs	r0, #244	@ 0xf4
 8000e7c:	f7ff ffa8 	bl	8000dd0 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_PRES[_bmp180_oss]);
 8000e80:	4b76      	ldr	r3, [pc, #472]	@ (800105c <BMP180_GetPressure+0x20c>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	461a      	mov	r2, r3
 8000e86:	4b77      	ldr	r3, [pc, #476]	@ (8001064 <BMP180_GetPressure+0x214>)
 8000e88:	5c9b      	ldrb	r3, [r3, r2]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f000 fee2 	bl	8001c54 <HAL_Delay>
	int32_t up = BMP180_GetUP();
 8000e90:	f000 f8fc 	bl	800108c <BMP180_GetUP>
 8000e94:	6278      	str	r0, [r7, #36]	@ 0x24
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 8000e96:	4b74      	ldr	r3, [pc, #464]	@ (8001068 <BMP180_GetPressure+0x218>)
 8000e98:	895b      	ldrh	r3, [r3, #10]
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e9e:	1a9b      	subs	r3, r3, r2
 8000ea0:	4a71      	ldr	r2, [pc, #452]	@ (8001068 <BMP180_GetPressure+0x218>)
 8000ea2:	8912      	ldrh	r2, [r2, #8]
 8000ea4:	fb02 f303 	mul.w	r3, r2, r3
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	da02      	bge.n	8000eb2 <BMP180_GetPressure+0x62>
 8000eac:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8000eb0:	337f      	adds	r3, #127	@ 0x7f
 8000eb2:	13db      	asrs	r3, r3, #15
 8000eb4:	623b      	str	r3, [r7, #32]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 8000eb6:	4b6c      	ldr	r3, [pc, #432]	@ (8001068 <BMP180_GetPressure+0x218>)
 8000eb8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000ebc:	02da      	lsls	r2, r3, #11
 8000ebe:	4b6a      	ldr	r3, [pc, #424]	@ (8001068 <BMP180_GetPressure+0x218>)
 8000ec0:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	6a3b      	ldr	r3, [r7, #32]
 8000ec8:	440b      	add	r3, r1
 8000eca:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ece:	61fb      	str	r3, [r7, #28]
	int32_t b5 = x1 + x2;
 8000ed0:	6a3a      	ldr	r2, [r7, #32]
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	4413      	add	r3, r2
 8000ed6:	61bb      	str	r3, [r7, #24]
	int32_t b6 = b5 - 4000;
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	f5a3 637a 	sub.w	r3, r3, #4000	@ 0xfa0
 8000ede:	617b      	str	r3, [r7, #20]
	x1 = (_bmp180_eeprom.BMP180_B2 * (b6 * b6 / (1 << 12))) / (1 << 11);
 8000ee0:	4b61      	ldr	r3, [pc, #388]	@ (8001068 <BMP180_GetPressure+0x218>)
 8000ee2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	fb03 f303 	mul.w	r3, r3, r3
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	da01      	bge.n	8000ef6 <BMP180_GetPressure+0xa6>
 8000ef2:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000ef6:	131b      	asrs	r3, r3, #12
 8000ef8:	fb02 f303 	mul.w	r3, r2, r3
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	da01      	bge.n	8000f04 <BMP180_GetPressure+0xb4>
 8000f00:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8000f04:	12db      	asrs	r3, r3, #11
 8000f06:	623b      	str	r3, [r7, #32]
	x2 = _bmp180_eeprom.BMP180_AC2 * b6 / (1 << 11);
 8000f08:	4b57      	ldr	r3, [pc, #348]	@ (8001068 <BMP180_GetPressure+0x218>)
 8000f0a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f0e:	461a      	mov	r2, r3
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	fb02 f303 	mul.w	r3, r2, r3
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	da01      	bge.n	8000f1e <BMP180_GetPressure+0xce>
 8000f1a:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8000f1e:	12db      	asrs	r3, r3, #11
 8000f20:	61fb      	str	r3, [r7, #28]
	int32_t x3 = x1 + x2;
 8000f22:	6a3a      	ldr	r2, [r7, #32]
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	4413      	add	r3, r2
 8000f28:	613b      	str	r3, [r7, #16]
	int32_t b3 = (((_bmp180_eeprom.BMP180_AC1 * 4 + x3) << _bmp180_oss) + 2) / 4;
 8000f2a:	4b4f      	ldr	r3, [pc, #316]	@ (8001068 <BMP180_GetPressure+0x218>)
 8000f2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f30:	009a      	lsls	r2, r3, #2
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	4413      	add	r3, r2
 8000f36:	4a49      	ldr	r2, [pc, #292]	@ (800105c <BMP180_GetPressure+0x20c>)
 8000f38:	7812      	ldrb	r2, [r2, #0]
 8000f3a:	4093      	lsls	r3, r2
 8000f3c:	3302      	adds	r3, #2
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	da00      	bge.n	8000f44 <BMP180_GetPressure+0xf4>
 8000f42:	3303      	adds	r3, #3
 8000f44:	109b      	asrs	r3, r3, #2
 8000f46:	60fb      	str	r3, [r7, #12]
	x1 = _bmp180_eeprom.BMP180_AC3 * b6 / (1 << 13);
 8000f48:	4b47      	ldr	r3, [pc, #284]	@ (8001068 <BMP180_GetPressure+0x218>)
 8000f4a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000f4e:	461a      	mov	r2, r3
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	fb02 f303 	mul.w	r3, r2, r3
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	da02      	bge.n	8000f60 <BMP180_GetPressure+0x110>
 8000f5a:	f503 53ff 	add.w	r3, r3, #8160	@ 0x1fe0
 8000f5e:	331f      	adds	r3, #31
 8000f60:	135b      	asrs	r3, r3, #13
 8000f62:	623b      	str	r3, [r7, #32]
	x2 = (_bmp180_eeprom.BMP180_B1 * (b6 * b6 / (1 << 12))) / (1 << 16);
 8000f64:	4b40      	ldr	r3, [pc, #256]	@ (8001068 <BMP180_GetPressure+0x218>)
 8000f66:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	fb03 f303 	mul.w	r3, r3, r3
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	da01      	bge.n	8000f7a <BMP180_GetPressure+0x12a>
 8000f76:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000f7a:	131b      	asrs	r3, r3, #12
 8000f7c:	fb02 f303 	mul.w	r3, r2, r3
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	da02      	bge.n	8000f8a <BMP180_GetPressure+0x13a>
 8000f84:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000f88:	33ff      	adds	r3, #255	@ 0xff
 8000f8a:	141b      	asrs	r3, r3, #16
 8000f8c:	61fb      	str	r3, [r7, #28]
	x3 = ((x1 + x2) + 2) / 4;
 8000f8e:	6a3a      	ldr	r2, [r7, #32]
 8000f90:	69fb      	ldr	r3, [r7, #28]
 8000f92:	4413      	add	r3, r2
 8000f94:	3302      	adds	r3, #2
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	da00      	bge.n	8000f9c <BMP180_GetPressure+0x14c>
 8000f9a:	3303      	adds	r3, #3
 8000f9c:	109b      	asrs	r3, r3, #2
 8000f9e:	613b      	str	r3, [r7, #16]
	uint32_t b4 = _bmp180_eeprom.BMP180_AC4 * (uint32_t) (x3 + 32768) / (1 << 15);
 8000fa0:	4b31      	ldr	r3, [pc, #196]	@ (8001068 <BMP180_GetPressure+0x218>)
 8000fa2:	88db      	ldrh	r3, [r3, #6]
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8000fac:	fb02 f303 	mul.w	r3, r2, r3
 8000fb0:	0bdb      	lsrs	r3, r3, #15
 8000fb2:	60bb      	str	r3, [r7, #8]
	uint32_t b7 = ((uint32_t) up - b3) * (50000 >> _bmp180_oss);
 8000fb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	1ad3      	subs	r3, r2, r3
 8000fba:	4a28      	ldr	r2, [pc, #160]	@ (800105c <BMP180_GetPressure+0x20c>)
 8000fbc:	7812      	ldrb	r2, [r2, #0]
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8000fc4:	410a      	asrs	r2, r1
 8000fc6:	fb02 f303 	mul.w	r3, r2, r3
 8000fca:	607b      	str	r3, [r7, #4]
	int32_t p;
	if (b7 < 0x80000000)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	db06      	blt.n	8000fe0 <BMP180_GetPressure+0x190>
		p = (b7 * 2) / b4;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	005a      	lsls	r2, r3, #1
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000fde:	e005      	b.n	8000fec <BMP180_GetPressure+0x19c>
	else
		p = (b7 / b4) * 2;
 8000fe0:	687a      	ldr	r2, [r7, #4]
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fe8:	005b      	lsls	r3, r3, #1
 8000fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
	x1 = (p / (1 << 8)) * (p / (1 << 8));
 8000fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	da00      	bge.n	8000ff4 <BMP180_GetPressure+0x1a4>
 8000ff2:	33ff      	adds	r3, #255	@ 0xff
 8000ff4:	121b      	asrs	r3, r3, #8
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	da00      	bge.n	8001000 <BMP180_GetPressure+0x1b0>
 8000ffe:	33ff      	adds	r3, #255	@ 0xff
 8001000:	121b      	asrs	r3, r3, #8
 8001002:	fb02 f303 	mul.w	r3, r2, r3
 8001006:	623b      	str	r3, [r7, #32]
	x1 = (x1 * 3038) / (1 << 16);
 8001008:	6a3b      	ldr	r3, [r7, #32]
 800100a:	f640 32de 	movw	r2, #3038	@ 0xbde
 800100e:	fb02 f303 	mul.w	r3, r2, r3
 8001012:	2b00      	cmp	r3, #0
 8001014:	da02      	bge.n	800101c <BMP180_GetPressure+0x1cc>
 8001016:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800101a:	33ff      	adds	r3, #255	@ 0xff
 800101c:	141b      	asrs	r3, r3, #16
 800101e:	623b      	str	r3, [r7, #32]
	x2 = (-7357 * p) / (1 << 16);
 8001020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001022:	4a12      	ldr	r2, [pc, #72]	@ (800106c <BMP180_GetPressure+0x21c>)
 8001024:	fb02 f303 	mul.w	r3, r2, r3
 8001028:	2b00      	cmp	r3, #0
 800102a:	da02      	bge.n	8001032 <BMP180_GetPressure+0x1e2>
 800102c:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001030:	33ff      	adds	r3, #255	@ 0xff
 8001032:	141b      	asrs	r3, r3, #16
 8001034:	61fb      	str	r3, [r7, #28]
	p = p + (x1 + x2 + 3791) / (1 << 4);
 8001036:	6a3a      	ldr	r2, [r7, #32]
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	4413      	add	r3, r2
 800103c:	f603 63cf 	addw	r3, r3, #3791	@ 0xecf
 8001040:	2b00      	cmp	r3, #0
 8001042:	da00      	bge.n	8001046 <BMP180_GetPressure+0x1f6>
 8001044:	330f      	adds	r3, #15
 8001046:	111b      	asrs	r3, r3, #4
 8001048:	461a      	mov	r2, r3
 800104a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800104c:	4413      	add	r3, r2
 800104e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	return p;
 8001050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001052:	4618      	mov	r0, r3
 8001054:	3730      	adds	r7, #48	@ 0x30
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	2000021a 	.word	0x2000021a
 8001060:	08007630 	.word	0x08007630
 8001064:	08007634 	.word	0x08007634
 8001068:	20000204 	.word	0x20000204
 800106c:	ffffe343 	.word	0xffffe343

08001070 <BMP180_GetUT>:

int32_t BMP180_GetUT(void){
 8001070:	b598      	push	{r3, r4, r7, lr}
 8001072:	af00      	add	r7, sp, #0
	return (BMP180_ReadReg(BMP180_MSB_REG) << 8) | BMP180_ReadReg(BMP180_LSB_REG);
 8001074:	20f6      	movs	r0, #246	@ 0xf6
 8001076:	f7ff fec9 	bl	8000e0c <BMP180_ReadReg>
 800107a:	4603      	mov	r3, r0
 800107c:	021c      	lsls	r4, r3, #8
 800107e:	20f7      	movs	r0, #247	@ 0xf7
 8001080:	f7ff fec4 	bl	8000e0c <BMP180_ReadReg>
 8001084:	4603      	mov	r3, r0
 8001086:	4323      	orrs	r3, r4
}
 8001088:	4618      	mov	r0, r3
 800108a:	bd98      	pop	{r3, r4, r7, pc}

0800108c <BMP180_GetUP>:

int32_t BMP180_GetUP(void){
 800108c:	b598      	push	{r3, r4, r7, lr}
 800108e:	af00      	add	r7, sp, #0
	return ((BMP180_ReadReg(BMP180_MSB_REG) << 16) | (BMP180_ReadReg(BMP180_LSB_REG) << 8) | BMP180_ReadReg(BMP180_XLSB_REG)) >> (8 - _bmp180_oss);
 8001090:	20f6      	movs	r0, #246	@ 0xf6
 8001092:	f7ff febb 	bl	8000e0c <BMP180_ReadReg>
 8001096:	4603      	mov	r3, r0
 8001098:	041c      	lsls	r4, r3, #16
 800109a:	20f7      	movs	r0, #247	@ 0xf7
 800109c:	f7ff feb6 	bl	8000e0c <BMP180_ReadReg>
 80010a0:	4603      	mov	r3, r0
 80010a2:	021b      	lsls	r3, r3, #8
 80010a4:	431c      	orrs	r4, r3
 80010a6:	20f8      	movs	r0, #248	@ 0xf8
 80010a8:	f7ff feb0 	bl	8000e0c <BMP180_ReadReg>
 80010ac:	4603      	mov	r3, r0
 80010ae:	ea44 0203 	orr.w	r2, r4, r3
 80010b2:	4b04      	ldr	r3, [pc, #16]	@ (80010c4 <BMP180_GetUP+0x38>)
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	f1c3 0308 	rsb	r3, r3, #8
 80010ba:	fa42 f303 	asr.w	r3, r2, r3
}
 80010be:	4618      	mov	r0, r3
 80010c0:	bd98      	pop	{r3, r4, r7, pc}
 80010c2:	bf00      	nop
 80010c4:	2000021a 	.word	0x2000021a

080010c8 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 80010d2:	4a38      	ldr	r2, [pc, #224]	@ (80011b4 <HD44780_Init+0xec>)
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 80010d8:	4b37      	ldr	r3, [pc, #220]	@ (80011b8 <HD44780_Init+0xf0>)
 80010da:	2208      	movs	r2, #8
 80010dc:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80010de:	4b37      	ldr	r3, [pc, #220]	@ (80011bc <HD44780_Init+0xf4>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 80010e4:	4b33      	ldr	r3, [pc, #204]	@ (80011b4 <HD44780_Init+0xec>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d907      	bls.n	80010fc <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 80010ec:	4b33      	ldr	r3, [pc, #204]	@ (80011bc <HD44780_Init+0xf4>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	f043 0308 	orr.w	r3, r3, #8
 80010f4:	b2da      	uxtb	r2, r3
 80010f6:	4b31      	ldr	r3, [pc, #196]	@ (80011bc <HD44780_Init+0xf4>)
 80010f8:	701a      	strb	r2, [r3, #0]
 80010fa:	e006      	b.n	800110a <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 80010fc:	4b2f      	ldr	r3, [pc, #188]	@ (80011bc <HD44780_Init+0xf4>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	f043 0304 	orr.w	r3, r3, #4
 8001104:	b2da      	uxtb	r2, r3
 8001106:	4b2d      	ldr	r3, [pc, #180]	@ (80011bc <HD44780_Init+0xf4>)
 8001108:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 800110a:	f000 f985 	bl	8001418 <DelayInit>
  HAL_Delay(50);
 800110e:	2032      	movs	r0, #50	@ 0x32
 8001110:	f000 fda0 	bl	8001c54 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8001114:	4b28      	ldr	r3, [pc, #160]	@ (80011b8 <HD44780_Init+0xf0>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	4618      	mov	r0, r3
 800111a:	f000 f943 	bl	80013a4 <ExpanderWrite>
  HAL_Delay(1000);
 800111e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001122:	f000 fd97 	bl	8001c54 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8001126:	2030      	movs	r0, #48	@ 0x30
 8001128:	f000 f92b 	bl	8001382 <Write4Bits>
  DelayUS(4500);
 800112c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001130:	f000 f99a 	bl	8001468 <DelayUS>

  Write4Bits(0x03 << 4);
 8001134:	2030      	movs	r0, #48	@ 0x30
 8001136:	f000 f924 	bl	8001382 <Write4Bits>
  DelayUS(4500);
 800113a:	f241 1094 	movw	r0, #4500	@ 0x1194
 800113e:	f000 f993 	bl	8001468 <DelayUS>

  Write4Bits(0x03 << 4);
 8001142:	2030      	movs	r0, #48	@ 0x30
 8001144:	f000 f91d 	bl	8001382 <Write4Bits>
  DelayUS(4500);
 8001148:	f241 1094 	movw	r0, #4500	@ 0x1194
 800114c:	f000 f98c 	bl	8001468 <DelayUS>

  Write4Bits(0x02 << 4);
 8001150:	2020      	movs	r0, #32
 8001152:	f000 f916 	bl	8001382 <Write4Bits>
  DelayUS(100);
 8001156:	2064      	movs	r0, #100	@ 0x64
 8001158:	f000 f986 	bl	8001468 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 800115c:	4b17      	ldr	r3, [pc, #92]	@ (80011bc <HD44780_Init+0xf4>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	f043 0320 	orr.w	r3, r3, #32
 8001164:	b2db      	uxtb	r3, r3
 8001166:	4618      	mov	r0, r3
 8001168:	f000 f8ce 	bl	8001308 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 800116c:	4b14      	ldr	r3, [pc, #80]	@ (80011c0 <HD44780_Init+0xf8>)
 800116e:	2204      	movs	r2, #4
 8001170:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8001172:	f000 f875 	bl	8001260 <HD44780_Display>
  HD44780_Clear();
 8001176:	f000 f82b 	bl	80011d0 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800117a:	4b12      	ldr	r3, [pc, #72]	@ (80011c4 <HD44780_Init+0xfc>)
 800117c:	2202      	movs	r2, #2
 800117e:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8001180:	4b10      	ldr	r3, [pc, #64]	@ (80011c4 <HD44780_Init+0xfc>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	f043 0304 	orr.w	r3, r3, #4
 8001188:	b2db      	uxtb	r3, r3
 800118a:	4618      	mov	r0, r3
 800118c:	f000 f8bc 	bl	8001308 <SendCommand>
  DelayUS(4500);
 8001190:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001194:	f000 f968 	bl	8001468 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8001198:	490b      	ldr	r1, [pc, #44]	@ (80011c8 <HD44780_Init+0x100>)
 800119a:	2000      	movs	r0, #0
 800119c:	f000 f876 	bl	800128c <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 80011a0:	490a      	ldr	r1, [pc, #40]	@ (80011cc <HD44780_Init+0x104>)
 80011a2:	2001      	movs	r0, #1
 80011a4:	f000 f872 	bl	800128c <HD44780_CreateSpecialChar>

  HD44780_Home();
 80011a8:	f000 f81d 	bl	80011e6 <HD44780_Home>
}
 80011ac:	bf00      	nop
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	2000021e 	.word	0x2000021e
 80011b8:	2000021f 	.word	0x2000021f
 80011bc:	2000021b 	.word	0x2000021b
 80011c0:	2000021c 	.word	0x2000021c
 80011c4:	2000021d 	.word	0x2000021d
 80011c8:	20000000 	.word	0x20000000
 80011cc:	20000008 	.word	0x20000008

080011d0 <HD44780_Clear>:

void HD44780_Clear()
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 80011d4:	2001      	movs	r0, #1
 80011d6:	f000 f897 	bl	8001308 <SendCommand>
  DelayUS(2000);
 80011da:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011de:	f000 f943 	bl	8001468 <DelayUS>
}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <HD44780_Home>:

void HD44780_Home()
{
 80011e6:	b580      	push	{r7, lr}
 80011e8:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 80011ea:	2002      	movs	r0, #2
 80011ec:	f000 f88c 	bl	8001308 <SendCommand>
  DelayUS(2000);
 80011f0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011f4:	f000 f938 	bl	8001468 <DelayUS>
}
 80011f8:	bf00      	nop
 80011fa:	bd80      	pop	{r7, pc}

080011fc <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 80011fc:	b590      	push	{r4, r7, lr}
 80011fe:	b087      	sub	sp, #28
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	460a      	mov	r2, r1
 8001206:	71fb      	strb	r3, [r7, #7]
 8001208:	4613      	mov	r3, r2
 800120a:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 800120c:	4b12      	ldr	r3, [pc, #72]	@ (8001258 <HD44780_SetCursor+0x5c>)
 800120e:	f107 0408 	add.w	r4, r7, #8
 8001212:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001214:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8001218:	4b10      	ldr	r3, [pc, #64]	@ (800125c <HD44780_SetCursor+0x60>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	79ba      	ldrb	r2, [r7, #6]
 800121e:	429a      	cmp	r2, r3
 8001220:	d303      	bcc.n	800122a <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8001222:	4b0e      	ldr	r3, [pc, #56]	@ (800125c <HD44780_SetCursor+0x60>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	3b01      	subs	r3, #1
 8001228:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 800122a:	79bb      	ldrb	r3, [r7, #6]
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	3318      	adds	r3, #24
 8001230:	443b      	add	r3, r7
 8001232:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001236:	b2da      	uxtb	r2, r3
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	4413      	add	r3, r2
 800123c:	b2db      	uxtb	r3, r3
 800123e:	b25b      	sxtb	r3, r3
 8001240:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001244:	b25b      	sxtb	r3, r3
 8001246:	b2db      	uxtb	r3, r3
 8001248:	4618      	mov	r0, r3
 800124a:	f000 f85d 	bl	8001308 <SendCommand>
}
 800124e:	bf00      	nop
 8001250:	371c      	adds	r7, #28
 8001252:	46bd      	mov	sp, r7
 8001254:	bd90      	pop	{r4, r7, pc}
 8001256:	bf00      	nop
 8001258:	080075c0 	.word	0x080075c0
 800125c:	2000021e 	.word	0x2000021e

08001260 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001264:	4b08      	ldr	r3, [pc, #32]	@ (8001288 <HD44780_Display+0x28>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	f043 0304 	orr.w	r3, r3, #4
 800126c:	b2da      	uxtb	r2, r3
 800126e:	4b06      	ldr	r3, [pc, #24]	@ (8001288 <HD44780_Display+0x28>)
 8001270:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001272:	4b05      	ldr	r3, [pc, #20]	@ (8001288 <HD44780_Display+0x28>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	f043 0308 	orr.w	r3, r3, #8
 800127a:	b2db      	uxtb	r3, r3
 800127c:	4618      	mov	r0, r3
 800127e:	f000 f843 	bl	8001308 <SendCommand>
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	2000021c 	.word	0x2000021c

0800128c <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	6039      	str	r1, [r7, #0]
 8001296:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	f003 0307 	and.w	r3, r3, #7
 800129e:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	00db      	lsls	r3, r3, #3
 80012a4:	b25b      	sxtb	r3, r3
 80012a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012aa:	b25b      	sxtb	r3, r3
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	4618      	mov	r0, r3
 80012b0:	f000 f82a 	bl	8001308 <SendCommand>
  for (int i=0; i<8; i++)
 80012b4:	2300      	movs	r3, #0
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	e009      	b.n	80012ce <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	683a      	ldr	r2, [r7, #0]
 80012be:	4413      	add	r3, r2
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	4618      	mov	r0, r3
 80012c4:	f000 f82e 	bl	8001324 <SendChar>
  for (int i=0; i<8; i++)
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	3301      	adds	r3, #1
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	2b07      	cmp	r3, #7
 80012d2:	ddf2      	ble.n	80012ba <HD44780_CreateSpecialChar+0x2e>
  }
}
 80012d4:	bf00      	nop
 80012d6:	bf00      	nop
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b082      	sub	sp, #8
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 80012e6:	e006      	b.n	80012f6 <HD44780_PrintStr+0x18>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	1c5a      	adds	r2, r3, #1
 80012ec:	607a      	str	r2, [r7, #4]
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f000 f817 	bl	8001324 <SendChar>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d1f4      	bne.n	80012e8 <HD44780_PrintStr+0xa>
}
 80012fe:	bf00      	nop
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	2100      	movs	r1, #0
 8001316:	4618      	mov	r0, r3
 8001318:	f000 f812 	bl	8001340 <Send>
}
 800131c:	bf00      	nop
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <SendChar>:

static void SendChar(uint8_t ch)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 800132e:	79fb      	ldrb	r3, [r7, #7]
 8001330:	2101      	movs	r1, #1
 8001332:	4618      	mov	r0, r3
 8001334:	f000 f804 	bl	8001340 <Send>
}
 8001338:	bf00      	nop
 800133a:	3708      	adds	r7, #8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}

08001340 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	4603      	mov	r3, r0
 8001348:	460a      	mov	r2, r1
 800134a:	71fb      	strb	r3, [r7, #7]
 800134c:	4613      	mov	r3, r2
 800134e:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	f023 030f 	bic.w	r3, r3, #15
 8001356:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	011b      	lsls	r3, r3, #4
 800135c:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 800135e:	7bfa      	ldrb	r2, [r7, #15]
 8001360:	79bb      	ldrb	r3, [r7, #6]
 8001362:	4313      	orrs	r3, r2
 8001364:	b2db      	uxtb	r3, r3
 8001366:	4618      	mov	r0, r3
 8001368:	f000 f80b 	bl	8001382 <Write4Bits>
  Write4Bits((lownib)|mode);
 800136c:	7bba      	ldrb	r2, [r7, #14]
 800136e:	79bb      	ldrb	r3, [r7, #6]
 8001370:	4313      	orrs	r3, r2
 8001372:	b2db      	uxtb	r3, r3
 8001374:	4618      	mov	r0, r3
 8001376:	f000 f804 	bl	8001382 <Write4Bits>
}
 800137a:	bf00      	nop
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b082      	sub	sp, #8
 8001386:	af00      	add	r7, sp, #0
 8001388:	4603      	mov	r3, r0
 800138a:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 800138c:	79fb      	ldrb	r3, [r7, #7]
 800138e:	4618      	mov	r0, r3
 8001390:	f000 f808 	bl	80013a4 <ExpanderWrite>
  PulseEnable(value);
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	4618      	mov	r0, r3
 8001398:	f000 f820 	bl	80013dc <PulseEnable>
}
 800139c:	bf00      	nop
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af02      	add	r7, sp, #8
 80013aa:	4603      	mov	r3, r0
 80013ac:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80013ae:	4b09      	ldr	r3, [pc, #36]	@ (80013d4 <ExpanderWrite+0x30>)
 80013b0:	781a      	ldrb	r2, [r3, #0]
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80013ba:	f107 020f 	add.w	r2, r7, #15
 80013be:	230a      	movs	r3, #10
 80013c0:	9300      	str	r3, [sp, #0]
 80013c2:	2301      	movs	r3, #1
 80013c4:	214e      	movs	r1, #78	@ 0x4e
 80013c6:	4804      	ldr	r0, [pc, #16]	@ (80013d8 <ExpanderWrite+0x34>)
 80013c8:	f001 f888 	bl	80024dc <HAL_I2C_Master_Transmit>
}
 80013cc:	bf00      	nop
 80013ce:	3710      	adds	r7, #16
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	2000021f 	.word	0x2000021f
 80013d8:	20000220 	.word	0x20000220

080013dc <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	f043 0304 	orr.w	r3, r3, #4
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff ffd8 	bl	80013a4 <ExpanderWrite>
  DelayUS(20);
 80013f4:	2014      	movs	r0, #20
 80013f6:	f000 f837 	bl	8001468 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 80013fa:	79fb      	ldrb	r3, [r7, #7]
 80013fc:	f023 0304 	bic.w	r3, r3, #4
 8001400:	b2db      	uxtb	r3, r3
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff ffce 	bl	80013a4 <ExpanderWrite>
  DelayUS(20);
 8001408:	2014      	movs	r0, #20
 800140a:	f000 f82d 	bl	8001468 <DelayUS>
}
 800140e:	bf00      	nop
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
	...

08001418 <DelayInit>:

static void DelayInit(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 800141c:	4b10      	ldr	r3, [pc, #64]	@ (8001460 <DelayInit+0x48>)
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	4a0f      	ldr	r2, [pc, #60]	@ (8001460 <DelayInit+0x48>)
 8001422:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001426:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001428:	4b0d      	ldr	r3, [pc, #52]	@ (8001460 <DelayInit+0x48>)
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	4a0c      	ldr	r2, [pc, #48]	@ (8001460 <DelayInit+0x48>)
 800142e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001432:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001434:	4b0b      	ldr	r3, [pc, #44]	@ (8001464 <DelayInit+0x4c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a0a      	ldr	r2, [pc, #40]	@ (8001464 <DelayInit+0x4c>)
 800143a:	f023 0301 	bic.w	r3, r3, #1
 800143e:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001440:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <DelayInit+0x4c>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a07      	ldr	r2, [pc, #28]	@ (8001464 <DelayInit+0x4c>)
 8001446:	f043 0301 	orr.w	r3, r3, #1
 800144a:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 800144c:	4b05      	ldr	r3, [pc, #20]	@ (8001464 <DelayInit+0x4c>)
 800144e:	2200      	movs	r2, #0
 8001450:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8001452:	bf00      	nop
  __ASM volatile ("NOP");
 8001454:	bf00      	nop
  __ASM volatile ("NOP");
 8001456:	bf00      	nop
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr
 8001460:	e000edf0 	.word	0xe000edf0
 8001464:	e0001000 	.word	0xe0001000

08001468 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001468:	b480      	push	{r7}
 800146a:	b087      	sub	sp, #28
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8001470:	4b0d      	ldr	r3, [pc, #52]	@ (80014a8 <DelayUS+0x40>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a0d      	ldr	r2, [pc, #52]	@ (80014ac <DelayUS+0x44>)
 8001476:	fba2 2303 	umull	r2, r3, r2, r3
 800147a:	0c9a      	lsrs	r2, r3, #18
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	fb02 f303 	mul.w	r3, r2, r3
 8001482:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8001484:	4b0a      	ldr	r3, [pc, #40]	@ (80014b0 <DelayUS+0x48>)
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 800148a:	4b09      	ldr	r3, [pc, #36]	@ (80014b0 <DelayUS+0x48>)
 800148c:	685a      	ldr	r2, [r3, #4]
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	697a      	ldr	r2, [r7, #20]
 8001498:	429a      	cmp	r2, r3
 800149a:	d8f6      	bhi.n	800148a <DelayUS+0x22>
}
 800149c:	bf00      	nop
 800149e:	bf00      	nop
 80014a0:	371c      	adds	r7, #28
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr
 80014a8:	20000010 	.word	0x20000010
 80014ac:	431bde83 	.word	0x431bde83
 80014b0:	e0001000 	.word	0xe0001000

080014b4 <TaskPressBMP180>:
{
	temperature = BMP180_GetTemperature();
}

void TaskPressBMP180()
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
	pressure = BMP180_GetPressure();
 80014b8:	f7ff fcca 	bl	8000e50 <BMP180_GetPressure>
 80014bc:	4603      	mov	r3, r0
 80014be:	4a02      	ldr	r2, [pc, #8]	@ (80014c8 <TaskPressBMP180+0x14>)
 80014c0:	6013      	str	r3, [r2, #0]
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	200002f0 	.word	0x200002f0

080014cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014d2:	f000 fb5d 	bl	8001b90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014d6:	f000 f84d 	bl	8001574 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014da:	f000 f8e9 	bl	80016b0 <MX_GPIO_Init>
  MX_I2C1_Init();
 80014de:	f000 f88f 	bl	8001600 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80014e2:	f000 f8bb 	bl	800165c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HD44780_Init(2);
 80014e6:	2002      	movs	r0, #2
 80014e8:	f7ff fdee 	bl	80010c8 <HD44780_Init>
  MPR121_Init();
 80014ec:	f7ff facc 	bl	8000a88 <MPR121_Init>
  BMP180_Init(&hi2c1);
 80014f0:	4819      	ldr	r0, [pc, #100]	@ (8001558 <main+0x8c>)
 80014f2:	f7ff fb8b 	bl	8000c0c <BMP180_Init>
  MPR121_Init();
 80014f6:	f7ff fac7 	bl	8000a88 <MPR121_Init>
  BMP180_SetOversampling(BMP180_ULTRA);
 80014fa:	2003      	movs	r0, #3
 80014fc:	f7ff fb94 	bl	8000c28 <BMP180_SetOversampling>
  BMP180_UpdateCalibrationData();
 8001500:	f7ff fba2 	bl	8000c48 <BMP180_UpdateCalibrationData>
  HD44780_SetCursor(0,0);
 8001504:	2100      	movs	r1, #0
 8001506:	2000      	movs	r0, #0
 8001508:	f7ff fe78 	bl	80011fc <HD44780_SetCursor>
  HD44780_PrintStr("INIT LCD 1602");
 800150c:	4813      	ldr	r0, [pc, #76]	@ (800155c <main+0x90>)
 800150e:	f7ff fee6 	bl	80012de <HD44780_PrintStr>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  unsigned long t1 = DWT->CYCCNT;
 8001512:	4b13      	ldr	r3, [pc, #76]	@ (8001560 <main+0x94>)
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	60fb      	str	r3, [r7, #12]
//	  TaskMPR121();
//	  TaskTempBMP180();
	  TaskPressBMP180();
 8001518:	f7ff ffcc 	bl	80014b4 <TaskPressBMP180>
//	  TaskLCD();
//	  TaskRX();
//	  TaskTX();
	  unsigned long t2 = DWT->CYCCNT;
 800151c:	4b10      	ldr	r3, [pc, #64]	@ (8001560 <main+0x94>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	60bb      	str	r3, [r7, #8]
	  unsigned long diff = (t2 - t1)/72;
 8001522:	68ba      	ldr	r2, [r7, #8]
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	4a0e      	ldr	r2, [pc, #56]	@ (8001564 <main+0x98>)
 800152a:	fba2 2303 	umull	r2, r3, r2, r3
 800152e:	091b      	lsrs	r3, r3, #4
 8001530:	607b      	str	r3, [r7, #4]
	  sprintf(send_to_rs485, "%d\n", (int) diff);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	461a      	mov	r2, r3
 8001536:	490c      	ldr	r1, [pc, #48]	@ (8001568 <main+0x9c>)
 8001538:	480c      	ldr	r0, [pc, #48]	@ (800156c <main+0xa0>)
 800153a:	f003 fefd 	bl	8005338 <siprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t *)&send_to_rs485, strlen(send_to_rs485) , 1000);
 800153e:	480b      	ldr	r0, [pc, #44]	@ (800156c <main+0xa0>)
 8001540:	f7fe fe06 	bl	8000150 <strlen>
 8001544:	4603      	mov	r3, r0
 8001546:	b29a      	uxth	r2, r3
 8001548:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800154c:	4907      	ldr	r1, [pc, #28]	@ (800156c <main+0xa0>)
 800154e:	4808      	ldr	r0, [pc, #32]	@ (8001570 <main+0xa4>)
 8001550:	f003 f800 	bl	8004554 <HAL_UART_Transmit>
  {
 8001554:	bf00      	nop
 8001556:	e7dc      	b.n	8001512 <main+0x46>
 8001558:	20000220 	.word	0x20000220
 800155c:	0800761c 	.word	0x0800761c
 8001560:	e0001000 	.word	0xe0001000
 8001564:	38e38e39 	.word	0x38e38e39
 8001568:	0800762c 	.word	0x0800762c
 800156c:	200002bc 	.word	0x200002bc
 8001570:	20000274 	.word	0x20000274

08001574 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b090      	sub	sp, #64	@ 0x40
 8001578:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800157a:	f107 0318 	add.w	r3, r7, #24
 800157e:	2228      	movs	r2, #40	@ 0x28
 8001580:	2100      	movs	r1, #0
 8001582:	4618      	mov	r0, r3
 8001584:	f003 ff55 	bl	8005432 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001588:	1d3b      	adds	r3, r7, #4
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	605a      	str	r2, [r3, #4]
 8001590:	609a      	str	r2, [r3, #8]
 8001592:	60da      	str	r2, [r3, #12]
 8001594:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001596:	2301      	movs	r3, #1
 8001598:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800159a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800159e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80015a0:	2300      	movs	r3, #0
 80015a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015a4:	2301      	movs	r3, #1
 80015a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015a8:	2302      	movs	r3, #2
 80015aa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80015b2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80015b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015b8:	f107 0318 	add.w	r3, r7, #24
 80015bc:	4618      	mov	r0, r3
 80015be:	f002 fb69 	bl	8003c94 <HAL_RCC_OscConfig>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80015c8:	f000 f900 	bl	80017cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015cc:	230f      	movs	r3, #15
 80015ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015d0:	2302      	movs	r3, #2
 80015d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015d4:	2300      	movs	r3, #0
 80015d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015de:	2300      	movs	r3, #0
 80015e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	2102      	movs	r1, #2
 80015e6:	4618      	mov	r0, r3
 80015e8:	f002 fdd6 	bl	8004198 <HAL_RCC_ClockConfig>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80015f2:	f000 f8eb 	bl	80017cc <Error_Handler>
  }
}
 80015f6:	bf00      	nop
 80015f8:	3740      	adds	r7, #64	@ 0x40
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
	...

08001600 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001604:	4b12      	ldr	r3, [pc, #72]	@ (8001650 <MX_I2C1_Init+0x50>)
 8001606:	4a13      	ldr	r2, [pc, #76]	@ (8001654 <MX_I2C1_Init+0x54>)
 8001608:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800160a:	4b11      	ldr	r3, [pc, #68]	@ (8001650 <MX_I2C1_Init+0x50>)
 800160c:	4a12      	ldr	r2, [pc, #72]	@ (8001658 <MX_I2C1_Init+0x58>)
 800160e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001610:	4b0f      	ldr	r3, [pc, #60]	@ (8001650 <MX_I2C1_Init+0x50>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001616:	4b0e      	ldr	r3, [pc, #56]	@ (8001650 <MX_I2C1_Init+0x50>)
 8001618:	2200      	movs	r2, #0
 800161a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800161c:	4b0c      	ldr	r3, [pc, #48]	@ (8001650 <MX_I2C1_Init+0x50>)
 800161e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001622:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001624:	4b0a      	ldr	r3, [pc, #40]	@ (8001650 <MX_I2C1_Init+0x50>)
 8001626:	2200      	movs	r2, #0
 8001628:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800162a:	4b09      	ldr	r3, [pc, #36]	@ (8001650 <MX_I2C1_Init+0x50>)
 800162c:	2200      	movs	r2, #0
 800162e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001630:	4b07      	ldr	r3, [pc, #28]	@ (8001650 <MX_I2C1_Init+0x50>)
 8001632:	2200      	movs	r2, #0
 8001634:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001636:	4b06      	ldr	r3, [pc, #24]	@ (8001650 <MX_I2C1_Init+0x50>)
 8001638:	2200      	movs	r2, #0
 800163a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800163c:	4804      	ldr	r0, [pc, #16]	@ (8001650 <MX_I2C1_Init+0x50>)
 800163e:	f000 fe09 	bl	8002254 <HAL_I2C_Init>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001648:	f000 f8c0 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000220 	.word	0x20000220
 8001654:	40005400 	.word	0x40005400
 8001658:	000186a0 	.word	0x000186a0

0800165c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001660:	4b11      	ldr	r3, [pc, #68]	@ (80016a8 <MX_USART1_UART_Init+0x4c>)
 8001662:	4a12      	ldr	r2, [pc, #72]	@ (80016ac <MX_USART1_UART_Init+0x50>)
 8001664:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001666:	4b10      	ldr	r3, [pc, #64]	@ (80016a8 <MX_USART1_UART_Init+0x4c>)
 8001668:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800166c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800166e:	4b0e      	ldr	r3, [pc, #56]	@ (80016a8 <MX_USART1_UART_Init+0x4c>)
 8001670:	2200      	movs	r2, #0
 8001672:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001674:	4b0c      	ldr	r3, [pc, #48]	@ (80016a8 <MX_USART1_UART_Init+0x4c>)
 8001676:	2200      	movs	r2, #0
 8001678:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800167a:	4b0b      	ldr	r3, [pc, #44]	@ (80016a8 <MX_USART1_UART_Init+0x4c>)
 800167c:	2200      	movs	r2, #0
 800167e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001680:	4b09      	ldr	r3, [pc, #36]	@ (80016a8 <MX_USART1_UART_Init+0x4c>)
 8001682:	220c      	movs	r2, #12
 8001684:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001686:	4b08      	ldr	r3, [pc, #32]	@ (80016a8 <MX_USART1_UART_Init+0x4c>)
 8001688:	2200      	movs	r2, #0
 800168a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800168c:	4b06      	ldr	r3, [pc, #24]	@ (80016a8 <MX_USART1_UART_Init+0x4c>)
 800168e:	2200      	movs	r2, #0
 8001690:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001692:	4805      	ldr	r0, [pc, #20]	@ (80016a8 <MX_USART1_UART_Init+0x4c>)
 8001694:	f002 ff0e 	bl	80044b4 <HAL_UART_Init>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800169e:	f000 f895 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	20000274 	.word	0x20000274
 80016ac:	40013800 	.word	0x40013800

080016b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b088      	sub	sp, #32
 80016b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b6:	f107 0310 	add.w	r3, r7, #16
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	609a      	str	r2, [r3, #8]
 80016c2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001780 <MX_GPIO_Init+0xd0>)
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	4a2d      	ldr	r2, [pc, #180]	@ (8001780 <MX_GPIO_Init+0xd0>)
 80016ca:	f043 0310 	orr.w	r3, r3, #16
 80016ce:	6193      	str	r3, [r2, #24]
 80016d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001780 <MX_GPIO_Init+0xd0>)
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	f003 0310 	and.w	r3, r3, #16
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016dc:	4b28      	ldr	r3, [pc, #160]	@ (8001780 <MX_GPIO_Init+0xd0>)
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	4a27      	ldr	r2, [pc, #156]	@ (8001780 <MX_GPIO_Init+0xd0>)
 80016e2:	f043 0320 	orr.w	r3, r3, #32
 80016e6:	6193      	str	r3, [r2, #24]
 80016e8:	4b25      	ldr	r3, [pc, #148]	@ (8001780 <MX_GPIO_Init+0xd0>)
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	f003 0320 	and.w	r3, r3, #32
 80016f0:	60bb      	str	r3, [r7, #8]
 80016f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f4:	4b22      	ldr	r3, [pc, #136]	@ (8001780 <MX_GPIO_Init+0xd0>)
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	4a21      	ldr	r2, [pc, #132]	@ (8001780 <MX_GPIO_Init+0xd0>)
 80016fa:	f043 0304 	orr.w	r3, r3, #4
 80016fe:	6193      	str	r3, [r2, #24]
 8001700:	4b1f      	ldr	r3, [pc, #124]	@ (8001780 <MX_GPIO_Init+0xd0>)
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	f003 0304 	and.w	r3, r3, #4
 8001708:	607b      	str	r3, [r7, #4]
 800170a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800170c:	4b1c      	ldr	r3, [pc, #112]	@ (8001780 <MX_GPIO_Init+0xd0>)
 800170e:	699b      	ldr	r3, [r3, #24]
 8001710:	4a1b      	ldr	r2, [pc, #108]	@ (8001780 <MX_GPIO_Init+0xd0>)
 8001712:	f043 0308 	orr.w	r3, r3, #8
 8001716:	6193      	str	r3, [r2, #24]
 8001718:	4b19      	ldr	r3, [pc, #100]	@ (8001780 <MX_GPIO_Init+0xd0>)
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	f003 0308 	and.w	r3, r3, #8
 8001720:	603b      	str	r3, [r7, #0]
 8001722:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001724:	2200      	movs	r2, #0
 8001726:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800172a:	4816      	ldr	r0, [pc, #88]	@ (8001784 <MX_GPIO_Init+0xd4>)
 800172c:	f000 fd48 	bl	80021c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001730:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001734:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001736:	2301      	movs	r3, #1
 8001738:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173e:	2302      	movs	r3, #2
 8001740:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001742:	f107 0310 	add.w	r3, r7, #16
 8001746:	4619      	mov	r1, r3
 8001748:	480e      	ldr	r0, [pc, #56]	@ (8001784 <MX_GPIO_Init+0xd4>)
 800174a:	f000 fbb5 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_Pin */
  GPIO_InitStruct.Pin = INT_Pin;
 800174e:	2320      	movs	r3, #32
 8001750:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001752:	4b0d      	ldr	r3, [pc, #52]	@ (8001788 <MX_GPIO_Init+0xd8>)
 8001754:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001756:	2301      	movs	r3, #1
 8001758:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 800175a:	f107 0310 	add.w	r3, r7, #16
 800175e:	4619      	mov	r1, r3
 8001760:	480a      	ldr	r0, [pc, #40]	@ (800178c <MX_GPIO_Init+0xdc>)
 8001762:	f000 fba9 	bl	8001eb8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001766:	2200      	movs	r2, #0
 8001768:	2100      	movs	r1, #0
 800176a:	2017      	movs	r0, #23
 800176c:	f000 fb6d 	bl	8001e4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001770:	2017      	movs	r0, #23
 8001772:	f000 fb86 	bl	8001e82 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001776:	bf00      	nop
 8001778:	3720      	adds	r7, #32
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40021000 	.word	0x40021000
 8001784:	40011000 	.word	0x40011000
 8001788:	10110000 	.word	0x10110000
 800178c:	40010c00 	.word	0x40010c00

08001790 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == INT_Pin) {
 800179a:	88fb      	ldrh	r3, [r7, #6]
 800179c:	2b20      	cmp	r3, #32
 800179e:	d10b      	bne.n	80017b8 <HAL_GPIO_EXTI_Callback+0x28>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80017a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017a4:	4807      	ldr	r0, [pc, #28]	@ (80017c4 <HAL_GPIO_EXTI_Callback+0x34>)
 80017a6:	f000 fd23 	bl	80021f0 <HAL_GPIO_TogglePin>
		count_touch++;
 80017aa:	4b07      	ldr	r3, [pc, #28]	@ (80017c8 <HAL_GPIO_EXTI_Callback+0x38>)
 80017ac:	881b      	ldrh	r3, [r3, #0]
 80017ae:	3301      	adds	r3, #1
 80017b0:	b29a      	uxth	r2, r3
 80017b2:	4b05      	ldr	r3, [pc, #20]	@ (80017c8 <HAL_GPIO_EXTI_Callback+0x38>)
 80017b4:	801a      	strh	r2, [r3, #0]
	} else {
		__NOP();
	}
}
 80017b6:	e000      	b.n	80017ba <HAL_GPIO_EXTI_Callback+0x2a>
		__NOP();
 80017b8:	bf00      	nop
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40011000 	.word	0x40011000
 80017c8:	200002f4 	.word	0x200002f4

080017cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d0:	b672      	cpsid	i
}
 80017d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <Error_Handler+0x8>

080017d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017de:	4b15      	ldr	r3, [pc, #84]	@ (8001834 <HAL_MspInit+0x5c>)
 80017e0:	699b      	ldr	r3, [r3, #24]
 80017e2:	4a14      	ldr	r2, [pc, #80]	@ (8001834 <HAL_MspInit+0x5c>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6193      	str	r3, [r2, #24]
 80017ea:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <HAL_MspInit+0x5c>)
 80017ec:	699b      	ldr	r3, [r3, #24]
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	60bb      	str	r3, [r7, #8]
 80017f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001834 <HAL_MspInit+0x5c>)
 80017f8:	69db      	ldr	r3, [r3, #28]
 80017fa:	4a0e      	ldr	r2, [pc, #56]	@ (8001834 <HAL_MspInit+0x5c>)
 80017fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001800:	61d3      	str	r3, [r2, #28]
 8001802:	4b0c      	ldr	r3, [pc, #48]	@ (8001834 <HAL_MspInit+0x5c>)
 8001804:	69db      	ldr	r3, [r3, #28]
 8001806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800180a:	607b      	str	r3, [r7, #4]
 800180c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800180e:	4b0a      	ldr	r3, [pc, #40]	@ (8001838 <HAL_MspInit+0x60>)
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	4a04      	ldr	r2, [pc, #16]	@ (8001838 <HAL_MspInit+0x60>)
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800182a:	bf00      	nop
 800182c:	3714      	adds	r7, #20
 800182e:	46bd      	mov	sp, r7
 8001830:	bc80      	pop	{r7}
 8001832:	4770      	bx	lr
 8001834:	40021000 	.word	0x40021000
 8001838:	40010000 	.word	0x40010000

0800183c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b088      	sub	sp, #32
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	f107 0310 	add.w	r3, r7, #16
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a15      	ldr	r2, [pc, #84]	@ (80018ac <HAL_I2C_MspInit+0x70>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d123      	bne.n	80018a4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800185c:	4b14      	ldr	r3, [pc, #80]	@ (80018b0 <HAL_I2C_MspInit+0x74>)
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	4a13      	ldr	r2, [pc, #76]	@ (80018b0 <HAL_I2C_MspInit+0x74>)
 8001862:	f043 0308 	orr.w	r3, r3, #8
 8001866:	6193      	str	r3, [r2, #24]
 8001868:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <HAL_I2C_MspInit+0x74>)
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	f003 0308 	and.w	r3, r3, #8
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001874:	23c0      	movs	r3, #192	@ 0xc0
 8001876:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001878:	2312      	movs	r3, #18
 800187a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800187c:	2303      	movs	r3, #3
 800187e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001880:	f107 0310 	add.w	r3, r7, #16
 8001884:	4619      	mov	r1, r3
 8001886:	480b      	ldr	r0, [pc, #44]	@ (80018b4 <HAL_I2C_MspInit+0x78>)
 8001888:	f000 fb16 	bl	8001eb8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800188c:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <HAL_I2C_MspInit+0x74>)
 800188e:	69db      	ldr	r3, [r3, #28]
 8001890:	4a07      	ldr	r2, [pc, #28]	@ (80018b0 <HAL_I2C_MspInit+0x74>)
 8001892:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001896:	61d3      	str	r3, [r2, #28]
 8001898:	4b05      	ldr	r3, [pc, #20]	@ (80018b0 <HAL_I2C_MspInit+0x74>)
 800189a:	69db      	ldr	r3, [r3, #28]
 800189c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018a0:	60bb      	str	r3, [r7, #8]
 80018a2:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80018a4:	bf00      	nop
 80018a6:	3720      	adds	r7, #32
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40005400 	.word	0x40005400
 80018b0:	40021000 	.word	0x40021000
 80018b4:	40010c00 	.word	0x40010c00

080018b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b088      	sub	sp, #32
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 0310 	add.w	r3, r7, #16
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a1c      	ldr	r2, [pc, #112]	@ (8001944 <HAL_UART_MspInit+0x8c>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d131      	bne.n	800193c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001948 <HAL_UART_MspInit+0x90>)
 80018da:	699b      	ldr	r3, [r3, #24]
 80018dc:	4a1a      	ldr	r2, [pc, #104]	@ (8001948 <HAL_UART_MspInit+0x90>)
 80018de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018e2:	6193      	str	r3, [r2, #24]
 80018e4:	4b18      	ldr	r3, [pc, #96]	@ (8001948 <HAL_UART_MspInit+0x90>)
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f0:	4b15      	ldr	r3, [pc, #84]	@ (8001948 <HAL_UART_MspInit+0x90>)
 80018f2:	699b      	ldr	r3, [r3, #24]
 80018f4:	4a14      	ldr	r2, [pc, #80]	@ (8001948 <HAL_UART_MspInit+0x90>)
 80018f6:	f043 0304 	orr.w	r3, r3, #4
 80018fa:	6193      	str	r3, [r2, #24]
 80018fc:	4b12      	ldr	r3, [pc, #72]	@ (8001948 <HAL_UART_MspInit+0x90>)
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	f003 0304 	and.w	r3, r3, #4
 8001904:	60bb      	str	r3, [r7, #8]
 8001906:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001908:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800190c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190e:	2302      	movs	r3, #2
 8001910:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001912:	2303      	movs	r3, #3
 8001914:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001916:	f107 0310 	add.w	r3, r7, #16
 800191a:	4619      	mov	r1, r3
 800191c:	480b      	ldr	r0, [pc, #44]	@ (800194c <HAL_UART_MspInit+0x94>)
 800191e:	f000 facb 	bl	8001eb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001922:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001926:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001928:	2300      	movs	r3, #0
 800192a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001930:	f107 0310 	add.w	r3, r7, #16
 8001934:	4619      	mov	r1, r3
 8001936:	4805      	ldr	r0, [pc, #20]	@ (800194c <HAL_UART_MspInit+0x94>)
 8001938:	f000 fabe 	bl	8001eb8 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800193c:	bf00      	nop
 800193e:	3720      	adds	r7, #32
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40013800 	.word	0x40013800
 8001948:	40021000 	.word	0x40021000
 800194c:	40010800 	.word	0x40010800

08001950 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001954:	bf00      	nop
 8001956:	e7fd      	b.n	8001954 <NMI_Handler+0x4>

08001958 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800195c:	bf00      	nop
 800195e:	e7fd      	b.n	800195c <HardFault_Handler+0x4>

08001960 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001964:	bf00      	nop
 8001966:	e7fd      	b.n	8001964 <MemManage_Handler+0x4>

08001968 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800196c:	bf00      	nop
 800196e:	e7fd      	b.n	800196c <BusFault_Handler+0x4>

08001970 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001974:	bf00      	nop
 8001976:	e7fd      	b.n	8001974 <UsageFault_Handler+0x4>

08001978 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	bc80      	pop	{r7}
 8001982:	4770      	bx	lr

08001984 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr

08001990 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001994:	bf00      	nop
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr

0800199c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019a0:	f000 f93c 	bl	8001c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019a4:	bf00      	nop
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_Pin);
 80019ac:	2020      	movs	r0, #32
 80019ae:	f000 fc39 	bl	8002224 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80019b2:	bf00      	nop
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019b6:	b480      	push	{r7}
 80019b8:	af00      	add	r7, sp, #0
  return 1;
 80019ba:	2301      	movs	r3, #1
}
 80019bc:	4618      	mov	r0, r3
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr

080019c4 <_kill>:

int _kill(int pid, int sig)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019ce:	f003 fd83 	bl	80054d8 <__errno>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2216      	movs	r2, #22
 80019d6:	601a      	str	r2, [r3, #0]
  return -1;
 80019d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <_exit>:

void _exit (int status)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019ec:	f04f 31ff 	mov.w	r1, #4294967295
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f7ff ffe7 	bl	80019c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019f6:	bf00      	nop
 80019f8:	e7fd      	b.n	80019f6 <_exit+0x12>

080019fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b086      	sub	sp, #24
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	60f8      	str	r0, [r7, #12]
 8001a02:	60b9      	str	r1, [r7, #8]
 8001a04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a06:	2300      	movs	r3, #0
 8001a08:	617b      	str	r3, [r7, #20]
 8001a0a:	e00a      	b.n	8001a22 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a0c:	f3af 8000 	nop.w
 8001a10:	4601      	mov	r1, r0
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	1c5a      	adds	r2, r3, #1
 8001a16:	60ba      	str	r2, [r7, #8]
 8001a18:	b2ca      	uxtb	r2, r1
 8001a1a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	617b      	str	r3, [r7, #20]
 8001a22:	697a      	ldr	r2, [r7, #20]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	dbf0      	blt.n	8001a0c <_read+0x12>
  }

  return len;
 8001a2a:	687b      	ldr	r3, [r7, #4]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3718      	adds	r7, #24
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}

08001a34 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	60b9      	str	r1, [r7, #8]
 8001a3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]
 8001a44:	e009      	b.n	8001a5a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	1c5a      	adds	r2, r3, #1
 8001a4a:	60ba      	str	r2, [r7, #8]
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	3301      	adds	r3, #1
 8001a58:	617b      	str	r3, [r7, #20]
 8001a5a:	697a      	ldr	r2, [r7, #20]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	dbf1      	blt.n	8001a46 <_write+0x12>
  }
  return len;
 8001a62:	687b      	ldr	r3, [r7, #4]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3718      	adds	r7, #24
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <_close>:

int _close(int file)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bc80      	pop	{r7}
 8001a80:	4770      	bx	lr

08001a82 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a82:	b480      	push	{r7}
 8001a84:	b083      	sub	sp, #12
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
 8001a8a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a92:	605a      	str	r2, [r3, #4]
  return 0;
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr

08001aa0 <_isatty>:

int _isatty(int file)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001aa8:	2301      	movs	r3, #1
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bc80      	pop	{r7}
 8001ab2:	4770      	bx	lr

08001ab4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60f8      	str	r0, [r7, #12]
 8001abc:	60b9      	str	r1, [r7, #8]
 8001abe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3714      	adds	r7, #20
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bc80      	pop	{r7}
 8001aca:	4770      	bx	lr

08001acc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ad4:	4a14      	ldr	r2, [pc, #80]	@ (8001b28 <_sbrk+0x5c>)
 8001ad6:	4b15      	ldr	r3, [pc, #84]	@ (8001b2c <_sbrk+0x60>)
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ae0:	4b13      	ldr	r3, [pc, #76]	@ (8001b30 <_sbrk+0x64>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d102      	bne.n	8001aee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ae8:	4b11      	ldr	r3, [pc, #68]	@ (8001b30 <_sbrk+0x64>)
 8001aea:	4a12      	ldr	r2, [pc, #72]	@ (8001b34 <_sbrk+0x68>)
 8001aec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aee:	4b10      	ldr	r3, [pc, #64]	@ (8001b30 <_sbrk+0x64>)
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4413      	add	r3, r2
 8001af6:	693a      	ldr	r2, [r7, #16]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d207      	bcs.n	8001b0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001afc:	f003 fcec 	bl	80054d8 <__errno>
 8001b00:	4603      	mov	r3, r0
 8001b02:	220c      	movs	r2, #12
 8001b04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b06:	f04f 33ff 	mov.w	r3, #4294967295
 8001b0a:	e009      	b.n	8001b20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b0c:	4b08      	ldr	r3, [pc, #32]	@ (8001b30 <_sbrk+0x64>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b12:	4b07      	ldr	r3, [pc, #28]	@ (8001b30 <_sbrk+0x64>)
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4413      	add	r3, r2
 8001b1a:	4a05      	ldr	r2, [pc, #20]	@ (8001b30 <_sbrk+0x64>)
 8001b1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3718      	adds	r7, #24
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	20005000 	.word	0x20005000
 8001b2c:	00000400 	.word	0x00000400
 8001b30:	200002f8 	.word	0x200002f8
 8001b34:	20000450 	.word	0x20000450

08001b38 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bc80      	pop	{r7}
 8001b42:	4770      	bx	lr

08001b44 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b44:	f7ff fff8 	bl	8001b38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b48:	480b      	ldr	r0, [pc, #44]	@ (8001b78 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b4a:	490c      	ldr	r1, [pc, #48]	@ (8001b7c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b4c:	4a0c      	ldr	r2, [pc, #48]	@ (8001b80 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b50:	e002      	b.n	8001b58 <LoopCopyDataInit>

08001b52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b56:	3304      	adds	r3, #4

08001b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b5c:	d3f9      	bcc.n	8001b52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b5e:	4a09      	ldr	r2, [pc, #36]	@ (8001b84 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b60:	4c09      	ldr	r4, [pc, #36]	@ (8001b88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b64:	e001      	b.n	8001b6a <LoopFillZerobss>

08001b66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b68:	3204      	adds	r2, #4

08001b6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b6c:	d3fb      	bcc.n	8001b66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b6e:	f003 fcb9 	bl	80054e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b72:	f7ff fcab 	bl	80014cc <main>
  bx lr
 8001b76:	4770      	bx	lr
  ldr r0, =_sdata
 8001b78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b7c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001b80:	080079e8 	.word	0x080079e8
  ldr r2, =_sbss
 8001b84:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001b88:	2000044c 	.word	0x2000044c

08001b8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b8c:	e7fe      	b.n	8001b8c <ADC1_2_IRQHandler>
	...

08001b90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b94:	4b08      	ldr	r3, [pc, #32]	@ (8001bb8 <HAL_Init+0x28>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a07      	ldr	r2, [pc, #28]	@ (8001bb8 <HAL_Init+0x28>)
 8001b9a:	f043 0310 	orr.w	r3, r3, #16
 8001b9e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ba0:	2003      	movs	r0, #3
 8001ba2:	f000 f947 	bl	8001e34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ba6:	200f      	movs	r0, #15
 8001ba8:	f000 f808 	bl	8001bbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bac:	f7ff fe14 	bl	80017d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bb0:	2300      	movs	r3, #0
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40022000 	.word	0x40022000

08001bbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bc4:	4b12      	ldr	r3, [pc, #72]	@ (8001c10 <HAL_InitTick+0x54>)
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	4b12      	ldr	r3, [pc, #72]	@ (8001c14 <HAL_InitTick+0x58>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	4619      	mov	r1, r3
 8001bce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f000 f95f 	bl	8001e9e <HAL_SYSTICK_Config>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e00e      	b.n	8001c08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2b0f      	cmp	r3, #15
 8001bee:	d80a      	bhi.n	8001c06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	6879      	ldr	r1, [r7, #4]
 8001bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf8:	f000 f927 	bl	8001e4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bfc:	4a06      	ldr	r2, [pc, #24]	@ (8001c18 <HAL_InitTick+0x5c>)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c02:	2300      	movs	r3, #0
 8001c04:	e000      	b.n	8001c08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	20000010 	.word	0x20000010
 8001c14:	20000018 	.word	0x20000018
 8001c18:	20000014 	.word	0x20000014

08001c1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c20:	4b05      	ldr	r3, [pc, #20]	@ (8001c38 <HAL_IncTick+0x1c>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	461a      	mov	r2, r3
 8001c26:	4b05      	ldr	r3, [pc, #20]	@ (8001c3c <HAL_IncTick+0x20>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	4a03      	ldr	r2, [pc, #12]	@ (8001c3c <HAL_IncTick+0x20>)
 8001c2e:	6013      	str	r3, [r2, #0]
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bc80      	pop	{r7}
 8001c36:	4770      	bx	lr
 8001c38:	20000018 	.word	0x20000018
 8001c3c:	200002fc 	.word	0x200002fc

08001c40 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  return uwTick;
 8001c44:	4b02      	ldr	r3, [pc, #8]	@ (8001c50 <HAL_GetTick+0x10>)
 8001c46:	681b      	ldr	r3, [r3, #0]
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bc80      	pop	{r7}
 8001c4e:	4770      	bx	lr
 8001c50:	200002fc 	.word	0x200002fc

08001c54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c5c:	f7ff fff0 	bl	8001c40 <HAL_GetTick>
 8001c60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c6c:	d005      	beq.n	8001c7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c98 <HAL_Delay+0x44>)
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	461a      	mov	r2, r3
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	4413      	add	r3, r2
 8001c78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c7a:	bf00      	nop
 8001c7c:	f7ff ffe0 	bl	8001c40 <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	68fa      	ldr	r2, [r7, #12]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d8f7      	bhi.n	8001c7c <HAL_Delay+0x28>
  {
  }
}
 8001c8c:	bf00      	nop
 8001c8e:	bf00      	nop
 8001c90:	3710      	adds	r7, #16
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	20000018 	.word	0x20000018

08001c9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f003 0307 	and.w	r3, r3, #7
 8001caa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cac:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cb2:	68ba      	ldr	r2, [r7, #8]
 8001cb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cb8:	4013      	ands	r3, r2
 8001cba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ccc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cce:	4a04      	ldr	r2, [pc, #16]	@ (8001ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	60d3      	str	r3, [r2, #12]
}
 8001cd4:	bf00      	nop
 8001cd6:	3714      	adds	r7, #20
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bc80      	pop	{r7}
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	e000ed00 	.word	0xe000ed00

08001ce4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ce8:	4b04      	ldr	r3, [pc, #16]	@ (8001cfc <__NVIC_GetPriorityGrouping+0x18>)
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	0a1b      	lsrs	r3, r3, #8
 8001cee:	f003 0307 	and.w	r3, r3, #7
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	e000ed00 	.word	0xe000ed00

08001d00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	4603      	mov	r3, r0
 8001d08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	db0b      	blt.n	8001d2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d12:	79fb      	ldrb	r3, [r7, #7]
 8001d14:	f003 021f 	and.w	r2, r3, #31
 8001d18:	4906      	ldr	r1, [pc, #24]	@ (8001d34 <__NVIC_EnableIRQ+0x34>)
 8001d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1e:	095b      	lsrs	r3, r3, #5
 8001d20:	2001      	movs	r0, #1
 8001d22:	fa00 f202 	lsl.w	r2, r0, r2
 8001d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d2a:	bf00      	nop
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bc80      	pop	{r7}
 8001d32:	4770      	bx	lr
 8001d34:	e000e100 	.word	0xe000e100

08001d38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	6039      	str	r1, [r7, #0]
 8001d42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	db0a      	blt.n	8001d62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	490c      	ldr	r1, [pc, #48]	@ (8001d84 <__NVIC_SetPriority+0x4c>)
 8001d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d56:	0112      	lsls	r2, r2, #4
 8001d58:	b2d2      	uxtb	r2, r2
 8001d5a:	440b      	add	r3, r1
 8001d5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d60:	e00a      	b.n	8001d78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	b2da      	uxtb	r2, r3
 8001d66:	4908      	ldr	r1, [pc, #32]	@ (8001d88 <__NVIC_SetPriority+0x50>)
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	f003 030f 	and.w	r3, r3, #15
 8001d6e:	3b04      	subs	r3, #4
 8001d70:	0112      	lsls	r2, r2, #4
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	440b      	add	r3, r1
 8001d76:	761a      	strb	r2, [r3, #24]
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bc80      	pop	{r7}
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	e000e100 	.word	0xe000e100
 8001d88:	e000ed00 	.word	0xe000ed00

08001d8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b089      	sub	sp, #36	@ 0x24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f003 0307 	and.w	r3, r3, #7
 8001d9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	f1c3 0307 	rsb	r3, r3, #7
 8001da6:	2b04      	cmp	r3, #4
 8001da8:	bf28      	it	cs
 8001daa:	2304      	movcs	r3, #4
 8001dac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	3304      	adds	r3, #4
 8001db2:	2b06      	cmp	r3, #6
 8001db4:	d902      	bls.n	8001dbc <NVIC_EncodePriority+0x30>
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	3b03      	subs	r3, #3
 8001dba:	e000      	b.n	8001dbe <NVIC_EncodePriority+0x32>
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dca:	43da      	mvns	r2, r3
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	401a      	ands	r2, r3
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	fa01 f303 	lsl.w	r3, r1, r3
 8001dde:	43d9      	mvns	r1, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de4:	4313      	orrs	r3, r2
         );
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3724      	adds	r7, #36	@ 0x24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr

08001df0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	3b01      	subs	r3, #1
 8001dfc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e00:	d301      	bcc.n	8001e06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e02:	2301      	movs	r3, #1
 8001e04:	e00f      	b.n	8001e26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e06:	4a0a      	ldr	r2, [pc, #40]	@ (8001e30 <SysTick_Config+0x40>)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3b01      	subs	r3, #1
 8001e0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e0e:	210f      	movs	r1, #15
 8001e10:	f04f 30ff 	mov.w	r0, #4294967295
 8001e14:	f7ff ff90 	bl	8001d38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e18:	4b05      	ldr	r3, [pc, #20]	@ (8001e30 <SysTick_Config+0x40>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e1e:	4b04      	ldr	r3, [pc, #16]	@ (8001e30 <SysTick_Config+0x40>)
 8001e20:	2207      	movs	r2, #7
 8001e22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e24:	2300      	movs	r3, #0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	e000e010 	.word	0xe000e010

08001e34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7ff ff2d 	bl	8001c9c <__NVIC_SetPriorityGrouping>
}
 8001e42:	bf00      	nop
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b086      	sub	sp, #24
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	4603      	mov	r3, r0
 8001e52:	60b9      	str	r1, [r7, #8]
 8001e54:	607a      	str	r2, [r7, #4]
 8001e56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e5c:	f7ff ff42 	bl	8001ce4 <__NVIC_GetPriorityGrouping>
 8001e60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	68b9      	ldr	r1, [r7, #8]
 8001e66:	6978      	ldr	r0, [r7, #20]
 8001e68:	f7ff ff90 	bl	8001d8c <NVIC_EncodePriority>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e72:	4611      	mov	r1, r2
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff ff5f 	bl	8001d38 <__NVIC_SetPriority>
}
 8001e7a:	bf00      	nop
 8001e7c:	3718      	adds	r7, #24
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	b082      	sub	sp, #8
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	4603      	mov	r3, r0
 8001e8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff ff35 	bl	8001d00 <__NVIC_EnableIRQ>
}
 8001e96:	bf00      	nop
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b082      	sub	sp, #8
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f7ff ffa2 	bl	8001df0 <SysTick_Config>
 8001eac:	4603      	mov	r3, r0
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
	...

08001eb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b08b      	sub	sp, #44	@ 0x2c
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eca:	e169      	b.n	80021a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ecc:	2201      	movs	r2, #1
 8001ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	69fa      	ldr	r2, [r7, #28]
 8001edc:	4013      	ands	r3, r2
 8001ede:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	f040 8158 	bne.w	800219a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	4a9a      	ldr	r2, [pc, #616]	@ (8002158 <HAL_GPIO_Init+0x2a0>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d05e      	beq.n	8001fb2 <HAL_GPIO_Init+0xfa>
 8001ef4:	4a98      	ldr	r2, [pc, #608]	@ (8002158 <HAL_GPIO_Init+0x2a0>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d875      	bhi.n	8001fe6 <HAL_GPIO_Init+0x12e>
 8001efa:	4a98      	ldr	r2, [pc, #608]	@ (800215c <HAL_GPIO_Init+0x2a4>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d058      	beq.n	8001fb2 <HAL_GPIO_Init+0xfa>
 8001f00:	4a96      	ldr	r2, [pc, #600]	@ (800215c <HAL_GPIO_Init+0x2a4>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d86f      	bhi.n	8001fe6 <HAL_GPIO_Init+0x12e>
 8001f06:	4a96      	ldr	r2, [pc, #600]	@ (8002160 <HAL_GPIO_Init+0x2a8>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d052      	beq.n	8001fb2 <HAL_GPIO_Init+0xfa>
 8001f0c:	4a94      	ldr	r2, [pc, #592]	@ (8002160 <HAL_GPIO_Init+0x2a8>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d869      	bhi.n	8001fe6 <HAL_GPIO_Init+0x12e>
 8001f12:	4a94      	ldr	r2, [pc, #592]	@ (8002164 <HAL_GPIO_Init+0x2ac>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d04c      	beq.n	8001fb2 <HAL_GPIO_Init+0xfa>
 8001f18:	4a92      	ldr	r2, [pc, #584]	@ (8002164 <HAL_GPIO_Init+0x2ac>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d863      	bhi.n	8001fe6 <HAL_GPIO_Init+0x12e>
 8001f1e:	4a92      	ldr	r2, [pc, #584]	@ (8002168 <HAL_GPIO_Init+0x2b0>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d046      	beq.n	8001fb2 <HAL_GPIO_Init+0xfa>
 8001f24:	4a90      	ldr	r2, [pc, #576]	@ (8002168 <HAL_GPIO_Init+0x2b0>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d85d      	bhi.n	8001fe6 <HAL_GPIO_Init+0x12e>
 8001f2a:	2b12      	cmp	r3, #18
 8001f2c:	d82a      	bhi.n	8001f84 <HAL_GPIO_Init+0xcc>
 8001f2e:	2b12      	cmp	r3, #18
 8001f30:	d859      	bhi.n	8001fe6 <HAL_GPIO_Init+0x12e>
 8001f32:	a201      	add	r2, pc, #4	@ (adr r2, 8001f38 <HAL_GPIO_Init+0x80>)
 8001f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f38:	08001fb3 	.word	0x08001fb3
 8001f3c:	08001f8d 	.word	0x08001f8d
 8001f40:	08001f9f 	.word	0x08001f9f
 8001f44:	08001fe1 	.word	0x08001fe1
 8001f48:	08001fe7 	.word	0x08001fe7
 8001f4c:	08001fe7 	.word	0x08001fe7
 8001f50:	08001fe7 	.word	0x08001fe7
 8001f54:	08001fe7 	.word	0x08001fe7
 8001f58:	08001fe7 	.word	0x08001fe7
 8001f5c:	08001fe7 	.word	0x08001fe7
 8001f60:	08001fe7 	.word	0x08001fe7
 8001f64:	08001fe7 	.word	0x08001fe7
 8001f68:	08001fe7 	.word	0x08001fe7
 8001f6c:	08001fe7 	.word	0x08001fe7
 8001f70:	08001fe7 	.word	0x08001fe7
 8001f74:	08001fe7 	.word	0x08001fe7
 8001f78:	08001fe7 	.word	0x08001fe7
 8001f7c:	08001f95 	.word	0x08001f95
 8001f80:	08001fa9 	.word	0x08001fa9
 8001f84:	4a79      	ldr	r2, [pc, #484]	@ (800216c <HAL_GPIO_Init+0x2b4>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d013      	beq.n	8001fb2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f8a:	e02c      	b.n	8001fe6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	623b      	str	r3, [r7, #32]
          break;
 8001f92:	e029      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	3304      	adds	r3, #4
 8001f9a:	623b      	str	r3, [r7, #32]
          break;
 8001f9c:	e024      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	3308      	adds	r3, #8
 8001fa4:	623b      	str	r3, [r7, #32]
          break;
 8001fa6:	e01f      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	330c      	adds	r3, #12
 8001fae:	623b      	str	r3, [r7, #32]
          break;
 8001fb0:	e01a      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d102      	bne.n	8001fc0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fba:	2304      	movs	r3, #4
 8001fbc:	623b      	str	r3, [r7, #32]
          break;
 8001fbe:	e013      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d105      	bne.n	8001fd4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fc8:	2308      	movs	r3, #8
 8001fca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	69fa      	ldr	r2, [r7, #28]
 8001fd0:	611a      	str	r2, [r3, #16]
          break;
 8001fd2:	e009      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fd4:	2308      	movs	r3, #8
 8001fd6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	69fa      	ldr	r2, [r7, #28]
 8001fdc:	615a      	str	r2, [r3, #20]
          break;
 8001fde:	e003      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	623b      	str	r3, [r7, #32]
          break;
 8001fe4:	e000      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
          break;
 8001fe6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	2bff      	cmp	r3, #255	@ 0xff
 8001fec:	d801      	bhi.n	8001ff2 <HAL_GPIO_Init+0x13a>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	e001      	b.n	8001ff6 <HAL_GPIO_Init+0x13e>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	3304      	adds	r3, #4
 8001ff6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	2bff      	cmp	r3, #255	@ 0xff
 8001ffc:	d802      	bhi.n	8002004 <HAL_GPIO_Init+0x14c>
 8001ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	e002      	b.n	800200a <HAL_GPIO_Init+0x152>
 8002004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002006:	3b08      	subs	r3, #8
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	210f      	movs	r1, #15
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	fa01 f303 	lsl.w	r3, r1, r3
 8002018:	43db      	mvns	r3, r3
 800201a:	401a      	ands	r2, r3
 800201c:	6a39      	ldr	r1, [r7, #32]
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	fa01 f303 	lsl.w	r3, r1, r3
 8002024:	431a      	orrs	r2, r3
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002032:	2b00      	cmp	r3, #0
 8002034:	f000 80b1 	beq.w	800219a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002038:	4b4d      	ldr	r3, [pc, #308]	@ (8002170 <HAL_GPIO_Init+0x2b8>)
 800203a:	699b      	ldr	r3, [r3, #24]
 800203c:	4a4c      	ldr	r2, [pc, #304]	@ (8002170 <HAL_GPIO_Init+0x2b8>)
 800203e:	f043 0301 	orr.w	r3, r3, #1
 8002042:	6193      	str	r3, [r2, #24]
 8002044:	4b4a      	ldr	r3, [pc, #296]	@ (8002170 <HAL_GPIO_Init+0x2b8>)
 8002046:	699b      	ldr	r3, [r3, #24]
 8002048:	f003 0301 	and.w	r3, r3, #1
 800204c:	60bb      	str	r3, [r7, #8]
 800204e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002050:	4a48      	ldr	r2, [pc, #288]	@ (8002174 <HAL_GPIO_Init+0x2bc>)
 8002052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002054:	089b      	lsrs	r3, r3, #2
 8002056:	3302      	adds	r3, #2
 8002058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800205c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800205e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002060:	f003 0303 	and.w	r3, r3, #3
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	220f      	movs	r2, #15
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	43db      	mvns	r3, r3
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	4013      	ands	r3, r2
 8002072:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a40      	ldr	r2, [pc, #256]	@ (8002178 <HAL_GPIO_Init+0x2c0>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d013      	beq.n	80020a4 <HAL_GPIO_Init+0x1ec>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	4a3f      	ldr	r2, [pc, #252]	@ (800217c <HAL_GPIO_Init+0x2c4>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d00d      	beq.n	80020a0 <HAL_GPIO_Init+0x1e8>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a3e      	ldr	r2, [pc, #248]	@ (8002180 <HAL_GPIO_Init+0x2c8>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d007      	beq.n	800209c <HAL_GPIO_Init+0x1e4>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a3d      	ldr	r2, [pc, #244]	@ (8002184 <HAL_GPIO_Init+0x2cc>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d101      	bne.n	8002098 <HAL_GPIO_Init+0x1e0>
 8002094:	2303      	movs	r3, #3
 8002096:	e006      	b.n	80020a6 <HAL_GPIO_Init+0x1ee>
 8002098:	2304      	movs	r3, #4
 800209a:	e004      	b.n	80020a6 <HAL_GPIO_Init+0x1ee>
 800209c:	2302      	movs	r3, #2
 800209e:	e002      	b.n	80020a6 <HAL_GPIO_Init+0x1ee>
 80020a0:	2301      	movs	r3, #1
 80020a2:	e000      	b.n	80020a6 <HAL_GPIO_Init+0x1ee>
 80020a4:	2300      	movs	r3, #0
 80020a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020a8:	f002 0203 	and.w	r2, r2, #3
 80020ac:	0092      	lsls	r2, r2, #2
 80020ae:	4093      	lsls	r3, r2
 80020b0:	68fa      	ldr	r2, [r7, #12]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020b6:	492f      	ldr	r1, [pc, #188]	@ (8002174 <HAL_GPIO_Init+0x2bc>)
 80020b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ba:	089b      	lsrs	r3, r3, #2
 80020bc:	3302      	adds	r3, #2
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d006      	beq.n	80020de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 80020d2:	689a      	ldr	r2, [r3, #8]
 80020d4:	492c      	ldr	r1, [pc, #176]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	4313      	orrs	r3, r2
 80020da:	608b      	str	r3, [r1, #8]
 80020dc:	e006      	b.n	80020ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020de:	4b2a      	ldr	r3, [pc, #168]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 80020e0:	689a      	ldr	r2, [r3, #8]
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	43db      	mvns	r3, r3
 80020e6:	4928      	ldr	r1, [pc, #160]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 80020e8:	4013      	ands	r3, r2
 80020ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d006      	beq.n	8002106 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020f8:	4b23      	ldr	r3, [pc, #140]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 80020fa:	68da      	ldr	r2, [r3, #12]
 80020fc:	4922      	ldr	r1, [pc, #136]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	4313      	orrs	r3, r2
 8002102:	60cb      	str	r3, [r1, #12]
 8002104:	e006      	b.n	8002114 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002106:	4b20      	ldr	r3, [pc, #128]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 8002108:	68da      	ldr	r2, [r3, #12]
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	43db      	mvns	r3, r3
 800210e:	491e      	ldr	r1, [pc, #120]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 8002110:	4013      	ands	r3, r2
 8002112:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d006      	beq.n	800212e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002120:	4b19      	ldr	r3, [pc, #100]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 8002122:	685a      	ldr	r2, [r3, #4]
 8002124:	4918      	ldr	r1, [pc, #96]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	4313      	orrs	r3, r2
 800212a:	604b      	str	r3, [r1, #4]
 800212c:	e006      	b.n	800213c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800212e:	4b16      	ldr	r3, [pc, #88]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 8002130:	685a      	ldr	r2, [r3, #4]
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	43db      	mvns	r3, r3
 8002136:	4914      	ldr	r1, [pc, #80]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 8002138:	4013      	ands	r3, r2
 800213a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d021      	beq.n	800218c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002148:	4b0f      	ldr	r3, [pc, #60]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	490e      	ldr	r1, [pc, #56]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	4313      	orrs	r3, r2
 8002152:	600b      	str	r3, [r1, #0]
 8002154:	e021      	b.n	800219a <HAL_GPIO_Init+0x2e2>
 8002156:	bf00      	nop
 8002158:	10320000 	.word	0x10320000
 800215c:	10310000 	.word	0x10310000
 8002160:	10220000 	.word	0x10220000
 8002164:	10210000 	.word	0x10210000
 8002168:	10120000 	.word	0x10120000
 800216c:	10110000 	.word	0x10110000
 8002170:	40021000 	.word	0x40021000
 8002174:	40010000 	.word	0x40010000
 8002178:	40010800 	.word	0x40010800
 800217c:	40010c00 	.word	0x40010c00
 8002180:	40011000 	.word	0x40011000
 8002184:	40011400 	.word	0x40011400
 8002188:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800218c:	4b0b      	ldr	r3, [pc, #44]	@ (80021bc <HAL_GPIO_Init+0x304>)
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	43db      	mvns	r3, r3
 8002194:	4909      	ldr	r1, [pc, #36]	@ (80021bc <HAL_GPIO_Init+0x304>)
 8002196:	4013      	ands	r3, r2
 8002198:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800219a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800219c:	3301      	adds	r3, #1
 800219e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a6:	fa22 f303 	lsr.w	r3, r2, r3
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	f47f ae8e 	bne.w	8001ecc <HAL_GPIO_Init+0x14>
  }
}
 80021b0:	bf00      	nop
 80021b2:	bf00      	nop
 80021b4:	372c      	adds	r7, #44	@ 0x2c
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bc80      	pop	{r7}
 80021ba:	4770      	bx	lr
 80021bc:	40010400 	.word	0x40010400

080021c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	460b      	mov	r3, r1
 80021ca:	807b      	strh	r3, [r7, #2]
 80021cc:	4613      	mov	r3, r2
 80021ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021d0:	787b      	ldrb	r3, [r7, #1]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d003      	beq.n	80021de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021d6:	887a      	ldrh	r2, [r7, #2]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021dc:	e003      	b.n	80021e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021de:	887b      	ldrh	r3, [r7, #2]
 80021e0:	041a      	lsls	r2, r3, #16
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	611a      	str	r2, [r3, #16]
}
 80021e6:	bf00      	nop
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc80      	pop	{r7}
 80021ee:	4770      	bx	lr

080021f0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b085      	sub	sp, #20
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	460b      	mov	r3, r1
 80021fa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002202:	887a      	ldrh	r2, [r7, #2]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	4013      	ands	r3, r2
 8002208:	041a      	lsls	r2, r3, #16
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	43d9      	mvns	r1, r3
 800220e:	887b      	ldrh	r3, [r7, #2]
 8002210:	400b      	ands	r3, r1
 8002212:	431a      	orrs	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	611a      	str	r2, [r3, #16]
}
 8002218:	bf00      	nop
 800221a:	3714      	adds	r7, #20
 800221c:	46bd      	mov	sp, r7
 800221e:	bc80      	pop	{r7}
 8002220:	4770      	bx	lr
	...

08002224 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	4603      	mov	r3, r0
 800222c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800222e:	4b08      	ldr	r3, [pc, #32]	@ (8002250 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002230:	695a      	ldr	r2, [r3, #20]
 8002232:	88fb      	ldrh	r3, [r7, #6]
 8002234:	4013      	ands	r3, r2
 8002236:	2b00      	cmp	r3, #0
 8002238:	d006      	beq.n	8002248 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800223a:	4a05      	ldr	r2, [pc, #20]	@ (8002250 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800223c:	88fb      	ldrh	r3, [r7, #6]
 800223e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002240:	88fb      	ldrh	r3, [r7, #6]
 8002242:	4618      	mov	r0, r3
 8002244:	f7ff faa4 	bl	8001790 <HAL_GPIO_EXTI_Callback>
  }
}
 8002248:	bf00      	nop
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40010400 	.word	0x40010400

08002254 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e12b      	b.n	80024be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800226c:	b2db      	uxtb	r3, r3
 800226e:	2b00      	cmp	r3, #0
 8002270:	d106      	bne.n	8002280 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f7ff fade 	bl	800183c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2224      	movs	r2, #36	@ 0x24
 8002284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f022 0201 	bic.w	r2, r2, #1
 8002296:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80022a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022b8:	f002 f8b6 	bl	8004428 <HAL_RCC_GetPCLK1Freq>
 80022bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	4a81      	ldr	r2, [pc, #516]	@ (80024c8 <HAL_I2C_Init+0x274>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d807      	bhi.n	80022d8 <HAL_I2C_Init+0x84>
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	4a80      	ldr	r2, [pc, #512]	@ (80024cc <HAL_I2C_Init+0x278>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	bf94      	ite	ls
 80022d0:	2301      	movls	r3, #1
 80022d2:	2300      	movhi	r3, #0
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	e006      	b.n	80022e6 <HAL_I2C_Init+0x92>
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	4a7d      	ldr	r2, [pc, #500]	@ (80024d0 <HAL_I2C_Init+0x27c>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	bf94      	ite	ls
 80022e0:	2301      	movls	r3, #1
 80022e2:	2300      	movhi	r3, #0
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e0e7      	b.n	80024be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	4a78      	ldr	r2, [pc, #480]	@ (80024d4 <HAL_I2C_Init+0x280>)
 80022f2:	fba2 2303 	umull	r2, r3, r2, r3
 80022f6:	0c9b      	lsrs	r3, r3, #18
 80022f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	68ba      	ldr	r2, [r7, #8]
 800230a:	430a      	orrs	r2, r1
 800230c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	4a6a      	ldr	r2, [pc, #424]	@ (80024c8 <HAL_I2C_Init+0x274>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d802      	bhi.n	8002328 <HAL_I2C_Init+0xd4>
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	3301      	adds	r3, #1
 8002326:	e009      	b.n	800233c <HAL_I2C_Init+0xe8>
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800232e:	fb02 f303 	mul.w	r3, r2, r3
 8002332:	4a69      	ldr	r2, [pc, #420]	@ (80024d8 <HAL_I2C_Init+0x284>)
 8002334:	fba2 2303 	umull	r2, r3, r2, r3
 8002338:	099b      	lsrs	r3, r3, #6
 800233a:	3301      	adds	r3, #1
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	6812      	ldr	r2, [r2, #0]
 8002340:	430b      	orrs	r3, r1
 8002342:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	69db      	ldr	r3, [r3, #28]
 800234a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800234e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	495c      	ldr	r1, [pc, #368]	@ (80024c8 <HAL_I2C_Init+0x274>)
 8002358:	428b      	cmp	r3, r1
 800235a:	d819      	bhi.n	8002390 <HAL_I2C_Init+0x13c>
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	1e59      	subs	r1, r3, #1
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	fbb1 f3f3 	udiv	r3, r1, r3
 800236a:	1c59      	adds	r1, r3, #1
 800236c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002370:	400b      	ands	r3, r1
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00a      	beq.n	800238c <HAL_I2C_Init+0x138>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	1e59      	subs	r1, r3, #1
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	fbb1 f3f3 	udiv	r3, r1, r3
 8002384:	3301      	adds	r3, #1
 8002386:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800238a:	e051      	b.n	8002430 <HAL_I2C_Init+0x1dc>
 800238c:	2304      	movs	r3, #4
 800238e:	e04f      	b.n	8002430 <HAL_I2C_Init+0x1dc>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d111      	bne.n	80023bc <HAL_I2C_Init+0x168>
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	1e58      	subs	r0, r3, #1
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6859      	ldr	r1, [r3, #4]
 80023a0:	460b      	mov	r3, r1
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	440b      	add	r3, r1
 80023a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80023aa:	3301      	adds	r3, #1
 80023ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	bf0c      	ite	eq
 80023b4:	2301      	moveq	r3, #1
 80023b6:	2300      	movne	r3, #0
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	e012      	b.n	80023e2 <HAL_I2C_Init+0x18e>
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	1e58      	subs	r0, r3, #1
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6859      	ldr	r1, [r3, #4]
 80023c4:	460b      	mov	r3, r1
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	440b      	add	r3, r1
 80023ca:	0099      	lsls	r1, r3, #2
 80023cc:	440b      	add	r3, r1
 80023ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80023d2:	3301      	adds	r3, #1
 80023d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023d8:	2b00      	cmp	r3, #0
 80023da:	bf0c      	ite	eq
 80023dc:	2301      	moveq	r3, #1
 80023de:	2300      	movne	r3, #0
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <HAL_I2C_Init+0x196>
 80023e6:	2301      	movs	r3, #1
 80023e8:	e022      	b.n	8002430 <HAL_I2C_Init+0x1dc>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d10e      	bne.n	8002410 <HAL_I2C_Init+0x1bc>
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	1e58      	subs	r0, r3, #1
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6859      	ldr	r1, [r3, #4]
 80023fa:	460b      	mov	r3, r1
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	440b      	add	r3, r1
 8002400:	fbb0 f3f3 	udiv	r3, r0, r3
 8002404:	3301      	adds	r3, #1
 8002406:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800240a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800240e:	e00f      	b.n	8002430 <HAL_I2C_Init+0x1dc>
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	1e58      	subs	r0, r3, #1
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6859      	ldr	r1, [r3, #4]
 8002418:	460b      	mov	r3, r1
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	440b      	add	r3, r1
 800241e:	0099      	lsls	r1, r3, #2
 8002420:	440b      	add	r3, r1
 8002422:	fbb0 f3f3 	udiv	r3, r0, r3
 8002426:	3301      	adds	r3, #1
 8002428:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800242c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002430:	6879      	ldr	r1, [r7, #4]
 8002432:	6809      	ldr	r1, [r1, #0]
 8002434:	4313      	orrs	r3, r2
 8002436:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	69da      	ldr	r2, [r3, #28]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6a1b      	ldr	r3, [r3, #32]
 800244a:	431a      	orrs	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	430a      	orrs	r2, r1
 8002452:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800245e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	6911      	ldr	r1, [r2, #16]
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	68d2      	ldr	r2, [r2, #12]
 800246a:	4311      	orrs	r1, r2
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	6812      	ldr	r2, [r2, #0]
 8002470:	430b      	orrs	r3, r1
 8002472:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	695a      	ldr	r2, [r3, #20]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	699b      	ldr	r3, [r3, #24]
 8002486:	431a      	orrs	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	430a      	orrs	r2, r1
 800248e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f042 0201 	orr.w	r2, r2, #1
 800249e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2220      	movs	r2, #32
 80024aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80024bc:	2300      	movs	r3, #0
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	000186a0 	.word	0x000186a0
 80024cc:	001e847f 	.word	0x001e847f
 80024d0:	003d08ff 	.word	0x003d08ff
 80024d4:	431bde83 	.word	0x431bde83
 80024d8:	10624dd3 	.word	0x10624dd3

080024dc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b088      	sub	sp, #32
 80024e0:	af02      	add	r7, sp, #8
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	607a      	str	r2, [r7, #4]
 80024e6:	461a      	mov	r2, r3
 80024e8:	460b      	mov	r3, r1
 80024ea:	817b      	strh	r3, [r7, #10]
 80024ec:	4613      	mov	r3, r2
 80024ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024f0:	f7ff fba6 	bl	8001c40 <HAL_GetTick>
 80024f4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	2b20      	cmp	r3, #32
 8002500:	f040 80e0 	bne.w	80026c4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	9300      	str	r3, [sp, #0]
 8002508:	2319      	movs	r3, #25
 800250a:	2201      	movs	r2, #1
 800250c:	4970      	ldr	r1, [pc, #448]	@ (80026d0 <HAL_I2C_Master_Transmit+0x1f4>)
 800250e:	68f8      	ldr	r0, [r7, #12]
 8002510:	f001 f98a 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800251a:	2302      	movs	r3, #2
 800251c:	e0d3      	b.n	80026c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002524:	2b01      	cmp	r3, #1
 8002526:	d101      	bne.n	800252c <HAL_I2C_Master_Transmit+0x50>
 8002528:	2302      	movs	r3, #2
 800252a:	e0cc      	b.n	80026c6 <HAL_I2C_Master_Transmit+0x1ea>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	2b01      	cmp	r3, #1
 8002540:	d007      	beq.n	8002552 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f042 0201 	orr.w	r2, r2, #1
 8002550:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002560:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2221      	movs	r2, #33	@ 0x21
 8002566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2210      	movs	r2, #16
 800256e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2200      	movs	r2, #0
 8002576:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	893a      	ldrh	r2, [r7, #8]
 8002582:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002588:	b29a      	uxth	r2, r3
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	4a50      	ldr	r2, [pc, #320]	@ (80026d4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002592:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002594:	8979      	ldrh	r1, [r7, #10]
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	6a3a      	ldr	r2, [r7, #32]
 800259a:	68f8      	ldr	r0, [r7, #12]
 800259c:	f000 fe76 	bl	800328c <I2C_MasterRequestWrite>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e08d      	b.n	80026c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025aa:	2300      	movs	r3, #0
 80025ac:	613b      	str	r3, [r7, #16]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	695b      	ldr	r3, [r3, #20]
 80025b4:	613b      	str	r3, [r7, #16]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	613b      	str	r3, [r7, #16]
 80025be:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80025c0:	e066      	b.n	8002690 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	6a39      	ldr	r1, [r7, #32]
 80025c6:	68f8      	ldr	r0, [r7, #12]
 80025c8:	f001 fa48 	bl	8003a5c <I2C_WaitOnTXEFlagUntilTimeout>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d00d      	beq.n	80025ee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d6:	2b04      	cmp	r3, #4
 80025d8:	d107      	bne.n	80025ea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e06b      	b.n	80026c6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f2:	781a      	ldrb	r2, [r3, #0]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fe:	1c5a      	adds	r2, r3, #1
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002608:	b29b      	uxth	r3, r3
 800260a:	3b01      	subs	r3, #1
 800260c:	b29a      	uxth	r2, r3
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002616:	3b01      	subs	r3, #1
 8002618:	b29a      	uxth	r2, r3
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	695b      	ldr	r3, [r3, #20]
 8002624:	f003 0304 	and.w	r3, r3, #4
 8002628:	2b04      	cmp	r3, #4
 800262a:	d11b      	bne.n	8002664 <HAL_I2C_Master_Transmit+0x188>
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002630:	2b00      	cmp	r3, #0
 8002632:	d017      	beq.n	8002664 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002638:	781a      	ldrb	r2, [r3, #0]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002644:	1c5a      	adds	r2, r3, #1
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800264e:	b29b      	uxth	r3, r3
 8002650:	3b01      	subs	r3, #1
 8002652:	b29a      	uxth	r2, r3
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800265c:	3b01      	subs	r3, #1
 800265e:	b29a      	uxth	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002664:	697a      	ldr	r2, [r7, #20]
 8002666:	6a39      	ldr	r1, [r7, #32]
 8002668:	68f8      	ldr	r0, [r7, #12]
 800266a:	f001 fa3f 	bl	8003aec <I2C_WaitOnBTFFlagUntilTimeout>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d00d      	beq.n	8002690 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002678:	2b04      	cmp	r3, #4
 800267a:	d107      	bne.n	800268c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800268a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e01a      	b.n	80026c6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002694:	2b00      	cmp	r3, #0
 8002696:	d194      	bne.n	80025c2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2220      	movs	r2, #32
 80026ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2200      	movs	r2, #0
 80026b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2200      	movs	r2, #0
 80026bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80026c0:	2300      	movs	r3, #0
 80026c2:	e000      	b.n	80026c6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80026c4:	2302      	movs	r3, #2
  }
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3718      	adds	r7, #24
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	00100002 	.word	0x00100002
 80026d4:	ffff0000 	.word	0xffff0000

080026d8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b08c      	sub	sp, #48	@ 0x30
 80026dc:	af02      	add	r7, sp, #8
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	607a      	str	r2, [r7, #4]
 80026e2:	461a      	mov	r2, r3
 80026e4:	460b      	mov	r3, r1
 80026e6:	817b      	strh	r3, [r7, #10]
 80026e8:	4613      	mov	r3, r2
 80026ea:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80026ec:	2300      	movs	r3, #0
 80026ee:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80026f0:	f7ff faa6 	bl	8001c40 <HAL_GetTick>
 80026f4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2b20      	cmp	r3, #32
 8002700:	f040 824b 	bne.w	8002b9a <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002706:	9300      	str	r3, [sp, #0]
 8002708:	2319      	movs	r3, #25
 800270a:	2201      	movs	r2, #1
 800270c:	497f      	ldr	r1, [pc, #508]	@ (800290c <HAL_I2C_Master_Receive+0x234>)
 800270e:	68f8      	ldr	r0, [r7, #12]
 8002710:	f001 f88a 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800271a:	2302      	movs	r3, #2
 800271c:	e23e      	b.n	8002b9c <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002724:	2b01      	cmp	r3, #1
 8002726:	d101      	bne.n	800272c <HAL_I2C_Master_Receive+0x54>
 8002728:	2302      	movs	r3, #2
 800272a:	e237      	b.n	8002b9c <HAL_I2C_Master_Receive+0x4c4>
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2201      	movs	r2, #1
 8002730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0301 	and.w	r3, r3, #1
 800273e:	2b01      	cmp	r3, #1
 8002740:	d007      	beq.n	8002752 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f042 0201 	orr.w	r2, r2, #1
 8002750:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002760:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2222      	movs	r2, #34	@ 0x22
 8002766:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2210      	movs	r2, #16
 800276e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2200      	movs	r2, #0
 8002776:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	893a      	ldrh	r2, [r7, #8]
 8002782:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002788:	b29a      	uxth	r2, r3
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	4a5f      	ldr	r2, [pc, #380]	@ (8002910 <HAL_I2C_Master_Receive+0x238>)
 8002792:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002794:	8979      	ldrh	r1, [r7, #10]
 8002796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002798:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f000 fdf8 	bl	8003390 <I2C_MasterRequestRead>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e1f8      	b.n	8002b9c <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d113      	bne.n	80027da <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027b2:	2300      	movs	r3, #0
 80027b4:	61fb      	str	r3, [r7, #28]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	61fb      	str	r3, [r7, #28]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	61fb      	str	r3, [r7, #28]
 80027c6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027d6:	601a      	str	r2, [r3, #0]
 80027d8:	e1cc      	b.n	8002b74 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d11e      	bne.n	8002820 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027f0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80027f2:	b672      	cpsid	i
}
 80027f4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027f6:	2300      	movs	r3, #0
 80027f8:	61bb      	str	r3, [r7, #24]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	695b      	ldr	r3, [r3, #20]
 8002800:	61bb      	str	r3, [r7, #24]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	699b      	ldr	r3, [r3, #24]
 8002808:	61bb      	str	r3, [r7, #24]
 800280a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800281a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800281c:	b662      	cpsie	i
}
 800281e:	e035      	b.n	800288c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002824:	2b02      	cmp	r3, #2
 8002826:	d11e      	bne.n	8002866 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002836:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002838:	b672      	cpsid	i
}
 800283a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800283c:	2300      	movs	r3, #0
 800283e:	617b      	str	r3, [r7, #20]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	617b      	str	r3, [r7, #20]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	699b      	ldr	r3, [r3, #24]
 800284e:	617b      	str	r3, [r7, #20]
 8002850:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002860:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002862:	b662      	cpsie	i
}
 8002864:	e012      	b.n	800288c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002874:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002876:	2300      	movs	r3, #0
 8002878:	613b      	str	r3, [r7, #16]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	695b      	ldr	r3, [r3, #20]
 8002880:	613b      	str	r3, [r7, #16]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	613b      	str	r3, [r7, #16]
 800288a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800288c:	e172      	b.n	8002b74 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002892:	2b03      	cmp	r3, #3
 8002894:	f200 811f 	bhi.w	8002ad6 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800289c:	2b01      	cmp	r3, #1
 800289e:	d123      	bne.n	80028e8 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028a2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80028a4:	68f8      	ldr	r0, [r7, #12]
 80028a6:	f001 f969 	bl	8003b7c <I2C_WaitOnRXNEFlagUntilTimeout>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e173      	b.n	8002b9c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	691a      	ldr	r2, [r3, #16]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028be:	b2d2      	uxtb	r2, r2
 80028c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c6:	1c5a      	adds	r2, r3, #1
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028d0:	3b01      	subs	r3, #1
 80028d2:	b29a      	uxth	r2, r3
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028dc:	b29b      	uxth	r3, r3
 80028de:	3b01      	subs	r3, #1
 80028e0:	b29a      	uxth	r2, r3
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80028e6:	e145      	b.n	8002b74 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d152      	bne.n	8002996 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80028f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028f6:	2200      	movs	r2, #0
 80028f8:	4906      	ldr	r1, [pc, #24]	@ (8002914 <HAL_I2C_Master_Receive+0x23c>)
 80028fa:	68f8      	ldr	r0, [r7, #12]
 80028fc:	f000 ff94 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d008      	beq.n	8002918 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e148      	b.n	8002b9c <HAL_I2C_Master_Receive+0x4c4>
 800290a:	bf00      	nop
 800290c:	00100002 	.word	0x00100002
 8002910:	ffff0000 	.word	0xffff0000
 8002914:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002918:	b672      	cpsid	i
}
 800291a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800292a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	691a      	ldr	r2, [r3, #16]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002936:	b2d2      	uxtb	r2, r2
 8002938:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800293e:	1c5a      	adds	r2, r3, #1
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002948:	3b01      	subs	r3, #1
 800294a:	b29a      	uxth	r2, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002954:	b29b      	uxth	r3, r3
 8002956:	3b01      	subs	r3, #1
 8002958:	b29a      	uxth	r2, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800295e:	b662      	cpsie	i
}
 8002960:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	691a      	ldr	r2, [r3, #16]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800296c:	b2d2      	uxtb	r2, r2
 800296e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002974:	1c5a      	adds	r2, r3, #1
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800297e:	3b01      	subs	r3, #1
 8002980:	b29a      	uxth	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800298a:	b29b      	uxth	r3, r3
 800298c:	3b01      	subs	r3, #1
 800298e:	b29a      	uxth	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002994:	e0ee      	b.n	8002b74 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800299c:	2200      	movs	r2, #0
 800299e:	4981      	ldr	r1, [pc, #516]	@ (8002ba4 <HAL_I2C_Master_Receive+0x4cc>)
 80029a0:	68f8      	ldr	r0, [r7, #12]
 80029a2:	f000 ff41 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e0f5      	b.n	8002b9c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029be:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80029c0:	b672      	cpsid	i
}
 80029c2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	691a      	ldr	r2, [r3, #16]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ce:	b2d2      	uxtb	r2, r2
 80029d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d6:	1c5a      	adds	r2, r3, #1
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029e0:	3b01      	subs	r3, #1
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	3b01      	subs	r3, #1
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80029f6:	4b6c      	ldr	r3, [pc, #432]	@ (8002ba8 <HAL_I2C_Master_Receive+0x4d0>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	08db      	lsrs	r3, r3, #3
 80029fc:	4a6b      	ldr	r2, [pc, #428]	@ (8002bac <HAL_I2C_Master_Receive+0x4d4>)
 80029fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002a02:	0a1a      	lsrs	r2, r3, #8
 8002a04:	4613      	mov	r3, r2
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	4413      	add	r3, r2
 8002a0a:	00da      	lsls	r2, r3, #3
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002a10:	6a3b      	ldr	r3, [r7, #32]
 8002a12:	3b01      	subs	r3, #1
 8002a14:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002a16:	6a3b      	ldr	r3, [r7, #32]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d118      	bne.n	8002a4e <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2220      	movs	r2, #32
 8002a26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a36:	f043 0220 	orr.w	r2, r3, #32
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002a3e:	b662      	cpsie	i
}
 8002a40:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e0a6      	b.n	8002b9c <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	695b      	ldr	r3, [r3, #20]
 8002a54:	f003 0304 	and.w	r3, r3, #4
 8002a58:	2b04      	cmp	r3, #4
 8002a5a:	d1d9      	bne.n	8002a10 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	691a      	ldr	r2, [r3, #16]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a76:	b2d2      	uxtb	r2, r2
 8002a78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7e:	1c5a      	adds	r2, r3, #1
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a88:	3b01      	subs	r3, #1
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	3b01      	subs	r3, #1
 8002a98:	b29a      	uxth	r2, r3
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002a9e:	b662      	cpsie	i
}
 8002aa0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	691a      	ldr	r2, [r3, #16]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aac:	b2d2      	uxtb	r2, r2
 8002aae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab4:	1c5a      	adds	r2, r3, #1
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	b29a      	uxth	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aca:	b29b      	uxth	r3, r3
 8002acc:	3b01      	subs	r3, #1
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ad4:	e04e      	b.n	8002b74 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ad6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ad8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002ada:	68f8      	ldr	r0, [r7, #12]
 8002adc:	f001 f84e 	bl	8003b7c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d001      	beq.n	8002aea <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e058      	b.n	8002b9c <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	691a      	ldr	r2, [r3, #16]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af4:	b2d2      	uxtb	r2, r2
 8002af6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afc:	1c5a      	adds	r2, r3, #1
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b06:	3b01      	subs	r3, #1
 8002b08:	b29a      	uxth	r2, r3
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	3b01      	subs	r3, #1
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	f003 0304 	and.w	r3, r3, #4
 8002b26:	2b04      	cmp	r3, #4
 8002b28:	d124      	bne.n	8002b74 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b2e:	2b03      	cmp	r3, #3
 8002b30:	d107      	bne.n	8002b42 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b40:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	691a      	ldr	r2, [r3, #16]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4c:	b2d2      	uxtb	r2, r2
 8002b4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b54:	1c5a      	adds	r2, r3, #1
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	b29a      	uxth	r2, r3
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	3b01      	subs	r3, #1
 8002b6e:	b29a      	uxth	r2, r3
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	f47f ae88 	bne.w	800288e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2220      	movs	r2, #32
 8002b82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002b96:	2300      	movs	r3, #0
 8002b98:	e000      	b.n	8002b9c <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8002b9a:	2302      	movs	r3, #2
  }
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3728      	adds	r7, #40	@ 0x28
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	00010004 	.word	0x00010004
 8002ba8:	20000010 	.word	0x20000010
 8002bac:	14f8b589 	.word	0x14f8b589

08002bb0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b088      	sub	sp, #32
 8002bb4:	af02      	add	r7, sp, #8
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	4608      	mov	r0, r1
 8002bba:	4611      	mov	r1, r2
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	817b      	strh	r3, [r7, #10]
 8002bc2:	460b      	mov	r3, r1
 8002bc4:	813b      	strh	r3, [r7, #8]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002bca:	f7ff f839 	bl	8001c40 <HAL_GetTick>
 8002bce:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2b20      	cmp	r3, #32
 8002bda:	f040 80d9 	bne.w	8002d90 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	9300      	str	r3, [sp, #0]
 8002be2:	2319      	movs	r3, #25
 8002be4:	2201      	movs	r2, #1
 8002be6:	496d      	ldr	r1, [pc, #436]	@ (8002d9c <HAL_I2C_Mem_Write+0x1ec>)
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f000 fe1d 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d001      	beq.n	8002bf8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	e0cc      	b.n	8002d92 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d101      	bne.n	8002c06 <HAL_I2C_Mem_Write+0x56>
 8002c02:	2302      	movs	r3, #2
 8002c04:	e0c5      	b.n	8002d92 <HAL_I2C_Mem_Write+0x1e2>
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0301 	and.w	r3, r3, #1
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d007      	beq.n	8002c2c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f042 0201 	orr.w	r2, r2, #1
 8002c2a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c3a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2221      	movs	r2, #33	@ 0x21
 8002c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2240      	movs	r2, #64	@ 0x40
 8002c48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	6a3a      	ldr	r2, [r7, #32]
 8002c56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002c5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c62:	b29a      	uxth	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	4a4d      	ldr	r2, [pc, #308]	@ (8002da0 <HAL_I2C_Mem_Write+0x1f0>)
 8002c6c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c6e:	88f8      	ldrh	r0, [r7, #6]
 8002c70:	893a      	ldrh	r2, [r7, #8]
 8002c72:	8979      	ldrh	r1, [r7, #10]
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	9301      	str	r3, [sp, #4]
 8002c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	68f8      	ldr	r0, [r7, #12]
 8002c80:	f000 fc54 	bl	800352c <I2C_RequestMemoryWrite>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d052      	beq.n	8002d30 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e081      	b.n	8002d92 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c8e:	697a      	ldr	r2, [r7, #20]
 8002c90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c92:	68f8      	ldr	r0, [r7, #12]
 8002c94:	f000 fee2 	bl	8003a5c <I2C_WaitOnTXEFlagUntilTimeout>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d00d      	beq.n	8002cba <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca2:	2b04      	cmp	r3, #4
 8002ca4:	d107      	bne.n	8002cb6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cb4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e06b      	b.n	8002d92 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cbe:	781a      	ldrb	r2, [r3, #0]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cca:	1c5a      	adds	r2, r3, #1
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cd4:	3b01      	subs	r3, #1
 8002cd6:	b29a      	uxth	r2, r3
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	b29a      	uxth	r2, r3
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	695b      	ldr	r3, [r3, #20]
 8002cf0:	f003 0304 	and.w	r3, r3, #4
 8002cf4:	2b04      	cmp	r3, #4
 8002cf6:	d11b      	bne.n	8002d30 <HAL_I2C_Mem_Write+0x180>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d017      	beq.n	8002d30 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d04:	781a      	ldrb	r2, [r3, #0]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d10:	1c5a      	adds	r2, r3, #1
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	3b01      	subs	r3, #1
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1aa      	bne.n	8002c8e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d38:	697a      	ldr	r2, [r7, #20]
 8002d3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d3c:	68f8      	ldr	r0, [r7, #12]
 8002d3e:	f000 fed5 	bl	8003aec <I2C_WaitOnBTFFlagUntilTimeout>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d00d      	beq.n	8002d64 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4c:	2b04      	cmp	r3, #4
 8002d4e:	d107      	bne.n	8002d60 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d5e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e016      	b.n	8002d92 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2220      	movs	r2, #32
 8002d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2200      	movs	r2, #0
 8002d88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	e000      	b.n	8002d92 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002d90:	2302      	movs	r3, #2
  }
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3718      	adds	r7, #24
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	00100002 	.word	0x00100002
 8002da0:	ffff0000 	.word	0xffff0000

08002da4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b08c      	sub	sp, #48	@ 0x30
 8002da8:	af02      	add	r7, sp, #8
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	4608      	mov	r0, r1
 8002dae:	4611      	mov	r1, r2
 8002db0:	461a      	mov	r2, r3
 8002db2:	4603      	mov	r3, r0
 8002db4:	817b      	strh	r3, [r7, #10]
 8002db6:	460b      	mov	r3, r1
 8002db8:	813b      	strh	r3, [r7, #8]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002dc2:	f7fe ff3d 	bl	8001c40 <HAL_GetTick>
 8002dc6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	2b20      	cmp	r3, #32
 8002dd2:	f040 8250 	bne.w	8003276 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd8:	9300      	str	r3, [sp, #0]
 8002dda:	2319      	movs	r3, #25
 8002ddc:	2201      	movs	r2, #1
 8002dde:	4982      	ldr	r1, [pc, #520]	@ (8002fe8 <HAL_I2C_Mem_Read+0x244>)
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	f000 fd21 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002dec:	2302      	movs	r3, #2
 8002dee:	e243      	b.n	8003278 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d101      	bne.n	8002dfe <HAL_I2C_Mem_Read+0x5a>
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	e23c      	b.n	8003278 <HAL_I2C_Mem_Read+0x4d4>
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d007      	beq.n	8002e24 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f042 0201 	orr.w	r2, r2, #1
 8002e22:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e32:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2222      	movs	r2, #34	@ 0x22
 8002e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2240      	movs	r2, #64	@ 0x40
 8002e40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2200      	movs	r2, #0
 8002e48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002e54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	4a62      	ldr	r2, [pc, #392]	@ (8002fec <HAL_I2C_Mem_Read+0x248>)
 8002e64:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e66:	88f8      	ldrh	r0, [r7, #6]
 8002e68:	893a      	ldrh	r2, [r7, #8]
 8002e6a:	8979      	ldrh	r1, [r7, #10]
 8002e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e6e:	9301      	str	r3, [sp, #4]
 8002e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e72:	9300      	str	r3, [sp, #0]
 8002e74:	4603      	mov	r3, r0
 8002e76:	68f8      	ldr	r0, [r7, #12]
 8002e78:	f000 fbee 	bl	8003658 <I2C_RequestMemoryRead>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e1f8      	b.n	8003278 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d113      	bne.n	8002eb6 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e8e:	2300      	movs	r3, #0
 8002e90:	61fb      	str	r3, [r7, #28]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	695b      	ldr	r3, [r3, #20]
 8002e98:	61fb      	str	r3, [r7, #28]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	699b      	ldr	r3, [r3, #24]
 8002ea0:	61fb      	str	r3, [r7, #28]
 8002ea2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eb2:	601a      	str	r2, [r3, #0]
 8002eb4:	e1cc      	b.n	8003250 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d11e      	bne.n	8002efc <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ecc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002ece:	b672      	cpsid	i
}
 8002ed0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	61bb      	str	r3, [r7, #24]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	695b      	ldr	r3, [r3, #20]
 8002edc:	61bb      	str	r3, [r7, #24]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	61bb      	str	r3, [r7, #24]
 8002ee6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ef6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002ef8:	b662      	cpsie	i
}
 8002efa:	e035      	b.n	8002f68 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d11e      	bne.n	8002f42 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f12:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f14:	b672      	cpsid	i
}
 8002f16:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f18:	2300      	movs	r3, #0
 8002f1a:	617b      	str	r3, [r7, #20]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	695b      	ldr	r3, [r3, #20]
 8002f22:	617b      	str	r3, [r7, #20]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	617b      	str	r3, [r7, #20]
 8002f2c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f3c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002f3e:	b662      	cpsie	i
}
 8002f40:	e012      	b.n	8002f68 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002f50:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f52:	2300      	movs	r3, #0
 8002f54:	613b      	str	r3, [r7, #16]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	695b      	ldr	r3, [r3, #20]
 8002f5c:	613b      	str	r3, [r7, #16]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	613b      	str	r3, [r7, #16]
 8002f66:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002f68:	e172      	b.n	8003250 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f6e:	2b03      	cmp	r3, #3
 8002f70:	f200 811f 	bhi.w	80031b2 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d123      	bne.n	8002fc4 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f7e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	f000 fdfb 	bl	8003b7c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d001      	beq.n	8002f90 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e173      	b.n	8003278 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	691a      	ldr	r2, [r3, #16]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f9a:	b2d2      	uxtb	r2, r2
 8002f9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa2:	1c5a      	adds	r2, r3, #1
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fac:	3b01      	subs	r3, #1
 8002fae:	b29a      	uxth	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	b29a      	uxth	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002fc2:	e145      	b.n	8003250 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d152      	bne.n	8003072 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fce:	9300      	str	r3, [sp, #0]
 8002fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	4906      	ldr	r1, [pc, #24]	@ (8002ff0 <HAL_I2C_Mem_Read+0x24c>)
 8002fd6:	68f8      	ldr	r0, [r7, #12]
 8002fd8:	f000 fc26 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d008      	beq.n	8002ff4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e148      	b.n	8003278 <HAL_I2C_Mem_Read+0x4d4>
 8002fe6:	bf00      	nop
 8002fe8:	00100002 	.word	0x00100002
 8002fec:	ffff0000 	.word	0xffff0000
 8002ff0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002ff4:	b672      	cpsid	i
}
 8002ff6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003006:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	691a      	ldr	r2, [r3, #16]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003012:	b2d2      	uxtb	r2, r2
 8003014:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800301a:	1c5a      	adds	r2, r3, #1
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003024:	3b01      	subs	r3, #1
 8003026:	b29a      	uxth	r2, r3
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003030:	b29b      	uxth	r3, r3
 8003032:	3b01      	subs	r3, #1
 8003034:	b29a      	uxth	r2, r3
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800303a:	b662      	cpsie	i
}
 800303c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	691a      	ldr	r2, [r3, #16]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003048:	b2d2      	uxtb	r2, r2
 800304a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003050:	1c5a      	adds	r2, r3, #1
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800305a:	3b01      	subs	r3, #1
 800305c:	b29a      	uxth	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003066:	b29b      	uxth	r3, r3
 8003068:	3b01      	subs	r3, #1
 800306a:	b29a      	uxth	r2, r3
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003070:	e0ee      	b.n	8003250 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003074:	9300      	str	r3, [sp, #0]
 8003076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003078:	2200      	movs	r2, #0
 800307a:	4981      	ldr	r1, [pc, #516]	@ (8003280 <HAL_I2C_Mem_Read+0x4dc>)
 800307c:	68f8      	ldr	r0, [r7, #12]
 800307e:	f000 fbd3 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e0f5      	b.n	8003278 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800309a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800309c:	b672      	cpsid	i
}
 800309e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	691a      	ldr	r2, [r3, #16]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030aa:	b2d2      	uxtb	r2, r2
 80030ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b2:	1c5a      	adds	r2, r3, #1
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030bc:	3b01      	subs	r3, #1
 80030be:	b29a      	uxth	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	3b01      	subs	r3, #1
 80030cc:	b29a      	uxth	r2, r3
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80030d2:	4b6c      	ldr	r3, [pc, #432]	@ (8003284 <HAL_I2C_Mem_Read+0x4e0>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	08db      	lsrs	r3, r3, #3
 80030d8:	4a6b      	ldr	r2, [pc, #428]	@ (8003288 <HAL_I2C_Mem_Read+0x4e4>)
 80030da:	fba2 2303 	umull	r2, r3, r2, r3
 80030de:	0a1a      	lsrs	r2, r3, #8
 80030e0:	4613      	mov	r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	4413      	add	r3, r2
 80030e6:	00da      	lsls	r2, r3, #3
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80030ec:	6a3b      	ldr	r3, [r7, #32]
 80030ee:	3b01      	subs	r3, #1
 80030f0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80030f2:	6a3b      	ldr	r3, [r7, #32]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d118      	bne.n	800312a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2200      	movs	r2, #0
 80030fc:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2220      	movs	r2, #32
 8003102:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003112:	f043 0220 	orr.w	r2, r3, #32
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800311a:	b662      	cpsie	i
}
 800311c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2200      	movs	r2, #0
 8003122:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e0a6      	b.n	8003278 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	695b      	ldr	r3, [r3, #20]
 8003130:	f003 0304 	and.w	r3, r3, #4
 8003134:	2b04      	cmp	r3, #4
 8003136:	d1d9      	bne.n	80030ec <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003146:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	691a      	ldr	r2, [r3, #16]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003152:	b2d2      	uxtb	r2, r2
 8003154:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315a:	1c5a      	adds	r2, r3, #1
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003164:	3b01      	subs	r3, #1
 8003166:	b29a      	uxth	r2, r3
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003170:	b29b      	uxth	r3, r3
 8003172:	3b01      	subs	r3, #1
 8003174:	b29a      	uxth	r2, r3
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800317a:	b662      	cpsie	i
}
 800317c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	691a      	ldr	r2, [r3, #16]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003188:	b2d2      	uxtb	r2, r2
 800318a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003190:	1c5a      	adds	r2, r3, #1
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800319a:	3b01      	subs	r3, #1
 800319c:	b29a      	uxth	r2, r3
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	3b01      	subs	r3, #1
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80031b0:	e04e      	b.n	8003250 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031b4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80031b6:	68f8      	ldr	r0, [r7, #12]
 80031b8:	f000 fce0 	bl	8003b7c <I2C_WaitOnRXNEFlagUntilTimeout>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d001      	beq.n	80031c6 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e058      	b.n	8003278 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	691a      	ldr	r2, [r3, #16]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d0:	b2d2      	uxtb	r2, r2
 80031d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d8:	1c5a      	adds	r2, r3, #1
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031e2:	3b01      	subs	r3, #1
 80031e4:	b29a      	uxth	r2, r3
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	3b01      	subs	r3, #1
 80031f2:	b29a      	uxth	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	f003 0304 	and.w	r3, r3, #4
 8003202:	2b04      	cmp	r3, #4
 8003204:	d124      	bne.n	8003250 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800320a:	2b03      	cmp	r3, #3
 800320c:	d107      	bne.n	800321e <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800321c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	691a      	ldr	r2, [r3, #16]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003228:	b2d2      	uxtb	r2, r2
 800322a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003230:	1c5a      	adds	r2, r3, #1
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800323a:	3b01      	subs	r3, #1
 800323c:	b29a      	uxth	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003246:	b29b      	uxth	r3, r3
 8003248:	3b01      	subs	r3, #1
 800324a:	b29a      	uxth	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003254:	2b00      	cmp	r3, #0
 8003256:	f47f ae88 	bne.w	8002f6a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2220      	movs	r2, #32
 800325e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003272:	2300      	movs	r3, #0
 8003274:	e000      	b.n	8003278 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8003276:	2302      	movs	r3, #2
  }
}
 8003278:	4618      	mov	r0, r3
 800327a:	3728      	adds	r7, #40	@ 0x28
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	00010004 	.word	0x00010004
 8003284:	20000010 	.word	0x20000010
 8003288:	14f8b589 	.word	0x14f8b589

0800328c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b088      	sub	sp, #32
 8003290:	af02      	add	r7, sp, #8
 8003292:	60f8      	str	r0, [r7, #12]
 8003294:	607a      	str	r2, [r7, #4]
 8003296:	603b      	str	r3, [r7, #0]
 8003298:	460b      	mov	r3, r1
 800329a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	2b08      	cmp	r3, #8
 80032a6:	d006      	beq.n	80032b6 <I2C_MasterRequestWrite+0x2a>
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d003      	beq.n	80032b6 <I2C_MasterRequestWrite+0x2a>
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80032b4:	d108      	bne.n	80032c8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032c4:	601a      	str	r2, [r3, #0]
 80032c6:	e00b      	b.n	80032e0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032cc:	2b12      	cmp	r3, #18
 80032ce:	d107      	bne.n	80032e0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80032ec:	68f8      	ldr	r0, [r7, #12]
 80032ee:	f000 fa9b 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00d      	beq.n	8003314 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003302:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003306:	d103      	bne.n	8003310 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800330e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e035      	b.n	8003380 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	691b      	ldr	r3, [r3, #16]
 8003318:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800331c:	d108      	bne.n	8003330 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800331e:	897b      	ldrh	r3, [r7, #10]
 8003320:	b2db      	uxtb	r3, r3
 8003322:	461a      	mov	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800332c:	611a      	str	r2, [r3, #16]
 800332e:	e01b      	b.n	8003368 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003330:	897b      	ldrh	r3, [r7, #10]
 8003332:	11db      	asrs	r3, r3, #7
 8003334:	b2db      	uxtb	r3, r3
 8003336:	f003 0306 	and.w	r3, r3, #6
 800333a:	b2db      	uxtb	r3, r3
 800333c:	f063 030f 	orn	r3, r3, #15
 8003340:	b2da      	uxtb	r2, r3
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	490e      	ldr	r1, [pc, #56]	@ (8003388 <I2C_MasterRequestWrite+0xfc>)
 800334e:	68f8      	ldr	r0, [r7, #12]
 8003350:	f000 fae4 	bl	800391c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e010      	b.n	8003380 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800335e:	897b      	ldrh	r3, [r7, #10]
 8003360:	b2da      	uxtb	r2, r3
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	4907      	ldr	r1, [pc, #28]	@ (800338c <I2C_MasterRequestWrite+0x100>)
 800336e:	68f8      	ldr	r0, [r7, #12]
 8003370:	f000 fad4 	bl	800391c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e000      	b.n	8003380 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800337e:	2300      	movs	r3, #0
}
 8003380:	4618      	mov	r0, r3
 8003382:	3718      	adds	r7, #24
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	00010008 	.word	0x00010008
 800338c:	00010002 	.word	0x00010002

08003390 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b088      	sub	sp, #32
 8003394:	af02      	add	r7, sp, #8
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	607a      	str	r2, [r7, #4]
 800339a:	603b      	str	r3, [r7, #0]
 800339c:	460b      	mov	r3, r1
 800339e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80033b4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	2b08      	cmp	r3, #8
 80033ba:	d006      	beq.n	80033ca <I2C_MasterRequestRead+0x3a>
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d003      	beq.n	80033ca <I2C_MasterRequestRead+0x3a>
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80033c8:	d108      	bne.n	80033dc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033d8:	601a      	str	r2, [r3, #0]
 80033da:	e00b      	b.n	80033f4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e0:	2b11      	cmp	r3, #17
 80033e2:	d107      	bne.n	80033f4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033f2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	9300      	str	r3, [sp, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f000 fa11 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d00d      	beq.n	8003428 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003416:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800341a:	d103      	bne.n	8003424 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003422:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003424:	2303      	movs	r3, #3
 8003426:	e079      	b.n	800351c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	691b      	ldr	r3, [r3, #16]
 800342c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003430:	d108      	bne.n	8003444 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003432:	897b      	ldrh	r3, [r7, #10]
 8003434:	b2db      	uxtb	r3, r3
 8003436:	f043 0301 	orr.w	r3, r3, #1
 800343a:	b2da      	uxtb	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	611a      	str	r2, [r3, #16]
 8003442:	e05f      	b.n	8003504 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003444:	897b      	ldrh	r3, [r7, #10]
 8003446:	11db      	asrs	r3, r3, #7
 8003448:	b2db      	uxtb	r3, r3
 800344a:	f003 0306 	and.w	r3, r3, #6
 800344e:	b2db      	uxtb	r3, r3
 8003450:	f063 030f 	orn	r3, r3, #15
 8003454:	b2da      	uxtb	r2, r3
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	4930      	ldr	r1, [pc, #192]	@ (8003524 <I2C_MasterRequestRead+0x194>)
 8003462:	68f8      	ldr	r0, [r7, #12]
 8003464:	f000 fa5a 	bl	800391c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e054      	b.n	800351c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003472:	897b      	ldrh	r3, [r7, #10]
 8003474:	b2da      	uxtb	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	4929      	ldr	r1, [pc, #164]	@ (8003528 <I2C_MasterRequestRead+0x198>)
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f000 fa4a 	bl	800391c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e044      	b.n	800351c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003492:	2300      	movs	r3, #0
 8003494:	613b      	str	r3, [r7, #16]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	695b      	ldr	r3, [r3, #20]
 800349c:	613b      	str	r3, [r7, #16]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	613b      	str	r3, [r7, #16]
 80034a6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034b6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80034c4:	68f8      	ldr	r0, [r7, #12]
 80034c6:	f000 f9af 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00d      	beq.n	80034ec <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034de:	d103      	bne.n	80034e8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034e6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e017      	b.n	800351c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80034ec:	897b      	ldrh	r3, [r7, #10]
 80034ee:	11db      	asrs	r3, r3, #7
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	f003 0306 	and.w	r3, r3, #6
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	f063 030e 	orn	r3, r3, #14
 80034fc:	b2da      	uxtb	r2, r3
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	4907      	ldr	r1, [pc, #28]	@ (8003528 <I2C_MasterRequestRead+0x198>)
 800350a:	68f8      	ldr	r0, [r7, #12]
 800350c:	f000 fa06 	bl	800391c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e000      	b.n	800351c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800351a:	2300      	movs	r3, #0
}
 800351c:	4618      	mov	r0, r3
 800351e:	3718      	adds	r7, #24
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	00010008 	.word	0x00010008
 8003528:	00010002 	.word	0x00010002

0800352c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b088      	sub	sp, #32
 8003530:	af02      	add	r7, sp, #8
 8003532:	60f8      	str	r0, [r7, #12]
 8003534:	4608      	mov	r0, r1
 8003536:	4611      	mov	r1, r2
 8003538:	461a      	mov	r2, r3
 800353a:	4603      	mov	r3, r0
 800353c:	817b      	strh	r3, [r7, #10]
 800353e:	460b      	mov	r3, r1
 8003540:	813b      	strh	r3, [r7, #8]
 8003542:	4613      	mov	r3, r2
 8003544:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003554:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003558:	9300      	str	r3, [sp, #0]
 800355a:	6a3b      	ldr	r3, [r7, #32]
 800355c:	2200      	movs	r2, #0
 800355e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003562:	68f8      	ldr	r0, [r7, #12]
 8003564:	f000 f960 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00d      	beq.n	800358a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003578:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800357c:	d103      	bne.n	8003586 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003584:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e05f      	b.n	800364a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800358a:	897b      	ldrh	r3, [r7, #10]
 800358c:	b2db      	uxtb	r3, r3
 800358e:	461a      	mov	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003598:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800359a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800359c:	6a3a      	ldr	r2, [r7, #32]
 800359e:	492d      	ldr	r1, [pc, #180]	@ (8003654 <I2C_RequestMemoryWrite+0x128>)
 80035a0:	68f8      	ldr	r0, [r7, #12]
 80035a2:	f000 f9bb 	bl	800391c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e04c      	b.n	800364a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035b0:	2300      	movs	r3, #0
 80035b2:	617b      	str	r3, [r7, #20]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	617b      	str	r3, [r7, #20]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	699b      	ldr	r3, [r3, #24]
 80035c2:	617b      	str	r3, [r7, #20]
 80035c4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035c8:	6a39      	ldr	r1, [r7, #32]
 80035ca:	68f8      	ldr	r0, [r7, #12]
 80035cc:	f000 fa46 	bl	8003a5c <I2C_WaitOnTXEFlagUntilTimeout>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00d      	beq.n	80035f2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d107      	bne.n	80035ee <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035ec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e02b      	b.n	800364a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035f2:	88fb      	ldrh	r3, [r7, #6]
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d105      	bne.n	8003604 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035f8:	893b      	ldrh	r3, [r7, #8]
 80035fa:	b2da      	uxtb	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	611a      	str	r2, [r3, #16]
 8003602:	e021      	b.n	8003648 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003604:	893b      	ldrh	r3, [r7, #8]
 8003606:	0a1b      	lsrs	r3, r3, #8
 8003608:	b29b      	uxth	r3, r3
 800360a:	b2da      	uxtb	r2, r3
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003612:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003614:	6a39      	ldr	r1, [r7, #32]
 8003616:	68f8      	ldr	r0, [r7, #12]
 8003618:	f000 fa20 	bl	8003a5c <I2C_WaitOnTXEFlagUntilTimeout>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00d      	beq.n	800363e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003626:	2b04      	cmp	r3, #4
 8003628:	d107      	bne.n	800363a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003638:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e005      	b.n	800364a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800363e:	893b      	ldrh	r3, [r7, #8]
 8003640:	b2da      	uxtb	r2, r3
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3718      	adds	r7, #24
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	00010002 	.word	0x00010002

08003658 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b088      	sub	sp, #32
 800365c:	af02      	add	r7, sp, #8
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	4608      	mov	r0, r1
 8003662:	4611      	mov	r1, r2
 8003664:	461a      	mov	r2, r3
 8003666:	4603      	mov	r3, r0
 8003668:	817b      	strh	r3, [r7, #10]
 800366a:	460b      	mov	r3, r1
 800366c:	813b      	strh	r3, [r7, #8]
 800366e:	4613      	mov	r3, r2
 8003670:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003680:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003690:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003694:	9300      	str	r3, [sp, #0]
 8003696:	6a3b      	ldr	r3, [r7, #32]
 8003698:	2200      	movs	r2, #0
 800369a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800369e:	68f8      	ldr	r0, [r7, #12]
 80036a0:	f000 f8c2 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d00d      	beq.n	80036c6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036b8:	d103      	bne.n	80036c2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036c0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	e0aa      	b.n	800381c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036c6:	897b      	ldrh	r3, [r7, #10]
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	461a      	mov	r2, r3
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80036d4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d8:	6a3a      	ldr	r2, [r7, #32]
 80036da:	4952      	ldr	r1, [pc, #328]	@ (8003824 <I2C_RequestMemoryRead+0x1cc>)
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f000 f91d 	bl	800391c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e097      	b.n	800381c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ec:	2300      	movs	r3, #0
 80036ee:	617b      	str	r3, [r7, #20]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	695b      	ldr	r3, [r3, #20]
 80036f6:	617b      	str	r3, [r7, #20]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	617b      	str	r3, [r7, #20]
 8003700:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003702:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003704:	6a39      	ldr	r1, [r7, #32]
 8003706:	68f8      	ldr	r0, [r7, #12]
 8003708:	f000 f9a8 	bl	8003a5c <I2C_WaitOnTXEFlagUntilTimeout>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d00d      	beq.n	800372e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003716:	2b04      	cmp	r3, #4
 8003718:	d107      	bne.n	800372a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003728:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e076      	b.n	800381c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800372e:	88fb      	ldrh	r3, [r7, #6]
 8003730:	2b01      	cmp	r3, #1
 8003732:	d105      	bne.n	8003740 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003734:	893b      	ldrh	r3, [r7, #8]
 8003736:	b2da      	uxtb	r2, r3
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	611a      	str	r2, [r3, #16]
 800373e:	e021      	b.n	8003784 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003740:	893b      	ldrh	r3, [r7, #8]
 8003742:	0a1b      	lsrs	r3, r3, #8
 8003744:	b29b      	uxth	r3, r3
 8003746:	b2da      	uxtb	r2, r3
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800374e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003750:	6a39      	ldr	r1, [r7, #32]
 8003752:	68f8      	ldr	r0, [r7, #12]
 8003754:	f000 f982 	bl	8003a5c <I2C_WaitOnTXEFlagUntilTimeout>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00d      	beq.n	800377a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003762:	2b04      	cmp	r3, #4
 8003764:	d107      	bne.n	8003776 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003774:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e050      	b.n	800381c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800377a:	893b      	ldrh	r3, [r7, #8]
 800377c:	b2da      	uxtb	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003784:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003786:	6a39      	ldr	r1, [r7, #32]
 8003788:	68f8      	ldr	r0, [r7, #12]
 800378a:	f000 f967 	bl	8003a5c <I2C_WaitOnTXEFlagUntilTimeout>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00d      	beq.n	80037b0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003798:	2b04      	cmp	r3, #4
 800379a:	d107      	bne.n	80037ac <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037aa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e035      	b.n	800381c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037be:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	6a3b      	ldr	r3, [r7, #32]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80037cc:	68f8      	ldr	r0, [r7, #12]
 80037ce:	f000 f82b 	bl	8003828 <I2C_WaitOnFlagUntilTimeout>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00d      	beq.n	80037f4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037e6:	d103      	bne.n	80037f0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037ee:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e013      	b.n	800381c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80037f4:	897b      	ldrh	r3, [r7, #10]
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	f043 0301 	orr.w	r3, r3, #1
 80037fc:	b2da      	uxtb	r2, r3
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003806:	6a3a      	ldr	r2, [r7, #32]
 8003808:	4906      	ldr	r1, [pc, #24]	@ (8003824 <I2C_RequestMemoryRead+0x1cc>)
 800380a:	68f8      	ldr	r0, [r7, #12]
 800380c:	f000 f886 	bl	800391c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d001      	beq.n	800381a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e000      	b.n	800381c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800381a:	2300      	movs	r3, #0
}
 800381c:	4618      	mov	r0, r3
 800381e:	3718      	adds	r7, #24
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	00010002 	.word	0x00010002

08003828 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	603b      	str	r3, [r7, #0]
 8003834:	4613      	mov	r3, r2
 8003836:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003838:	e048      	b.n	80038cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003840:	d044      	beq.n	80038cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003842:	f7fe f9fd 	bl	8001c40 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	683a      	ldr	r2, [r7, #0]
 800384e:	429a      	cmp	r2, r3
 8003850:	d302      	bcc.n	8003858 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d139      	bne.n	80038cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	0c1b      	lsrs	r3, r3, #16
 800385c:	b2db      	uxtb	r3, r3
 800385e:	2b01      	cmp	r3, #1
 8003860:	d10d      	bne.n	800387e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	695b      	ldr	r3, [r3, #20]
 8003868:	43da      	mvns	r2, r3
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	4013      	ands	r3, r2
 800386e:	b29b      	uxth	r3, r3
 8003870:	2b00      	cmp	r3, #0
 8003872:	bf0c      	ite	eq
 8003874:	2301      	moveq	r3, #1
 8003876:	2300      	movne	r3, #0
 8003878:	b2db      	uxtb	r3, r3
 800387a:	461a      	mov	r2, r3
 800387c:	e00c      	b.n	8003898 <I2C_WaitOnFlagUntilTimeout+0x70>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	699b      	ldr	r3, [r3, #24]
 8003884:	43da      	mvns	r2, r3
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	4013      	ands	r3, r2
 800388a:	b29b      	uxth	r3, r3
 800388c:	2b00      	cmp	r3, #0
 800388e:	bf0c      	ite	eq
 8003890:	2301      	moveq	r3, #1
 8003892:	2300      	movne	r3, #0
 8003894:	b2db      	uxtb	r3, r3
 8003896:	461a      	mov	r2, r3
 8003898:	79fb      	ldrb	r3, [r7, #7]
 800389a:	429a      	cmp	r2, r3
 800389c:	d116      	bne.n	80038cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2200      	movs	r2, #0
 80038a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2220      	movs	r2, #32
 80038a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2200      	movs	r2, #0
 80038b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b8:	f043 0220 	orr.w	r2, r3, #32
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e023      	b.n	8003914 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	0c1b      	lsrs	r3, r3, #16
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d10d      	bne.n	80038f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	43da      	mvns	r2, r3
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	4013      	ands	r3, r2
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	bf0c      	ite	eq
 80038e8:	2301      	moveq	r3, #1
 80038ea:	2300      	movne	r3, #0
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	461a      	mov	r2, r3
 80038f0:	e00c      	b.n	800390c <I2C_WaitOnFlagUntilTimeout+0xe4>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	699b      	ldr	r3, [r3, #24]
 80038f8:	43da      	mvns	r2, r3
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	4013      	ands	r3, r2
 80038fe:	b29b      	uxth	r3, r3
 8003900:	2b00      	cmp	r3, #0
 8003902:	bf0c      	ite	eq
 8003904:	2301      	moveq	r3, #1
 8003906:	2300      	movne	r3, #0
 8003908:	b2db      	uxtb	r3, r3
 800390a:	461a      	mov	r2, r3
 800390c:	79fb      	ldrb	r3, [r7, #7]
 800390e:	429a      	cmp	r2, r3
 8003910:	d093      	beq.n	800383a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003912:	2300      	movs	r3, #0
}
 8003914:	4618      	mov	r0, r3
 8003916:	3710      	adds	r7, #16
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}

0800391c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	60b9      	str	r1, [r7, #8]
 8003926:	607a      	str	r2, [r7, #4]
 8003928:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800392a:	e071      	b.n	8003a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003936:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800393a:	d123      	bne.n	8003984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800394a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003954:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2200      	movs	r2, #0
 800395a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2220      	movs	r2, #32
 8003960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003970:	f043 0204 	orr.w	r2, r3, #4
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e067      	b.n	8003a54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f1b3 3fff 	cmp.w	r3, #4294967295
 800398a:	d041      	beq.n	8003a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800398c:	f7fe f958 	bl	8001c40 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	429a      	cmp	r2, r3
 800399a:	d302      	bcc.n	80039a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d136      	bne.n	8003a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	0c1b      	lsrs	r3, r3, #16
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d10c      	bne.n	80039c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	695b      	ldr	r3, [r3, #20]
 80039b2:	43da      	mvns	r2, r3
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	4013      	ands	r3, r2
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	bf14      	ite	ne
 80039be:	2301      	movne	r3, #1
 80039c0:	2300      	moveq	r3, #0
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	e00b      	b.n	80039de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	699b      	ldr	r3, [r3, #24]
 80039cc:	43da      	mvns	r2, r3
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	4013      	ands	r3, r2
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	bf14      	ite	ne
 80039d8:	2301      	movne	r3, #1
 80039da:	2300      	moveq	r3, #0
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d016      	beq.n	8003a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2200      	movs	r2, #0
 80039e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2220      	movs	r2, #32
 80039ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fc:	f043 0220 	orr.w	r2, r3, #32
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e021      	b.n	8003a54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	0c1b      	lsrs	r3, r3, #16
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d10c      	bne.n	8003a34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	695b      	ldr	r3, [r3, #20]
 8003a20:	43da      	mvns	r2, r3
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	4013      	ands	r3, r2
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	bf14      	ite	ne
 8003a2c:	2301      	movne	r3, #1
 8003a2e:	2300      	moveq	r3, #0
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	e00b      	b.n	8003a4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	43da      	mvns	r2, r3
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	4013      	ands	r3, r2
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	bf14      	ite	ne
 8003a46:	2301      	movne	r3, #1
 8003a48:	2300      	moveq	r3, #0
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f47f af6d 	bne.w	800392c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3710      	adds	r7, #16
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a68:	e034      	b.n	8003ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a6a:	68f8      	ldr	r0, [r7, #12]
 8003a6c:	f000 f8e3 	bl	8003c36 <I2C_IsAcknowledgeFailed>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d001      	beq.n	8003a7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e034      	b.n	8003ae4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a80:	d028      	beq.n	8003ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a82:	f7fe f8dd 	bl	8001c40 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	68ba      	ldr	r2, [r7, #8]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d302      	bcc.n	8003a98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d11d      	bne.n	8003ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	695b      	ldr	r3, [r3, #20]
 8003a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa2:	2b80      	cmp	r3, #128	@ 0x80
 8003aa4:	d016      	beq.n	8003ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2220      	movs	r2, #32
 8003ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac0:	f043 0220 	orr.w	r2, r3, #32
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e007      	b.n	8003ae4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	695b      	ldr	r3, [r3, #20]
 8003ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ade:	2b80      	cmp	r3, #128	@ 0x80
 8003ae0:	d1c3      	bne.n	8003a6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ae2:	2300      	movs	r3, #0
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3710      	adds	r7, #16
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}

08003aec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	60b9      	str	r1, [r7, #8]
 8003af6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003af8:	e034      	b.n	8003b64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003afa:	68f8      	ldr	r0, [r7, #12]
 8003afc:	f000 f89b 	bl	8003c36 <I2C_IsAcknowledgeFailed>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d001      	beq.n	8003b0a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e034      	b.n	8003b74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b10:	d028      	beq.n	8003b64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b12:	f7fe f895 	bl	8001c40 <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	68ba      	ldr	r2, [r7, #8]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d302      	bcc.n	8003b28 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d11d      	bne.n	8003b64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	f003 0304 	and.w	r3, r3, #4
 8003b32:	2b04      	cmp	r3, #4
 8003b34:	d016      	beq.n	8003b64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2220      	movs	r2, #32
 8003b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b50:	f043 0220 	orr.w	r2, r3, #32
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e007      	b.n	8003b74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	695b      	ldr	r3, [r3, #20]
 8003b6a:	f003 0304 	and.w	r3, r3, #4
 8003b6e:	2b04      	cmp	r3, #4
 8003b70:	d1c3      	bne.n	8003afa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3710      	adds	r7, #16
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b88:	e049      	b.n	8003c1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	695b      	ldr	r3, [r3, #20]
 8003b90:	f003 0310 	and.w	r3, r3, #16
 8003b94:	2b10      	cmp	r3, #16
 8003b96:	d119      	bne.n	8003bcc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f06f 0210 	mvn.w	r2, #16
 8003ba0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2220      	movs	r2, #32
 8003bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e030      	b.n	8003c2e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bcc:	f7fe f838 	bl	8001c40 <HAL_GetTick>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	68ba      	ldr	r2, [r7, #8]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d302      	bcc.n	8003be2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d11d      	bne.n	8003c1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	695b      	ldr	r3, [r3, #20]
 8003be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bec:	2b40      	cmp	r3, #64	@ 0x40
 8003bee:	d016      	beq.n	8003c1e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2220      	movs	r2, #32
 8003bfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c0a:	f043 0220 	orr.w	r2, r3, #32
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e007      	b.n	8003c2e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	695b      	ldr	r3, [r3, #20]
 8003c24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c28:	2b40      	cmp	r3, #64	@ 0x40
 8003c2a:	d1ae      	bne.n	8003b8a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}

08003c36 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003c36:	b480      	push	{r7}
 8003c38:	b083      	sub	sp, #12
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	695b      	ldr	r3, [r3, #20]
 8003c44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c4c:	d11b      	bne.n	8003c86 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c56:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2220      	movs	r2, #32
 8003c62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c72:	f043 0204 	orr.w	r2, r3, #4
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e000      	b.n	8003c88 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bc80      	pop	{r7}
 8003c90:	4770      	bx	lr
	...

08003c94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e272      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	f000 8087 	beq.w	8003dc2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003cb4:	4b92      	ldr	r3, [pc, #584]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f003 030c 	and.w	r3, r3, #12
 8003cbc:	2b04      	cmp	r3, #4
 8003cbe:	d00c      	beq.n	8003cda <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003cc0:	4b8f      	ldr	r3, [pc, #572]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f003 030c 	and.w	r3, r3, #12
 8003cc8:	2b08      	cmp	r3, #8
 8003cca:	d112      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x5e>
 8003ccc:	4b8c      	ldr	r3, [pc, #560]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cd8:	d10b      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cda:	4b89      	ldr	r3, [pc, #548]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d06c      	beq.n	8003dc0 <HAL_RCC_OscConfig+0x12c>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d168      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e24c      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cfa:	d106      	bne.n	8003d0a <HAL_RCC_OscConfig+0x76>
 8003cfc:	4b80      	ldr	r3, [pc, #512]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a7f      	ldr	r2, [pc, #508]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003d02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d06:	6013      	str	r3, [r2, #0]
 8003d08:	e02e      	b.n	8003d68 <HAL_RCC_OscConfig+0xd4>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d10c      	bne.n	8003d2c <HAL_RCC_OscConfig+0x98>
 8003d12:	4b7b      	ldr	r3, [pc, #492]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a7a      	ldr	r2, [pc, #488]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003d18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d1c:	6013      	str	r3, [r2, #0]
 8003d1e:	4b78      	ldr	r3, [pc, #480]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a77      	ldr	r2, [pc, #476]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003d24:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d28:	6013      	str	r3, [r2, #0]
 8003d2a:	e01d      	b.n	8003d68 <HAL_RCC_OscConfig+0xd4>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d34:	d10c      	bne.n	8003d50 <HAL_RCC_OscConfig+0xbc>
 8003d36:	4b72      	ldr	r3, [pc, #456]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a71      	ldr	r2, [pc, #452]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003d3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d40:	6013      	str	r3, [r2, #0]
 8003d42:	4b6f      	ldr	r3, [pc, #444]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a6e      	ldr	r2, [pc, #440]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003d48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d4c:	6013      	str	r3, [r2, #0]
 8003d4e:	e00b      	b.n	8003d68 <HAL_RCC_OscConfig+0xd4>
 8003d50:	4b6b      	ldr	r3, [pc, #428]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a6a      	ldr	r2, [pc, #424]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003d56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d5a:	6013      	str	r3, [r2, #0]
 8003d5c:	4b68      	ldr	r3, [pc, #416]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a67      	ldr	r2, [pc, #412]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003d62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d66:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d013      	beq.n	8003d98 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d70:	f7fd ff66 	bl	8001c40 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d78:	f7fd ff62 	bl	8001c40 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b64      	cmp	r3, #100	@ 0x64
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e200      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d8a:	4b5d      	ldr	r3, [pc, #372]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d0f0      	beq.n	8003d78 <HAL_RCC_OscConfig+0xe4>
 8003d96:	e014      	b.n	8003dc2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d98:	f7fd ff52 	bl	8001c40 <HAL_GetTick>
 8003d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d9e:	e008      	b.n	8003db2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003da0:	f7fd ff4e 	bl	8001c40 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	2b64      	cmp	r3, #100	@ 0x64
 8003dac:	d901      	bls.n	8003db2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e1ec      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003db2:	4b53      	ldr	r3, [pc, #332]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d1f0      	bne.n	8003da0 <HAL_RCC_OscConfig+0x10c>
 8003dbe:	e000      	b.n	8003dc2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d063      	beq.n	8003e96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003dce:	4b4c      	ldr	r3, [pc, #304]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f003 030c 	and.w	r3, r3, #12
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00b      	beq.n	8003df2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003dda:	4b49      	ldr	r3, [pc, #292]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	f003 030c 	and.w	r3, r3, #12
 8003de2:	2b08      	cmp	r3, #8
 8003de4:	d11c      	bne.n	8003e20 <HAL_RCC_OscConfig+0x18c>
 8003de6:	4b46      	ldr	r3, [pc, #280]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d116      	bne.n	8003e20 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003df2:	4b43      	ldr	r3, [pc, #268]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0302 	and.w	r3, r3, #2
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d005      	beq.n	8003e0a <HAL_RCC_OscConfig+0x176>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	691b      	ldr	r3, [r3, #16]
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d001      	beq.n	8003e0a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e1c0      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e0a:	4b3d      	ldr	r3, [pc, #244]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	00db      	lsls	r3, r3, #3
 8003e18:	4939      	ldr	r1, [pc, #228]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e1e:	e03a      	b.n	8003e96 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	691b      	ldr	r3, [r3, #16]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d020      	beq.n	8003e6a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e28:	4b36      	ldr	r3, [pc, #216]	@ (8003f04 <HAL_RCC_OscConfig+0x270>)
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e2e:	f7fd ff07 	bl	8001c40 <HAL_GetTick>
 8003e32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e34:	e008      	b.n	8003e48 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e36:	f7fd ff03 	bl	8001c40 <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d901      	bls.n	8003e48 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e1a1      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e48:	4b2d      	ldr	r3, [pc, #180]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0f0      	beq.n	8003e36 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e54:	4b2a      	ldr	r3, [pc, #168]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	00db      	lsls	r3, r3, #3
 8003e62:	4927      	ldr	r1, [pc, #156]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	600b      	str	r3, [r1, #0]
 8003e68:	e015      	b.n	8003e96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e6a:	4b26      	ldr	r3, [pc, #152]	@ (8003f04 <HAL_RCC_OscConfig+0x270>)
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e70:	f7fd fee6 	bl	8001c40 <HAL_GetTick>
 8003e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e76:	e008      	b.n	8003e8a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e78:	f7fd fee2 	bl	8001c40 <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d901      	bls.n	8003e8a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	e180      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0302 	and.w	r3, r3, #2
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d1f0      	bne.n	8003e78 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0308 	and.w	r3, r3, #8
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d03a      	beq.n	8003f18 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d019      	beq.n	8003ede <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eaa:	4b17      	ldr	r3, [pc, #92]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003eac:	2201      	movs	r2, #1
 8003eae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eb0:	f7fd fec6 	bl	8001c40 <HAL_GetTick>
 8003eb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eb6:	e008      	b.n	8003eca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eb8:	f7fd fec2 	bl	8001c40 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e160      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eca:	4b0d      	ldr	r3, [pc, #52]	@ (8003f00 <HAL_RCC_OscConfig+0x26c>)
 8003ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d0f0      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003ed6:	2001      	movs	r0, #1
 8003ed8:	f000 face 	bl	8004478 <RCC_Delay>
 8003edc:	e01c      	b.n	8003f18 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ede:	4b0a      	ldr	r3, [pc, #40]	@ (8003f08 <HAL_RCC_OscConfig+0x274>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ee4:	f7fd feac 	bl	8001c40 <HAL_GetTick>
 8003ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003eea:	e00f      	b.n	8003f0c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eec:	f7fd fea8 	bl	8001c40 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d908      	bls.n	8003f0c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e146      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
 8003efe:	bf00      	nop
 8003f00:	40021000 	.word	0x40021000
 8003f04:	42420000 	.word	0x42420000
 8003f08:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f0c:	4b92      	ldr	r3, [pc, #584]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f10:	f003 0302 	and.w	r3, r3, #2
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1e9      	bne.n	8003eec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0304 	and.w	r3, r3, #4
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	f000 80a6 	beq.w	8004072 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f26:	2300      	movs	r3, #0
 8003f28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f2a:	4b8b      	ldr	r3, [pc, #556]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003f2c:	69db      	ldr	r3, [r3, #28]
 8003f2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10d      	bne.n	8003f52 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f36:	4b88      	ldr	r3, [pc, #544]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003f38:	69db      	ldr	r3, [r3, #28]
 8003f3a:	4a87      	ldr	r2, [pc, #540]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003f3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f40:	61d3      	str	r3, [r2, #28]
 8003f42:	4b85      	ldr	r3, [pc, #532]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003f44:	69db      	ldr	r3, [r3, #28]
 8003f46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f4a:	60bb      	str	r3, [r7, #8]
 8003f4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f52:	4b82      	ldr	r3, [pc, #520]	@ (800415c <HAL_RCC_OscConfig+0x4c8>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d118      	bne.n	8003f90 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f5e:	4b7f      	ldr	r3, [pc, #508]	@ (800415c <HAL_RCC_OscConfig+0x4c8>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a7e      	ldr	r2, [pc, #504]	@ (800415c <HAL_RCC_OscConfig+0x4c8>)
 8003f64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f6a:	f7fd fe69 	bl	8001c40 <HAL_GetTick>
 8003f6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f70:	e008      	b.n	8003f84 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f72:	f7fd fe65 	bl	8001c40 <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	2b64      	cmp	r3, #100	@ 0x64
 8003f7e:	d901      	bls.n	8003f84 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003f80:	2303      	movs	r3, #3
 8003f82:	e103      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f84:	4b75      	ldr	r3, [pc, #468]	@ (800415c <HAL_RCC_OscConfig+0x4c8>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d0f0      	beq.n	8003f72 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d106      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x312>
 8003f98:	4b6f      	ldr	r3, [pc, #444]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003f9a:	6a1b      	ldr	r3, [r3, #32]
 8003f9c:	4a6e      	ldr	r2, [pc, #440]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003f9e:	f043 0301 	orr.w	r3, r3, #1
 8003fa2:	6213      	str	r3, [r2, #32]
 8003fa4:	e02d      	b.n	8004002 <HAL_RCC_OscConfig+0x36e>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d10c      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x334>
 8003fae:	4b6a      	ldr	r3, [pc, #424]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003fb0:	6a1b      	ldr	r3, [r3, #32]
 8003fb2:	4a69      	ldr	r2, [pc, #420]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003fb4:	f023 0301 	bic.w	r3, r3, #1
 8003fb8:	6213      	str	r3, [r2, #32]
 8003fba:	4b67      	ldr	r3, [pc, #412]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	4a66      	ldr	r2, [pc, #408]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003fc0:	f023 0304 	bic.w	r3, r3, #4
 8003fc4:	6213      	str	r3, [r2, #32]
 8003fc6:	e01c      	b.n	8004002 <HAL_RCC_OscConfig+0x36e>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	2b05      	cmp	r3, #5
 8003fce:	d10c      	bne.n	8003fea <HAL_RCC_OscConfig+0x356>
 8003fd0:	4b61      	ldr	r3, [pc, #388]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003fd2:	6a1b      	ldr	r3, [r3, #32]
 8003fd4:	4a60      	ldr	r2, [pc, #384]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003fd6:	f043 0304 	orr.w	r3, r3, #4
 8003fda:	6213      	str	r3, [r2, #32]
 8003fdc:	4b5e      	ldr	r3, [pc, #376]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003fde:	6a1b      	ldr	r3, [r3, #32]
 8003fe0:	4a5d      	ldr	r2, [pc, #372]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003fe2:	f043 0301 	orr.w	r3, r3, #1
 8003fe6:	6213      	str	r3, [r2, #32]
 8003fe8:	e00b      	b.n	8004002 <HAL_RCC_OscConfig+0x36e>
 8003fea:	4b5b      	ldr	r3, [pc, #364]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003fec:	6a1b      	ldr	r3, [r3, #32]
 8003fee:	4a5a      	ldr	r2, [pc, #360]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003ff0:	f023 0301 	bic.w	r3, r3, #1
 8003ff4:	6213      	str	r3, [r2, #32]
 8003ff6:	4b58      	ldr	r3, [pc, #352]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003ff8:	6a1b      	ldr	r3, [r3, #32]
 8003ffa:	4a57      	ldr	r2, [pc, #348]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8003ffc:	f023 0304 	bic.w	r3, r3, #4
 8004000:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d015      	beq.n	8004036 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800400a:	f7fd fe19 	bl	8001c40 <HAL_GetTick>
 800400e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004010:	e00a      	b.n	8004028 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004012:	f7fd fe15 	bl	8001c40 <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004020:	4293      	cmp	r3, r2
 8004022:	d901      	bls.n	8004028 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e0b1      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004028:	4b4b      	ldr	r3, [pc, #300]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 800402a:	6a1b      	ldr	r3, [r3, #32]
 800402c:	f003 0302 	and.w	r3, r3, #2
 8004030:	2b00      	cmp	r3, #0
 8004032:	d0ee      	beq.n	8004012 <HAL_RCC_OscConfig+0x37e>
 8004034:	e014      	b.n	8004060 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004036:	f7fd fe03 	bl	8001c40 <HAL_GetTick>
 800403a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800403c:	e00a      	b.n	8004054 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800403e:	f7fd fdff 	bl	8001c40 <HAL_GetTick>
 8004042:	4602      	mov	r2, r0
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	1ad3      	subs	r3, r2, r3
 8004048:	f241 3288 	movw	r2, #5000	@ 0x1388
 800404c:	4293      	cmp	r3, r2
 800404e:	d901      	bls.n	8004054 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e09b      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004054:	4b40      	ldr	r3, [pc, #256]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8004056:	6a1b      	ldr	r3, [r3, #32]
 8004058:	f003 0302 	and.w	r3, r3, #2
 800405c:	2b00      	cmp	r3, #0
 800405e:	d1ee      	bne.n	800403e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004060:	7dfb      	ldrb	r3, [r7, #23]
 8004062:	2b01      	cmp	r3, #1
 8004064:	d105      	bne.n	8004072 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004066:	4b3c      	ldr	r3, [pc, #240]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8004068:	69db      	ldr	r3, [r3, #28]
 800406a:	4a3b      	ldr	r2, [pc, #236]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 800406c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004070:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	69db      	ldr	r3, [r3, #28]
 8004076:	2b00      	cmp	r3, #0
 8004078:	f000 8087 	beq.w	800418a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800407c:	4b36      	ldr	r3, [pc, #216]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f003 030c 	and.w	r3, r3, #12
 8004084:	2b08      	cmp	r3, #8
 8004086:	d061      	beq.n	800414c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	69db      	ldr	r3, [r3, #28]
 800408c:	2b02      	cmp	r3, #2
 800408e:	d146      	bne.n	800411e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004090:	4b33      	ldr	r3, [pc, #204]	@ (8004160 <HAL_RCC_OscConfig+0x4cc>)
 8004092:	2200      	movs	r2, #0
 8004094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004096:	f7fd fdd3 	bl	8001c40 <HAL_GetTick>
 800409a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800409c:	e008      	b.n	80040b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800409e:	f7fd fdcf 	bl	8001c40 <HAL_GetTick>
 80040a2:	4602      	mov	r2, r0
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d901      	bls.n	80040b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e06d      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040b0:	4b29      	ldr	r3, [pc, #164]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d1f0      	bne.n	800409e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6a1b      	ldr	r3, [r3, #32]
 80040c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040c4:	d108      	bne.n	80040d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80040c6:	4b24      	ldr	r3, [pc, #144]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	4921      	ldr	r1, [pc, #132]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 80040d4:	4313      	orrs	r3, r2
 80040d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040d8:	4b1f      	ldr	r3, [pc, #124]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a19      	ldr	r1, [r3, #32]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e8:	430b      	orrs	r3, r1
 80040ea:	491b      	ldr	r1, [pc, #108]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 80040ec:	4313      	orrs	r3, r2
 80040ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004160 <HAL_RCC_OscConfig+0x4cc>)
 80040f2:	2201      	movs	r2, #1
 80040f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f6:	f7fd fda3 	bl	8001c40 <HAL_GetTick>
 80040fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80040fc:	e008      	b.n	8004110 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040fe:	f7fd fd9f 	bl	8001c40 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b02      	cmp	r3, #2
 800410a:	d901      	bls.n	8004110 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e03d      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004110:	4b11      	ldr	r3, [pc, #68]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d0f0      	beq.n	80040fe <HAL_RCC_OscConfig+0x46a>
 800411c:	e035      	b.n	800418a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800411e:	4b10      	ldr	r3, [pc, #64]	@ (8004160 <HAL_RCC_OscConfig+0x4cc>)
 8004120:	2200      	movs	r2, #0
 8004122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004124:	f7fd fd8c 	bl	8001c40 <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800412a:	e008      	b.n	800413e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800412c:	f7fd fd88 	bl	8001c40 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b02      	cmp	r3, #2
 8004138:	d901      	bls.n	800413e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e026      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800413e:	4b06      	ldr	r3, [pc, #24]	@ (8004158 <HAL_RCC_OscConfig+0x4c4>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1f0      	bne.n	800412c <HAL_RCC_OscConfig+0x498>
 800414a:	e01e      	b.n	800418a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	69db      	ldr	r3, [r3, #28]
 8004150:	2b01      	cmp	r3, #1
 8004152:	d107      	bne.n	8004164 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e019      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
 8004158:	40021000 	.word	0x40021000
 800415c:	40007000 	.word	0x40007000
 8004160:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004164:	4b0b      	ldr	r3, [pc, #44]	@ (8004194 <HAL_RCC_OscConfig+0x500>)
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6a1b      	ldr	r3, [r3, #32]
 8004174:	429a      	cmp	r2, r3
 8004176:	d106      	bne.n	8004186 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004182:	429a      	cmp	r2, r3
 8004184:	d001      	beq.n	800418a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e000      	b.n	800418c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	3718      	adds	r7, #24
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}
 8004194:	40021000 	.word	0x40021000

08004198 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d101      	bne.n	80041ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e0d0      	b.n	800434e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041ac:	4b6a      	ldr	r3, [pc, #424]	@ (8004358 <HAL_RCC_ClockConfig+0x1c0>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0307 	and.w	r3, r3, #7
 80041b4:	683a      	ldr	r2, [r7, #0]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d910      	bls.n	80041dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ba:	4b67      	ldr	r3, [pc, #412]	@ (8004358 <HAL_RCC_ClockConfig+0x1c0>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f023 0207 	bic.w	r2, r3, #7
 80041c2:	4965      	ldr	r1, [pc, #404]	@ (8004358 <HAL_RCC_ClockConfig+0x1c0>)
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041ca:	4b63      	ldr	r3, [pc, #396]	@ (8004358 <HAL_RCC_ClockConfig+0x1c0>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0307 	and.w	r3, r3, #7
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d001      	beq.n	80041dc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e0b8      	b.n	800434e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0302 	and.w	r3, r3, #2
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d020      	beq.n	800422a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0304 	and.w	r3, r3, #4
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d005      	beq.n	8004200 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041f4:	4b59      	ldr	r3, [pc, #356]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	4a58      	ldr	r2, [pc, #352]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 80041fa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80041fe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0308 	and.w	r3, r3, #8
 8004208:	2b00      	cmp	r3, #0
 800420a:	d005      	beq.n	8004218 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800420c:	4b53      	ldr	r3, [pc, #332]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	4a52      	ldr	r2, [pc, #328]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 8004212:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004216:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004218:	4b50      	ldr	r3, [pc, #320]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	494d      	ldr	r1, [pc, #308]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 8004226:	4313      	orrs	r3, r2
 8004228:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0301 	and.w	r3, r3, #1
 8004232:	2b00      	cmp	r3, #0
 8004234:	d040      	beq.n	80042b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	2b01      	cmp	r3, #1
 800423c:	d107      	bne.n	800424e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800423e:	4b47      	ldr	r3, [pc, #284]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d115      	bne.n	8004276 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e07f      	b.n	800434e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	2b02      	cmp	r3, #2
 8004254:	d107      	bne.n	8004266 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004256:	4b41      	ldr	r3, [pc, #260]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d109      	bne.n	8004276 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e073      	b.n	800434e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004266:	4b3d      	ldr	r3, [pc, #244]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0302 	and.w	r3, r3, #2
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e06b      	b.n	800434e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004276:	4b39      	ldr	r3, [pc, #228]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	f023 0203 	bic.w	r2, r3, #3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	4936      	ldr	r1, [pc, #216]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 8004284:	4313      	orrs	r3, r2
 8004286:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004288:	f7fd fcda 	bl	8001c40 <HAL_GetTick>
 800428c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800428e:	e00a      	b.n	80042a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004290:	f7fd fcd6 	bl	8001c40 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800429e:	4293      	cmp	r3, r2
 80042a0:	d901      	bls.n	80042a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e053      	b.n	800434e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042a6:	4b2d      	ldr	r3, [pc, #180]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f003 020c 	and.w	r2, r3, #12
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d1eb      	bne.n	8004290 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042b8:	4b27      	ldr	r3, [pc, #156]	@ (8004358 <HAL_RCC_ClockConfig+0x1c0>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0307 	and.w	r3, r3, #7
 80042c0:	683a      	ldr	r2, [r7, #0]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d210      	bcs.n	80042e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042c6:	4b24      	ldr	r3, [pc, #144]	@ (8004358 <HAL_RCC_ClockConfig+0x1c0>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f023 0207 	bic.w	r2, r3, #7
 80042ce:	4922      	ldr	r1, [pc, #136]	@ (8004358 <HAL_RCC_ClockConfig+0x1c0>)
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042d6:	4b20      	ldr	r3, [pc, #128]	@ (8004358 <HAL_RCC_ClockConfig+0x1c0>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0307 	and.w	r3, r3, #7
 80042de:	683a      	ldr	r2, [r7, #0]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d001      	beq.n	80042e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e032      	b.n	800434e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0304 	and.w	r3, r3, #4
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d008      	beq.n	8004306 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042f4:	4b19      	ldr	r3, [pc, #100]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	4916      	ldr	r1, [pc, #88]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 8004302:	4313      	orrs	r3, r2
 8004304:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0308 	and.w	r3, r3, #8
 800430e:	2b00      	cmp	r3, #0
 8004310:	d009      	beq.n	8004326 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004312:	4b12      	ldr	r3, [pc, #72]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	691b      	ldr	r3, [r3, #16]
 800431e:	00db      	lsls	r3, r3, #3
 8004320:	490e      	ldr	r1, [pc, #56]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 8004322:	4313      	orrs	r3, r2
 8004324:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004326:	f000 f821 	bl	800436c <HAL_RCC_GetSysClockFreq>
 800432a:	4602      	mov	r2, r0
 800432c:	4b0b      	ldr	r3, [pc, #44]	@ (800435c <HAL_RCC_ClockConfig+0x1c4>)
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	091b      	lsrs	r3, r3, #4
 8004332:	f003 030f 	and.w	r3, r3, #15
 8004336:	490a      	ldr	r1, [pc, #40]	@ (8004360 <HAL_RCC_ClockConfig+0x1c8>)
 8004338:	5ccb      	ldrb	r3, [r1, r3]
 800433a:	fa22 f303 	lsr.w	r3, r2, r3
 800433e:	4a09      	ldr	r2, [pc, #36]	@ (8004364 <HAL_RCC_ClockConfig+0x1cc>)
 8004340:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004342:	4b09      	ldr	r3, [pc, #36]	@ (8004368 <HAL_RCC_ClockConfig+0x1d0>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4618      	mov	r0, r3
 8004348:	f7fd fc38 	bl	8001bbc <HAL_InitTick>

  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3710      	adds	r7, #16
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	40022000 	.word	0x40022000
 800435c:	40021000 	.word	0x40021000
 8004360:	08007638 	.word	0x08007638
 8004364:	20000010 	.word	0x20000010
 8004368:	20000014 	.word	0x20000014

0800436c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800436c:	b480      	push	{r7}
 800436e:	b087      	sub	sp, #28
 8004370:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004372:	2300      	movs	r3, #0
 8004374:	60fb      	str	r3, [r7, #12]
 8004376:	2300      	movs	r3, #0
 8004378:	60bb      	str	r3, [r7, #8]
 800437a:	2300      	movs	r3, #0
 800437c:	617b      	str	r3, [r7, #20]
 800437e:	2300      	movs	r3, #0
 8004380:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004382:	2300      	movs	r3, #0
 8004384:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004386:	4b1e      	ldr	r3, [pc, #120]	@ (8004400 <HAL_RCC_GetSysClockFreq+0x94>)
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f003 030c 	and.w	r3, r3, #12
 8004392:	2b04      	cmp	r3, #4
 8004394:	d002      	beq.n	800439c <HAL_RCC_GetSysClockFreq+0x30>
 8004396:	2b08      	cmp	r3, #8
 8004398:	d003      	beq.n	80043a2 <HAL_RCC_GetSysClockFreq+0x36>
 800439a:	e027      	b.n	80043ec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800439c:	4b19      	ldr	r3, [pc, #100]	@ (8004404 <HAL_RCC_GetSysClockFreq+0x98>)
 800439e:	613b      	str	r3, [r7, #16]
      break;
 80043a0:	e027      	b.n	80043f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	0c9b      	lsrs	r3, r3, #18
 80043a6:	f003 030f 	and.w	r3, r3, #15
 80043aa:	4a17      	ldr	r2, [pc, #92]	@ (8004408 <HAL_RCC_GetSysClockFreq+0x9c>)
 80043ac:	5cd3      	ldrb	r3, [r2, r3]
 80043ae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d010      	beq.n	80043dc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80043ba:	4b11      	ldr	r3, [pc, #68]	@ (8004400 <HAL_RCC_GetSysClockFreq+0x94>)
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	0c5b      	lsrs	r3, r3, #17
 80043c0:	f003 0301 	and.w	r3, r3, #1
 80043c4:	4a11      	ldr	r2, [pc, #68]	@ (800440c <HAL_RCC_GetSysClockFreq+0xa0>)
 80043c6:	5cd3      	ldrb	r3, [r2, r3]
 80043c8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a0d      	ldr	r2, [pc, #52]	@ (8004404 <HAL_RCC_GetSysClockFreq+0x98>)
 80043ce:	fb03 f202 	mul.w	r2, r3, r2
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d8:	617b      	str	r3, [r7, #20]
 80043da:	e004      	b.n	80043e6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	4a0c      	ldr	r2, [pc, #48]	@ (8004410 <HAL_RCC_GetSysClockFreq+0xa4>)
 80043e0:	fb02 f303 	mul.w	r3, r2, r3
 80043e4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	613b      	str	r3, [r7, #16]
      break;
 80043ea:	e002      	b.n	80043f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80043ec:	4b05      	ldr	r3, [pc, #20]	@ (8004404 <HAL_RCC_GetSysClockFreq+0x98>)
 80043ee:	613b      	str	r3, [r7, #16]
      break;
 80043f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043f2:	693b      	ldr	r3, [r7, #16]
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	371c      	adds	r7, #28
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bc80      	pop	{r7}
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	40021000 	.word	0x40021000
 8004404:	007a1200 	.word	0x007a1200
 8004408:	08007650 	.word	0x08007650
 800440c:	08007660 	.word	0x08007660
 8004410:	003d0900 	.word	0x003d0900

08004414 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004414:	b480      	push	{r7}
 8004416:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004418:	4b02      	ldr	r3, [pc, #8]	@ (8004424 <HAL_RCC_GetHCLKFreq+0x10>)
 800441a:	681b      	ldr	r3, [r3, #0]
}
 800441c:	4618      	mov	r0, r3
 800441e:	46bd      	mov	sp, r7
 8004420:	bc80      	pop	{r7}
 8004422:	4770      	bx	lr
 8004424:	20000010 	.word	0x20000010

08004428 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800442c:	f7ff fff2 	bl	8004414 <HAL_RCC_GetHCLKFreq>
 8004430:	4602      	mov	r2, r0
 8004432:	4b05      	ldr	r3, [pc, #20]	@ (8004448 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	0a1b      	lsrs	r3, r3, #8
 8004438:	f003 0307 	and.w	r3, r3, #7
 800443c:	4903      	ldr	r1, [pc, #12]	@ (800444c <HAL_RCC_GetPCLK1Freq+0x24>)
 800443e:	5ccb      	ldrb	r3, [r1, r3]
 8004440:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004444:	4618      	mov	r0, r3
 8004446:	bd80      	pop	{r7, pc}
 8004448:	40021000 	.word	0x40021000
 800444c:	08007648 	.word	0x08007648

08004450 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004454:	f7ff ffde 	bl	8004414 <HAL_RCC_GetHCLKFreq>
 8004458:	4602      	mov	r2, r0
 800445a:	4b05      	ldr	r3, [pc, #20]	@ (8004470 <HAL_RCC_GetPCLK2Freq+0x20>)
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	0adb      	lsrs	r3, r3, #11
 8004460:	f003 0307 	and.w	r3, r3, #7
 8004464:	4903      	ldr	r1, [pc, #12]	@ (8004474 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004466:	5ccb      	ldrb	r3, [r1, r3]
 8004468:	fa22 f303 	lsr.w	r3, r2, r3
}
 800446c:	4618      	mov	r0, r3
 800446e:	bd80      	pop	{r7, pc}
 8004470:	40021000 	.word	0x40021000
 8004474:	08007648 	.word	0x08007648

08004478 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004478:	b480      	push	{r7}
 800447a:	b085      	sub	sp, #20
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004480:	4b0a      	ldr	r3, [pc, #40]	@ (80044ac <RCC_Delay+0x34>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a0a      	ldr	r2, [pc, #40]	@ (80044b0 <RCC_Delay+0x38>)
 8004486:	fba2 2303 	umull	r2, r3, r2, r3
 800448a:	0a5b      	lsrs	r3, r3, #9
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	fb02 f303 	mul.w	r3, r2, r3
 8004492:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004494:	bf00      	nop
  }
  while (Delay --);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	1e5a      	subs	r2, r3, #1
 800449a:	60fa      	str	r2, [r7, #12]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d1f9      	bne.n	8004494 <RCC_Delay+0x1c>
}
 80044a0:	bf00      	nop
 80044a2:	bf00      	nop
 80044a4:	3714      	adds	r7, #20
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bc80      	pop	{r7}
 80044aa:	4770      	bx	lr
 80044ac:	20000010 	.word	0x20000010
 80044b0:	10624dd3 	.word	0x10624dd3

080044b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d101      	bne.n	80044c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e042      	b.n	800454c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d106      	bne.n	80044e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f7fd f9ec 	bl	80018b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2224      	movs	r2, #36	@ 0x24
 80044e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	68da      	ldr	r2, [r3, #12]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f000 f971 	bl	80047e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	691a      	ldr	r2, [r3, #16]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800450c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	695a      	ldr	r2, [r3, #20]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800451c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	68da      	ldr	r2, [r3, #12]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800452c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2220      	movs	r2, #32
 8004538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2220      	movs	r2, #32
 8004540:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800454a:	2300      	movs	r3, #0
}
 800454c:	4618      	mov	r0, r3
 800454e:	3708      	adds	r7, #8
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b08a      	sub	sp, #40	@ 0x28
 8004558:	af02      	add	r7, sp, #8
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	603b      	str	r3, [r7, #0]
 8004560:	4613      	mov	r3, r2
 8004562:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004564:	2300      	movs	r3, #0
 8004566:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800456e:	b2db      	uxtb	r3, r3
 8004570:	2b20      	cmp	r3, #32
 8004572:	d175      	bne.n	8004660 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d002      	beq.n	8004580 <HAL_UART_Transmit+0x2c>
 800457a:	88fb      	ldrh	r3, [r7, #6]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d101      	bne.n	8004584 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e06e      	b.n	8004662 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2200      	movs	r2, #0
 8004588:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2221      	movs	r2, #33	@ 0x21
 800458e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004592:	f7fd fb55 	bl	8001c40 <HAL_GetTick>
 8004596:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	88fa      	ldrh	r2, [r7, #6]
 800459c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	88fa      	ldrh	r2, [r7, #6]
 80045a2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045ac:	d108      	bne.n	80045c0 <HAL_UART_Transmit+0x6c>
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d104      	bne.n	80045c0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80045b6:	2300      	movs	r3, #0
 80045b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	61bb      	str	r3, [r7, #24]
 80045be:	e003      	b.n	80045c8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045c4:	2300      	movs	r3, #0
 80045c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80045c8:	e02e      	b.n	8004628 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	9300      	str	r3, [sp, #0]
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	2200      	movs	r2, #0
 80045d2:	2180      	movs	r1, #128	@ 0x80
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f000 f848 	bl	800466a <UART_WaitOnFlagUntilTimeout>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d005      	beq.n	80045ec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2220      	movs	r2, #32
 80045e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80045e8:	2303      	movs	r3, #3
 80045ea:	e03a      	b.n	8004662 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10b      	bne.n	800460a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	881b      	ldrh	r3, [r3, #0]
 80045f6:	461a      	mov	r2, r3
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004600:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004602:	69bb      	ldr	r3, [r7, #24]
 8004604:	3302      	adds	r3, #2
 8004606:	61bb      	str	r3, [r7, #24]
 8004608:	e007      	b.n	800461a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	781a      	ldrb	r2, [r3, #0]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	3301      	adds	r3, #1
 8004618:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800461e:	b29b      	uxth	r3, r3
 8004620:	3b01      	subs	r3, #1
 8004622:	b29a      	uxth	r2, r3
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800462c:	b29b      	uxth	r3, r3
 800462e:	2b00      	cmp	r3, #0
 8004630:	d1cb      	bne.n	80045ca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	9300      	str	r3, [sp, #0]
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	2200      	movs	r2, #0
 800463a:	2140      	movs	r1, #64	@ 0x40
 800463c:	68f8      	ldr	r0, [r7, #12]
 800463e:	f000 f814 	bl	800466a <UART_WaitOnFlagUntilTimeout>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d005      	beq.n	8004654 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2220      	movs	r2, #32
 800464c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004650:	2303      	movs	r3, #3
 8004652:	e006      	b.n	8004662 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2220      	movs	r2, #32
 8004658:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800465c:	2300      	movs	r3, #0
 800465e:	e000      	b.n	8004662 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004660:	2302      	movs	r3, #2
  }
}
 8004662:	4618      	mov	r0, r3
 8004664:	3720      	adds	r7, #32
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}

0800466a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800466a:	b580      	push	{r7, lr}
 800466c:	b086      	sub	sp, #24
 800466e:	af00      	add	r7, sp, #0
 8004670:	60f8      	str	r0, [r7, #12]
 8004672:	60b9      	str	r1, [r7, #8]
 8004674:	603b      	str	r3, [r7, #0]
 8004676:	4613      	mov	r3, r2
 8004678:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800467a:	e03b      	b.n	80046f4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800467c:	6a3b      	ldr	r3, [r7, #32]
 800467e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004682:	d037      	beq.n	80046f4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004684:	f7fd fadc 	bl	8001c40 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	6a3a      	ldr	r2, [r7, #32]
 8004690:	429a      	cmp	r2, r3
 8004692:	d302      	bcc.n	800469a <UART_WaitOnFlagUntilTimeout+0x30>
 8004694:	6a3b      	ldr	r3, [r7, #32]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d101      	bne.n	800469e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e03a      	b.n	8004714 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	f003 0304 	and.w	r3, r3, #4
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d023      	beq.n	80046f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	2b80      	cmp	r3, #128	@ 0x80
 80046b0:	d020      	beq.n	80046f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	2b40      	cmp	r3, #64	@ 0x40
 80046b6:	d01d      	beq.n	80046f4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0308 	and.w	r3, r3, #8
 80046c2:	2b08      	cmp	r3, #8
 80046c4:	d116      	bne.n	80046f4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80046c6:	2300      	movs	r3, #0
 80046c8:	617b      	str	r3, [r7, #20]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	617b      	str	r3, [r7, #20]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	617b      	str	r3, [r7, #20]
 80046da:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046dc:	68f8      	ldr	r0, [r7, #12]
 80046de:	f000 f81d 	bl	800471c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2208      	movs	r2, #8
 80046e6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e00f      	b.n	8004714 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	4013      	ands	r3, r2
 80046fe:	68ba      	ldr	r2, [r7, #8]
 8004700:	429a      	cmp	r2, r3
 8004702:	bf0c      	ite	eq
 8004704:	2301      	moveq	r3, #1
 8004706:	2300      	movne	r3, #0
 8004708:	b2db      	uxtb	r3, r3
 800470a:	461a      	mov	r2, r3
 800470c:	79fb      	ldrb	r3, [r7, #7]
 800470e:	429a      	cmp	r2, r3
 8004710:	d0b4      	beq.n	800467c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004712:	2300      	movs	r3, #0
}
 8004714:	4618      	mov	r0, r3
 8004716:	3718      	adds	r7, #24
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}

0800471c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800471c:	b480      	push	{r7}
 800471e:	b095      	sub	sp, #84	@ 0x54
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	330c      	adds	r3, #12
 800472a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800472c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800472e:	e853 3f00 	ldrex	r3, [r3]
 8004732:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004736:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800473a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	330c      	adds	r3, #12
 8004742:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004744:	643a      	str	r2, [r7, #64]	@ 0x40
 8004746:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004748:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800474a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800474c:	e841 2300 	strex	r3, r2, [r1]
 8004750:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004754:	2b00      	cmp	r3, #0
 8004756:	d1e5      	bne.n	8004724 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	3314      	adds	r3, #20
 800475e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004760:	6a3b      	ldr	r3, [r7, #32]
 8004762:	e853 3f00 	ldrex	r3, [r3]
 8004766:	61fb      	str	r3, [r7, #28]
   return(result);
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	f023 0301 	bic.w	r3, r3, #1
 800476e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	3314      	adds	r3, #20
 8004776:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004778:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800477a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800477c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800477e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004780:	e841 2300 	strex	r3, r2, [r1]
 8004784:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004788:	2b00      	cmp	r3, #0
 800478a:	d1e5      	bne.n	8004758 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004790:	2b01      	cmp	r3, #1
 8004792:	d119      	bne.n	80047c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	330c      	adds	r3, #12
 800479a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	e853 3f00 	ldrex	r3, [r3]
 80047a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	f023 0310 	bic.w	r3, r3, #16
 80047aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	330c      	adds	r3, #12
 80047b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047b4:	61ba      	str	r2, [r7, #24]
 80047b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047b8:	6979      	ldr	r1, [r7, #20]
 80047ba:	69ba      	ldr	r2, [r7, #24]
 80047bc:	e841 2300 	strex	r3, r2, [r1]
 80047c0:	613b      	str	r3, [r7, #16]
   return(result);
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1e5      	bne.n	8004794 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2220      	movs	r2, #32
 80047cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80047d6:	bf00      	nop
 80047d8:	3754      	adds	r7, #84	@ 0x54
 80047da:	46bd      	mov	sp, r7
 80047dc:	bc80      	pop	{r7}
 80047de:	4770      	bx	lr

080047e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	691b      	ldr	r3, [r3, #16]
 80047ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	68da      	ldr	r2, [r3, #12]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	430a      	orrs	r2, r1
 80047fc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	689a      	ldr	r2, [r3, #8]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	691b      	ldr	r3, [r3, #16]
 8004806:	431a      	orrs	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	695b      	ldr	r3, [r3, #20]
 800480c:	4313      	orrs	r3, r2
 800480e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800481a:	f023 030c 	bic.w	r3, r3, #12
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	6812      	ldr	r2, [r2, #0]
 8004822:	68b9      	ldr	r1, [r7, #8]
 8004824:	430b      	orrs	r3, r1
 8004826:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	699a      	ldr	r2, [r3, #24]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	430a      	orrs	r2, r1
 800483c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a2c      	ldr	r2, [pc, #176]	@ (80048f4 <UART_SetConfig+0x114>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d103      	bne.n	8004850 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004848:	f7ff fe02 	bl	8004450 <HAL_RCC_GetPCLK2Freq>
 800484c:	60f8      	str	r0, [r7, #12]
 800484e:	e002      	b.n	8004856 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004850:	f7ff fdea 	bl	8004428 <HAL_RCC_GetPCLK1Freq>
 8004854:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004856:	68fa      	ldr	r2, [r7, #12]
 8004858:	4613      	mov	r3, r2
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	4413      	add	r3, r2
 800485e:	009a      	lsls	r2, r3, #2
 8004860:	441a      	add	r2, r3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	fbb2 f3f3 	udiv	r3, r2, r3
 800486c:	4a22      	ldr	r2, [pc, #136]	@ (80048f8 <UART_SetConfig+0x118>)
 800486e:	fba2 2303 	umull	r2, r3, r2, r3
 8004872:	095b      	lsrs	r3, r3, #5
 8004874:	0119      	lsls	r1, r3, #4
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	4613      	mov	r3, r2
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	4413      	add	r3, r2
 800487e:	009a      	lsls	r2, r3, #2
 8004880:	441a      	add	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	fbb2 f2f3 	udiv	r2, r2, r3
 800488c:	4b1a      	ldr	r3, [pc, #104]	@ (80048f8 <UART_SetConfig+0x118>)
 800488e:	fba3 0302 	umull	r0, r3, r3, r2
 8004892:	095b      	lsrs	r3, r3, #5
 8004894:	2064      	movs	r0, #100	@ 0x64
 8004896:	fb00 f303 	mul.w	r3, r0, r3
 800489a:	1ad3      	subs	r3, r2, r3
 800489c:	011b      	lsls	r3, r3, #4
 800489e:	3332      	adds	r3, #50	@ 0x32
 80048a0:	4a15      	ldr	r2, [pc, #84]	@ (80048f8 <UART_SetConfig+0x118>)
 80048a2:	fba2 2303 	umull	r2, r3, r2, r3
 80048a6:	095b      	lsrs	r3, r3, #5
 80048a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048ac:	4419      	add	r1, r3
 80048ae:	68fa      	ldr	r2, [r7, #12]
 80048b0:	4613      	mov	r3, r2
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	4413      	add	r3, r2
 80048b6:	009a      	lsls	r2, r3, #2
 80048b8:	441a      	add	r2, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80048c4:	4b0c      	ldr	r3, [pc, #48]	@ (80048f8 <UART_SetConfig+0x118>)
 80048c6:	fba3 0302 	umull	r0, r3, r3, r2
 80048ca:	095b      	lsrs	r3, r3, #5
 80048cc:	2064      	movs	r0, #100	@ 0x64
 80048ce:	fb00 f303 	mul.w	r3, r0, r3
 80048d2:	1ad3      	subs	r3, r2, r3
 80048d4:	011b      	lsls	r3, r3, #4
 80048d6:	3332      	adds	r3, #50	@ 0x32
 80048d8:	4a07      	ldr	r2, [pc, #28]	@ (80048f8 <UART_SetConfig+0x118>)
 80048da:	fba2 2303 	umull	r2, r3, r2, r3
 80048de:	095b      	lsrs	r3, r3, #5
 80048e0:	f003 020f 	and.w	r2, r3, #15
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	440a      	add	r2, r1
 80048ea:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80048ec:	bf00      	nop
 80048ee:	3710      	adds	r7, #16
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	40013800 	.word	0x40013800
 80048f8:	51eb851f 	.word	0x51eb851f

080048fc <__cvt>:
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004902:	461d      	mov	r5, r3
 8004904:	bfbb      	ittet	lt
 8004906:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800490a:	461d      	movlt	r5, r3
 800490c:	2300      	movge	r3, #0
 800490e:	232d      	movlt	r3, #45	@ 0x2d
 8004910:	b088      	sub	sp, #32
 8004912:	4614      	mov	r4, r2
 8004914:	bfb8      	it	lt
 8004916:	4614      	movlt	r4, r2
 8004918:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800491a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800491c:	7013      	strb	r3, [r2, #0]
 800491e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004920:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004924:	f023 0820 	bic.w	r8, r3, #32
 8004928:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800492c:	d005      	beq.n	800493a <__cvt+0x3e>
 800492e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004932:	d100      	bne.n	8004936 <__cvt+0x3a>
 8004934:	3601      	adds	r6, #1
 8004936:	2302      	movs	r3, #2
 8004938:	e000      	b.n	800493c <__cvt+0x40>
 800493a:	2303      	movs	r3, #3
 800493c:	aa07      	add	r2, sp, #28
 800493e:	9204      	str	r2, [sp, #16]
 8004940:	aa06      	add	r2, sp, #24
 8004942:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004946:	e9cd 3600 	strd	r3, r6, [sp]
 800494a:	4622      	mov	r2, r4
 800494c:	462b      	mov	r3, r5
 800494e:	f000 fe97 	bl	8005680 <_dtoa_r>
 8004952:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004956:	4607      	mov	r7, r0
 8004958:	d119      	bne.n	800498e <__cvt+0x92>
 800495a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800495c:	07db      	lsls	r3, r3, #31
 800495e:	d50e      	bpl.n	800497e <__cvt+0x82>
 8004960:	eb00 0906 	add.w	r9, r0, r6
 8004964:	2200      	movs	r2, #0
 8004966:	2300      	movs	r3, #0
 8004968:	4620      	mov	r0, r4
 800496a:	4629      	mov	r1, r5
 800496c:	f7fc f81c 	bl	80009a8 <__aeabi_dcmpeq>
 8004970:	b108      	cbz	r0, 8004976 <__cvt+0x7a>
 8004972:	f8cd 901c 	str.w	r9, [sp, #28]
 8004976:	2230      	movs	r2, #48	@ 0x30
 8004978:	9b07      	ldr	r3, [sp, #28]
 800497a:	454b      	cmp	r3, r9
 800497c:	d31e      	bcc.n	80049bc <__cvt+0xc0>
 800497e:	4638      	mov	r0, r7
 8004980:	9b07      	ldr	r3, [sp, #28]
 8004982:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004984:	1bdb      	subs	r3, r3, r7
 8004986:	6013      	str	r3, [r2, #0]
 8004988:	b008      	add	sp, #32
 800498a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800498e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004992:	eb00 0906 	add.w	r9, r0, r6
 8004996:	d1e5      	bne.n	8004964 <__cvt+0x68>
 8004998:	7803      	ldrb	r3, [r0, #0]
 800499a:	2b30      	cmp	r3, #48	@ 0x30
 800499c:	d10a      	bne.n	80049b4 <__cvt+0xb8>
 800499e:	2200      	movs	r2, #0
 80049a0:	2300      	movs	r3, #0
 80049a2:	4620      	mov	r0, r4
 80049a4:	4629      	mov	r1, r5
 80049a6:	f7fb ffff 	bl	80009a8 <__aeabi_dcmpeq>
 80049aa:	b918      	cbnz	r0, 80049b4 <__cvt+0xb8>
 80049ac:	f1c6 0601 	rsb	r6, r6, #1
 80049b0:	f8ca 6000 	str.w	r6, [sl]
 80049b4:	f8da 3000 	ldr.w	r3, [sl]
 80049b8:	4499      	add	r9, r3
 80049ba:	e7d3      	b.n	8004964 <__cvt+0x68>
 80049bc:	1c59      	adds	r1, r3, #1
 80049be:	9107      	str	r1, [sp, #28]
 80049c0:	701a      	strb	r2, [r3, #0]
 80049c2:	e7d9      	b.n	8004978 <__cvt+0x7c>

080049c4 <__exponent>:
 80049c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049c6:	2900      	cmp	r1, #0
 80049c8:	bfb6      	itet	lt
 80049ca:	232d      	movlt	r3, #45	@ 0x2d
 80049cc:	232b      	movge	r3, #43	@ 0x2b
 80049ce:	4249      	neglt	r1, r1
 80049d0:	2909      	cmp	r1, #9
 80049d2:	7002      	strb	r2, [r0, #0]
 80049d4:	7043      	strb	r3, [r0, #1]
 80049d6:	dd29      	ble.n	8004a2c <__exponent+0x68>
 80049d8:	f10d 0307 	add.w	r3, sp, #7
 80049dc:	461d      	mov	r5, r3
 80049de:	270a      	movs	r7, #10
 80049e0:	fbb1 f6f7 	udiv	r6, r1, r7
 80049e4:	461a      	mov	r2, r3
 80049e6:	fb07 1416 	mls	r4, r7, r6, r1
 80049ea:	3430      	adds	r4, #48	@ 0x30
 80049ec:	f802 4c01 	strb.w	r4, [r2, #-1]
 80049f0:	460c      	mov	r4, r1
 80049f2:	2c63      	cmp	r4, #99	@ 0x63
 80049f4:	4631      	mov	r1, r6
 80049f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80049fa:	dcf1      	bgt.n	80049e0 <__exponent+0x1c>
 80049fc:	3130      	adds	r1, #48	@ 0x30
 80049fe:	1e94      	subs	r4, r2, #2
 8004a00:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a04:	4623      	mov	r3, r4
 8004a06:	1c41      	adds	r1, r0, #1
 8004a08:	42ab      	cmp	r3, r5
 8004a0a:	d30a      	bcc.n	8004a22 <__exponent+0x5e>
 8004a0c:	f10d 0309 	add.w	r3, sp, #9
 8004a10:	1a9b      	subs	r3, r3, r2
 8004a12:	42ac      	cmp	r4, r5
 8004a14:	bf88      	it	hi
 8004a16:	2300      	movhi	r3, #0
 8004a18:	3302      	adds	r3, #2
 8004a1a:	4403      	add	r3, r0
 8004a1c:	1a18      	subs	r0, r3, r0
 8004a1e:	b003      	add	sp, #12
 8004a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a22:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004a26:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004a2a:	e7ed      	b.n	8004a08 <__exponent+0x44>
 8004a2c:	2330      	movs	r3, #48	@ 0x30
 8004a2e:	3130      	adds	r1, #48	@ 0x30
 8004a30:	7083      	strb	r3, [r0, #2]
 8004a32:	70c1      	strb	r1, [r0, #3]
 8004a34:	1d03      	adds	r3, r0, #4
 8004a36:	e7f1      	b.n	8004a1c <__exponent+0x58>

08004a38 <_printf_float>:
 8004a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a3c:	b091      	sub	sp, #68	@ 0x44
 8004a3e:	460c      	mov	r4, r1
 8004a40:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004a44:	4616      	mov	r6, r2
 8004a46:	461f      	mov	r7, r3
 8004a48:	4605      	mov	r5, r0
 8004a4a:	f000 fcfb 	bl	8005444 <_localeconv_r>
 8004a4e:	6803      	ldr	r3, [r0, #0]
 8004a50:	4618      	mov	r0, r3
 8004a52:	9308      	str	r3, [sp, #32]
 8004a54:	f7fb fb7c 	bl	8000150 <strlen>
 8004a58:	2300      	movs	r3, #0
 8004a5a:	930e      	str	r3, [sp, #56]	@ 0x38
 8004a5c:	f8d8 3000 	ldr.w	r3, [r8]
 8004a60:	9009      	str	r0, [sp, #36]	@ 0x24
 8004a62:	3307      	adds	r3, #7
 8004a64:	f023 0307 	bic.w	r3, r3, #7
 8004a68:	f103 0208 	add.w	r2, r3, #8
 8004a6c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004a70:	f8d4 b000 	ldr.w	fp, [r4]
 8004a74:	f8c8 2000 	str.w	r2, [r8]
 8004a78:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004a7c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004a80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004a82:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004a86:	f04f 32ff 	mov.w	r2, #4294967295
 8004a8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004a8e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004a92:	4b9c      	ldr	r3, [pc, #624]	@ (8004d04 <_printf_float+0x2cc>)
 8004a94:	f7fb ffba 	bl	8000a0c <__aeabi_dcmpun>
 8004a98:	bb70      	cbnz	r0, 8004af8 <_printf_float+0xc0>
 8004a9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8004aa2:	4b98      	ldr	r3, [pc, #608]	@ (8004d04 <_printf_float+0x2cc>)
 8004aa4:	f7fb ff94 	bl	80009d0 <__aeabi_dcmple>
 8004aa8:	bb30      	cbnz	r0, 8004af8 <_printf_float+0xc0>
 8004aaa:	2200      	movs	r2, #0
 8004aac:	2300      	movs	r3, #0
 8004aae:	4640      	mov	r0, r8
 8004ab0:	4649      	mov	r1, r9
 8004ab2:	f7fb ff83 	bl	80009bc <__aeabi_dcmplt>
 8004ab6:	b110      	cbz	r0, 8004abe <_printf_float+0x86>
 8004ab8:	232d      	movs	r3, #45	@ 0x2d
 8004aba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004abe:	4a92      	ldr	r2, [pc, #584]	@ (8004d08 <_printf_float+0x2d0>)
 8004ac0:	4b92      	ldr	r3, [pc, #584]	@ (8004d0c <_printf_float+0x2d4>)
 8004ac2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004ac6:	bf94      	ite	ls
 8004ac8:	4690      	movls	r8, r2
 8004aca:	4698      	movhi	r8, r3
 8004acc:	2303      	movs	r3, #3
 8004ace:	f04f 0900 	mov.w	r9, #0
 8004ad2:	6123      	str	r3, [r4, #16]
 8004ad4:	f02b 0304 	bic.w	r3, fp, #4
 8004ad8:	6023      	str	r3, [r4, #0]
 8004ada:	4633      	mov	r3, r6
 8004adc:	4621      	mov	r1, r4
 8004ade:	4628      	mov	r0, r5
 8004ae0:	9700      	str	r7, [sp, #0]
 8004ae2:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004ae4:	f000 f9d4 	bl	8004e90 <_printf_common>
 8004ae8:	3001      	adds	r0, #1
 8004aea:	f040 8090 	bne.w	8004c0e <_printf_float+0x1d6>
 8004aee:	f04f 30ff 	mov.w	r0, #4294967295
 8004af2:	b011      	add	sp, #68	@ 0x44
 8004af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004af8:	4642      	mov	r2, r8
 8004afa:	464b      	mov	r3, r9
 8004afc:	4640      	mov	r0, r8
 8004afe:	4649      	mov	r1, r9
 8004b00:	f7fb ff84 	bl	8000a0c <__aeabi_dcmpun>
 8004b04:	b148      	cbz	r0, 8004b1a <_printf_float+0xe2>
 8004b06:	464b      	mov	r3, r9
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	bfb8      	it	lt
 8004b0c:	232d      	movlt	r3, #45	@ 0x2d
 8004b0e:	4a80      	ldr	r2, [pc, #512]	@ (8004d10 <_printf_float+0x2d8>)
 8004b10:	bfb8      	it	lt
 8004b12:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004b16:	4b7f      	ldr	r3, [pc, #508]	@ (8004d14 <_printf_float+0x2dc>)
 8004b18:	e7d3      	b.n	8004ac2 <_printf_float+0x8a>
 8004b1a:	6863      	ldr	r3, [r4, #4]
 8004b1c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004b20:	1c5a      	adds	r2, r3, #1
 8004b22:	d13f      	bne.n	8004ba4 <_printf_float+0x16c>
 8004b24:	2306      	movs	r3, #6
 8004b26:	6063      	str	r3, [r4, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004b2e:	6023      	str	r3, [r4, #0]
 8004b30:	9206      	str	r2, [sp, #24]
 8004b32:	aa0e      	add	r2, sp, #56	@ 0x38
 8004b34:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004b38:	aa0d      	add	r2, sp, #52	@ 0x34
 8004b3a:	9203      	str	r2, [sp, #12]
 8004b3c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004b40:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004b44:	6863      	ldr	r3, [r4, #4]
 8004b46:	4642      	mov	r2, r8
 8004b48:	9300      	str	r3, [sp, #0]
 8004b4a:	4628      	mov	r0, r5
 8004b4c:	464b      	mov	r3, r9
 8004b4e:	910a      	str	r1, [sp, #40]	@ 0x28
 8004b50:	f7ff fed4 	bl	80048fc <__cvt>
 8004b54:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004b56:	4680      	mov	r8, r0
 8004b58:	2947      	cmp	r1, #71	@ 0x47
 8004b5a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004b5c:	d128      	bne.n	8004bb0 <_printf_float+0x178>
 8004b5e:	1cc8      	adds	r0, r1, #3
 8004b60:	db02      	blt.n	8004b68 <_printf_float+0x130>
 8004b62:	6863      	ldr	r3, [r4, #4]
 8004b64:	4299      	cmp	r1, r3
 8004b66:	dd40      	ble.n	8004bea <_printf_float+0x1b2>
 8004b68:	f1aa 0a02 	sub.w	sl, sl, #2
 8004b6c:	fa5f fa8a 	uxtb.w	sl, sl
 8004b70:	4652      	mov	r2, sl
 8004b72:	3901      	subs	r1, #1
 8004b74:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004b78:	910d      	str	r1, [sp, #52]	@ 0x34
 8004b7a:	f7ff ff23 	bl	80049c4 <__exponent>
 8004b7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004b80:	4681      	mov	r9, r0
 8004b82:	1813      	adds	r3, r2, r0
 8004b84:	2a01      	cmp	r2, #1
 8004b86:	6123      	str	r3, [r4, #16]
 8004b88:	dc02      	bgt.n	8004b90 <_printf_float+0x158>
 8004b8a:	6822      	ldr	r2, [r4, #0]
 8004b8c:	07d2      	lsls	r2, r2, #31
 8004b8e:	d501      	bpl.n	8004b94 <_printf_float+0x15c>
 8004b90:	3301      	adds	r3, #1
 8004b92:	6123      	str	r3, [r4, #16]
 8004b94:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d09e      	beq.n	8004ada <_printf_float+0xa2>
 8004b9c:	232d      	movs	r3, #45	@ 0x2d
 8004b9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ba2:	e79a      	b.n	8004ada <_printf_float+0xa2>
 8004ba4:	2947      	cmp	r1, #71	@ 0x47
 8004ba6:	d1bf      	bne.n	8004b28 <_printf_float+0xf0>
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d1bd      	bne.n	8004b28 <_printf_float+0xf0>
 8004bac:	2301      	movs	r3, #1
 8004bae:	e7ba      	b.n	8004b26 <_printf_float+0xee>
 8004bb0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004bb4:	d9dc      	bls.n	8004b70 <_printf_float+0x138>
 8004bb6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004bba:	d118      	bne.n	8004bee <_printf_float+0x1b6>
 8004bbc:	2900      	cmp	r1, #0
 8004bbe:	6863      	ldr	r3, [r4, #4]
 8004bc0:	dd0b      	ble.n	8004bda <_printf_float+0x1a2>
 8004bc2:	6121      	str	r1, [r4, #16]
 8004bc4:	b913      	cbnz	r3, 8004bcc <_printf_float+0x194>
 8004bc6:	6822      	ldr	r2, [r4, #0]
 8004bc8:	07d0      	lsls	r0, r2, #31
 8004bca:	d502      	bpl.n	8004bd2 <_printf_float+0x19a>
 8004bcc:	3301      	adds	r3, #1
 8004bce:	440b      	add	r3, r1
 8004bd0:	6123      	str	r3, [r4, #16]
 8004bd2:	f04f 0900 	mov.w	r9, #0
 8004bd6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004bd8:	e7dc      	b.n	8004b94 <_printf_float+0x15c>
 8004bda:	b913      	cbnz	r3, 8004be2 <_printf_float+0x1aa>
 8004bdc:	6822      	ldr	r2, [r4, #0]
 8004bde:	07d2      	lsls	r2, r2, #31
 8004be0:	d501      	bpl.n	8004be6 <_printf_float+0x1ae>
 8004be2:	3302      	adds	r3, #2
 8004be4:	e7f4      	b.n	8004bd0 <_printf_float+0x198>
 8004be6:	2301      	movs	r3, #1
 8004be8:	e7f2      	b.n	8004bd0 <_printf_float+0x198>
 8004bea:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004bee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004bf0:	4299      	cmp	r1, r3
 8004bf2:	db05      	blt.n	8004c00 <_printf_float+0x1c8>
 8004bf4:	6823      	ldr	r3, [r4, #0]
 8004bf6:	6121      	str	r1, [r4, #16]
 8004bf8:	07d8      	lsls	r0, r3, #31
 8004bfa:	d5ea      	bpl.n	8004bd2 <_printf_float+0x19a>
 8004bfc:	1c4b      	adds	r3, r1, #1
 8004bfe:	e7e7      	b.n	8004bd0 <_printf_float+0x198>
 8004c00:	2900      	cmp	r1, #0
 8004c02:	bfcc      	ite	gt
 8004c04:	2201      	movgt	r2, #1
 8004c06:	f1c1 0202 	rsble	r2, r1, #2
 8004c0a:	4413      	add	r3, r2
 8004c0c:	e7e0      	b.n	8004bd0 <_printf_float+0x198>
 8004c0e:	6823      	ldr	r3, [r4, #0]
 8004c10:	055a      	lsls	r2, r3, #21
 8004c12:	d407      	bmi.n	8004c24 <_printf_float+0x1ec>
 8004c14:	6923      	ldr	r3, [r4, #16]
 8004c16:	4642      	mov	r2, r8
 8004c18:	4631      	mov	r1, r6
 8004c1a:	4628      	mov	r0, r5
 8004c1c:	47b8      	blx	r7
 8004c1e:	3001      	adds	r0, #1
 8004c20:	d12b      	bne.n	8004c7a <_printf_float+0x242>
 8004c22:	e764      	b.n	8004aee <_printf_float+0xb6>
 8004c24:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c28:	f240 80dc 	bls.w	8004de4 <_printf_float+0x3ac>
 8004c2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c30:	2200      	movs	r2, #0
 8004c32:	2300      	movs	r3, #0
 8004c34:	f7fb feb8 	bl	80009a8 <__aeabi_dcmpeq>
 8004c38:	2800      	cmp	r0, #0
 8004c3a:	d033      	beq.n	8004ca4 <_printf_float+0x26c>
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	4631      	mov	r1, r6
 8004c40:	4628      	mov	r0, r5
 8004c42:	4a35      	ldr	r2, [pc, #212]	@ (8004d18 <_printf_float+0x2e0>)
 8004c44:	47b8      	blx	r7
 8004c46:	3001      	adds	r0, #1
 8004c48:	f43f af51 	beq.w	8004aee <_printf_float+0xb6>
 8004c4c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004c50:	4543      	cmp	r3, r8
 8004c52:	db02      	blt.n	8004c5a <_printf_float+0x222>
 8004c54:	6823      	ldr	r3, [r4, #0]
 8004c56:	07d8      	lsls	r0, r3, #31
 8004c58:	d50f      	bpl.n	8004c7a <_printf_float+0x242>
 8004c5a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004c5e:	4631      	mov	r1, r6
 8004c60:	4628      	mov	r0, r5
 8004c62:	47b8      	blx	r7
 8004c64:	3001      	adds	r0, #1
 8004c66:	f43f af42 	beq.w	8004aee <_printf_float+0xb6>
 8004c6a:	f04f 0900 	mov.w	r9, #0
 8004c6e:	f108 38ff 	add.w	r8, r8, #4294967295
 8004c72:	f104 0a1a 	add.w	sl, r4, #26
 8004c76:	45c8      	cmp	r8, r9
 8004c78:	dc09      	bgt.n	8004c8e <_printf_float+0x256>
 8004c7a:	6823      	ldr	r3, [r4, #0]
 8004c7c:	079b      	lsls	r3, r3, #30
 8004c7e:	f100 8102 	bmi.w	8004e86 <_printf_float+0x44e>
 8004c82:	68e0      	ldr	r0, [r4, #12]
 8004c84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004c86:	4298      	cmp	r0, r3
 8004c88:	bfb8      	it	lt
 8004c8a:	4618      	movlt	r0, r3
 8004c8c:	e731      	b.n	8004af2 <_printf_float+0xba>
 8004c8e:	2301      	movs	r3, #1
 8004c90:	4652      	mov	r2, sl
 8004c92:	4631      	mov	r1, r6
 8004c94:	4628      	mov	r0, r5
 8004c96:	47b8      	blx	r7
 8004c98:	3001      	adds	r0, #1
 8004c9a:	f43f af28 	beq.w	8004aee <_printf_float+0xb6>
 8004c9e:	f109 0901 	add.w	r9, r9, #1
 8004ca2:	e7e8      	b.n	8004c76 <_printf_float+0x23e>
 8004ca4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	dc38      	bgt.n	8004d1c <_printf_float+0x2e4>
 8004caa:	2301      	movs	r3, #1
 8004cac:	4631      	mov	r1, r6
 8004cae:	4628      	mov	r0, r5
 8004cb0:	4a19      	ldr	r2, [pc, #100]	@ (8004d18 <_printf_float+0x2e0>)
 8004cb2:	47b8      	blx	r7
 8004cb4:	3001      	adds	r0, #1
 8004cb6:	f43f af1a 	beq.w	8004aee <_printf_float+0xb6>
 8004cba:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004cbe:	ea59 0303 	orrs.w	r3, r9, r3
 8004cc2:	d102      	bne.n	8004cca <_printf_float+0x292>
 8004cc4:	6823      	ldr	r3, [r4, #0]
 8004cc6:	07d9      	lsls	r1, r3, #31
 8004cc8:	d5d7      	bpl.n	8004c7a <_printf_float+0x242>
 8004cca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004cce:	4631      	mov	r1, r6
 8004cd0:	4628      	mov	r0, r5
 8004cd2:	47b8      	blx	r7
 8004cd4:	3001      	adds	r0, #1
 8004cd6:	f43f af0a 	beq.w	8004aee <_printf_float+0xb6>
 8004cda:	f04f 0a00 	mov.w	sl, #0
 8004cde:	f104 0b1a 	add.w	fp, r4, #26
 8004ce2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ce4:	425b      	negs	r3, r3
 8004ce6:	4553      	cmp	r3, sl
 8004ce8:	dc01      	bgt.n	8004cee <_printf_float+0x2b6>
 8004cea:	464b      	mov	r3, r9
 8004cec:	e793      	b.n	8004c16 <_printf_float+0x1de>
 8004cee:	2301      	movs	r3, #1
 8004cf0:	465a      	mov	r2, fp
 8004cf2:	4631      	mov	r1, r6
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	47b8      	blx	r7
 8004cf8:	3001      	adds	r0, #1
 8004cfa:	f43f aef8 	beq.w	8004aee <_printf_float+0xb6>
 8004cfe:	f10a 0a01 	add.w	sl, sl, #1
 8004d02:	e7ee      	b.n	8004ce2 <_printf_float+0x2aa>
 8004d04:	7fefffff 	.word	0x7fefffff
 8004d08:	08007763 	.word	0x08007763
 8004d0c:	08007767 	.word	0x08007767
 8004d10:	0800776b 	.word	0x0800776b
 8004d14:	0800776f 	.word	0x0800776f
 8004d18:	08007773 	.word	0x08007773
 8004d1c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d1e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004d22:	4553      	cmp	r3, sl
 8004d24:	bfa8      	it	ge
 8004d26:	4653      	movge	r3, sl
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	4699      	mov	r9, r3
 8004d2c:	dc36      	bgt.n	8004d9c <_printf_float+0x364>
 8004d2e:	f04f 0b00 	mov.w	fp, #0
 8004d32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d36:	f104 021a 	add.w	r2, r4, #26
 8004d3a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d3c:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d3e:	eba3 0309 	sub.w	r3, r3, r9
 8004d42:	455b      	cmp	r3, fp
 8004d44:	dc31      	bgt.n	8004daa <_printf_float+0x372>
 8004d46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d48:	459a      	cmp	sl, r3
 8004d4a:	dc3a      	bgt.n	8004dc2 <_printf_float+0x38a>
 8004d4c:	6823      	ldr	r3, [r4, #0]
 8004d4e:	07da      	lsls	r2, r3, #31
 8004d50:	d437      	bmi.n	8004dc2 <_printf_float+0x38a>
 8004d52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d54:	ebaa 0903 	sub.w	r9, sl, r3
 8004d58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d5a:	ebaa 0303 	sub.w	r3, sl, r3
 8004d5e:	4599      	cmp	r9, r3
 8004d60:	bfa8      	it	ge
 8004d62:	4699      	movge	r9, r3
 8004d64:	f1b9 0f00 	cmp.w	r9, #0
 8004d68:	dc33      	bgt.n	8004dd2 <_printf_float+0x39a>
 8004d6a:	f04f 0800 	mov.w	r8, #0
 8004d6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d72:	f104 0b1a 	add.w	fp, r4, #26
 8004d76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d78:	ebaa 0303 	sub.w	r3, sl, r3
 8004d7c:	eba3 0309 	sub.w	r3, r3, r9
 8004d80:	4543      	cmp	r3, r8
 8004d82:	f77f af7a 	ble.w	8004c7a <_printf_float+0x242>
 8004d86:	2301      	movs	r3, #1
 8004d88:	465a      	mov	r2, fp
 8004d8a:	4631      	mov	r1, r6
 8004d8c:	4628      	mov	r0, r5
 8004d8e:	47b8      	blx	r7
 8004d90:	3001      	adds	r0, #1
 8004d92:	f43f aeac 	beq.w	8004aee <_printf_float+0xb6>
 8004d96:	f108 0801 	add.w	r8, r8, #1
 8004d9a:	e7ec      	b.n	8004d76 <_printf_float+0x33e>
 8004d9c:	4642      	mov	r2, r8
 8004d9e:	4631      	mov	r1, r6
 8004da0:	4628      	mov	r0, r5
 8004da2:	47b8      	blx	r7
 8004da4:	3001      	adds	r0, #1
 8004da6:	d1c2      	bne.n	8004d2e <_printf_float+0x2f6>
 8004da8:	e6a1      	b.n	8004aee <_printf_float+0xb6>
 8004daa:	2301      	movs	r3, #1
 8004dac:	4631      	mov	r1, r6
 8004dae:	4628      	mov	r0, r5
 8004db0:	920a      	str	r2, [sp, #40]	@ 0x28
 8004db2:	47b8      	blx	r7
 8004db4:	3001      	adds	r0, #1
 8004db6:	f43f ae9a 	beq.w	8004aee <_printf_float+0xb6>
 8004dba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004dbc:	f10b 0b01 	add.w	fp, fp, #1
 8004dc0:	e7bb      	b.n	8004d3a <_printf_float+0x302>
 8004dc2:	4631      	mov	r1, r6
 8004dc4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004dc8:	4628      	mov	r0, r5
 8004dca:	47b8      	blx	r7
 8004dcc:	3001      	adds	r0, #1
 8004dce:	d1c0      	bne.n	8004d52 <_printf_float+0x31a>
 8004dd0:	e68d      	b.n	8004aee <_printf_float+0xb6>
 8004dd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004dd4:	464b      	mov	r3, r9
 8004dd6:	4631      	mov	r1, r6
 8004dd8:	4628      	mov	r0, r5
 8004dda:	4442      	add	r2, r8
 8004ddc:	47b8      	blx	r7
 8004dde:	3001      	adds	r0, #1
 8004de0:	d1c3      	bne.n	8004d6a <_printf_float+0x332>
 8004de2:	e684      	b.n	8004aee <_printf_float+0xb6>
 8004de4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004de8:	f1ba 0f01 	cmp.w	sl, #1
 8004dec:	dc01      	bgt.n	8004df2 <_printf_float+0x3ba>
 8004dee:	07db      	lsls	r3, r3, #31
 8004df0:	d536      	bpl.n	8004e60 <_printf_float+0x428>
 8004df2:	2301      	movs	r3, #1
 8004df4:	4642      	mov	r2, r8
 8004df6:	4631      	mov	r1, r6
 8004df8:	4628      	mov	r0, r5
 8004dfa:	47b8      	blx	r7
 8004dfc:	3001      	adds	r0, #1
 8004dfe:	f43f ae76 	beq.w	8004aee <_printf_float+0xb6>
 8004e02:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004e06:	4631      	mov	r1, r6
 8004e08:	4628      	mov	r0, r5
 8004e0a:	47b8      	blx	r7
 8004e0c:	3001      	adds	r0, #1
 8004e0e:	f43f ae6e 	beq.w	8004aee <_printf_float+0xb6>
 8004e12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e16:	2200      	movs	r2, #0
 8004e18:	2300      	movs	r3, #0
 8004e1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e1e:	f7fb fdc3 	bl	80009a8 <__aeabi_dcmpeq>
 8004e22:	b9c0      	cbnz	r0, 8004e56 <_printf_float+0x41e>
 8004e24:	4653      	mov	r3, sl
 8004e26:	f108 0201 	add.w	r2, r8, #1
 8004e2a:	4631      	mov	r1, r6
 8004e2c:	4628      	mov	r0, r5
 8004e2e:	47b8      	blx	r7
 8004e30:	3001      	adds	r0, #1
 8004e32:	d10c      	bne.n	8004e4e <_printf_float+0x416>
 8004e34:	e65b      	b.n	8004aee <_printf_float+0xb6>
 8004e36:	2301      	movs	r3, #1
 8004e38:	465a      	mov	r2, fp
 8004e3a:	4631      	mov	r1, r6
 8004e3c:	4628      	mov	r0, r5
 8004e3e:	47b8      	blx	r7
 8004e40:	3001      	adds	r0, #1
 8004e42:	f43f ae54 	beq.w	8004aee <_printf_float+0xb6>
 8004e46:	f108 0801 	add.w	r8, r8, #1
 8004e4a:	45d0      	cmp	r8, sl
 8004e4c:	dbf3      	blt.n	8004e36 <_printf_float+0x3fe>
 8004e4e:	464b      	mov	r3, r9
 8004e50:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004e54:	e6e0      	b.n	8004c18 <_printf_float+0x1e0>
 8004e56:	f04f 0800 	mov.w	r8, #0
 8004e5a:	f104 0b1a 	add.w	fp, r4, #26
 8004e5e:	e7f4      	b.n	8004e4a <_printf_float+0x412>
 8004e60:	2301      	movs	r3, #1
 8004e62:	4642      	mov	r2, r8
 8004e64:	e7e1      	b.n	8004e2a <_printf_float+0x3f2>
 8004e66:	2301      	movs	r3, #1
 8004e68:	464a      	mov	r2, r9
 8004e6a:	4631      	mov	r1, r6
 8004e6c:	4628      	mov	r0, r5
 8004e6e:	47b8      	blx	r7
 8004e70:	3001      	adds	r0, #1
 8004e72:	f43f ae3c 	beq.w	8004aee <_printf_float+0xb6>
 8004e76:	f108 0801 	add.w	r8, r8, #1
 8004e7a:	68e3      	ldr	r3, [r4, #12]
 8004e7c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004e7e:	1a5b      	subs	r3, r3, r1
 8004e80:	4543      	cmp	r3, r8
 8004e82:	dcf0      	bgt.n	8004e66 <_printf_float+0x42e>
 8004e84:	e6fd      	b.n	8004c82 <_printf_float+0x24a>
 8004e86:	f04f 0800 	mov.w	r8, #0
 8004e8a:	f104 0919 	add.w	r9, r4, #25
 8004e8e:	e7f4      	b.n	8004e7a <_printf_float+0x442>

08004e90 <_printf_common>:
 8004e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e94:	4616      	mov	r6, r2
 8004e96:	4698      	mov	r8, r3
 8004e98:	688a      	ldr	r2, [r1, #8]
 8004e9a:	690b      	ldr	r3, [r1, #16]
 8004e9c:	4607      	mov	r7, r0
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	bfb8      	it	lt
 8004ea2:	4613      	movlt	r3, r2
 8004ea4:	6033      	str	r3, [r6, #0]
 8004ea6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004eaa:	460c      	mov	r4, r1
 8004eac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004eb0:	b10a      	cbz	r2, 8004eb6 <_printf_common+0x26>
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	6033      	str	r3, [r6, #0]
 8004eb6:	6823      	ldr	r3, [r4, #0]
 8004eb8:	0699      	lsls	r1, r3, #26
 8004eba:	bf42      	ittt	mi
 8004ebc:	6833      	ldrmi	r3, [r6, #0]
 8004ebe:	3302      	addmi	r3, #2
 8004ec0:	6033      	strmi	r3, [r6, #0]
 8004ec2:	6825      	ldr	r5, [r4, #0]
 8004ec4:	f015 0506 	ands.w	r5, r5, #6
 8004ec8:	d106      	bne.n	8004ed8 <_printf_common+0x48>
 8004eca:	f104 0a19 	add.w	sl, r4, #25
 8004ece:	68e3      	ldr	r3, [r4, #12]
 8004ed0:	6832      	ldr	r2, [r6, #0]
 8004ed2:	1a9b      	subs	r3, r3, r2
 8004ed4:	42ab      	cmp	r3, r5
 8004ed6:	dc2b      	bgt.n	8004f30 <_printf_common+0xa0>
 8004ed8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004edc:	6822      	ldr	r2, [r4, #0]
 8004ede:	3b00      	subs	r3, #0
 8004ee0:	bf18      	it	ne
 8004ee2:	2301      	movne	r3, #1
 8004ee4:	0692      	lsls	r2, r2, #26
 8004ee6:	d430      	bmi.n	8004f4a <_printf_common+0xba>
 8004ee8:	4641      	mov	r1, r8
 8004eea:	4638      	mov	r0, r7
 8004eec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ef0:	47c8      	blx	r9
 8004ef2:	3001      	adds	r0, #1
 8004ef4:	d023      	beq.n	8004f3e <_printf_common+0xae>
 8004ef6:	6823      	ldr	r3, [r4, #0]
 8004ef8:	6922      	ldr	r2, [r4, #16]
 8004efa:	f003 0306 	and.w	r3, r3, #6
 8004efe:	2b04      	cmp	r3, #4
 8004f00:	bf14      	ite	ne
 8004f02:	2500      	movne	r5, #0
 8004f04:	6833      	ldreq	r3, [r6, #0]
 8004f06:	f04f 0600 	mov.w	r6, #0
 8004f0a:	bf08      	it	eq
 8004f0c:	68e5      	ldreq	r5, [r4, #12]
 8004f0e:	f104 041a 	add.w	r4, r4, #26
 8004f12:	bf08      	it	eq
 8004f14:	1aed      	subeq	r5, r5, r3
 8004f16:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004f1a:	bf08      	it	eq
 8004f1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f20:	4293      	cmp	r3, r2
 8004f22:	bfc4      	itt	gt
 8004f24:	1a9b      	subgt	r3, r3, r2
 8004f26:	18ed      	addgt	r5, r5, r3
 8004f28:	42b5      	cmp	r5, r6
 8004f2a:	d11a      	bne.n	8004f62 <_printf_common+0xd2>
 8004f2c:	2000      	movs	r0, #0
 8004f2e:	e008      	b.n	8004f42 <_printf_common+0xb2>
 8004f30:	2301      	movs	r3, #1
 8004f32:	4652      	mov	r2, sl
 8004f34:	4641      	mov	r1, r8
 8004f36:	4638      	mov	r0, r7
 8004f38:	47c8      	blx	r9
 8004f3a:	3001      	adds	r0, #1
 8004f3c:	d103      	bne.n	8004f46 <_printf_common+0xb6>
 8004f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8004f42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f46:	3501      	adds	r5, #1
 8004f48:	e7c1      	b.n	8004ece <_printf_common+0x3e>
 8004f4a:	2030      	movs	r0, #48	@ 0x30
 8004f4c:	18e1      	adds	r1, r4, r3
 8004f4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f52:	1c5a      	adds	r2, r3, #1
 8004f54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f58:	4422      	add	r2, r4
 8004f5a:	3302      	adds	r3, #2
 8004f5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f60:	e7c2      	b.n	8004ee8 <_printf_common+0x58>
 8004f62:	2301      	movs	r3, #1
 8004f64:	4622      	mov	r2, r4
 8004f66:	4641      	mov	r1, r8
 8004f68:	4638      	mov	r0, r7
 8004f6a:	47c8      	blx	r9
 8004f6c:	3001      	adds	r0, #1
 8004f6e:	d0e6      	beq.n	8004f3e <_printf_common+0xae>
 8004f70:	3601      	adds	r6, #1
 8004f72:	e7d9      	b.n	8004f28 <_printf_common+0x98>

08004f74 <_printf_i>:
 8004f74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f78:	7e0f      	ldrb	r7, [r1, #24]
 8004f7a:	4691      	mov	r9, r2
 8004f7c:	2f78      	cmp	r7, #120	@ 0x78
 8004f7e:	4680      	mov	r8, r0
 8004f80:	460c      	mov	r4, r1
 8004f82:	469a      	mov	sl, r3
 8004f84:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004f86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004f8a:	d807      	bhi.n	8004f9c <_printf_i+0x28>
 8004f8c:	2f62      	cmp	r7, #98	@ 0x62
 8004f8e:	d80a      	bhi.n	8004fa6 <_printf_i+0x32>
 8004f90:	2f00      	cmp	r7, #0
 8004f92:	f000 80d3 	beq.w	800513c <_printf_i+0x1c8>
 8004f96:	2f58      	cmp	r7, #88	@ 0x58
 8004f98:	f000 80ba 	beq.w	8005110 <_printf_i+0x19c>
 8004f9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fa0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004fa4:	e03a      	b.n	800501c <_printf_i+0xa8>
 8004fa6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004faa:	2b15      	cmp	r3, #21
 8004fac:	d8f6      	bhi.n	8004f9c <_printf_i+0x28>
 8004fae:	a101      	add	r1, pc, #4	@ (adr r1, 8004fb4 <_printf_i+0x40>)
 8004fb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004fb4:	0800500d 	.word	0x0800500d
 8004fb8:	08005021 	.word	0x08005021
 8004fbc:	08004f9d 	.word	0x08004f9d
 8004fc0:	08004f9d 	.word	0x08004f9d
 8004fc4:	08004f9d 	.word	0x08004f9d
 8004fc8:	08004f9d 	.word	0x08004f9d
 8004fcc:	08005021 	.word	0x08005021
 8004fd0:	08004f9d 	.word	0x08004f9d
 8004fd4:	08004f9d 	.word	0x08004f9d
 8004fd8:	08004f9d 	.word	0x08004f9d
 8004fdc:	08004f9d 	.word	0x08004f9d
 8004fe0:	08005123 	.word	0x08005123
 8004fe4:	0800504b 	.word	0x0800504b
 8004fe8:	080050dd 	.word	0x080050dd
 8004fec:	08004f9d 	.word	0x08004f9d
 8004ff0:	08004f9d 	.word	0x08004f9d
 8004ff4:	08005145 	.word	0x08005145
 8004ff8:	08004f9d 	.word	0x08004f9d
 8004ffc:	0800504b 	.word	0x0800504b
 8005000:	08004f9d 	.word	0x08004f9d
 8005004:	08004f9d 	.word	0x08004f9d
 8005008:	080050e5 	.word	0x080050e5
 800500c:	6833      	ldr	r3, [r6, #0]
 800500e:	1d1a      	adds	r2, r3, #4
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	6032      	str	r2, [r6, #0]
 8005014:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005018:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800501c:	2301      	movs	r3, #1
 800501e:	e09e      	b.n	800515e <_printf_i+0x1ea>
 8005020:	6833      	ldr	r3, [r6, #0]
 8005022:	6820      	ldr	r0, [r4, #0]
 8005024:	1d19      	adds	r1, r3, #4
 8005026:	6031      	str	r1, [r6, #0]
 8005028:	0606      	lsls	r6, r0, #24
 800502a:	d501      	bpl.n	8005030 <_printf_i+0xbc>
 800502c:	681d      	ldr	r5, [r3, #0]
 800502e:	e003      	b.n	8005038 <_printf_i+0xc4>
 8005030:	0645      	lsls	r5, r0, #25
 8005032:	d5fb      	bpl.n	800502c <_printf_i+0xb8>
 8005034:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005038:	2d00      	cmp	r5, #0
 800503a:	da03      	bge.n	8005044 <_printf_i+0xd0>
 800503c:	232d      	movs	r3, #45	@ 0x2d
 800503e:	426d      	negs	r5, r5
 8005040:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005044:	230a      	movs	r3, #10
 8005046:	4859      	ldr	r0, [pc, #356]	@ (80051ac <_printf_i+0x238>)
 8005048:	e011      	b.n	800506e <_printf_i+0xfa>
 800504a:	6821      	ldr	r1, [r4, #0]
 800504c:	6833      	ldr	r3, [r6, #0]
 800504e:	0608      	lsls	r0, r1, #24
 8005050:	f853 5b04 	ldr.w	r5, [r3], #4
 8005054:	d402      	bmi.n	800505c <_printf_i+0xe8>
 8005056:	0649      	lsls	r1, r1, #25
 8005058:	bf48      	it	mi
 800505a:	b2ad      	uxthmi	r5, r5
 800505c:	2f6f      	cmp	r7, #111	@ 0x6f
 800505e:	6033      	str	r3, [r6, #0]
 8005060:	bf14      	ite	ne
 8005062:	230a      	movne	r3, #10
 8005064:	2308      	moveq	r3, #8
 8005066:	4851      	ldr	r0, [pc, #324]	@ (80051ac <_printf_i+0x238>)
 8005068:	2100      	movs	r1, #0
 800506a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800506e:	6866      	ldr	r6, [r4, #4]
 8005070:	2e00      	cmp	r6, #0
 8005072:	bfa8      	it	ge
 8005074:	6821      	ldrge	r1, [r4, #0]
 8005076:	60a6      	str	r6, [r4, #8]
 8005078:	bfa4      	itt	ge
 800507a:	f021 0104 	bicge.w	r1, r1, #4
 800507e:	6021      	strge	r1, [r4, #0]
 8005080:	b90d      	cbnz	r5, 8005086 <_printf_i+0x112>
 8005082:	2e00      	cmp	r6, #0
 8005084:	d04b      	beq.n	800511e <_printf_i+0x1aa>
 8005086:	4616      	mov	r6, r2
 8005088:	fbb5 f1f3 	udiv	r1, r5, r3
 800508c:	fb03 5711 	mls	r7, r3, r1, r5
 8005090:	5dc7      	ldrb	r7, [r0, r7]
 8005092:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005096:	462f      	mov	r7, r5
 8005098:	42bb      	cmp	r3, r7
 800509a:	460d      	mov	r5, r1
 800509c:	d9f4      	bls.n	8005088 <_printf_i+0x114>
 800509e:	2b08      	cmp	r3, #8
 80050a0:	d10b      	bne.n	80050ba <_printf_i+0x146>
 80050a2:	6823      	ldr	r3, [r4, #0]
 80050a4:	07df      	lsls	r7, r3, #31
 80050a6:	d508      	bpl.n	80050ba <_printf_i+0x146>
 80050a8:	6923      	ldr	r3, [r4, #16]
 80050aa:	6861      	ldr	r1, [r4, #4]
 80050ac:	4299      	cmp	r1, r3
 80050ae:	bfde      	ittt	le
 80050b0:	2330      	movle	r3, #48	@ 0x30
 80050b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80050ba:	1b92      	subs	r2, r2, r6
 80050bc:	6122      	str	r2, [r4, #16]
 80050be:	464b      	mov	r3, r9
 80050c0:	4621      	mov	r1, r4
 80050c2:	4640      	mov	r0, r8
 80050c4:	f8cd a000 	str.w	sl, [sp]
 80050c8:	aa03      	add	r2, sp, #12
 80050ca:	f7ff fee1 	bl	8004e90 <_printf_common>
 80050ce:	3001      	adds	r0, #1
 80050d0:	d14a      	bne.n	8005168 <_printf_i+0x1f4>
 80050d2:	f04f 30ff 	mov.w	r0, #4294967295
 80050d6:	b004      	add	sp, #16
 80050d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050dc:	6823      	ldr	r3, [r4, #0]
 80050de:	f043 0320 	orr.w	r3, r3, #32
 80050e2:	6023      	str	r3, [r4, #0]
 80050e4:	2778      	movs	r7, #120	@ 0x78
 80050e6:	4832      	ldr	r0, [pc, #200]	@ (80051b0 <_printf_i+0x23c>)
 80050e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80050ec:	6823      	ldr	r3, [r4, #0]
 80050ee:	6831      	ldr	r1, [r6, #0]
 80050f0:	061f      	lsls	r7, r3, #24
 80050f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80050f6:	d402      	bmi.n	80050fe <_printf_i+0x18a>
 80050f8:	065f      	lsls	r7, r3, #25
 80050fa:	bf48      	it	mi
 80050fc:	b2ad      	uxthmi	r5, r5
 80050fe:	6031      	str	r1, [r6, #0]
 8005100:	07d9      	lsls	r1, r3, #31
 8005102:	bf44      	itt	mi
 8005104:	f043 0320 	orrmi.w	r3, r3, #32
 8005108:	6023      	strmi	r3, [r4, #0]
 800510a:	b11d      	cbz	r5, 8005114 <_printf_i+0x1a0>
 800510c:	2310      	movs	r3, #16
 800510e:	e7ab      	b.n	8005068 <_printf_i+0xf4>
 8005110:	4826      	ldr	r0, [pc, #152]	@ (80051ac <_printf_i+0x238>)
 8005112:	e7e9      	b.n	80050e8 <_printf_i+0x174>
 8005114:	6823      	ldr	r3, [r4, #0]
 8005116:	f023 0320 	bic.w	r3, r3, #32
 800511a:	6023      	str	r3, [r4, #0]
 800511c:	e7f6      	b.n	800510c <_printf_i+0x198>
 800511e:	4616      	mov	r6, r2
 8005120:	e7bd      	b.n	800509e <_printf_i+0x12a>
 8005122:	6833      	ldr	r3, [r6, #0]
 8005124:	6825      	ldr	r5, [r4, #0]
 8005126:	1d18      	adds	r0, r3, #4
 8005128:	6961      	ldr	r1, [r4, #20]
 800512a:	6030      	str	r0, [r6, #0]
 800512c:	062e      	lsls	r6, r5, #24
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	d501      	bpl.n	8005136 <_printf_i+0x1c2>
 8005132:	6019      	str	r1, [r3, #0]
 8005134:	e002      	b.n	800513c <_printf_i+0x1c8>
 8005136:	0668      	lsls	r0, r5, #25
 8005138:	d5fb      	bpl.n	8005132 <_printf_i+0x1be>
 800513a:	8019      	strh	r1, [r3, #0]
 800513c:	2300      	movs	r3, #0
 800513e:	4616      	mov	r6, r2
 8005140:	6123      	str	r3, [r4, #16]
 8005142:	e7bc      	b.n	80050be <_printf_i+0x14a>
 8005144:	6833      	ldr	r3, [r6, #0]
 8005146:	2100      	movs	r1, #0
 8005148:	1d1a      	adds	r2, r3, #4
 800514a:	6032      	str	r2, [r6, #0]
 800514c:	681e      	ldr	r6, [r3, #0]
 800514e:	6862      	ldr	r2, [r4, #4]
 8005150:	4630      	mov	r0, r6
 8005152:	f000 f9ee 	bl	8005532 <memchr>
 8005156:	b108      	cbz	r0, 800515c <_printf_i+0x1e8>
 8005158:	1b80      	subs	r0, r0, r6
 800515a:	6060      	str	r0, [r4, #4]
 800515c:	6863      	ldr	r3, [r4, #4]
 800515e:	6123      	str	r3, [r4, #16]
 8005160:	2300      	movs	r3, #0
 8005162:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005166:	e7aa      	b.n	80050be <_printf_i+0x14a>
 8005168:	4632      	mov	r2, r6
 800516a:	4649      	mov	r1, r9
 800516c:	4640      	mov	r0, r8
 800516e:	6923      	ldr	r3, [r4, #16]
 8005170:	47d0      	blx	sl
 8005172:	3001      	adds	r0, #1
 8005174:	d0ad      	beq.n	80050d2 <_printf_i+0x15e>
 8005176:	6823      	ldr	r3, [r4, #0]
 8005178:	079b      	lsls	r3, r3, #30
 800517a:	d413      	bmi.n	80051a4 <_printf_i+0x230>
 800517c:	68e0      	ldr	r0, [r4, #12]
 800517e:	9b03      	ldr	r3, [sp, #12]
 8005180:	4298      	cmp	r0, r3
 8005182:	bfb8      	it	lt
 8005184:	4618      	movlt	r0, r3
 8005186:	e7a6      	b.n	80050d6 <_printf_i+0x162>
 8005188:	2301      	movs	r3, #1
 800518a:	4632      	mov	r2, r6
 800518c:	4649      	mov	r1, r9
 800518e:	4640      	mov	r0, r8
 8005190:	47d0      	blx	sl
 8005192:	3001      	adds	r0, #1
 8005194:	d09d      	beq.n	80050d2 <_printf_i+0x15e>
 8005196:	3501      	adds	r5, #1
 8005198:	68e3      	ldr	r3, [r4, #12]
 800519a:	9903      	ldr	r1, [sp, #12]
 800519c:	1a5b      	subs	r3, r3, r1
 800519e:	42ab      	cmp	r3, r5
 80051a0:	dcf2      	bgt.n	8005188 <_printf_i+0x214>
 80051a2:	e7eb      	b.n	800517c <_printf_i+0x208>
 80051a4:	2500      	movs	r5, #0
 80051a6:	f104 0619 	add.w	r6, r4, #25
 80051aa:	e7f5      	b.n	8005198 <_printf_i+0x224>
 80051ac:	08007775 	.word	0x08007775
 80051b0:	08007786 	.word	0x08007786

080051b4 <std>:
 80051b4:	2300      	movs	r3, #0
 80051b6:	b510      	push	{r4, lr}
 80051b8:	4604      	mov	r4, r0
 80051ba:	e9c0 3300 	strd	r3, r3, [r0]
 80051be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80051c2:	6083      	str	r3, [r0, #8]
 80051c4:	8181      	strh	r1, [r0, #12]
 80051c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80051c8:	81c2      	strh	r2, [r0, #14]
 80051ca:	6183      	str	r3, [r0, #24]
 80051cc:	4619      	mov	r1, r3
 80051ce:	2208      	movs	r2, #8
 80051d0:	305c      	adds	r0, #92	@ 0x5c
 80051d2:	f000 f92e 	bl	8005432 <memset>
 80051d6:	4b0d      	ldr	r3, [pc, #52]	@ (800520c <std+0x58>)
 80051d8:	6224      	str	r4, [r4, #32]
 80051da:	6263      	str	r3, [r4, #36]	@ 0x24
 80051dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005210 <std+0x5c>)
 80051de:	62a3      	str	r3, [r4, #40]	@ 0x28
 80051e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005214 <std+0x60>)
 80051e2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80051e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005218 <std+0x64>)
 80051e6:	6323      	str	r3, [r4, #48]	@ 0x30
 80051e8:	4b0c      	ldr	r3, [pc, #48]	@ (800521c <std+0x68>)
 80051ea:	429c      	cmp	r4, r3
 80051ec:	d006      	beq.n	80051fc <std+0x48>
 80051ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80051f2:	4294      	cmp	r4, r2
 80051f4:	d002      	beq.n	80051fc <std+0x48>
 80051f6:	33d0      	adds	r3, #208	@ 0xd0
 80051f8:	429c      	cmp	r4, r3
 80051fa:	d105      	bne.n	8005208 <std+0x54>
 80051fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005204:	f000 b992 	b.w	800552c <__retarget_lock_init_recursive>
 8005208:	bd10      	pop	{r4, pc}
 800520a:	bf00      	nop
 800520c:	08005379 	.word	0x08005379
 8005210:	0800539b 	.word	0x0800539b
 8005214:	080053d3 	.word	0x080053d3
 8005218:	080053f7 	.word	0x080053f7
 800521c:	20000300 	.word	0x20000300

08005220 <stdio_exit_handler>:
 8005220:	4a02      	ldr	r2, [pc, #8]	@ (800522c <stdio_exit_handler+0xc>)
 8005222:	4903      	ldr	r1, [pc, #12]	@ (8005230 <stdio_exit_handler+0x10>)
 8005224:	4803      	ldr	r0, [pc, #12]	@ (8005234 <stdio_exit_handler+0x14>)
 8005226:	f000 b869 	b.w	80052fc <_fwalk_sglue>
 800522a:	bf00      	nop
 800522c:	2000001c 	.word	0x2000001c
 8005230:	08006ebd 	.word	0x08006ebd
 8005234:	2000002c 	.word	0x2000002c

08005238 <cleanup_stdio>:
 8005238:	6841      	ldr	r1, [r0, #4]
 800523a:	4b0c      	ldr	r3, [pc, #48]	@ (800526c <cleanup_stdio+0x34>)
 800523c:	b510      	push	{r4, lr}
 800523e:	4299      	cmp	r1, r3
 8005240:	4604      	mov	r4, r0
 8005242:	d001      	beq.n	8005248 <cleanup_stdio+0x10>
 8005244:	f001 fe3a 	bl	8006ebc <_fflush_r>
 8005248:	68a1      	ldr	r1, [r4, #8]
 800524a:	4b09      	ldr	r3, [pc, #36]	@ (8005270 <cleanup_stdio+0x38>)
 800524c:	4299      	cmp	r1, r3
 800524e:	d002      	beq.n	8005256 <cleanup_stdio+0x1e>
 8005250:	4620      	mov	r0, r4
 8005252:	f001 fe33 	bl	8006ebc <_fflush_r>
 8005256:	68e1      	ldr	r1, [r4, #12]
 8005258:	4b06      	ldr	r3, [pc, #24]	@ (8005274 <cleanup_stdio+0x3c>)
 800525a:	4299      	cmp	r1, r3
 800525c:	d004      	beq.n	8005268 <cleanup_stdio+0x30>
 800525e:	4620      	mov	r0, r4
 8005260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005264:	f001 be2a 	b.w	8006ebc <_fflush_r>
 8005268:	bd10      	pop	{r4, pc}
 800526a:	bf00      	nop
 800526c:	20000300 	.word	0x20000300
 8005270:	20000368 	.word	0x20000368
 8005274:	200003d0 	.word	0x200003d0

08005278 <global_stdio_init.part.0>:
 8005278:	b510      	push	{r4, lr}
 800527a:	4b0b      	ldr	r3, [pc, #44]	@ (80052a8 <global_stdio_init.part.0+0x30>)
 800527c:	4c0b      	ldr	r4, [pc, #44]	@ (80052ac <global_stdio_init.part.0+0x34>)
 800527e:	4a0c      	ldr	r2, [pc, #48]	@ (80052b0 <global_stdio_init.part.0+0x38>)
 8005280:	4620      	mov	r0, r4
 8005282:	601a      	str	r2, [r3, #0]
 8005284:	2104      	movs	r1, #4
 8005286:	2200      	movs	r2, #0
 8005288:	f7ff ff94 	bl	80051b4 <std>
 800528c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005290:	2201      	movs	r2, #1
 8005292:	2109      	movs	r1, #9
 8005294:	f7ff ff8e 	bl	80051b4 <std>
 8005298:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800529c:	2202      	movs	r2, #2
 800529e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052a2:	2112      	movs	r1, #18
 80052a4:	f7ff bf86 	b.w	80051b4 <std>
 80052a8:	20000438 	.word	0x20000438
 80052ac:	20000300 	.word	0x20000300
 80052b0:	08005221 	.word	0x08005221

080052b4 <__sfp_lock_acquire>:
 80052b4:	4801      	ldr	r0, [pc, #4]	@ (80052bc <__sfp_lock_acquire+0x8>)
 80052b6:	f000 b93a 	b.w	800552e <__retarget_lock_acquire_recursive>
 80052ba:	bf00      	nop
 80052bc:	20000441 	.word	0x20000441

080052c0 <__sfp_lock_release>:
 80052c0:	4801      	ldr	r0, [pc, #4]	@ (80052c8 <__sfp_lock_release+0x8>)
 80052c2:	f000 b935 	b.w	8005530 <__retarget_lock_release_recursive>
 80052c6:	bf00      	nop
 80052c8:	20000441 	.word	0x20000441

080052cc <__sinit>:
 80052cc:	b510      	push	{r4, lr}
 80052ce:	4604      	mov	r4, r0
 80052d0:	f7ff fff0 	bl	80052b4 <__sfp_lock_acquire>
 80052d4:	6a23      	ldr	r3, [r4, #32]
 80052d6:	b11b      	cbz	r3, 80052e0 <__sinit+0x14>
 80052d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052dc:	f7ff bff0 	b.w	80052c0 <__sfp_lock_release>
 80052e0:	4b04      	ldr	r3, [pc, #16]	@ (80052f4 <__sinit+0x28>)
 80052e2:	6223      	str	r3, [r4, #32]
 80052e4:	4b04      	ldr	r3, [pc, #16]	@ (80052f8 <__sinit+0x2c>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d1f5      	bne.n	80052d8 <__sinit+0xc>
 80052ec:	f7ff ffc4 	bl	8005278 <global_stdio_init.part.0>
 80052f0:	e7f2      	b.n	80052d8 <__sinit+0xc>
 80052f2:	bf00      	nop
 80052f4:	08005239 	.word	0x08005239
 80052f8:	20000438 	.word	0x20000438

080052fc <_fwalk_sglue>:
 80052fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005300:	4607      	mov	r7, r0
 8005302:	4688      	mov	r8, r1
 8005304:	4614      	mov	r4, r2
 8005306:	2600      	movs	r6, #0
 8005308:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800530c:	f1b9 0901 	subs.w	r9, r9, #1
 8005310:	d505      	bpl.n	800531e <_fwalk_sglue+0x22>
 8005312:	6824      	ldr	r4, [r4, #0]
 8005314:	2c00      	cmp	r4, #0
 8005316:	d1f7      	bne.n	8005308 <_fwalk_sglue+0xc>
 8005318:	4630      	mov	r0, r6
 800531a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800531e:	89ab      	ldrh	r3, [r5, #12]
 8005320:	2b01      	cmp	r3, #1
 8005322:	d907      	bls.n	8005334 <_fwalk_sglue+0x38>
 8005324:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005328:	3301      	adds	r3, #1
 800532a:	d003      	beq.n	8005334 <_fwalk_sglue+0x38>
 800532c:	4629      	mov	r1, r5
 800532e:	4638      	mov	r0, r7
 8005330:	47c0      	blx	r8
 8005332:	4306      	orrs	r6, r0
 8005334:	3568      	adds	r5, #104	@ 0x68
 8005336:	e7e9      	b.n	800530c <_fwalk_sglue+0x10>

08005338 <siprintf>:
 8005338:	b40e      	push	{r1, r2, r3}
 800533a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800533e:	b500      	push	{lr}
 8005340:	b09c      	sub	sp, #112	@ 0x70
 8005342:	ab1d      	add	r3, sp, #116	@ 0x74
 8005344:	9002      	str	r0, [sp, #8]
 8005346:	9006      	str	r0, [sp, #24]
 8005348:	9107      	str	r1, [sp, #28]
 800534a:	9104      	str	r1, [sp, #16]
 800534c:	4808      	ldr	r0, [pc, #32]	@ (8005370 <siprintf+0x38>)
 800534e:	4909      	ldr	r1, [pc, #36]	@ (8005374 <siprintf+0x3c>)
 8005350:	f853 2b04 	ldr.w	r2, [r3], #4
 8005354:	9105      	str	r1, [sp, #20]
 8005356:	6800      	ldr	r0, [r0, #0]
 8005358:	a902      	add	r1, sp, #8
 800535a:	9301      	str	r3, [sp, #4]
 800535c:	f001 fc32 	bl	8006bc4 <_svfiprintf_r>
 8005360:	2200      	movs	r2, #0
 8005362:	9b02      	ldr	r3, [sp, #8]
 8005364:	701a      	strb	r2, [r3, #0]
 8005366:	b01c      	add	sp, #112	@ 0x70
 8005368:	f85d eb04 	ldr.w	lr, [sp], #4
 800536c:	b003      	add	sp, #12
 800536e:	4770      	bx	lr
 8005370:	20000028 	.word	0x20000028
 8005374:	ffff0208 	.word	0xffff0208

08005378 <__sread>:
 8005378:	b510      	push	{r4, lr}
 800537a:	460c      	mov	r4, r1
 800537c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005380:	f000 f886 	bl	8005490 <_read_r>
 8005384:	2800      	cmp	r0, #0
 8005386:	bfab      	itete	ge
 8005388:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800538a:	89a3      	ldrhlt	r3, [r4, #12]
 800538c:	181b      	addge	r3, r3, r0
 800538e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005392:	bfac      	ite	ge
 8005394:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005396:	81a3      	strhlt	r3, [r4, #12]
 8005398:	bd10      	pop	{r4, pc}

0800539a <__swrite>:
 800539a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800539e:	461f      	mov	r7, r3
 80053a0:	898b      	ldrh	r3, [r1, #12]
 80053a2:	4605      	mov	r5, r0
 80053a4:	05db      	lsls	r3, r3, #23
 80053a6:	460c      	mov	r4, r1
 80053a8:	4616      	mov	r6, r2
 80053aa:	d505      	bpl.n	80053b8 <__swrite+0x1e>
 80053ac:	2302      	movs	r3, #2
 80053ae:	2200      	movs	r2, #0
 80053b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053b4:	f000 f85a 	bl	800546c <_lseek_r>
 80053b8:	89a3      	ldrh	r3, [r4, #12]
 80053ba:	4632      	mov	r2, r6
 80053bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80053c0:	81a3      	strh	r3, [r4, #12]
 80053c2:	4628      	mov	r0, r5
 80053c4:	463b      	mov	r3, r7
 80053c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053ce:	f000 b871 	b.w	80054b4 <_write_r>

080053d2 <__sseek>:
 80053d2:	b510      	push	{r4, lr}
 80053d4:	460c      	mov	r4, r1
 80053d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053da:	f000 f847 	bl	800546c <_lseek_r>
 80053de:	1c43      	adds	r3, r0, #1
 80053e0:	89a3      	ldrh	r3, [r4, #12]
 80053e2:	bf15      	itete	ne
 80053e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80053e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80053ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80053ee:	81a3      	strheq	r3, [r4, #12]
 80053f0:	bf18      	it	ne
 80053f2:	81a3      	strhne	r3, [r4, #12]
 80053f4:	bd10      	pop	{r4, pc}

080053f6 <__sclose>:
 80053f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053fa:	f000 b827 	b.w	800544c <_close_r>

080053fe <memmove>:
 80053fe:	4288      	cmp	r0, r1
 8005400:	b510      	push	{r4, lr}
 8005402:	eb01 0402 	add.w	r4, r1, r2
 8005406:	d902      	bls.n	800540e <memmove+0x10>
 8005408:	4284      	cmp	r4, r0
 800540a:	4623      	mov	r3, r4
 800540c:	d807      	bhi.n	800541e <memmove+0x20>
 800540e:	1e43      	subs	r3, r0, #1
 8005410:	42a1      	cmp	r1, r4
 8005412:	d008      	beq.n	8005426 <memmove+0x28>
 8005414:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005418:	f803 2f01 	strb.w	r2, [r3, #1]!
 800541c:	e7f8      	b.n	8005410 <memmove+0x12>
 800541e:	4601      	mov	r1, r0
 8005420:	4402      	add	r2, r0
 8005422:	428a      	cmp	r2, r1
 8005424:	d100      	bne.n	8005428 <memmove+0x2a>
 8005426:	bd10      	pop	{r4, pc}
 8005428:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800542c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005430:	e7f7      	b.n	8005422 <memmove+0x24>

08005432 <memset>:
 8005432:	4603      	mov	r3, r0
 8005434:	4402      	add	r2, r0
 8005436:	4293      	cmp	r3, r2
 8005438:	d100      	bne.n	800543c <memset+0xa>
 800543a:	4770      	bx	lr
 800543c:	f803 1b01 	strb.w	r1, [r3], #1
 8005440:	e7f9      	b.n	8005436 <memset+0x4>
	...

08005444 <_localeconv_r>:
 8005444:	4800      	ldr	r0, [pc, #0]	@ (8005448 <_localeconv_r+0x4>)
 8005446:	4770      	bx	lr
 8005448:	20000168 	.word	0x20000168

0800544c <_close_r>:
 800544c:	b538      	push	{r3, r4, r5, lr}
 800544e:	2300      	movs	r3, #0
 8005450:	4d05      	ldr	r5, [pc, #20]	@ (8005468 <_close_r+0x1c>)
 8005452:	4604      	mov	r4, r0
 8005454:	4608      	mov	r0, r1
 8005456:	602b      	str	r3, [r5, #0]
 8005458:	f7fc fb08 	bl	8001a6c <_close>
 800545c:	1c43      	adds	r3, r0, #1
 800545e:	d102      	bne.n	8005466 <_close_r+0x1a>
 8005460:	682b      	ldr	r3, [r5, #0]
 8005462:	b103      	cbz	r3, 8005466 <_close_r+0x1a>
 8005464:	6023      	str	r3, [r4, #0]
 8005466:	bd38      	pop	{r3, r4, r5, pc}
 8005468:	2000043c 	.word	0x2000043c

0800546c <_lseek_r>:
 800546c:	b538      	push	{r3, r4, r5, lr}
 800546e:	4604      	mov	r4, r0
 8005470:	4608      	mov	r0, r1
 8005472:	4611      	mov	r1, r2
 8005474:	2200      	movs	r2, #0
 8005476:	4d05      	ldr	r5, [pc, #20]	@ (800548c <_lseek_r+0x20>)
 8005478:	602a      	str	r2, [r5, #0]
 800547a:	461a      	mov	r2, r3
 800547c:	f7fc fb1a 	bl	8001ab4 <_lseek>
 8005480:	1c43      	adds	r3, r0, #1
 8005482:	d102      	bne.n	800548a <_lseek_r+0x1e>
 8005484:	682b      	ldr	r3, [r5, #0]
 8005486:	b103      	cbz	r3, 800548a <_lseek_r+0x1e>
 8005488:	6023      	str	r3, [r4, #0]
 800548a:	bd38      	pop	{r3, r4, r5, pc}
 800548c:	2000043c 	.word	0x2000043c

08005490 <_read_r>:
 8005490:	b538      	push	{r3, r4, r5, lr}
 8005492:	4604      	mov	r4, r0
 8005494:	4608      	mov	r0, r1
 8005496:	4611      	mov	r1, r2
 8005498:	2200      	movs	r2, #0
 800549a:	4d05      	ldr	r5, [pc, #20]	@ (80054b0 <_read_r+0x20>)
 800549c:	602a      	str	r2, [r5, #0]
 800549e:	461a      	mov	r2, r3
 80054a0:	f7fc faab 	bl	80019fa <_read>
 80054a4:	1c43      	adds	r3, r0, #1
 80054a6:	d102      	bne.n	80054ae <_read_r+0x1e>
 80054a8:	682b      	ldr	r3, [r5, #0]
 80054aa:	b103      	cbz	r3, 80054ae <_read_r+0x1e>
 80054ac:	6023      	str	r3, [r4, #0]
 80054ae:	bd38      	pop	{r3, r4, r5, pc}
 80054b0:	2000043c 	.word	0x2000043c

080054b4 <_write_r>:
 80054b4:	b538      	push	{r3, r4, r5, lr}
 80054b6:	4604      	mov	r4, r0
 80054b8:	4608      	mov	r0, r1
 80054ba:	4611      	mov	r1, r2
 80054bc:	2200      	movs	r2, #0
 80054be:	4d05      	ldr	r5, [pc, #20]	@ (80054d4 <_write_r+0x20>)
 80054c0:	602a      	str	r2, [r5, #0]
 80054c2:	461a      	mov	r2, r3
 80054c4:	f7fc fab6 	bl	8001a34 <_write>
 80054c8:	1c43      	adds	r3, r0, #1
 80054ca:	d102      	bne.n	80054d2 <_write_r+0x1e>
 80054cc:	682b      	ldr	r3, [r5, #0]
 80054ce:	b103      	cbz	r3, 80054d2 <_write_r+0x1e>
 80054d0:	6023      	str	r3, [r4, #0]
 80054d2:	bd38      	pop	{r3, r4, r5, pc}
 80054d4:	2000043c 	.word	0x2000043c

080054d8 <__errno>:
 80054d8:	4b01      	ldr	r3, [pc, #4]	@ (80054e0 <__errno+0x8>)
 80054da:	6818      	ldr	r0, [r3, #0]
 80054dc:	4770      	bx	lr
 80054de:	bf00      	nop
 80054e0:	20000028 	.word	0x20000028

080054e4 <__libc_init_array>:
 80054e4:	b570      	push	{r4, r5, r6, lr}
 80054e6:	2600      	movs	r6, #0
 80054e8:	4d0c      	ldr	r5, [pc, #48]	@ (800551c <__libc_init_array+0x38>)
 80054ea:	4c0d      	ldr	r4, [pc, #52]	@ (8005520 <__libc_init_array+0x3c>)
 80054ec:	1b64      	subs	r4, r4, r5
 80054ee:	10a4      	asrs	r4, r4, #2
 80054f0:	42a6      	cmp	r6, r4
 80054f2:	d109      	bne.n	8005508 <__libc_init_array+0x24>
 80054f4:	f002 f856 	bl	80075a4 <_init>
 80054f8:	2600      	movs	r6, #0
 80054fa:	4d0a      	ldr	r5, [pc, #40]	@ (8005524 <__libc_init_array+0x40>)
 80054fc:	4c0a      	ldr	r4, [pc, #40]	@ (8005528 <__libc_init_array+0x44>)
 80054fe:	1b64      	subs	r4, r4, r5
 8005500:	10a4      	asrs	r4, r4, #2
 8005502:	42a6      	cmp	r6, r4
 8005504:	d105      	bne.n	8005512 <__libc_init_array+0x2e>
 8005506:	bd70      	pop	{r4, r5, r6, pc}
 8005508:	f855 3b04 	ldr.w	r3, [r5], #4
 800550c:	4798      	blx	r3
 800550e:	3601      	adds	r6, #1
 8005510:	e7ee      	b.n	80054f0 <__libc_init_array+0xc>
 8005512:	f855 3b04 	ldr.w	r3, [r5], #4
 8005516:	4798      	blx	r3
 8005518:	3601      	adds	r6, #1
 800551a:	e7f2      	b.n	8005502 <__libc_init_array+0x1e>
 800551c:	080079e0 	.word	0x080079e0
 8005520:	080079e0 	.word	0x080079e0
 8005524:	080079e0 	.word	0x080079e0
 8005528:	080079e4 	.word	0x080079e4

0800552c <__retarget_lock_init_recursive>:
 800552c:	4770      	bx	lr

0800552e <__retarget_lock_acquire_recursive>:
 800552e:	4770      	bx	lr

08005530 <__retarget_lock_release_recursive>:
 8005530:	4770      	bx	lr

08005532 <memchr>:
 8005532:	4603      	mov	r3, r0
 8005534:	b510      	push	{r4, lr}
 8005536:	b2c9      	uxtb	r1, r1
 8005538:	4402      	add	r2, r0
 800553a:	4293      	cmp	r3, r2
 800553c:	4618      	mov	r0, r3
 800553e:	d101      	bne.n	8005544 <memchr+0x12>
 8005540:	2000      	movs	r0, #0
 8005542:	e003      	b.n	800554c <memchr+0x1a>
 8005544:	7804      	ldrb	r4, [r0, #0]
 8005546:	3301      	adds	r3, #1
 8005548:	428c      	cmp	r4, r1
 800554a:	d1f6      	bne.n	800553a <memchr+0x8>
 800554c:	bd10      	pop	{r4, pc}

0800554e <memcpy>:
 800554e:	440a      	add	r2, r1
 8005550:	4291      	cmp	r1, r2
 8005552:	f100 33ff 	add.w	r3, r0, #4294967295
 8005556:	d100      	bne.n	800555a <memcpy+0xc>
 8005558:	4770      	bx	lr
 800555a:	b510      	push	{r4, lr}
 800555c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005560:	4291      	cmp	r1, r2
 8005562:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005566:	d1f9      	bne.n	800555c <memcpy+0xe>
 8005568:	bd10      	pop	{r4, pc}

0800556a <quorem>:
 800556a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800556e:	6903      	ldr	r3, [r0, #16]
 8005570:	690c      	ldr	r4, [r1, #16]
 8005572:	4607      	mov	r7, r0
 8005574:	42a3      	cmp	r3, r4
 8005576:	db7e      	blt.n	8005676 <quorem+0x10c>
 8005578:	3c01      	subs	r4, #1
 800557a:	00a3      	lsls	r3, r4, #2
 800557c:	f100 0514 	add.w	r5, r0, #20
 8005580:	f101 0814 	add.w	r8, r1, #20
 8005584:	9300      	str	r3, [sp, #0]
 8005586:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800558a:	9301      	str	r3, [sp, #4]
 800558c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005590:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005594:	3301      	adds	r3, #1
 8005596:	429a      	cmp	r2, r3
 8005598:	fbb2 f6f3 	udiv	r6, r2, r3
 800559c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80055a0:	d32e      	bcc.n	8005600 <quorem+0x96>
 80055a2:	f04f 0a00 	mov.w	sl, #0
 80055a6:	46c4      	mov	ip, r8
 80055a8:	46ae      	mov	lr, r5
 80055aa:	46d3      	mov	fp, sl
 80055ac:	f85c 3b04 	ldr.w	r3, [ip], #4
 80055b0:	b298      	uxth	r0, r3
 80055b2:	fb06 a000 	mla	r0, r6, r0, sl
 80055b6:	0c1b      	lsrs	r3, r3, #16
 80055b8:	0c02      	lsrs	r2, r0, #16
 80055ba:	fb06 2303 	mla	r3, r6, r3, r2
 80055be:	f8de 2000 	ldr.w	r2, [lr]
 80055c2:	b280      	uxth	r0, r0
 80055c4:	b292      	uxth	r2, r2
 80055c6:	1a12      	subs	r2, r2, r0
 80055c8:	445a      	add	r2, fp
 80055ca:	f8de 0000 	ldr.w	r0, [lr]
 80055ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80055d8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80055dc:	b292      	uxth	r2, r2
 80055de:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80055e2:	45e1      	cmp	r9, ip
 80055e4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80055e8:	f84e 2b04 	str.w	r2, [lr], #4
 80055ec:	d2de      	bcs.n	80055ac <quorem+0x42>
 80055ee:	9b00      	ldr	r3, [sp, #0]
 80055f0:	58eb      	ldr	r3, [r5, r3]
 80055f2:	b92b      	cbnz	r3, 8005600 <quorem+0x96>
 80055f4:	9b01      	ldr	r3, [sp, #4]
 80055f6:	3b04      	subs	r3, #4
 80055f8:	429d      	cmp	r5, r3
 80055fa:	461a      	mov	r2, r3
 80055fc:	d32f      	bcc.n	800565e <quorem+0xf4>
 80055fe:	613c      	str	r4, [r7, #16]
 8005600:	4638      	mov	r0, r7
 8005602:	f001 f97b 	bl	80068fc <__mcmp>
 8005606:	2800      	cmp	r0, #0
 8005608:	db25      	blt.n	8005656 <quorem+0xec>
 800560a:	4629      	mov	r1, r5
 800560c:	2000      	movs	r0, #0
 800560e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005612:	f8d1 c000 	ldr.w	ip, [r1]
 8005616:	fa1f fe82 	uxth.w	lr, r2
 800561a:	fa1f f38c 	uxth.w	r3, ip
 800561e:	eba3 030e 	sub.w	r3, r3, lr
 8005622:	4403      	add	r3, r0
 8005624:	0c12      	lsrs	r2, r2, #16
 8005626:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800562a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800562e:	b29b      	uxth	r3, r3
 8005630:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005634:	45c1      	cmp	r9, r8
 8005636:	ea4f 4022 	mov.w	r0, r2, asr #16
 800563a:	f841 3b04 	str.w	r3, [r1], #4
 800563e:	d2e6      	bcs.n	800560e <quorem+0xa4>
 8005640:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005644:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005648:	b922      	cbnz	r2, 8005654 <quorem+0xea>
 800564a:	3b04      	subs	r3, #4
 800564c:	429d      	cmp	r5, r3
 800564e:	461a      	mov	r2, r3
 8005650:	d30b      	bcc.n	800566a <quorem+0x100>
 8005652:	613c      	str	r4, [r7, #16]
 8005654:	3601      	adds	r6, #1
 8005656:	4630      	mov	r0, r6
 8005658:	b003      	add	sp, #12
 800565a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800565e:	6812      	ldr	r2, [r2, #0]
 8005660:	3b04      	subs	r3, #4
 8005662:	2a00      	cmp	r2, #0
 8005664:	d1cb      	bne.n	80055fe <quorem+0x94>
 8005666:	3c01      	subs	r4, #1
 8005668:	e7c6      	b.n	80055f8 <quorem+0x8e>
 800566a:	6812      	ldr	r2, [r2, #0]
 800566c:	3b04      	subs	r3, #4
 800566e:	2a00      	cmp	r2, #0
 8005670:	d1ef      	bne.n	8005652 <quorem+0xe8>
 8005672:	3c01      	subs	r4, #1
 8005674:	e7ea      	b.n	800564c <quorem+0xe2>
 8005676:	2000      	movs	r0, #0
 8005678:	e7ee      	b.n	8005658 <quorem+0xee>
 800567a:	0000      	movs	r0, r0
 800567c:	0000      	movs	r0, r0
	...

08005680 <_dtoa_r>:
 8005680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005684:	4614      	mov	r4, r2
 8005686:	461d      	mov	r5, r3
 8005688:	69c7      	ldr	r7, [r0, #28]
 800568a:	b097      	sub	sp, #92	@ 0x5c
 800568c:	4683      	mov	fp, r0
 800568e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005692:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005694:	b97f      	cbnz	r7, 80056b6 <_dtoa_r+0x36>
 8005696:	2010      	movs	r0, #16
 8005698:	f000 fe02 	bl	80062a0 <malloc>
 800569c:	4602      	mov	r2, r0
 800569e:	f8cb 001c 	str.w	r0, [fp, #28]
 80056a2:	b920      	cbnz	r0, 80056ae <_dtoa_r+0x2e>
 80056a4:	21ef      	movs	r1, #239	@ 0xef
 80056a6:	4ba8      	ldr	r3, [pc, #672]	@ (8005948 <_dtoa_r+0x2c8>)
 80056a8:	48a8      	ldr	r0, [pc, #672]	@ (800594c <_dtoa_r+0x2cc>)
 80056aa:	f001 fc3f 	bl	8006f2c <__assert_func>
 80056ae:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80056b2:	6007      	str	r7, [r0, #0]
 80056b4:	60c7      	str	r7, [r0, #12]
 80056b6:	f8db 301c 	ldr.w	r3, [fp, #28]
 80056ba:	6819      	ldr	r1, [r3, #0]
 80056bc:	b159      	cbz	r1, 80056d6 <_dtoa_r+0x56>
 80056be:	685a      	ldr	r2, [r3, #4]
 80056c0:	2301      	movs	r3, #1
 80056c2:	4093      	lsls	r3, r2
 80056c4:	604a      	str	r2, [r1, #4]
 80056c6:	608b      	str	r3, [r1, #8]
 80056c8:	4658      	mov	r0, fp
 80056ca:	f000 fedf 	bl	800648c <_Bfree>
 80056ce:	2200      	movs	r2, #0
 80056d0:	f8db 301c 	ldr.w	r3, [fp, #28]
 80056d4:	601a      	str	r2, [r3, #0]
 80056d6:	1e2b      	subs	r3, r5, #0
 80056d8:	bfaf      	iteee	ge
 80056da:	2300      	movge	r3, #0
 80056dc:	2201      	movlt	r2, #1
 80056de:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80056e2:	9303      	strlt	r3, [sp, #12]
 80056e4:	bfa8      	it	ge
 80056e6:	6033      	strge	r3, [r6, #0]
 80056e8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80056ec:	4b98      	ldr	r3, [pc, #608]	@ (8005950 <_dtoa_r+0x2d0>)
 80056ee:	bfb8      	it	lt
 80056f0:	6032      	strlt	r2, [r6, #0]
 80056f2:	ea33 0308 	bics.w	r3, r3, r8
 80056f6:	d112      	bne.n	800571e <_dtoa_r+0x9e>
 80056f8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80056fc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80056fe:	6013      	str	r3, [r2, #0]
 8005700:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005704:	4323      	orrs	r3, r4
 8005706:	f000 8550 	beq.w	80061aa <_dtoa_r+0xb2a>
 800570a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800570c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8005954 <_dtoa_r+0x2d4>
 8005710:	2b00      	cmp	r3, #0
 8005712:	f000 8552 	beq.w	80061ba <_dtoa_r+0xb3a>
 8005716:	f10a 0303 	add.w	r3, sl, #3
 800571a:	f000 bd4c 	b.w	80061b6 <_dtoa_r+0xb36>
 800571e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005722:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005726:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800572a:	2200      	movs	r2, #0
 800572c:	2300      	movs	r3, #0
 800572e:	f7fb f93b 	bl	80009a8 <__aeabi_dcmpeq>
 8005732:	4607      	mov	r7, r0
 8005734:	b158      	cbz	r0, 800574e <_dtoa_r+0xce>
 8005736:	2301      	movs	r3, #1
 8005738:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800573a:	6013      	str	r3, [r2, #0]
 800573c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800573e:	b113      	cbz	r3, 8005746 <_dtoa_r+0xc6>
 8005740:	4b85      	ldr	r3, [pc, #532]	@ (8005958 <_dtoa_r+0x2d8>)
 8005742:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005744:	6013      	str	r3, [r2, #0]
 8005746:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800595c <_dtoa_r+0x2dc>
 800574a:	f000 bd36 	b.w	80061ba <_dtoa_r+0xb3a>
 800574e:	ab14      	add	r3, sp, #80	@ 0x50
 8005750:	9301      	str	r3, [sp, #4]
 8005752:	ab15      	add	r3, sp, #84	@ 0x54
 8005754:	9300      	str	r3, [sp, #0]
 8005756:	4658      	mov	r0, fp
 8005758:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800575c:	f001 f97e 	bl	8006a5c <__d2b>
 8005760:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005764:	4681      	mov	r9, r0
 8005766:	2e00      	cmp	r6, #0
 8005768:	d077      	beq.n	800585a <_dtoa_r+0x1da>
 800576a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800576e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005770:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005774:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005778:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800577c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005780:	9712      	str	r7, [sp, #72]	@ 0x48
 8005782:	4619      	mov	r1, r3
 8005784:	2200      	movs	r2, #0
 8005786:	4b76      	ldr	r3, [pc, #472]	@ (8005960 <_dtoa_r+0x2e0>)
 8005788:	f7fa fcee 	bl	8000168 <__aeabi_dsub>
 800578c:	a368      	add	r3, pc, #416	@ (adr r3, 8005930 <_dtoa_r+0x2b0>)
 800578e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005792:	f7fa fea1 	bl	80004d8 <__aeabi_dmul>
 8005796:	a368      	add	r3, pc, #416	@ (adr r3, 8005938 <_dtoa_r+0x2b8>)
 8005798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800579c:	f7fa fce6 	bl	800016c <__adddf3>
 80057a0:	4604      	mov	r4, r0
 80057a2:	4630      	mov	r0, r6
 80057a4:	460d      	mov	r5, r1
 80057a6:	f7fa fe2d 	bl	8000404 <__aeabi_i2d>
 80057aa:	a365      	add	r3, pc, #404	@ (adr r3, 8005940 <_dtoa_r+0x2c0>)
 80057ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b0:	f7fa fe92 	bl	80004d8 <__aeabi_dmul>
 80057b4:	4602      	mov	r2, r0
 80057b6:	460b      	mov	r3, r1
 80057b8:	4620      	mov	r0, r4
 80057ba:	4629      	mov	r1, r5
 80057bc:	f7fa fcd6 	bl	800016c <__adddf3>
 80057c0:	4604      	mov	r4, r0
 80057c2:	460d      	mov	r5, r1
 80057c4:	f7fb f938 	bl	8000a38 <__aeabi_d2iz>
 80057c8:	2200      	movs	r2, #0
 80057ca:	4607      	mov	r7, r0
 80057cc:	2300      	movs	r3, #0
 80057ce:	4620      	mov	r0, r4
 80057d0:	4629      	mov	r1, r5
 80057d2:	f7fb f8f3 	bl	80009bc <__aeabi_dcmplt>
 80057d6:	b140      	cbz	r0, 80057ea <_dtoa_r+0x16a>
 80057d8:	4638      	mov	r0, r7
 80057da:	f7fa fe13 	bl	8000404 <__aeabi_i2d>
 80057de:	4622      	mov	r2, r4
 80057e0:	462b      	mov	r3, r5
 80057e2:	f7fb f8e1 	bl	80009a8 <__aeabi_dcmpeq>
 80057e6:	b900      	cbnz	r0, 80057ea <_dtoa_r+0x16a>
 80057e8:	3f01      	subs	r7, #1
 80057ea:	2f16      	cmp	r7, #22
 80057ec:	d853      	bhi.n	8005896 <_dtoa_r+0x216>
 80057ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057f2:	4b5c      	ldr	r3, [pc, #368]	@ (8005964 <_dtoa_r+0x2e4>)
 80057f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80057f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057fc:	f7fb f8de 	bl	80009bc <__aeabi_dcmplt>
 8005800:	2800      	cmp	r0, #0
 8005802:	d04a      	beq.n	800589a <_dtoa_r+0x21a>
 8005804:	2300      	movs	r3, #0
 8005806:	3f01      	subs	r7, #1
 8005808:	930f      	str	r3, [sp, #60]	@ 0x3c
 800580a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800580c:	1b9b      	subs	r3, r3, r6
 800580e:	1e5a      	subs	r2, r3, #1
 8005810:	bf46      	itte	mi
 8005812:	f1c3 0801 	rsbmi	r8, r3, #1
 8005816:	2300      	movmi	r3, #0
 8005818:	f04f 0800 	movpl.w	r8, #0
 800581c:	9209      	str	r2, [sp, #36]	@ 0x24
 800581e:	bf48      	it	mi
 8005820:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005822:	2f00      	cmp	r7, #0
 8005824:	db3b      	blt.n	800589e <_dtoa_r+0x21e>
 8005826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005828:	970e      	str	r7, [sp, #56]	@ 0x38
 800582a:	443b      	add	r3, r7
 800582c:	9309      	str	r3, [sp, #36]	@ 0x24
 800582e:	2300      	movs	r3, #0
 8005830:	930a      	str	r3, [sp, #40]	@ 0x28
 8005832:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005834:	2b09      	cmp	r3, #9
 8005836:	d866      	bhi.n	8005906 <_dtoa_r+0x286>
 8005838:	2b05      	cmp	r3, #5
 800583a:	bfc4      	itt	gt
 800583c:	3b04      	subgt	r3, #4
 800583e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005840:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005842:	bfc8      	it	gt
 8005844:	2400      	movgt	r4, #0
 8005846:	f1a3 0302 	sub.w	r3, r3, #2
 800584a:	bfd8      	it	le
 800584c:	2401      	movle	r4, #1
 800584e:	2b03      	cmp	r3, #3
 8005850:	d864      	bhi.n	800591c <_dtoa_r+0x29c>
 8005852:	e8df f003 	tbb	[pc, r3]
 8005856:	382b      	.short	0x382b
 8005858:	5636      	.short	0x5636
 800585a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800585e:	441e      	add	r6, r3
 8005860:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005864:	2b20      	cmp	r3, #32
 8005866:	bfc1      	itttt	gt
 8005868:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800586c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005870:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005874:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005878:	bfd6      	itet	le
 800587a:	f1c3 0320 	rsble	r3, r3, #32
 800587e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005882:	fa04 f003 	lslle.w	r0, r4, r3
 8005886:	f7fa fdad 	bl	80003e4 <__aeabi_ui2d>
 800588a:	2201      	movs	r2, #1
 800588c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005890:	3e01      	subs	r6, #1
 8005892:	9212      	str	r2, [sp, #72]	@ 0x48
 8005894:	e775      	b.n	8005782 <_dtoa_r+0x102>
 8005896:	2301      	movs	r3, #1
 8005898:	e7b6      	b.n	8005808 <_dtoa_r+0x188>
 800589a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800589c:	e7b5      	b.n	800580a <_dtoa_r+0x18a>
 800589e:	427b      	negs	r3, r7
 80058a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80058a2:	2300      	movs	r3, #0
 80058a4:	eba8 0807 	sub.w	r8, r8, r7
 80058a8:	930e      	str	r3, [sp, #56]	@ 0x38
 80058aa:	e7c2      	b.n	8005832 <_dtoa_r+0x1b2>
 80058ac:	2300      	movs	r3, #0
 80058ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	dc35      	bgt.n	8005922 <_dtoa_r+0x2a2>
 80058b6:	2301      	movs	r3, #1
 80058b8:	461a      	mov	r2, r3
 80058ba:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80058be:	9221      	str	r2, [sp, #132]	@ 0x84
 80058c0:	e00b      	b.n	80058da <_dtoa_r+0x25a>
 80058c2:	2301      	movs	r3, #1
 80058c4:	e7f3      	b.n	80058ae <_dtoa_r+0x22e>
 80058c6:	2300      	movs	r3, #0
 80058c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80058cc:	18fb      	adds	r3, r7, r3
 80058ce:	9308      	str	r3, [sp, #32]
 80058d0:	3301      	adds	r3, #1
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	9307      	str	r3, [sp, #28]
 80058d6:	bfb8      	it	lt
 80058d8:	2301      	movlt	r3, #1
 80058da:	2100      	movs	r1, #0
 80058dc:	2204      	movs	r2, #4
 80058de:	f8db 001c 	ldr.w	r0, [fp, #28]
 80058e2:	f102 0514 	add.w	r5, r2, #20
 80058e6:	429d      	cmp	r5, r3
 80058e8:	d91f      	bls.n	800592a <_dtoa_r+0x2aa>
 80058ea:	6041      	str	r1, [r0, #4]
 80058ec:	4658      	mov	r0, fp
 80058ee:	f000 fd8d 	bl	800640c <_Balloc>
 80058f2:	4682      	mov	sl, r0
 80058f4:	2800      	cmp	r0, #0
 80058f6:	d139      	bne.n	800596c <_dtoa_r+0x2ec>
 80058f8:	4602      	mov	r2, r0
 80058fa:	f240 11af 	movw	r1, #431	@ 0x1af
 80058fe:	4b1a      	ldr	r3, [pc, #104]	@ (8005968 <_dtoa_r+0x2e8>)
 8005900:	e6d2      	b.n	80056a8 <_dtoa_r+0x28>
 8005902:	2301      	movs	r3, #1
 8005904:	e7e0      	b.n	80058c8 <_dtoa_r+0x248>
 8005906:	2401      	movs	r4, #1
 8005908:	2300      	movs	r3, #0
 800590a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800590c:	9320      	str	r3, [sp, #128]	@ 0x80
 800590e:	f04f 33ff 	mov.w	r3, #4294967295
 8005912:	2200      	movs	r2, #0
 8005914:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005918:	2312      	movs	r3, #18
 800591a:	e7d0      	b.n	80058be <_dtoa_r+0x23e>
 800591c:	2301      	movs	r3, #1
 800591e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005920:	e7f5      	b.n	800590e <_dtoa_r+0x28e>
 8005922:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005924:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005928:	e7d7      	b.n	80058da <_dtoa_r+0x25a>
 800592a:	3101      	adds	r1, #1
 800592c:	0052      	lsls	r2, r2, #1
 800592e:	e7d8      	b.n	80058e2 <_dtoa_r+0x262>
 8005930:	636f4361 	.word	0x636f4361
 8005934:	3fd287a7 	.word	0x3fd287a7
 8005938:	8b60c8b3 	.word	0x8b60c8b3
 800593c:	3fc68a28 	.word	0x3fc68a28
 8005940:	509f79fb 	.word	0x509f79fb
 8005944:	3fd34413 	.word	0x3fd34413
 8005948:	080077a4 	.word	0x080077a4
 800594c:	080077bb 	.word	0x080077bb
 8005950:	7ff00000 	.word	0x7ff00000
 8005954:	080077a0 	.word	0x080077a0
 8005958:	08007774 	.word	0x08007774
 800595c:	08007773 	.word	0x08007773
 8005960:	3ff80000 	.word	0x3ff80000
 8005964:	080078b8 	.word	0x080078b8
 8005968:	08007813 	.word	0x08007813
 800596c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005970:	6018      	str	r0, [r3, #0]
 8005972:	9b07      	ldr	r3, [sp, #28]
 8005974:	2b0e      	cmp	r3, #14
 8005976:	f200 80a4 	bhi.w	8005ac2 <_dtoa_r+0x442>
 800597a:	2c00      	cmp	r4, #0
 800597c:	f000 80a1 	beq.w	8005ac2 <_dtoa_r+0x442>
 8005980:	2f00      	cmp	r7, #0
 8005982:	dd33      	ble.n	80059ec <_dtoa_r+0x36c>
 8005984:	4b86      	ldr	r3, [pc, #536]	@ (8005ba0 <_dtoa_r+0x520>)
 8005986:	f007 020f 	and.w	r2, r7, #15
 800598a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800598e:	05f8      	lsls	r0, r7, #23
 8005990:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005994:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005998:	ea4f 1427 	mov.w	r4, r7, asr #4
 800599c:	d516      	bpl.n	80059cc <_dtoa_r+0x34c>
 800599e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80059a2:	4b80      	ldr	r3, [pc, #512]	@ (8005ba4 <_dtoa_r+0x524>)
 80059a4:	2603      	movs	r6, #3
 80059a6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80059aa:	f7fa febf 	bl	800072c <__aeabi_ddiv>
 80059ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059b2:	f004 040f 	and.w	r4, r4, #15
 80059b6:	4d7b      	ldr	r5, [pc, #492]	@ (8005ba4 <_dtoa_r+0x524>)
 80059b8:	b954      	cbnz	r4, 80059d0 <_dtoa_r+0x350>
 80059ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059c2:	f7fa feb3 	bl	800072c <__aeabi_ddiv>
 80059c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059ca:	e028      	b.n	8005a1e <_dtoa_r+0x39e>
 80059cc:	2602      	movs	r6, #2
 80059ce:	e7f2      	b.n	80059b6 <_dtoa_r+0x336>
 80059d0:	07e1      	lsls	r1, r4, #31
 80059d2:	d508      	bpl.n	80059e6 <_dtoa_r+0x366>
 80059d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059dc:	f7fa fd7c 	bl	80004d8 <__aeabi_dmul>
 80059e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059e4:	3601      	adds	r6, #1
 80059e6:	1064      	asrs	r4, r4, #1
 80059e8:	3508      	adds	r5, #8
 80059ea:	e7e5      	b.n	80059b8 <_dtoa_r+0x338>
 80059ec:	f000 80d2 	beq.w	8005b94 <_dtoa_r+0x514>
 80059f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80059f4:	427c      	negs	r4, r7
 80059f6:	4b6a      	ldr	r3, [pc, #424]	@ (8005ba0 <_dtoa_r+0x520>)
 80059f8:	f004 020f 	and.w	r2, r4, #15
 80059fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a04:	f7fa fd68 	bl	80004d8 <__aeabi_dmul>
 8005a08:	2602      	movs	r6, #2
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a10:	4d64      	ldr	r5, [pc, #400]	@ (8005ba4 <_dtoa_r+0x524>)
 8005a12:	1124      	asrs	r4, r4, #4
 8005a14:	2c00      	cmp	r4, #0
 8005a16:	f040 80b2 	bne.w	8005b7e <_dtoa_r+0x4fe>
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d1d3      	bne.n	80059c6 <_dtoa_r+0x346>
 8005a1e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005a22:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	f000 80b7 	beq.w	8005b98 <_dtoa_r+0x518>
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	4620      	mov	r0, r4
 8005a2e:	4629      	mov	r1, r5
 8005a30:	4b5d      	ldr	r3, [pc, #372]	@ (8005ba8 <_dtoa_r+0x528>)
 8005a32:	f7fa ffc3 	bl	80009bc <__aeabi_dcmplt>
 8005a36:	2800      	cmp	r0, #0
 8005a38:	f000 80ae 	beq.w	8005b98 <_dtoa_r+0x518>
 8005a3c:	9b07      	ldr	r3, [sp, #28]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	f000 80aa 	beq.w	8005b98 <_dtoa_r+0x518>
 8005a44:	9b08      	ldr	r3, [sp, #32]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	dd37      	ble.n	8005aba <_dtoa_r+0x43a>
 8005a4a:	1e7b      	subs	r3, r7, #1
 8005a4c:	4620      	mov	r0, r4
 8005a4e:	9304      	str	r3, [sp, #16]
 8005a50:	2200      	movs	r2, #0
 8005a52:	4629      	mov	r1, r5
 8005a54:	4b55      	ldr	r3, [pc, #340]	@ (8005bac <_dtoa_r+0x52c>)
 8005a56:	f7fa fd3f 	bl	80004d8 <__aeabi_dmul>
 8005a5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a5e:	9c08      	ldr	r4, [sp, #32]
 8005a60:	3601      	adds	r6, #1
 8005a62:	4630      	mov	r0, r6
 8005a64:	f7fa fcce 	bl	8000404 <__aeabi_i2d>
 8005a68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a6c:	f7fa fd34 	bl	80004d8 <__aeabi_dmul>
 8005a70:	2200      	movs	r2, #0
 8005a72:	4b4f      	ldr	r3, [pc, #316]	@ (8005bb0 <_dtoa_r+0x530>)
 8005a74:	f7fa fb7a 	bl	800016c <__adddf3>
 8005a78:	4605      	mov	r5, r0
 8005a7a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005a7e:	2c00      	cmp	r4, #0
 8005a80:	f040 809a 	bne.w	8005bb8 <_dtoa_r+0x538>
 8005a84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	4b4a      	ldr	r3, [pc, #296]	@ (8005bb4 <_dtoa_r+0x534>)
 8005a8c:	f7fa fb6c 	bl	8000168 <__aeabi_dsub>
 8005a90:	4602      	mov	r2, r0
 8005a92:	460b      	mov	r3, r1
 8005a94:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a98:	462a      	mov	r2, r5
 8005a9a:	4633      	mov	r3, r6
 8005a9c:	f7fa ffac 	bl	80009f8 <__aeabi_dcmpgt>
 8005aa0:	2800      	cmp	r0, #0
 8005aa2:	f040 828e 	bne.w	8005fc2 <_dtoa_r+0x942>
 8005aa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aaa:	462a      	mov	r2, r5
 8005aac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005ab0:	f7fa ff84 	bl	80009bc <__aeabi_dcmplt>
 8005ab4:	2800      	cmp	r0, #0
 8005ab6:	f040 8127 	bne.w	8005d08 <_dtoa_r+0x688>
 8005aba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005abe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005ac2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	f2c0 8163 	blt.w	8005d90 <_dtoa_r+0x710>
 8005aca:	2f0e      	cmp	r7, #14
 8005acc:	f300 8160 	bgt.w	8005d90 <_dtoa_r+0x710>
 8005ad0:	4b33      	ldr	r3, [pc, #204]	@ (8005ba0 <_dtoa_r+0x520>)
 8005ad2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005ad6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005ada:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005ade:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	da03      	bge.n	8005aec <_dtoa_r+0x46c>
 8005ae4:	9b07      	ldr	r3, [sp, #28]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	f340 8100 	ble.w	8005cec <_dtoa_r+0x66c>
 8005aec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005af0:	4656      	mov	r6, sl
 8005af2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005af6:	4620      	mov	r0, r4
 8005af8:	4629      	mov	r1, r5
 8005afa:	f7fa fe17 	bl	800072c <__aeabi_ddiv>
 8005afe:	f7fa ff9b 	bl	8000a38 <__aeabi_d2iz>
 8005b02:	4680      	mov	r8, r0
 8005b04:	f7fa fc7e 	bl	8000404 <__aeabi_i2d>
 8005b08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b0c:	f7fa fce4 	bl	80004d8 <__aeabi_dmul>
 8005b10:	4602      	mov	r2, r0
 8005b12:	460b      	mov	r3, r1
 8005b14:	4620      	mov	r0, r4
 8005b16:	4629      	mov	r1, r5
 8005b18:	f7fa fb26 	bl	8000168 <__aeabi_dsub>
 8005b1c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005b20:	9d07      	ldr	r5, [sp, #28]
 8005b22:	f806 4b01 	strb.w	r4, [r6], #1
 8005b26:	eba6 040a 	sub.w	r4, r6, sl
 8005b2a:	42a5      	cmp	r5, r4
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	460b      	mov	r3, r1
 8005b30:	f040 8116 	bne.w	8005d60 <_dtoa_r+0x6e0>
 8005b34:	f7fa fb1a 	bl	800016c <__adddf3>
 8005b38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b3c:	4604      	mov	r4, r0
 8005b3e:	460d      	mov	r5, r1
 8005b40:	f7fa ff5a 	bl	80009f8 <__aeabi_dcmpgt>
 8005b44:	2800      	cmp	r0, #0
 8005b46:	f040 80f8 	bne.w	8005d3a <_dtoa_r+0x6ba>
 8005b4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b4e:	4620      	mov	r0, r4
 8005b50:	4629      	mov	r1, r5
 8005b52:	f7fa ff29 	bl	80009a8 <__aeabi_dcmpeq>
 8005b56:	b118      	cbz	r0, 8005b60 <_dtoa_r+0x4e0>
 8005b58:	f018 0f01 	tst.w	r8, #1
 8005b5c:	f040 80ed 	bne.w	8005d3a <_dtoa_r+0x6ba>
 8005b60:	4649      	mov	r1, r9
 8005b62:	4658      	mov	r0, fp
 8005b64:	f000 fc92 	bl	800648c <_Bfree>
 8005b68:	2300      	movs	r3, #0
 8005b6a:	7033      	strb	r3, [r6, #0]
 8005b6c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005b6e:	3701      	adds	r7, #1
 8005b70:	601f      	str	r7, [r3, #0]
 8005b72:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	f000 8320 	beq.w	80061ba <_dtoa_r+0xb3a>
 8005b7a:	601e      	str	r6, [r3, #0]
 8005b7c:	e31d      	b.n	80061ba <_dtoa_r+0xb3a>
 8005b7e:	07e2      	lsls	r2, r4, #31
 8005b80:	d505      	bpl.n	8005b8e <_dtoa_r+0x50e>
 8005b82:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b86:	f7fa fca7 	bl	80004d8 <__aeabi_dmul>
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	3601      	adds	r6, #1
 8005b8e:	1064      	asrs	r4, r4, #1
 8005b90:	3508      	adds	r5, #8
 8005b92:	e73f      	b.n	8005a14 <_dtoa_r+0x394>
 8005b94:	2602      	movs	r6, #2
 8005b96:	e742      	b.n	8005a1e <_dtoa_r+0x39e>
 8005b98:	9c07      	ldr	r4, [sp, #28]
 8005b9a:	9704      	str	r7, [sp, #16]
 8005b9c:	e761      	b.n	8005a62 <_dtoa_r+0x3e2>
 8005b9e:	bf00      	nop
 8005ba0:	080078b8 	.word	0x080078b8
 8005ba4:	08007890 	.word	0x08007890
 8005ba8:	3ff00000 	.word	0x3ff00000
 8005bac:	40240000 	.word	0x40240000
 8005bb0:	401c0000 	.word	0x401c0000
 8005bb4:	40140000 	.word	0x40140000
 8005bb8:	4b70      	ldr	r3, [pc, #448]	@ (8005d7c <_dtoa_r+0x6fc>)
 8005bba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005bbc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005bc0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005bc4:	4454      	add	r4, sl
 8005bc6:	2900      	cmp	r1, #0
 8005bc8:	d045      	beq.n	8005c56 <_dtoa_r+0x5d6>
 8005bca:	2000      	movs	r0, #0
 8005bcc:	496c      	ldr	r1, [pc, #432]	@ (8005d80 <_dtoa_r+0x700>)
 8005bce:	f7fa fdad 	bl	800072c <__aeabi_ddiv>
 8005bd2:	4633      	mov	r3, r6
 8005bd4:	462a      	mov	r2, r5
 8005bd6:	f7fa fac7 	bl	8000168 <__aeabi_dsub>
 8005bda:	4656      	mov	r6, sl
 8005bdc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005be0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005be4:	f7fa ff28 	bl	8000a38 <__aeabi_d2iz>
 8005be8:	4605      	mov	r5, r0
 8005bea:	f7fa fc0b 	bl	8000404 <__aeabi_i2d>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	460b      	mov	r3, r1
 8005bf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bf6:	f7fa fab7 	bl	8000168 <__aeabi_dsub>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	3530      	adds	r5, #48	@ 0x30
 8005c00:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c04:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c08:	f806 5b01 	strb.w	r5, [r6], #1
 8005c0c:	f7fa fed6 	bl	80009bc <__aeabi_dcmplt>
 8005c10:	2800      	cmp	r0, #0
 8005c12:	d163      	bne.n	8005cdc <_dtoa_r+0x65c>
 8005c14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c18:	2000      	movs	r0, #0
 8005c1a:	495a      	ldr	r1, [pc, #360]	@ (8005d84 <_dtoa_r+0x704>)
 8005c1c:	f7fa faa4 	bl	8000168 <__aeabi_dsub>
 8005c20:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c24:	f7fa feca 	bl	80009bc <__aeabi_dcmplt>
 8005c28:	2800      	cmp	r0, #0
 8005c2a:	f040 8087 	bne.w	8005d3c <_dtoa_r+0x6bc>
 8005c2e:	42a6      	cmp	r6, r4
 8005c30:	f43f af43 	beq.w	8005aba <_dtoa_r+0x43a>
 8005c34:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c38:	2200      	movs	r2, #0
 8005c3a:	4b53      	ldr	r3, [pc, #332]	@ (8005d88 <_dtoa_r+0x708>)
 8005c3c:	f7fa fc4c 	bl	80004d8 <__aeabi_dmul>
 8005c40:	2200      	movs	r2, #0
 8005c42:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c4a:	4b4f      	ldr	r3, [pc, #316]	@ (8005d88 <_dtoa_r+0x708>)
 8005c4c:	f7fa fc44 	bl	80004d8 <__aeabi_dmul>
 8005c50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c54:	e7c4      	b.n	8005be0 <_dtoa_r+0x560>
 8005c56:	4631      	mov	r1, r6
 8005c58:	4628      	mov	r0, r5
 8005c5a:	f7fa fc3d 	bl	80004d8 <__aeabi_dmul>
 8005c5e:	4656      	mov	r6, sl
 8005c60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c64:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005c66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c6a:	f7fa fee5 	bl	8000a38 <__aeabi_d2iz>
 8005c6e:	4605      	mov	r5, r0
 8005c70:	f7fa fbc8 	bl	8000404 <__aeabi_i2d>
 8005c74:	4602      	mov	r2, r0
 8005c76:	460b      	mov	r3, r1
 8005c78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c7c:	f7fa fa74 	bl	8000168 <__aeabi_dsub>
 8005c80:	4602      	mov	r2, r0
 8005c82:	460b      	mov	r3, r1
 8005c84:	3530      	adds	r5, #48	@ 0x30
 8005c86:	f806 5b01 	strb.w	r5, [r6], #1
 8005c8a:	42a6      	cmp	r6, r4
 8005c8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c90:	f04f 0200 	mov.w	r2, #0
 8005c94:	d124      	bne.n	8005ce0 <_dtoa_r+0x660>
 8005c96:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c9a:	4b39      	ldr	r3, [pc, #228]	@ (8005d80 <_dtoa_r+0x700>)
 8005c9c:	f7fa fa66 	bl	800016c <__adddf3>
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	460b      	mov	r3, r1
 8005ca4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ca8:	f7fa fea6 	bl	80009f8 <__aeabi_dcmpgt>
 8005cac:	2800      	cmp	r0, #0
 8005cae:	d145      	bne.n	8005d3c <_dtoa_r+0x6bc>
 8005cb0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005cb4:	2000      	movs	r0, #0
 8005cb6:	4932      	ldr	r1, [pc, #200]	@ (8005d80 <_dtoa_r+0x700>)
 8005cb8:	f7fa fa56 	bl	8000168 <__aeabi_dsub>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	460b      	mov	r3, r1
 8005cc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cc4:	f7fa fe7a 	bl	80009bc <__aeabi_dcmplt>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	f43f aef6 	beq.w	8005aba <_dtoa_r+0x43a>
 8005cce:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005cd0:	1e73      	subs	r3, r6, #1
 8005cd2:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005cd4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005cd8:	2b30      	cmp	r3, #48	@ 0x30
 8005cda:	d0f8      	beq.n	8005cce <_dtoa_r+0x64e>
 8005cdc:	9f04      	ldr	r7, [sp, #16]
 8005cde:	e73f      	b.n	8005b60 <_dtoa_r+0x4e0>
 8005ce0:	4b29      	ldr	r3, [pc, #164]	@ (8005d88 <_dtoa_r+0x708>)
 8005ce2:	f7fa fbf9 	bl	80004d8 <__aeabi_dmul>
 8005ce6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cea:	e7bc      	b.n	8005c66 <_dtoa_r+0x5e6>
 8005cec:	d10c      	bne.n	8005d08 <_dtoa_r+0x688>
 8005cee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	4b25      	ldr	r3, [pc, #148]	@ (8005d8c <_dtoa_r+0x70c>)
 8005cf6:	f7fa fbef 	bl	80004d8 <__aeabi_dmul>
 8005cfa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005cfe:	f7fa fe71 	bl	80009e4 <__aeabi_dcmpge>
 8005d02:	2800      	cmp	r0, #0
 8005d04:	f000 815b 	beq.w	8005fbe <_dtoa_r+0x93e>
 8005d08:	2400      	movs	r4, #0
 8005d0a:	4625      	mov	r5, r4
 8005d0c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d0e:	4656      	mov	r6, sl
 8005d10:	43db      	mvns	r3, r3
 8005d12:	9304      	str	r3, [sp, #16]
 8005d14:	2700      	movs	r7, #0
 8005d16:	4621      	mov	r1, r4
 8005d18:	4658      	mov	r0, fp
 8005d1a:	f000 fbb7 	bl	800648c <_Bfree>
 8005d1e:	2d00      	cmp	r5, #0
 8005d20:	d0dc      	beq.n	8005cdc <_dtoa_r+0x65c>
 8005d22:	b12f      	cbz	r7, 8005d30 <_dtoa_r+0x6b0>
 8005d24:	42af      	cmp	r7, r5
 8005d26:	d003      	beq.n	8005d30 <_dtoa_r+0x6b0>
 8005d28:	4639      	mov	r1, r7
 8005d2a:	4658      	mov	r0, fp
 8005d2c:	f000 fbae 	bl	800648c <_Bfree>
 8005d30:	4629      	mov	r1, r5
 8005d32:	4658      	mov	r0, fp
 8005d34:	f000 fbaa 	bl	800648c <_Bfree>
 8005d38:	e7d0      	b.n	8005cdc <_dtoa_r+0x65c>
 8005d3a:	9704      	str	r7, [sp, #16]
 8005d3c:	4633      	mov	r3, r6
 8005d3e:	461e      	mov	r6, r3
 8005d40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d44:	2a39      	cmp	r2, #57	@ 0x39
 8005d46:	d107      	bne.n	8005d58 <_dtoa_r+0x6d8>
 8005d48:	459a      	cmp	sl, r3
 8005d4a:	d1f8      	bne.n	8005d3e <_dtoa_r+0x6be>
 8005d4c:	9a04      	ldr	r2, [sp, #16]
 8005d4e:	3201      	adds	r2, #1
 8005d50:	9204      	str	r2, [sp, #16]
 8005d52:	2230      	movs	r2, #48	@ 0x30
 8005d54:	f88a 2000 	strb.w	r2, [sl]
 8005d58:	781a      	ldrb	r2, [r3, #0]
 8005d5a:	3201      	adds	r2, #1
 8005d5c:	701a      	strb	r2, [r3, #0]
 8005d5e:	e7bd      	b.n	8005cdc <_dtoa_r+0x65c>
 8005d60:	2200      	movs	r2, #0
 8005d62:	4b09      	ldr	r3, [pc, #36]	@ (8005d88 <_dtoa_r+0x708>)
 8005d64:	f7fa fbb8 	bl	80004d8 <__aeabi_dmul>
 8005d68:	2200      	movs	r2, #0
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	4604      	mov	r4, r0
 8005d6e:	460d      	mov	r5, r1
 8005d70:	f7fa fe1a 	bl	80009a8 <__aeabi_dcmpeq>
 8005d74:	2800      	cmp	r0, #0
 8005d76:	f43f aebc 	beq.w	8005af2 <_dtoa_r+0x472>
 8005d7a:	e6f1      	b.n	8005b60 <_dtoa_r+0x4e0>
 8005d7c:	080078b8 	.word	0x080078b8
 8005d80:	3fe00000 	.word	0x3fe00000
 8005d84:	3ff00000 	.word	0x3ff00000
 8005d88:	40240000 	.word	0x40240000
 8005d8c:	40140000 	.word	0x40140000
 8005d90:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005d92:	2a00      	cmp	r2, #0
 8005d94:	f000 80db 	beq.w	8005f4e <_dtoa_r+0x8ce>
 8005d98:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005d9a:	2a01      	cmp	r2, #1
 8005d9c:	f300 80bf 	bgt.w	8005f1e <_dtoa_r+0x89e>
 8005da0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005da2:	2a00      	cmp	r2, #0
 8005da4:	f000 80b7 	beq.w	8005f16 <_dtoa_r+0x896>
 8005da8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005dac:	4646      	mov	r6, r8
 8005dae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005db0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005db2:	2101      	movs	r1, #1
 8005db4:	441a      	add	r2, r3
 8005db6:	4658      	mov	r0, fp
 8005db8:	4498      	add	r8, r3
 8005dba:	9209      	str	r2, [sp, #36]	@ 0x24
 8005dbc:	f000 fc1a 	bl	80065f4 <__i2b>
 8005dc0:	4605      	mov	r5, r0
 8005dc2:	b15e      	cbz	r6, 8005ddc <_dtoa_r+0x75c>
 8005dc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	dd08      	ble.n	8005ddc <_dtoa_r+0x75c>
 8005dca:	42b3      	cmp	r3, r6
 8005dcc:	bfa8      	it	ge
 8005dce:	4633      	movge	r3, r6
 8005dd0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005dd2:	eba8 0803 	sub.w	r8, r8, r3
 8005dd6:	1af6      	subs	r6, r6, r3
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ddc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005dde:	b1f3      	cbz	r3, 8005e1e <_dtoa_r+0x79e>
 8005de0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	f000 80b7 	beq.w	8005f56 <_dtoa_r+0x8d6>
 8005de8:	b18c      	cbz	r4, 8005e0e <_dtoa_r+0x78e>
 8005dea:	4629      	mov	r1, r5
 8005dec:	4622      	mov	r2, r4
 8005dee:	4658      	mov	r0, fp
 8005df0:	f000 fcbe 	bl	8006770 <__pow5mult>
 8005df4:	464a      	mov	r2, r9
 8005df6:	4601      	mov	r1, r0
 8005df8:	4605      	mov	r5, r0
 8005dfa:	4658      	mov	r0, fp
 8005dfc:	f000 fc10 	bl	8006620 <__multiply>
 8005e00:	4649      	mov	r1, r9
 8005e02:	9004      	str	r0, [sp, #16]
 8005e04:	4658      	mov	r0, fp
 8005e06:	f000 fb41 	bl	800648c <_Bfree>
 8005e0a:	9b04      	ldr	r3, [sp, #16]
 8005e0c:	4699      	mov	r9, r3
 8005e0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e10:	1b1a      	subs	r2, r3, r4
 8005e12:	d004      	beq.n	8005e1e <_dtoa_r+0x79e>
 8005e14:	4649      	mov	r1, r9
 8005e16:	4658      	mov	r0, fp
 8005e18:	f000 fcaa 	bl	8006770 <__pow5mult>
 8005e1c:	4681      	mov	r9, r0
 8005e1e:	2101      	movs	r1, #1
 8005e20:	4658      	mov	r0, fp
 8005e22:	f000 fbe7 	bl	80065f4 <__i2b>
 8005e26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e28:	4604      	mov	r4, r0
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	f000 81c9 	beq.w	80061c2 <_dtoa_r+0xb42>
 8005e30:	461a      	mov	r2, r3
 8005e32:	4601      	mov	r1, r0
 8005e34:	4658      	mov	r0, fp
 8005e36:	f000 fc9b 	bl	8006770 <__pow5mult>
 8005e3a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e3c:	4604      	mov	r4, r0
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	f300 808f 	bgt.w	8005f62 <_dtoa_r+0x8e2>
 8005e44:	9b02      	ldr	r3, [sp, #8]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	f040 8087 	bne.w	8005f5a <_dtoa_r+0x8da>
 8005e4c:	9b03      	ldr	r3, [sp, #12]
 8005e4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	f040 8083 	bne.w	8005f5e <_dtoa_r+0x8de>
 8005e58:	9b03      	ldr	r3, [sp, #12]
 8005e5a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e5e:	0d1b      	lsrs	r3, r3, #20
 8005e60:	051b      	lsls	r3, r3, #20
 8005e62:	b12b      	cbz	r3, 8005e70 <_dtoa_r+0x7f0>
 8005e64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e66:	f108 0801 	add.w	r8, r8, #1
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e6e:	2301      	movs	r3, #1
 8005e70:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	f000 81aa 	beq.w	80061ce <_dtoa_r+0xb4e>
 8005e7a:	6923      	ldr	r3, [r4, #16]
 8005e7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005e80:	6918      	ldr	r0, [r3, #16]
 8005e82:	f000 fb6b 	bl	800655c <__hi0bits>
 8005e86:	f1c0 0020 	rsb	r0, r0, #32
 8005e8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e8c:	4418      	add	r0, r3
 8005e8e:	f010 001f 	ands.w	r0, r0, #31
 8005e92:	d071      	beq.n	8005f78 <_dtoa_r+0x8f8>
 8005e94:	f1c0 0320 	rsb	r3, r0, #32
 8005e98:	2b04      	cmp	r3, #4
 8005e9a:	dd65      	ble.n	8005f68 <_dtoa_r+0x8e8>
 8005e9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e9e:	f1c0 001c 	rsb	r0, r0, #28
 8005ea2:	4403      	add	r3, r0
 8005ea4:	4480      	add	r8, r0
 8005ea6:	4406      	add	r6, r0
 8005ea8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005eaa:	f1b8 0f00 	cmp.w	r8, #0
 8005eae:	dd05      	ble.n	8005ebc <_dtoa_r+0x83c>
 8005eb0:	4649      	mov	r1, r9
 8005eb2:	4642      	mov	r2, r8
 8005eb4:	4658      	mov	r0, fp
 8005eb6:	f000 fcb5 	bl	8006824 <__lshift>
 8005eba:	4681      	mov	r9, r0
 8005ebc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	dd05      	ble.n	8005ece <_dtoa_r+0x84e>
 8005ec2:	4621      	mov	r1, r4
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	4658      	mov	r0, fp
 8005ec8:	f000 fcac 	bl	8006824 <__lshift>
 8005ecc:	4604      	mov	r4, r0
 8005ece:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d053      	beq.n	8005f7c <_dtoa_r+0x8fc>
 8005ed4:	4621      	mov	r1, r4
 8005ed6:	4648      	mov	r0, r9
 8005ed8:	f000 fd10 	bl	80068fc <__mcmp>
 8005edc:	2800      	cmp	r0, #0
 8005ede:	da4d      	bge.n	8005f7c <_dtoa_r+0x8fc>
 8005ee0:	1e7b      	subs	r3, r7, #1
 8005ee2:	4649      	mov	r1, r9
 8005ee4:	9304      	str	r3, [sp, #16]
 8005ee6:	220a      	movs	r2, #10
 8005ee8:	2300      	movs	r3, #0
 8005eea:	4658      	mov	r0, fp
 8005eec:	f000 faf0 	bl	80064d0 <__multadd>
 8005ef0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ef2:	4681      	mov	r9, r0
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	f000 816c 	beq.w	80061d2 <_dtoa_r+0xb52>
 8005efa:	2300      	movs	r3, #0
 8005efc:	4629      	mov	r1, r5
 8005efe:	220a      	movs	r2, #10
 8005f00:	4658      	mov	r0, fp
 8005f02:	f000 fae5 	bl	80064d0 <__multadd>
 8005f06:	9b08      	ldr	r3, [sp, #32]
 8005f08:	4605      	mov	r5, r0
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	dc61      	bgt.n	8005fd2 <_dtoa_r+0x952>
 8005f0e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	dc3b      	bgt.n	8005f8c <_dtoa_r+0x90c>
 8005f14:	e05d      	b.n	8005fd2 <_dtoa_r+0x952>
 8005f16:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f18:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005f1c:	e746      	b.n	8005dac <_dtoa_r+0x72c>
 8005f1e:	9b07      	ldr	r3, [sp, #28]
 8005f20:	1e5c      	subs	r4, r3, #1
 8005f22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f24:	42a3      	cmp	r3, r4
 8005f26:	bfbf      	itttt	lt
 8005f28:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005f2a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8005f2c:	1ae3      	sublt	r3, r4, r3
 8005f2e:	18d2      	addlt	r2, r2, r3
 8005f30:	bfa8      	it	ge
 8005f32:	1b1c      	subge	r4, r3, r4
 8005f34:	9b07      	ldr	r3, [sp, #28]
 8005f36:	bfbe      	ittt	lt
 8005f38:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005f3a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8005f3c:	2400      	movlt	r4, #0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	bfb5      	itete	lt
 8005f42:	eba8 0603 	sublt.w	r6, r8, r3
 8005f46:	4646      	movge	r6, r8
 8005f48:	2300      	movlt	r3, #0
 8005f4a:	9b07      	ldrge	r3, [sp, #28]
 8005f4c:	e730      	b.n	8005db0 <_dtoa_r+0x730>
 8005f4e:	4646      	mov	r6, r8
 8005f50:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005f52:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005f54:	e735      	b.n	8005dc2 <_dtoa_r+0x742>
 8005f56:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005f58:	e75c      	b.n	8005e14 <_dtoa_r+0x794>
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	e788      	b.n	8005e70 <_dtoa_r+0x7f0>
 8005f5e:	9b02      	ldr	r3, [sp, #8]
 8005f60:	e786      	b.n	8005e70 <_dtoa_r+0x7f0>
 8005f62:	2300      	movs	r3, #0
 8005f64:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f66:	e788      	b.n	8005e7a <_dtoa_r+0x7fa>
 8005f68:	d09f      	beq.n	8005eaa <_dtoa_r+0x82a>
 8005f6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f6c:	331c      	adds	r3, #28
 8005f6e:	441a      	add	r2, r3
 8005f70:	4498      	add	r8, r3
 8005f72:	441e      	add	r6, r3
 8005f74:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f76:	e798      	b.n	8005eaa <_dtoa_r+0x82a>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	e7f6      	b.n	8005f6a <_dtoa_r+0x8ea>
 8005f7c:	9b07      	ldr	r3, [sp, #28]
 8005f7e:	9704      	str	r7, [sp, #16]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	dc20      	bgt.n	8005fc6 <_dtoa_r+0x946>
 8005f84:	9308      	str	r3, [sp, #32]
 8005f86:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005f88:	2b02      	cmp	r3, #2
 8005f8a:	dd1e      	ble.n	8005fca <_dtoa_r+0x94a>
 8005f8c:	9b08      	ldr	r3, [sp, #32]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	f47f aebc 	bne.w	8005d0c <_dtoa_r+0x68c>
 8005f94:	4621      	mov	r1, r4
 8005f96:	2205      	movs	r2, #5
 8005f98:	4658      	mov	r0, fp
 8005f9a:	f000 fa99 	bl	80064d0 <__multadd>
 8005f9e:	4601      	mov	r1, r0
 8005fa0:	4604      	mov	r4, r0
 8005fa2:	4648      	mov	r0, r9
 8005fa4:	f000 fcaa 	bl	80068fc <__mcmp>
 8005fa8:	2800      	cmp	r0, #0
 8005faa:	f77f aeaf 	ble.w	8005d0c <_dtoa_r+0x68c>
 8005fae:	2331      	movs	r3, #49	@ 0x31
 8005fb0:	4656      	mov	r6, sl
 8005fb2:	f806 3b01 	strb.w	r3, [r6], #1
 8005fb6:	9b04      	ldr	r3, [sp, #16]
 8005fb8:	3301      	adds	r3, #1
 8005fba:	9304      	str	r3, [sp, #16]
 8005fbc:	e6aa      	b.n	8005d14 <_dtoa_r+0x694>
 8005fbe:	9c07      	ldr	r4, [sp, #28]
 8005fc0:	9704      	str	r7, [sp, #16]
 8005fc2:	4625      	mov	r5, r4
 8005fc4:	e7f3      	b.n	8005fae <_dtoa_r+0x92e>
 8005fc6:	9b07      	ldr	r3, [sp, #28]
 8005fc8:	9308      	str	r3, [sp, #32]
 8005fca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	f000 8104 	beq.w	80061da <_dtoa_r+0xb5a>
 8005fd2:	2e00      	cmp	r6, #0
 8005fd4:	dd05      	ble.n	8005fe2 <_dtoa_r+0x962>
 8005fd6:	4629      	mov	r1, r5
 8005fd8:	4632      	mov	r2, r6
 8005fda:	4658      	mov	r0, fp
 8005fdc:	f000 fc22 	bl	8006824 <__lshift>
 8005fe0:	4605      	mov	r5, r0
 8005fe2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d05a      	beq.n	800609e <_dtoa_r+0xa1e>
 8005fe8:	4658      	mov	r0, fp
 8005fea:	6869      	ldr	r1, [r5, #4]
 8005fec:	f000 fa0e 	bl	800640c <_Balloc>
 8005ff0:	4606      	mov	r6, r0
 8005ff2:	b928      	cbnz	r0, 8006000 <_dtoa_r+0x980>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005ffa:	4b83      	ldr	r3, [pc, #524]	@ (8006208 <_dtoa_r+0xb88>)
 8005ffc:	f7ff bb54 	b.w	80056a8 <_dtoa_r+0x28>
 8006000:	692a      	ldr	r2, [r5, #16]
 8006002:	f105 010c 	add.w	r1, r5, #12
 8006006:	3202      	adds	r2, #2
 8006008:	0092      	lsls	r2, r2, #2
 800600a:	300c      	adds	r0, #12
 800600c:	f7ff fa9f 	bl	800554e <memcpy>
 8006010:	2201      	movs	r2, #1
 8006012:	4631      	mov	r1, r6
 8006014:	4658      	mov	r0, fp
 8006016:	f000 fc05 	bl	8006824 <__lshift>
 800601a:	462f      	mov	r7, r5
 800601c:	4605      	mov	r5, r0
 800601e:	f10a 0301 	add.w	r3, sl, #1
 8006022:	9307      	str	r3, [sp, #28]
 8006024:	9b08      	ldr	r3, [sp, #32]
 8006026:	4453      	add	r3, sl
 8006028:	930b      	str	r3, [sp, #44]	@ 0x2c
 800602a:	9b02      	ldr	r3, [sp, #8]
 800602c:	f003 0301 	and.w	r3, r3, #1
 8006030:	930a      	str	r3, [sp, #40]	@ 0x28
 8006032:	9b07      	ldr	r3, [sp, #28]
 8006034:	4621      	mov	r1, r4
 8006036:	3b01      	subs	r3, #1
 8006038:	4648      	mov	r0, r9
 800603a:	9302      	str	r3, [sp, #8]
 800603c:	f7ff fa95 	bl	800556a <quorem>
 8006040:	4639      	mov	r1, r7
 8006042:	9008      	str	r0, [sp, #32]
 8006044:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006048:	4648      	mov	r0, r9
 800604a:	f000 fc57 	bl	80068fc <__mcmp>
 800604e:	462a      	mov	r2, r5
 8006050:	9009      	str	r0, [sp, #36]	@ 0x24
 8006052:	4621      	mov	r1, r4
 8006054:	4658      	mov	r0, fp
 8006056:	f000 fc6d 	bl	8006934 <__mdiff>
 800605a:	68c2      	ldr	r2, [r0, #12]
 800605c:	4606      	mov	r6, r0
 800605e:	bb02      	cbnz	r2, 80060a2 <_dtoa_r+0xa22>
 8006060:	4601      	mov	r1, r0
 8006062:	4648      	mov	r0, r9
 8006064:	f000 fc4a 	bl	80068fc <__mcmp>
 8006068:	4602      	mov	r2, r0
 800606a:	4631      	mov	r1, r6
 800606c:	4658      	mov	r0, fp
 800606e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006070:	f000 fa0c 	bl	800648c <_Bfree>
 8006074:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006076:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006078:	9e07      	ldr	r6, [sp, #28]
 800607a:	ea43 0102 	orr.w	r1, r3, r2
 800607e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006080:	4319      	orrs	r1, r3
 8006082:	d110      	bne.n	80060a6 <_dtoa_r+0xa26>
 8006084:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006088:	d029      	beq.n	80060de <_dtoa_r+0xa5e>
 800608a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800608c:	2b00      	cmp	r3, #0
 800608e:	dd02      	ble.n	8006096 <_dtoa_r+0xa16>
 8006090:	9b08      	ldr	r3, [sp, #32]
 8006092:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006096:	9b02      	ldr	r3, [sp, #8]
 8006098:	f883 8000 	strb.w	r8, [r3]
 800609c:	e63b      	b.n	8005d16 <_dtoa_r+0x696>
 800609e:	4628      	mov	r0, r5
 80060a0:	e7bb      	b.n	800601a <_dtoa_r+0x99a>
 80060a2:	2201      	movs	r2, #1
 80060a4:	e7e1      	b.n	800606a <_dtoa_r+0x9ea>
 80060a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	db04      	blt.n	80060b6 <_dtoa_r+0xa36>
 80060ac:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80060ae:	430b      	orrs	r3, r1
 80060b0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80060b2:	430b      	orrs	r3, r1
 80060b4:	d120      	bne.n	80060f8 <_dtoa_r+0xa78>
 80060b6:	2a00      	cmp	r2, #0
 80060b8:	dded      	ble.n	8006096 <_dtoa_r+0xa16>
 80060ba:	4649      	mov	r1, r9
 80060bc:	2201      	movs	r2, #1
 80060be:	4658      	mov	r0, fp
 80060c0:	f000 fbb0 	bl	8006824 <__lshift>
 80060c4:	4621      	mov	r1, r4
 80060c6:	4681      	mov	r9, r0
 80060c8:	f000 fc18 	bl	80068fc <__mcmp>
 80060cc:	2800      	cmp	r0, #0
 80060ce:	dc03      	bgt.n	80060d8 <_dtoa_r+0xa58>
 80060d0:	d1e1      	bne.n	8006096 <_dtoa_r+0xa16>
 80060d2:	f018 0f01 	tst.w	r8, #1
 80060d6:	d0de      	beq.n	8006096 <_dtoa_r+0xa16>
 80060d8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80060dc:	d1d8      	bne.n	8006090 <_dtoa_r+0xa10>
 80060de:	2339      	movs	r3, #57	@ 0x39
 80060e0:	9a02      	ldr	r2, [sp, #8]
 80060e2:	7013      	strb	r3, [r2, #0]
 80060e4:	4633      	mov	r3, r6
 80060e6:	461e      	mov	r6, r3
 80060e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80060ec:	3b01      	subs	r3, #1
 80060ee:	2a39      	cmp	r2, #57	@ 0x39
 80060f0:	d052      	beq.n	8006198 <_dtoa_r+0xb18>
 80060f2:	3201      	adds	r2, #1
 80060f4:	701a      	strb	r2, [r3, #0]
 80060f6:	e60e      	b.n	8005d16 <_dtoa_r+0x696>
 80060f8:	2a00      	cmp	r2, #0
 80060fa:	dd07      	ble.n	800610c <_dtoa_r+0xa8c>
 80060fc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006100:	d0ed      	beq.n	80060de <_dtoa_r+0xa5e>
 8006102:	9a02      	ldr	r2, [sp, #8]
 8006104:	f108 0301 	add.w	r3, r8, #1
 8006108:	7013      	strb	r3, [r2, #0]
 800610a:	e604      	b.n	8005d16 <_dtoa_r+0x696>
 800610c:	9b07      	ldr	r3, [sp, #28]
 800610e:	9a07      	ldr	r2, [sp, #28]
 8006110:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006114:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006116:	4293      	cmp	r3, r2
 8006118:	d028      	beq.n	800616c <_dtoa_r+0xaec>
 800611a:	4649      	mov	r1, r9
 800611c:	2300      	movs	r3, #0
 800611e:	220a      	movs	r2, #10
 8006120:	4658      	mov	r0, fp
 8006122:	f000 f9d5 	bl	80064d0 <__multadd>
 8006126:	42af      	cmp	r7, r5
 8006128:	4681      	mov	r9, r0
 800612a:	f04f 0300 	mov.w	r3, #0
 800612e:	f04f 020a 	mov.w	r2, #10
 8006132:	4639      	mov	r1, r7
 8006134:	4658      	mov	r0, fp
 8006136:	d107      	bne.n	8006148 <_dtoa_r+0xac8>
 8006138:	f000 f9ca 	bl	80064d0 <__multadd>
 800613c:	4607      	mov	r7, r0
 800613e:	4605      	mov	r5, r0
 8006140:	9b07      	ldr	r3, [sp, #28]
 8006142:	3301      	adds	r3, #1
 8006144:	9307      	str	r3, [sp, #28]
 8006146:	e774      	b.n	8006032 <_dtoa_r+0x9b2>
 8006148:	f000 f9c2 	bl	80064d0 <__multadd>
 800614c:	4629      	mov	r1, r5
 800614e:	4607      	mov	r7, r0
 8006150:	2300      	movs	r3, #0
 8006152:	220a      	movs	r2, #10
 8006154:	4658      	mov	r0, fp
 8006156:	f000 f9bb 	bl	80064d0 <__multadd>
 800615a:	4605      	mov	r5, r0
 800615c:	e7f0      	b.n	8006140 <_dtoa_r+0xac0>
 800615e:	9b08      	ldr	r3, [sp, #32]
 8006160:	2700      	movs	r7, #0
 8006162:	2b00      	cmp	r3, #0
 8006164:	bfcc      	ite	gt
 8006166:	461e      	movgt	r6, r3
 8006168:	2601      	movle	r6, #1
 800616a:	4456      	add	r6, sl
 800616c:	4649      	mov	r1, r9
 800616e:	2201      	movs	r2, #1
 8006170:	4658      	mov	r0, fp
 8006172:	f000 fb57 	bl	8006824 <__lshift>
 8006176:	4621      	mov	r1, r4
 8006178:	4681      	mov	r9, r0
 800617a:	f000 fbbf 	bl	80068fc <__mcmp>
 800617e:	2800      	cmp	r0, #0
 8006180:	dcb0      	bgt.n	80060e4 <_dtoa_r+0xa64>
 8006182:	d102      	bne.n	800618a <_dtoa_r+0xb0a>
 8006184:	f018 0f01 	tst.w	r8, #1
 8006188:	d1ac      	bne.n	80060e4 <_dtoa_r+0xa64>
 800618a:	4633      	mov	r3, r6
 800618c:	461e      	mov	r6, r3
 800618e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006192:	2a30      	cmp	r2, #48	@ 0x30
 8006194:	d0fa      	beq.n	800618c <_dtoa_r+0xb0c>
 8006196:	e5be      	b.n	8005d16 <_dtoa_r+0x696>
 8006198:	459a      	cmp	sl, r3
 800619a:	d1a4      	bne.n	80060e6 <_dtoa_r+0xa66>
 800619c:	9b04      	ldr	r3, [sp, #16]
 800619e:	3301      	adds	r3, #1
 80061a0:	9304      	str	r3, [sp, #16]
 80061a2:	2331      	movs	r3, #49	@ 0x31
 80061a4:	f88a 3000 	strb.w	r3, [sl]
 80061a8:	e5b5      	b.n	8005d16 <_dtoa_r+0x696>
 80061aa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80061ac:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800620c <_dtoa_r+0xb8c>
 80061b0:	b11b      	cbz	r3, 80061ba <_dtoa_r+0xb3a>
 80061b2:	f10a 0308 	add.w	r3, sl, #8
 80061b6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80061b8:	6013      	str	r3, [r2, #0]
 80061ba:	4650      	mov	r0, sl
 80061bc:	b017      	add	sp, #92	@ 0x5c
 80061be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	f77f ae3d 	ble.w	8005e44 <_dtoa_r+0x7c4>
 80061ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80061cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80061ce:	2001      	movs	r0, #1
 80061d0:	e65b      	b.n	8005e8a <_dtoa_r+0x80a>
 80061d2:	9b08      	ldr	r3, [sp, #32]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	f77f aed6 	ble.w	8005f86 <_dtoa_r+0x906>
 80061da:	4656      	mov	r6, sl
 80061dc:	4621      	mov	r1, r4
 80061de:	4648      	mov	r0, r9
 80061e0:	f7ff f9c3 	bl	800556a <quorem>
 80061e4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80061e8:	9b08      	ldr	r3, [sp, #32]
 80061ea:	f806 8b01 	strb.w	r8, [r6], #1
 80061ee:	eba6 020a 	sub.w	r2, r6, sl
 80061f2:	4293      	cmp	r3, r2
 80061f4:	ddb3      	ble.n	800615e <_dtoa_r+0xade>
 80061f6:	4649      	mov	r1, r9
 80061f8:	2300      	movs	r3, #0
 80061fa:	220a      	movs	r2, #10
 80061fc:	4658      	mov	r0, fp
 80061fe:	f000 f967 	bl	80064d0 <__multadd>
 8006202:	4681      	mov	r9, r0
 8006204:	e7ea      	b.n	80061dc <_dtoa_r+0xb5c>
 8006206:	bf00      	nop
 8006208:	08007813 	.word	0x08007813
 800620c:	08007797 	.word	0x08007797

08006210 <_free_r>:
 8006210:	b538      	push	{r3, r4, r5, lr}
 8006212:	4605      	mov	r5, r0
 8006214:	2900      	cmp	r1, #0
 8006216:	d040      	beq.n	800629a <_free_r+0x8a>
 8006218:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800621c:	1f0c      	subs	r4, r1, #4
 800621e:	2b00      	cmp	r3, #0
 8006220:	bfb8      	it	lt
 8006222:	18e4      	addlt	r4, r4, r3
 8006224:	f000 f8e6 	bl	80063f4 <__malloc_lock>
 8006228:	4a1c      	ldr	r2, [pc, #112]	@ (800629c <_free_r+0x8c>)
 800622a:	6813      	ldr	r3, [r2, #0]
 800622c:	b933      	cbnz	r3, 800623c <_free_r+0x2c>
 800622e:	6063      	str	r3, [r4, #4]
 8006230:	6014      	str	r4, [r2, #0]
 8006232:	4628      	mov	r0, r5
 8006234:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006238:	f000 b8e2 	b.w	8006400 <__malloc_unlock>
 800623c:	42a3      	cmp	r3, r4
 800623e:	d908      	bls.n	8006252 <_free_r+0x42>
 8006240:	6820      	ldr	r0, [r4, #0]
 8006242:	1821      	adds	r1, r4, r0
 8006244:	428b      	cmp	r3, r1
 8006246:	bf01      	itttt	eq
 8006248:	6819      	ldreq	r1, [r3, #0]
 800624a:	685b      	ldreq	r3, [r3, #4]
 800624c:	1809      	addeq	r1, r1, r0
 800624e:	6021      	streq	r1, [r4, #0]
 8006250:	e7ed      	b.n	800622e <_free_r+0x1e>
 8006252:	461a      	mov	r2, r3
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	b10b      	cbz	r3, 800625c <_free_r+0x4c>
 8006258:	42a3      	cmp	r3, r4
 800625a:	d9fa      	bls.n	8006252 <_free_r+0x42>
 800625c:	6811      	ldr	r1, [r2, #0]
 800625e:	1850      	adds	r0, r2, r1
 8006260:	42a0      	cmp	r0, r4
 8006262:	d10b      	bne.n	800627c <_free_r+0x6c>
 8006264:	6820      	ldr	r0, [r4, #0]
 8006266:	4401      	add	r1, r0
 8006268:	1850      	adds	r0, r2, r1
 800626a:	4283      	cmp	r3, r0
 800626c:	6011      	str	r1, [r2, #0]
 800626e:	d1e0      	bne.n	8006232 <_free_r+0x22>
 8006270:	6818      	ldr	r0, [r3, #0]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	4408      	add	r0, r1
 8006276:	6010      	str	r0, [r2, #0]
 8006278:	6053      	str	r3, [r2, #4]
 800627a:	e7da      	b.n	8006232 <_free_r+0x22>
 800627c:	d902      	bls.n	8006284 <_free_r+0x74>
 800627e:	230c      	movs	r3, #12
 8006280:	602b      	str	r3, [r5, #0]
 8006282:	e7d6      	b.n	8006232 <_free_r+0x22>
 8006284:	6820      	ldr	r0, [r4, #0]
 8006286:	1821      	adds	r1, r4, r0
 8006288:	428b      	cmp	r3, r1
 800628a:	bf01      	itttt	eq
 800628c:	6819      	ldreq	r1, [r3, #0]
 800628e:	685b      	ldreq	r3, [r3, #4]
 8006290:	1809      	addeq	r1, r1, r0
 8006292:	6021      	streq	r1, [r4, #0]
 8006294:	6063      	str	r3, [r4, #4]
 8006296:	6054      	str	r4, [r2, #4]
 8006298:	e7cb      	b.n	8006232 <_free_r+0x22>
 800629a:	bd38      	pop	{r3, r4, r5, pc}
 800629c:	20000448 	.word	0x20000448

080062a0 <malloc>:
 80062a0:	4b02      	ldr	r3, [pc, #8]	@ (80062ac <malloc+0xc>)
 80062a2:	4601      	mov	r1, r0
 80062a4:	6818      	ldr	r0, [r3, #0]
 80062a6:	f000 b825 	b.w	80062f4 <_malloc_r>
 80062aa:	bf00      	nop
 80062ac:	20000028 	.word	0x20000028

080062b0 <sbrk_aligned>:
 80062b0:	b570      	push	{r4, r5, r6, lr}
 80062b2:	4e0f      	ldr	r6, [pc, #60]	@ (80062f0 <sbrk_aligned+0x40>)
 80062b4:	460c      	mov	r4, r1
 80062b6:	6831      	ldr	r1, [r6, #0]
 80062b8:	4605      	mov	r5, r0
 80062ba:	b911      	cbnz	r1, 80062c2 <sbrk_aligned+0x12>
 80062bc:	f000 fe26 	bl	8006f0c <_sbrk_r>
 80062c0:	6030      	str	r0, [r6, #0]
 80062c2:	4621      	mov	r1, r4
 80062c4:	4628      	mov	r0, r5
 80062c6:	f000 fe21 	bl	8006f0c <_sbrk_r>
 80062ca:	1c43      	adds	r3, r0, #1
 80062cc:	d103      	bne.n	80062d6 <sbrk_aligned+0x26>
 80062ce:	f04f 34ff 	mov.w	r4, #4294967295
 80062d2:	4620      	mov	r0, r4
 80062d4:	bd70      	pop	{r4, r5, r6, pc}
 80062d6:	1cc4      	adds	r4, r0, #3
 80062d8:	f024 0403 	bic.w	r4, r4, #3
 80062dc:	42a0      	cmp	r0, r4
 80062de:	d0f8      	beq.n	80062d2 <sbrk_aligned+0x22>
 80062e0:	1a21      	subs	r1, r4, r0
 80062e2:	4628      	mov	r0, r5
 80062e4:	f000 fe12 	bl	8006f0c <_sbrk_r>
 80062e8:	3001      	adds	r0, #1
 80062ea:	d1f2      	bne.n	80062d2 <sbrk_aligned+0x22>
 80062ec:	e7ef      	b.n	80062ce <sbrk_aligned+0x1e>
 80062ee:	bf00      	nop
 80062f0:	20000444 	.word	0x20000444

080062f4 <_malloc_r>:
 80062f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062f8:	1ccd      	adds	r5, r1, #3
 80062fa:	f025 0503 	bic.w	r5, r5, #3
 80062fe:	3508      	adds	r5, #8
 8006300:	2d0c      	cmp	r5, #12
 8006302:	bf38      	it	cc
 8006304:	250c      	movcc	r5, #12
 8006306:	2d00      	cmp	r5, #0
 8006308:	4606      	mov	r6, r0
 800630a:	db01      	blt.n	8006310 <_malloc_r+0x1c>
 800630c:	42a9      	cmp	r1, r5
 800630e:	d904      	bls.n	800631a <_malloc_r+0x26>
 8006310:	230c      	movs	r3, #12
 8006312:	6033      	str	r3, [r6, #0]
 8006314:	2000      	movs	r0, #0
 8006316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800631a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80063f0 <_malloc_r+0xfc>
 800631e:	f000 f869 	bl	80063f4 <__malloc_lock>
 8006322:	f8d8 3000 	ldr.w	r3, [r8]
 8006326:	461c      	mov	r4, r3
 8006328:	bb44      	cbnz	r4, 800637c <_malloc_r+0x88>
 800632a:	4629      	mov	r1, r5
 800632c:	4630      	mov	r0, r6
 800632e:	f7ff ffbf 	bl	80062b0 <sbrk_aligned>
 8006332:	1c43      	adds	r3, r0, #1
 8006334:	4604      	mov	r4, r0
 8006336:	d158      	bne.n	80063ea <_malloc_r+0xf6>
 8006338:	f8d8 4000 	ldr.w	r4, [r8]
 800633c:	4627      	mov	r7, r4
 800633e:	2f00      	cmp	r7, #0
 8006340:	d143      	bne.n	80063ca <_malloc_r+0xd6>
 8006342:	2c00      	cmp	r4, #0
 8006344:	d04b      	beq.n	80063de <_malloc_r+0xea>
 8006346:	6823      	ldr	r3, [r4, #0]
 8006348:	4639      	mov	r1, r7
 800634a:	4630      	mov	r0, r6
 800634c:	eb04 0903 	add.w	r9, r4, r3
 8006350:	f000 fddc 	bl	8006f0c <_sbrk_r>
 8006354:	4581      	cmp	r9, r0
 8006356:	d142      	bne.n	80063de <_malloc_r+0xea>
 8006358:	6821      	ldr	r1, [r4, #0]
 800635a:	4630      	mov	r0, r6
 800635c:	1a6d      	subs	r5, r5, r1
 800635e:	4629      	mov	r1, r5
 8006360:	f7ff ffa6 	bl	80062b0 <sbrk_aligned>
 8006364:	3001      	adds	r0, #1
 8006366:	d03a      	beq.n	80063de <_malloc_r+0xea>
 8006368:	6823      	ldr	r3, [r4, #0]
 800636a:	442b      	add	r3, r5
 800636c:	6023      	str	r3, [r4, #0]
 800636e:	f8d8 3000 	ldr.w	r3, [r8]
 8006372:	685a      	ldr	r2, [r3, #4]
 8006374:	bb62      	cbnz	r2, 80063d0 <_malloc_r+0xdc>
 8006376:	f8c8 7000 	str.w	r7, [r8]
 800637a:	e00f      	b.n	800639c <_malloc_r+0xa8>
 800637c:	6822      	ldr	r2, [r4, #0]
 800637e:	1b52      	subs	r2, r2, r5
 8006380:	d420      	bmi.n	80063c4 <_malloc_r+0xd0>
 8006382:	2a0b      	cmp	r2, #11
 8006384:	d917      	bls.n	80063b6 <_malloc_r+0xc2>
 8006386:	1961      	adds	r1, r4, r5
 8006388:	42a3      	cmp	r3, r4
 800638a:	6025      	str	r5, [r4, #0]
 800638c:	bf18      	it	ne
 800638e:	6059      	strne	r1, [r3, #4]
 8006390:	6863      	ldr	r3, [r4, #4]
 8006392:	bf08      	it	eq
 8006394:	f8c8 1000 	streq.w	r1, [r8]
 8006398:	5162      	str	r2, [r4, r5]
 800639a:	604b      	str	r3, [r1, #4]
 800639c:	4630      	mov	r0, r6
 800639e:	f000 f82f 	bl	8006400 <__malloc_unlock>
 80063a2:	f104 000b 	add.w	r0, r4, #11
 80063a6:	1d23      	adds	r3, r4, #4
 80063a8:	f020 0007 	bic.w	r0, r0, #7
 80063ac:	1ac2      	subs	r2, r0, r3
 80063ae:	bf1c      	itt	ne
 80063b0:	1a1b      	subne	r3, r3, r0
 80063b2:	50a3      	strne	r3, [r4, r2]
 80063b4:	e7af      	b.n	8006316 <_malloc_r+0x22>
 80063b6:	6862      	ldr	r2, [r4, #4]
 80063b8:	42a3      	cmp	r3, r4
 80063ba:	bf0c      	ite	eq
 80063bc:	f8c8 2000 	streq.w	r2, [r8]
 80063c0:	605a      	strne	r2, [r3, #4]
 80063c2:	e7eb      	b.n	800639c <_malloc_r+0xa8>
 80063c4:	4623      	mov	r3, r4
 80063c6:	6864      	ldr	r4, [r4, #4]
 80063c8:	e7ae      	b.n	8006328 <_malloc_r+0x34>
 80063ca:	463c      	mov	r4, r7
 80063cc:	687f      	ldr	r7, [r7, #4]
 80063ce:	e7b6      	b.n	800633e <_malloc_r+0x4a>
 80063d0:	461a      	mov	r2, r3
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	42a3      	cmp	r3, r4
 80063d6:	d1fb      	bne.n	80063d0 <_malloc_r+0xdc>
 80063d8:	2300      	movs	r3, #0
 80063da:	6053      	str	r3, [r2, #4]
 80063dc:	e7de      	b.n	800639c <_malloc_r+0xa8>
 80063de:	230c      	movs	r3, #12
 80063e0:	4630      	mov	r0, r6
 80063e2:	6033      	str	r3, [r6, #0]
 80063e4:	f000 f80c 	bl	8006400 <__malloc_unlock>
 80063e8:	e794      	b.n	8006314 <_malloc_r+0x20>
 80063ea:	6005      	str	r5, [r0, #0]
 80063ec:	e7d6      	b.n	800639c <_malloc_r+0xa8>
 80063ee:	bf00      	nop
 80063f0:	20000448 	.word	0x20000448

080063f4 <__malloc_lock>:
 80063f4:	4801      	ldr	r0, [pc, #4]	@ (80063fc <__malloc_lock+0x8>)
 80063f6:	f7ff b89a 	b.w	800552e <__retarget_lock_acquire_recursive>
 80063fa:	bf00      	nop
 80063fc:	20000440 	.word	0x20000440

08006400 <__malloc_unlock>:
 8006400:	4801      	ldr	r0, [pc, #4]	@ (8006408 <__malloc_unlock+0x8>)
 8006402:	f7ff b895 	b.w	8005530 <__retarget_lock_release_recursive>
 8006406:	bf00      	nop
 8006408:	20000440 	.word	0x20000440

0800640c <_Balloc>:
 800640c:	b570      	push	{r4, r5, r6, lr}
 800640e:	69c6      	ldr	r6, [r0, #28]
 8006410:	4604      	mov	r4, r0
 8006412:	460d      	mov	r5, r1
 8006414:	b976      	cbnz	r6, 8006434 <_Balloc+0x28>
 8006416:	2010      	movs	r0, #16
 8006418:	f7ff ff42 	bl	80062a0 <malloc>
 800641c:	4602      	mov	r2, r0
 800641e:	61e0      	str	r0, [r4, #28]
 8006420:	b920      	cbnz	r0, 800642c <_Balloc+0x20>
 8006422:	216b      	movs	r1, #107	@ 0x6b
 8006424:	4b17      	ldr	r3, [pc, #92]	@ (8006484 <_Balloc+0x78>)
 8006426:	4818      	ldr	r0, [pc, #96]	@ (8006488 <_Balloc+0x7c>)
 8006428:	f000 fd80 	bl	8006f2c <__assert_func>
 800642c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006430:	6006      	str	r6, [r0, #0]
 8006432:	60c6      	str	r6, [r0, #12]
 8006434:	69e6      	ldr	r6, [r4, #28]
 8006436:	68f3      	ldr	r3, [r6, #12]
 8006438:	b183      	cbz	r3, 800645c <_Balloc+0x50>
 800643a:	69e3      	ldr	r3, [r4, #28]
 800643c:	68db      	ldr	r3, [r3, #12]
 800643e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006442:	b9b8      	cbnz	r0, 8006474 <_Balloc+0x68>
 8006444:	2101      	movs	r1, #1
 8006446:	fa01 f605 	lsl.w	r6, r1, r5
 800644a:	1d72      	adds	r2, r6, #5
 800644c:	4620      	mov	r0, r4
 800644e:	0092      	lsls	r2, r2, #2
 8006450:	f000 fd8a 	bl	8006f68 <_calloc_r>
 8006454:	b160      	cbz	r0, 8006470 <_Balloc+0x64>
 8006456:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800645a:	e00e      	b.n	800647a <_Balloc+0x6e>
 800645c:	2221      	movs	r2, #33	@ 0x21
 800645e:	2104      	movs	r1, #4
 8006460:	4620      	mov	r0, r4
 8006462:	f000 fd81 	bl	8006f68 <_calloc_r>
 8006466:	69e3      	ldr	r3, [r4, #28]
 8006468:	60f0      	str	r0, [r6, #12]
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d1e4      	bne.n	800643a <_Balloc+0x2e>
 8006470:	2000      	movs	r0, #0
 8006472:	bd70      	pop	{r4, r5, r6, pc}
 8006474:	6802      	ldr	r2, [r0, #0]
 8006476:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800647a:	2300      	movs	r3, #0
 800647c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006480:	e7f7      	b.n	8006472 <_Balloc+0x66>
 8006482:	bf00      	nop
 8006484:	080077a4 	.word	0x080077a4
 8006488:	08007824 	.word	0x08007824

0800648c <_Bfree>:
 800648c:	b570      	push	{r4, r5, r6, lr}
 800648e:	69c6      	ldr	r6, [r0, #28]
 8006490:	4605      	mov	r5, r0
 8006492:	460c      	mov	r4, r1
 8006494:	b976      	cbnz	r6, 80064b4 <_Bfree+0x28>
 8006496:	2010      	movs	r0, #16
 8006498:	f7ff ff02 	bl	80062a0 <malloc>
 800649c:	4602      	mov	r2, r0
 800649e:	61e8      	str	r0, [r5, #28]
 80064a0:	b920      	cbnz	r0, 80064ac <_Bfree+0x20>
 80064a2:	218f      	movs	r1, #143	@ 0x8f
 80064a4:	4b08      	ldr	r3, [pc, #32]	@ (80064c8 <_Bfree+0x3c>)
 80064a6:	4809      	ldr	r0, [pc, #36]	@ (80064cc <_Bfree+0x40>)
 80064a8:	f000 fd40 	bl	8006f2c <__assert_func>
 80064ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064b0:	6006      	str	r6, [r0, #0]
 80064b2:	60c6      	str	r6, [r0, #12]
 80064b4:	b13c      	cbz	r4, 80064c6 <_Bfree+0x3a>
 80064b6:	69eb      	ldr	r3, [r5, #28]
 80064b8:	6862      	ldr	r2, [r4, #4]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80064c0:	6021      	str	r1, [r4, #0]
 80064c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80064c6:	bd70      	pop	{r4, r5, r6, pc}
 80064c8:	080077a4 	.word	0x080077a4
 80064cc:	08007824 	.word	0x08007824

080064d0 <__multadd>:
 80064d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064d4:	4607      	mov	r7, r0
 80064d6:	460c      	mov	r4, r1
 80064d8:	461e      	mov	r6, r3
 80064da:	2000      	movs	r0, #0
 80064dc:	690d      	ldr	r5, [r1, #16]
 80064de:	f101 0c14 	add.w	ip, r1, #20
 80064e2:	f8dc 3000 	ldr.w	r3, [ip]
 80064e6:	3001      	adds	r0, #1
 80064e8:	b299      	uxth	r1, r3
 80064ea:	fb02 6101 	mla	r1, r2, r1, r6
 80064ee:	0c1e      	lsrs	r6, r3, #16
 80064f0:	0c0b      	lsrs	r3, r1, #16
 80064f2:	fb02 3306 	mla	r3, r2, r6, r3
 80064f6:	b289      	uxth	r1, r1
 80064f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80064fc:	4285      	cmp	r5, r0
 80064fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006502:	f84c 1b04 	str.w	r1, [ip], #4
 8006506:	dcec      	bgt.n	80064e2 <__multadd+0x12>
 8006508:	b30e      	cbz	r6, 800654e <__multadd+0x7e>
 800650a:	68a3      	ldr	r3, [r4, #8]
 800650c:	42ab      	cmp	r3, r5
 800650e:	dc19      	bgt.n	8006544 <__multadd+0x74>
 8006510:	6861      	ldr	r1, [r4, #4]
 8006512:	4638      	mov	r0, r7
 8006514:	3101      	adds	r1, #1
 8006516:	f7ff ff79 	bl	800640c <_Balloc>
 800651a:	4680      	mov	r8, r0
 800651c:	b928      	cbnz	r0, 800652a <__multadd+0x5a>
 800651e:	4602      	mov	r2, r0
 8006520:	21ba      	movs	r1, #186	@ 0xba
 8006522:	4b0c      	ldr	r3, [pc, #48]	@ (8006554 <__multadd+0x84>)
 8006524:	480c      	ldr	r0, [pc, #48]	@ (8006558 <__multadd+0x88>)
 8006526:	f000 fd01 	bl	8006f2c <__assert_func>
 800652a:	6922      	ldr	r2, [r4, #16]
 800652c:	f104 010c 	add.w	r1, r4, #12
 8006530:	3202      	adds	r2, #2
 8006532:	0092      	lsls	r2, r2, #2
 8006534:	300c      	adds	r0, #12
 8006536:	f7ff f80a 	bl	800554e <memcpy>
 800653a:	4621      	mov	r1, r4
 800653c:	4638      	mov	r0, r7
 800653e:	f7ff ffa5 	bl	800648c <_Bfree>
 8006542:	4644      	mov	r4, r8
 8006544:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006548:	3501      	adds	r5, #1
 800654a:	615e      	str	r6, [r3, #20]
 800654c:	6125      	str	r5, [r4, #16]
 800654e:	4620      	mov	r0, r4
 8006550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006554:	08007813 	.word	0x08007813
 8006558:	08007824 	.word	0x08007824

0800655c <__hi0bits>:
 800655c:	4603      	mov	r3, r0
 800655e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006562:	bf3a      	itte	cc
 8006564:	0403      	lslcc	r3, r0, #16
 8006566:	2010      	movcc	r0, #16
 8006568:	2000      	movcs	r0, #0
 800656a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800656e:	bf3c      	itt	cc
 8006570:	021b      	lslcc	r3, r3, #8
 8006572:	3008      	addcc	r0, #8
 8006574:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006578:	bf3c      	itt	cc
 800657a:	011b      	lslcc	r3, r3, #4
 800657c:	3004      	addcc	r0, #4
 800657e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006582:	bf3c      	itt	cc
 8006584:	009b      	lslcc	r3, r3, #2
 8006586:	3002      	addcc	r0, #2
 8006588:	2b00      	cmp	r3, #0
 800658a:	db05      	blt.n	8006598 <__hi0bits+0x3c>
 800658c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006590:	f100 0001 	add.w	r0, r0, #1
 8006594:	bf08      	it	eq
 8006596:	2020      	moveq	r0, #32
 8006598:	4770      	bx	lr

0800659a <__lo0bits>:
 800659a:	6803      	ldr	r3, [r0, #0]
 800659c:	4602      	mov	r2, r0
 800659e:	f013 0007 	ands.w	r0, r3, #7
 80065a2:	d00b      	beq.n	80065bc <__lo0bits+0x22>
 80065a4:	07d9      	lsls	r1, r3, #31
 80065a6:	d421      	bmi.n	80065ec <__lo0bits+0x52>
 80065a8:	0798      	lsls	r0, r3, #30
 80065aa:	bf49      	itett	mi
 80065ac:	085b      	lsrmi	r3, r3, #1
 80065ae:	089b      	lsrpl	r3, r3, #2
 80065b0:	2001      	movmi	r0, #1
 80065b2:	6013      	strmi	r3, [r2, #0]
 80065b4:	bf5c      	itt	pl
 80065b6:	2002      	movpl	r0, #2
 80065b8:	6013      	strpl	r3, [r2, #0]
 80065ba:	4770      	bx	lr
 80065bc:	b299      	uxth	r1, r3
 80065be:	b909      	cbnz	r1, 80065c4 <__lo0bits+0x2a>
 80065c0:	2010      	movs	r0, #16
 80065c2:	0c1b      	lsrs	r3, r3, #16
 80065c4:	b2d9      	uxtb	r1, r3
 80065c6:	b909      	cbnz	r1, 80065cc <__lo0bits+0x32>
 80065c8:	3008      	adds	r0, #8
 80065ca:	0a1b      	lsrs	r3, r3, #8
 80065cc:	0719      	lsls	r1, r3, #28
 80065ce:	bf04      	itt	eq
 80065d0:	091b      	lsreq	r3, r3, #4
 80065d2:	3004      	addeq	r0, #4
 80065d4:	0799      	lsls	r1, r3, #30
 80065d6:	bf04      	itt	eq
 80065d8:	089b      	lsreq	r3, r3, #2
 80065da:	3002      	addeq	r0, #2
 80065dc:	07d9      	lsls	r1, r3, #31
 80065de:	d403      	bmi.n	80065e8 <__lo0bits+0x4e>
 80065e0:	085b      	lsrs	r3, r3, #1
 80065e2:	f100 0001 	add.w	r0, r0, #1
 80065e6:	d003      	beq.n	80065f0 <__lo0bits+0x56>
 80065e8:	6013      	str	r3, [r2, #0]
 80065ea:	4770      	bx	lr
 80065ec:	2000      	movs	r0, #0
 80065ee:	4770      	bx	lr
 80065f0:	2020      	movs	r0, #32
 80065f2:	4770      	bx	lr

080065f4 <__i2b>:
 80065f4:	b510      	push	{r4, lr}
 80065f6:	460c      	mov	r4, r1
 80065f8:	2101      	movs	r1, #1
 80065fa:	f7ff ff07 	bl	800640c <_Balloc>
 80065fe:	4602      	mov	r2, r0
 8006600:	b928      	cbnz	r0, 800660e <__i2b+0x1a>
 8006602:	f240 1145 	movw	r1, #325	@ 0x145
 8006606:	4b04      	ldr	r3, [pc, #16]	@ (8006618 <__i2b+0x24>)
 8006608:	4804      	ldr	r0, [pc, #16]	@ (800661c <__i2b+0x28>)
 800660a:	f000 fc8f 	bl	8006f2c <__assert_func>
 800660e:	2301      	movs	r3, #1
 8006610:	6144      	str	r4, [r0, #20]
 8006612:	6103      	str	r3, [r0, #16]
 8006614:	bd10      	pop	{r4, pc}
 8006616:	bf00      	nop
 8006618:	08007813 	.word	0x08007813
 800661c:	08007824 	.word	0x08007824

08006620 <__multiply>:
 8006620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006624:	4614      	mov	r4, r2
 8006626:	690a      	ldr	r2, [r1, #16]
 8006628:	6923      	ldr	r3, [r4, #16]
 800662a:	460f      	mov	r7, r1
 800662c:	429a      	cmp	r2, r3
 800662e:	bfa2      	ittt	ge
 8006630:	4623      	movge	r3, r4
 8006632:	460c      	movge	r4, r1
 8006634:	461f      	movge	r7, r3
 8006636:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800663a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800663e:	68a3      	ldr	r3, [r4, #8]
 8006640:	6861      	ldr	r1, [r4, #4]
 8006642:	eb0a 0609 	add.w	r6, sl, r9
 8006646:	42b3      	cmp	r3, r6
 8006648:	b085      	sub	sp, #20
 800664a:	bfb8      	it	lt
 800664c:	3101      	addlt	r1, #1
 800664e:	f7ff fedd 	bl	800640c <_Balloc>
 8006652:	b930      	cbnz	r0, 8006662 <__multiply+0x42>
 8006654:	4602      	mov	r2, r0
 8006656:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800665a:	4b43      	ldr	r3, [pc, #268]	@ (8006768 <__multiply+0x148>)
 800665c:	4843      	ldr	r0, [pc, #268]	@ (800676c <__multiply+0x14c>)
 800665e:	f000 fc65 	bl	8006f2c <__assert_func>
 8006662:	f100 0514 	add.w	r5, r0, #20
 8006666:	462b      	mov	r3, r5
 8006668:	2200      	movs	r2, #0
 800666a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800666e:	4543      	cmp	r3, r8
 8006670:	d321      	bcc.n	80066b6 <__multiply+0x96>
 8006672:	f107 0114 	add.w	r1, r7, #20
 8006676:	f104 0214 	add.w	r2, r4, #20
 800667a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800667e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006682:	9302      	str	r3, [sp, #8]
 8006684:	1b13      	subs	r3, r2, r4
 8006686:	3b15      	subs	r3, #21
 8006688:	f023 0303 	bic.w	r3, r3, #3
 800668c:	3304      	adds	r3, #4
 800668e:	f104 0715 	add.w	r7, r4, #21
 8006692:	42ba      	cmp	r2, r7
 8006694:	bf38      	it	cc
 8006696:	2304      	movcc	r3, #4
 8006698:	9301      	str	r3, [sp, #4]
 800669a:	9b02      	ldr	r3, [sp, #8]
 800669c:	9103      	str	r1, [sp, #12]
 800669e:	428b      	cmp	r3, r1
 80066a0:	d80c      	bhi.n	80066bc <__multiply+0x9c>
 80066a2:	2e00      	cmp	r6, #0
 80066a4:	dd03      	ble.n	80066ae <__multiply+0x8e>
 80066a6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d05a      	beq.n	8006764 <__multiply+0x144>
 80066ae:	6106      	str	r6, [r0, #16]
 80066b0:	b005      	add	sp, #20
 80066b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066b6:	f843 2b04 	str.w	r2, [r3], #4
 80066ba:	e7d8      	b.n	800666e <__multiply+0x4e>
 80066bc:	f8b1 a000 	ldrh.w	sl, [r1]
 80066c0:	f1ba 0f00 	cmp.w	sl, #0
 80066c4:	d023      	beq.n	800670e <__multiply+0xee>
 80066c6:	46a9      	mov	r9, r5
 80066c8:	f04f 0c00 	mov.w	ip, #0
 80066cc:	f104 0e14 	add.w	lr, r4, #20
 80066d0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80066d4:	f8d9 3000 	ldr.w	r3, [r9]
 80066d8:	fa1f fb87 	uxth.w	fp, r7
 80066dc:	b29b      	uxth	r3, r3
 80066de:	fb0a 330b 	mla	r3, sl, fp, r3
 80066e2:	4463      	add	r3, ip
 80066e4:	f8d9 c000 	ldr.w	ip, [r9]
 80066e8:	0c3f      	lsrs	r7, r7, #16
 80066ea:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80066ee:	fb0a c707 	mla	r7, sl, r7, ip
 80066f2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80066fc:	4572      	cmp	r2, lr
 80066fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006702:	f849 3b04 	str.w	r3, [r9], #4
 8006706:	d8e3      	bhi.n	80066d0 <__multiply+0xb0>
 8006708:	9b01      	ldr	r3, [sp, #4]
 800670a:	f845 c003 	str.w	ip, [r5, r3]
 800670e:	9b03      	ldr	r3, [sp, #12]
 8006710:	3104      	adds	r1, #4
 8006712:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006716:	f1b9 0f00 	cmp.w	r9, #0
 800671a:	d021      	beq.n	8006760 <__multiply+0x140>
 800671c:	46ae      	mov	lr, r5
 800671e:	f04f 0a00 	mov.w	sl, #0
 8006722:	682b      	ldr	r3, [r5, #0]
 8006724:	f104 0c14 	add.w	ip, r4, #20
 8006728:	f8bc b000 	ldrh.w	fp, [ip]
 800672c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006730:	b29b      	uxth	r3, r3
 8006732:	fb09 770b 	mla	r7, r9, fp, r7
 8006736:	4457      	add	r7, sl
 8006738:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800673c:	f84e 3b04 	str.w	r3, [lr], #4
 8006740:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006744:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006748:	f8be 3000 	ldrh.w	r3, [lr]
 800674c:	4562      	cmp	r2, ip
 800674e:	fb09 330a 	mla	r3, r9, sl, r3
 8006752:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006756:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800675a:	d8e5      	bhi.n	8006728 <__multiply+0x108>
 800675c:	9f01      	ldr	r7, [sp, #4]
 800675e:	51eb      	str	r3, [r5, r7]
 8006760:	3504      	adds	r5, #4
 8006762:	e79a      	b.n	800669a <__multiply+0x7a>
 8006764:	3e01      	subs	r6, #1
 8006766:	e79c      	b.n	80066a2 <__multiply+0x82>
 8006768:	08007813 	.word	0x08007813
 800676c:	08007824 	.word	0x08007824

08006770 <__pow5mult>:
 8006770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006774:	4615      	mov	r5, r2
 8006776:	f012 0203 	ands.w	r2, r2, #3
 800677a:	4607      	mov	r7, r0
 800677c:	460e      	mov	r6, r1
 800677e:	d007      	beq.n	8006790 <__pow5mult+0x20>
 8006780:	4c25      	ldr	r4, [pc, #148]	@ (8006818 <__pow5mult+0xa8>)
 8006782:	3a01      	subs	r2, #1
 8006784:	2300      	movs	r3, #0
 8006786:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800678a:	f7ff fea1 	bl	80064d0 <__multadd>
 800678e:	4606      	mov	r6, r0
 8006790:	10ad      	asrs	r5, r5, #2
 8006792:	d03d      	beq.n	8006810 <__pow5mult+0xa0>
 8006794:	69fc      	ldr	r4, [r7, #28]
 8006796:	b97c      	cbnz	r4, 80067b8 <__pow5mult+0x48>
 8006798:	2010      	movs	r0, #16
 800679a:	f7ff fd81 	bl	80062a0 <malloc>
 800679e:	4602      	mov	r2, r0
 80067a0:	61f8      	str	r0, [r7, #28]
 80067a2:	b928      	cbnz	r0, 80067b0 <__pow5mult+0x40>
 80067a4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80067a8:	4b1c      	ldr	r3, [pc, #112]	@ (800681c <__pow5mult+0xac>)
 80067aa:	481d      	ldr	r0, [pc, #116]	@ (8006820 <__pow5mult+0xb0>)
 80067ac:	f000 fbbe 	bl	8006f2c <__assert_func>
 80067b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80067b4:	6004      	str	r4, [r0, #0]
 80067b6:	60c4      	str	r4, [r0, #12]
 80067b8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80067bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80067c0:	b94c      	cbnz	r4, 80067d6 <__pow5mult+0x66>
 80067c2:	f240 2171 	movw	r1, #625	@ 0x271
 80067c6:	4638      	mov	r0, r7
 80067c8:	f7ff ff14 	bl	80065f4 <__i2b>
 80067cc:	2300      	movs	r3, #0
 80067ce:	4604      	mov	r4, r0
 80067d0:	f8c8 0008 	str.w	r0, [r8, #8]
 80067d4:	6003      	str	r3, [r0, #0]
 80067d6:	f04f 0900 	mov.w	r9, #0
 80067da:	07eb      	lsls	r3, r5, #31
 80067dc:	d50a      	bpl.n	80067f4 <__pow5mult+0x84>
 80067de:	4631      	mov	r1, r6
 80067e0:	4622      	mov	r2, r4
 80067e2:	4638      	mov	r0, r7
 80067e4:	f7ff ff1c 	bl	8006620 <__multiply>
 80067e8:	4680      	mov	r8, r0
 80067ea:	4631      	mov	r1, r6
 80067ec:	4638      	mov	r0, r7
 80067ee:	f7ff fe4d 	bl	800648c <_Bfree>
 80067f2:	4646      	mov	r6, r8
 80067f4:	106d      	asrs	r5, r5, #1
 80067f6:	d00b      	beq.n	8006810 <__pow5mult+0xa0>
 80067f8:	6820      	ldr	r0, [r4, #0]
 80067fa:	b938      	cbnz	r0, 800680c <__pow5mult+0x9c>
 80067fc:	4622      	mov	r2, r4
 80067fe:	4621      	mov	r1, r4
 8006800:	4638      	mov	r0, r7
 8006802:	f7ff ff0d 	bl	8006620 <__multiply>
 8006806:	6020      	str	r0, [r4, #0]
 8006808:	f8c0 9000 	str.w	r9, [r0]
 800680c:	4604      	mov	r4, r0
 800680e:	e7e4      	b.n	80067da <__pow5mult+0x6a>
 8006810:	4630      	mov	r0, r6
 8006812:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006816:	bf00      	nop
 8006818:	08007880 	.word	0x08007880
 800681c:	080077a4 	.word	0x080077a4
 8006820:	08007824 	.word	0x08007824

08006824 <__lshift>:
 8006824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006828:	460c      	mov	r4, r1
 800682a:	4607      	mov	r7, r0
 800682c:	4691      	mov	r9, r2
 800682e:	6923      	ldr	r3, [r4, #16]
 8006830:	6849      	ldr	r1, [r1, #4]
 8006832:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006836:	68a3      	ldr	r3, [r4, #8]
 8006838:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800683c:	f108 0601 	add.w	r6, r8, #1
 8006840:	42b3      	cmp	r3, r6
 8006842:	db0b      	blt.n	800685c <__lshift+0x38>
 8006844:	4638      	mov	r0, r7
 8006846:	f7ff fde1 	bl	800640c <_Balloc>
 800684a:	4605      	mov	r5, r0
 800684c:	b948      	cbnz	r0, 8006862 <__lshift+0x3e>
 800684e:	4602      	mov	r2, r0
 8006850:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006854:	4b27      	ldr	r3, [pc, #156]	@ (80068f4 <__lshift+0xd0>)
 8006856:	4828      	ldr	r0, [pc, #160]	@ (80068f8 <__lshift+0xd4>)
 8006858:	f000 fb68 	bl	8006f2c <__assert_func>
 800685c:	3101      	adds	r1, #1
 800685e:	005b      	lsls	r3, r3, #1
 8006860:	e7ee      	b.n	8006840 <__lshift+0x1c>
 8006862:	2300      	movs	r3, #0
 8006864:	f100 0114 	add.w	r1, r0, #20
 8006868:	f100 0210 	add.w	r2, r0, #16
 800686c:	4618      	mov	r0, r3
 800686e:	4553      	cmp	r3, sl
 8006870:	db33      	blt.n	80068da <__lshift+0xb6>
 8006872:	6920      	ldr	r0, [r4, #16]
 8006874:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006878:	f104 0314 	add.w	r3, r4, #20
 800687c:	f019 091f 	ands.w	r9, r9, #31
 8006880:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006884:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006888:	d02b      	beq.n	80068e2 <__lshift+0xbe>
 800688a:	468a      	mov	sl, r1
 800688c:	2200      	movs	r2, #0
 800688e:	f1c9 0e20 	rsb	lr, r9, #32
 8006892:	6818      	ldr	r0, [r3, #0]
 8006894:	fa00 f009 	lsl.w	r0, r0, r9
 8006898:	4310      	orrs	r0, r2
 800689a:	f84a 0b04 	str.w	r0, [sl], #4
 800689e:	f853 2b04 	ldr.w	r2, [r3], #4
 80068a2:	459c      	cmp	ip, r3
 80068a4:	fa22 f20e 	lsr.w	r2, r2, lr
 80068a8:	d8f3      	bhi.n	8006892 <__lshift+0x6e>
 80068aa:	ebac 0304 	sub.w	r3, ip, r4
 80068ae:	3b15      	subs	r3, #21
 80068b0:	f023 0303 	bic.w	r3, r3, #3
 80068b4:	3304      	adds	r3, #4
 80068b6:	f104 0015 	add.w	r0, r4, #21
 80068ba:	4584      	cmp	ip, r0
 80068bc:	bf38      	it	cc
 80068be:	2304      	movcc	r3, #4
 80068c0:	50ca      	str	r2, [r1, r3]
 80068c2:	b10a      	cbz	r2, 80068c8 <__lshift+0xa4>
 80068c4:	f108 0602 	add.w	r6, r8, #2
 80068c8:	3e01      	subs	r6, #1
 80068ca:	4638      	mov	r0, r7
 80068cc:	4621      	mov	r1, r4
 80068ce:	612e      	str	r6, [r5, #16]
 80068d0:	f7ff fddc 	bl	800648c <_Bfree>
 80068d4:	4628      	mov	r0, r5
 80068d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068da:	f842 0f04 	str.w	r0, [r2, #4]!
 80068de:	3301      	adds	r3, #1
 80068e0:	e7c5      	b.n	800686e <__lshift+0x4a>
 80068e2:	3904      	subs	r1, #4
 80068e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80068e8:	459c      	cmp	ip, r3
 80068ea:	f841 2f04 	str.w	r2, [r1, #4]!
 80068ee:	d8f9      	bhi.n	80068e4 <__lshift+0xc0>
 80068f0:	e7ea      	b.n	80068c8 <__lshift+0xa4>
 80068f2:	bf00      	nop
 80068f4:	08007813 	.word	0x08007813
 80068f8:	08007824 	.word	0x08007824

080068fc <__mcmp>:
 80068fc:	4603      	mov	r3, r0
 80068fe:	690a      	ldr	r2, [r1, #16]
 8006900:	6900      	ldr	r0, [r0, #16]
 8006902:	b530      	push	{r4, r5, lr}
 8006904:	1a80      	subs	r0, r0, r2
 8006906:	d10e      	bne.n	8006926 <__mcmp+0x2a>
 8006908:	3314      	adds	r3, #20
 800690a:	3114      	adds	r1, #20
 800690c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006910:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006914:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006918:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800691c:	4295      	cmp	r5, r2
 800691e:	d003      	beq.n	8006928 <__mcmp+0x2c>
 8006920:	d205      	bcs.n	800692e <__mcmp+0x32>
 8006922:	f04f 30ff 	mov.w	r0, #4294967295
 8006926:	bd30      	pop	{r4, r5, pc}
 8006928:	42a3      	cmp	r3, r4
 800692a:	d3f3      	bcc.n	8006914 <__mcmp+0x18>
 800692c:	e7fb      	b.n	8006926 <__mcmp+0x2a>
 800692e:	2001      	movs	r0, #1
 8006930:	e7f9      	b.n	8006926 <__mcmp+0x2a>
	...

08006934 <__mdiff>:
 8006934:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006938:	4689      	mov	r9, r1
 800693a:	4606      	mov	r6, r0
 800693c:	4611      	mov	r1, r2
 800693e:	4648      	mov	r0, r9
 8006940:	4614      	mov	r4, r2
 8006942:	f7ff ffdb 	bl	80068fc <__mcmp>
 8006946:	1e05      	subs	r5, r0, #0
 8006948:	d112      	bne.n	8006970 <__mdiff+0x3c>
 800694a:	4629      	mov	r1, r5
 800694c:	4630      	mov	r0, r6
 800694e:	f7ff fd5d 	bl	800640c <_Balloc>
 8006952:	4602      	mov	r2, r0
 8006954:	b928      	cbnz	r0, 8006962 <__mdiff+0x2e>
 8006956:	f240 2137 	movw	r1, #567	@ 0x237
 800695a:	4b3e      	ldr	r3, [pc, #248]	@ (8006a54 <__mdiff+0x120>)
 800695c:	483e      	ldr	r0, [pc, #248]	@ (8006a58 <__mdiff+0x124>)
 800695e:	f000 fae5 	bl	8006f2c <__assert_func>
 8006962:	2301      	movs	r3, #1
 8006964:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006968:	4610      	mov	r0, r2
 800696a:	b003      	add	sp, #12
 800696c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006970:	bfbc      	itt	lt
 8006972:	464b      	movlt	r3, r9
 8006974:	46a1      	movlt	r9, r4
 8006976:	4630      	mov	r0, r6
 8006978:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800697c:	bfba      	itte	lt
 800697e:	461c      	movlt	r4, r3
 8006980:	2501      	movlt	r5, #1
 8006982:	2500      	movge	r5, #0
 8006984:	f7ff fd42 	bl	800640c <_Balloc>
 8006988:	4602      	mov	r2, r0
 800698a:	b918      	cbnz	r0, 8006994 <__mdiff+0x60>
 800698c:	f240 2145 	movw	r1, #581	@ 0x245
 8006990:	4b30      	ldr	r3, [pc, #192]	@ (8006a54 <__mdiff+0x120>)
 8006992:	e7e3      	b.n	800695c <__mdiff+0x28>
 8006994:	f100 0b14 	add.w	fp, r0, #20
 8006998:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800699c:	f109 0310 	add.w	r3, r9, #16
 80069a0:	60c5      	str	r5, [r0, #12]
 80069a2:	f04f 0c00 	mov.w	ip, #0
 80069a6:	f109 0514 	add.w	r5, r9, #20
 80069aa:	46d9      	mov	r9, fp
 80069ac:	6926      	ldr	r6, [r4, #16]
 80069ae:	f104 0e14 	add.w	lr, r4, #20
 80069b2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80069b6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80069ba:	9301      	str	r3, [sp, #4]
 80069bc:	9b01      	ldr	r3, [sp, #4]
 80069be:	f85e 0b04 	ldr.w	r0, [lr], #4
 80069c2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80069c6:	b281      	uxth	r1, r0
 80069c8:	9301      	str	r3, [sp, #4]
 80069ca:	fa1f f38a 	uxth.w	r3, sl
 80069ce:	1a5b      	subs	r3, r3, r1
 80069d0:	0c00      	lsrs	r0, r0, #16
 80069d2:	4463      	add	r3, ip
 80069d4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80069d8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80069dc:	b29b      	uxth	r3, r3
 80069de:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80069e2:	4576      	cmp	r6, lr
 80069e4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80069e8:	f849 3b04 	str.w	r3, [r9], #4
 80069ec:	d8e6      	bhi.n	80069bc <__mdiff+0x88>
 80069ee:	1b33      	subs	r3, r6, r4
 80069f0:	3b15      	subs	r3, #21
 80069f2:	f023 0303 	bic.w	r3, r3, #3
 80069f6:	3415      	adds	r4, #21
 80069f8:	3304      	adds	r3, #4
 80069fa:	42a6      	cmp	r6, r4
 80069fc:	bf38      	it	cc
 80069fe:	2304      	movcc	r3, #4
 8006a00:	441d      	add	r5, r3
 8006a02:	445b      	add	r3, fp
 8006a04:	461e      	mov	r6, r3
 8006a06:	462c      	mov	r4, r5
 8006a08:	4544      	cmp	r4, r8
 8006a0a:	d30e      	bcc.n	8006a2a <__mdiff+0xf6>
 8006a0c:	f108 0103 	add.w	r1, r8, #3
 8006a10:	1b49      	subs	r1, r1, r5
 8006a12:	f021 0103 	bic.w	r1, r1, #3
 8006a16:	3d03      	subs	r5, #3
 8006a18:	45a8      	cmp	r8, r5
 8006a1a:	bf38      	it	cc
 8006a1c:	2100      	movcc	r1, #0
 8006a1e:	440b      	add	r3, r1
 8006a20:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006a24:	b199      	cbz	r1, 8006a4e <__mdiff+0x11a>
 8006a26:	6117      	str	r7, [r2, #16]
 8006a28:	e79e      	b.n	8006968 <__mdiff+0x34>
 8006a2a:	46e6      	mov	lr, ip
 8006a2c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006a30:	fa1f fc81 	uxth.w	ip, r1
 8006a34:	44f4      	add	ip, lr
 8006a36:	0c08      	lsrs	r0, r1, #16
 8006a38:	4471      	add	r1, lr
 8006a3a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006a3e:	b289      	uxth	r1, r1
 8006a40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006a44:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a48:	f846 1b04 	str.w	r1, [r6], #4
 8006a4c:	e7dc      	b.n	8006a08 <__mdiff+0xd4>
 8006a4e:	3f01      	subs	r7, #1
 8006a50:	e7e6      	b.n	8006a20 <__mdiff+0xec>
 8006a52:	bf00      	nop
 8006a54:	08007813 	.word	0x08007813
 8006a58:	08007824 	.word	0x08007824

08006a5c <__d2b>:
 8006a5c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006a60:	2101      	movs	r1, #1
 8006a62:	4690      	mov	r8, r2
 8006a64:	4699      	mov	r9, r3
 8006a66:	9e08      	ldr	r6, [sp, #32]
 8006a68:	f7ff fcd0 	bl	800640c <_Balloc>
 8006a6c:	4604      	mov	r4, r0
 8006a6e:	b930      	cbnz	r0, 8006a7e <__d2b+0x22>
 8006a70:	4602      	mov	r2, r0
 8006a72:	f240 310f 	movw	r1, #783	@ 0x30f
 8006a76:	4b23      	ldr	r3, [pc, #140]	@ (8006b04 <__d2b+0xa8>)
 8006a78:	4823      	ldr	r0, [pc, #140]	@ (8006b08 <__d2b+0xac>)
 8006a7a:	f000 fa57 	bl	8006f2c <__assert_func>
 8006a7e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006a82:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a86:	b10d      	cbz	r5, 8006a8c <__d2b+0x30>
 8006a88:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a8c:	9301      	str	r3, [sp, #4]
 8006a8e:	f1b8 0300 	subs.w	r3, r8, #0
 8006a92:	d024      	beq.n	8006ade <__d2b+0x82>
 8006a94:	4668      	mov	r0, sp
 8006a96:	9300      	str	r3, [sp, #0]
 8006a98:	f7ff fd7f 	bl	800659a <__lo0bits>
 8006a9c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006aa0:	b1d8      	cbz	r0, 8006ada <__d2b+0x7e>
 8006aa2:	f1c0 0320 	rsb	r3, r0, #32
 8006aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8006aaa:	430b      	orrs	r3, r1
 8006aac:	40c2      	lsrs	r2, r0
 8006aae:	6163      	str	r3, [r4, #20]
 8006ab0:	9201      	str	r2, [sp, #4]
 8006ab2:	9b01      	ldr	r3, [sp, #4]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	bf0c      	ite	eq
 8006ab8:	2201      	moveq	r2, #1
 8006aba:	2202      	movne	r2, #2
 8006abc:	61a3      	str	r3, [r4, #24]
 8006abe:	6122      	str	r2, [r4, #16]
 8006ac0:	b1ad      	cbz	r5, 8006aee <__d2b+0x92>
 8006ac2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006ac6:	4405      	add	r5, r0
 8006ac8:	6035      	str	r5, [r6, #0]
 8006aca:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006ace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ad0:	6018      	str	r0, [r3, #0]
 8006ad2:	4620      	mov	r0, r4
 8006ad4:	b002      	add	sp, #8
 8006ad6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006ada:	6161      	str	r1, [r4, #20]
 8006adc:	e7e9      	b.n	8006ab2 <__d2b+0x56>
 8006ade:	a801      	add	r0, sp, #4
 8006ae0:	f7ff fd5b 	bl	800659a <__lo0bits>
 8006ae4:	9b01      	ldr	r3, [sp, #4]
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	6163      	str	r3, [r4, #20]
 8006aea:	3020      	adds	r0, #32
 8006aec:	e7e7      	b.n	8006abe <__d2b+0x62>
 8006aee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006af2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006af6:	6030      	str	r0, [r6, #0]
 8006af8:	6918      	ldr	r0, [r3, #16]
 8006afa:	f7ff fd2f 	bl	800655c <__hi0bits>
 8006afe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b02:	e7e4      	b.n	8006ace <__d2b+0x72>
 8006b04:	08007813 	.word	0x08007813
 8006b08:	08007824 	.word	0x08007824

08006b0c <__ssputs_r>:
 8006b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b10:	461f      	mov	r7, r3
 8006b12:	688e      	ldr	r6, [r1, #8]
 8006b14:	4682      	mov	sl, r0
 8006b16:	42be      	cmp	r6, r7
 8006b18:	460c      	mov	r4, r1
 8006b1a:	4690      	mov	r8, r2
 8006b1c:	680b      	ldr	r3, [r1, #0]
 8006b1e:	d82d      	bhi.n	8006b7c <__ssputs_r+0x70>
 8006b20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006b28:	d026      	beq.n	8006b78 <__ssputs_r+0x6c>
 8006b2a:	6965      	ldr	r5, [r4, #20]
 8006b2c:	6909      	ldr	r1, [r1, #16]
 8006b2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b32:	eba3 0901 	sub.w	r9, r3, r1
 8006b36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b3a:	1c7b      	adds	r3, r7, #1
 8006b3c:	444b      	add	r3, r9
 8006b3e:	106d      	asrs	r5, r5, #1
 8006b40:	429d      	cmp	r5, r3
 8006b42:	bf38      	it	cc
 8006b44:	461d      	movcc	r5, r3
 8006b46:	0553      	lsls	r3, r2, #21
 8006b48:	d527      	bpl.n	8006b9a <__ssputs_r+0x8e>
 8006b4a:	4629      	mov	r1, r5
 8006b4c:	f7ff fbd2 	bl	80062f4 <_malloc_r>
 8006b50:	4606      	mov	r6, r0
 8006b52:	b360      	cbz	r0, 8006bae <__ssputs_r+0xa2>
 8006b54:	464a      	mov	r2, r9
 8006b56:	6921      	ldr	r1, [r4, #16]
 8006b58:	f7fe fcf9 	bl	800554e <memcpy>
 8006b5c:	89a3      	ldrh	r3, [r4, #12]
 8006b5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006b62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b66:	81a3      	strh	r3, [r4, #12]
 8006b68:	6126      	str	r6, [r4, #16]
 8006b6a:	444e      	add	r6, r9
 8006b6c:	6026      	str	r6, [r4, #0]
 8006b6e:	463e      	mov	r6, r7
 8006b70:	6165      	str	r5, [r4, #20]
 8006b72:	eba5 0509 	sub.w	r5, r5, r9
 8006b76:	60a5      	str	r5, [r4, #8]
 8006b78:	42be      	cmp	r6, r7
 8006b7a:	d900      	bls.n	8006b7e <__ssputs_r+0x72>
 8006b7c:	463e      	mov	r6, r7
 8006b7e:	4632      	mov	r2, r6
 8006b80:	4641      	mov	r1, r8
 8006b82:	6820      	ldr	r0, [r4, #0]
 8006b84:	f7fe fc3b 	bl	80053fe <memmove>
 8006b88:	2000      	movs	r0, #0
 8006b8a:	68a3      	ldr	r3, [r4, #8]
 8006b8c:	1b9b      	subs	r3, r3, r6
 8006b8e:	60a3      	str	r3, [r4, #8]
 8006b90:	6823      	ldr	r3, [r4, #0]
 8006b92:	4433      	add	r3, r6
 8006b94:	6023      	str	r3, [r4, #0]
 8006b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b9a:	462a      	mov	r2, r5
 8006b9c:	f000 fa0a 	bl	8006fb4 <_realloc_r>
 8006ba0:	4606      	mov	r6, r0
 8006ba2:	2800      	cmp	r0, #0
 8006ba4:	d1e0      	bne.n	8006b68 <__ssputs_r+0x5c>
 8006ba6:	4650      	mov	r0, sl
 8006ba8:	6921      	ldr	r1, [r4, #16]
 8006baa:	f7ff fb31 	bl	8006210 <_free_r>
 8006bae:	230c      	movs	r3, #12
 8006bb0:	f8ca 3000 	str.w	r3, [sl]
 8006bb4:	89a3      	ldrh	r3, [r4, #12]
 8006bb6:	f04f 30ff 	mov.w	r0, #4294967295
 8006bba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bbe:	81a3      	strh	r3, [r4, #12]
 8006bc0:	e7e9      	b.n	8006b96 <__ssputs_r+0x8a>
	...

08006bc4 <_svfiprintf_r>:
 8006bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bc8:	4698      	mov	r8, r3
 8006bca:	898b      	ldrh	r3, [r1, #12]
 8006bcc:	4607      	mov	r7, r0
 8006bce:	061b      	lsls	r3, r3, #24
 8006bd0:	460d      	mov	r5, r1
 8006bd2:	4614      	mov	r4, r2
 8006bd4:	b09d      	sub	sp, #116	@ 0x74
 8006bd6:	d510      	bpl.n	8006bfa <_svfiprintf_r+0x36>
 8006bd8:	690b      	ldr	r3, [r1, #16]
 8006bda:	b973      	cbnz	r3, 8006bfa <_svfiprintf_r+0x36>
 8006bdc:	2140      	movs	r1, #64	@ 0x40
 8006bde:	f7ff fb89 	bl	80062f4 <_malloc_r>
 8006be2:	6028      	str	r0, [r5, #0]
 8006be4:	6128      	str	r0, [r5, #16]
 8006be6:	b930      	cbnz	r0, 8006bf6 <_svfiprintf_r+0x32>
 8006be8:	230c      	movs	r3, #12
 8006bea:	603b      	str	r3, [r7, #0]
 8006bec:	f04f 30ff 	mov.w	r0, #4294967295
 8006bf0:	b01d      	add	sp, #116	@ 0x74
 8006bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bf6:	2340      	movs	r3, #64	@ 0x40
 8006bf8:	616b      	str	r3, [r5, #20]
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bfe:	2320      	movs	r3, #32
 8006c00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c04:	2330      	movs	r3, #48	@ 0x30
 8006c06:	f04f 0901 	mov.w	r9, #1
 8006c0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c0e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006da8 <_svfiprintf_r+0x1e4>
 8006c12:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c16:	4623      	mov	r3, r4
 8006c18:	469a      	mov	sl, r3
 8006c1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c1e:	b10a      	cbz	r2, 8006c24 <_svfiprintf_r+0x60>
 8006c20:	2a25      	cmp	r2, #37	@ 0x25
 8006c22:	d1f9      	bne.n	8006c18 <_svfiprintf_r+0x54>
 8006c24:	ebba 0b04 	subs.w	fp, sl, r4
 8006c28:	d00b      	beq.n	8006c42 <_svfiprintf_r+0x7e>
 8006c2a:	465b      	mov	r3, fp
 8006c2c:	4622      	mov	r2, r4
 8006c2e:	4629      	mov	r1, r5
 8006c30:	4638      	mov	r0, r7
 8006c32:	f7ff ff6b 	bl	8006b0c <__ssputs_r>
 8006c36:	3001      	adds	r0, #1
 8006c38:	f000 80a7 	beq.w	8006d8a <_svfiprintf_r+0x1c6>
 8006c3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c3e:	445a      	add	r2, fp
 8006c40:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c42:	f89a 3000 	ldrb.w	r3, [sl]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	f000 809f 	beq.w	8006d8a <_svfiprintf_r+0x1c6>
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c56:	f10a 0a01 	add.w	sl, sl, #1
 8006c5a:	9304      	str	r3, [sp, #16]
 8006c5c:	9307      	str	r3, [sp, #28]
 8006c5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c62:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c64:	4654      	mov	r4, sl
 8006c66:	2205      	movs	r2, #5
 8006c68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c6c:	484e      	ldr	r0, [pc, #312]	@ (8006da8 <_svfiprintf_r+0x1e4>)
 8006c6e:	f7fe fc60 	bl	8005532 <memchr>
 8006c72:	9a04      	ldr	r2, [sp, #16]
 8006c74:	b9d8      	cbnz	r0, 8006cae <_svfiprintf_r+0xea>
 8006c76:	06d0      	lsls	r0, r2, #27
 8006c78:	bf44      	itt	mi
 8006c7a:	2320      	movmi	r3, #32
 8006c7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c80:	0711      	lsls	r1, r2, #28
 8006c82:	bf44      	itt	mi
 8006c84:	232b      	movmi	r3, #43	@ 0x2b
 8006c86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c8a:	f89a 3000 	ldrb.w	r3, [sl]
 8006c8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c90:	d015      	beq.n	8006cbe <_svfiprintf_r+0xfa>
 8006c92:	4654      	mov	r4, sl
 8006c94:	2000      	movs	r0, #0
 8006c96:	f04f 0c0a 	mov.w	ip, #10
 8006c9a:	9a07      	ldr	r2, [sp, #28]
 8006c9c:	4621      	mov	r1, r4
 8006c9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ca2:	3b30      	subs	r3, #48	@ 0x30
 8006ca4:	2b09      	cmp	r3, #9
 8006ca6:	d94b      	bls.n	8006d40 <_svfiprintf_r+0x17c>
 8006ca8:	b1b0      	cbz	r0, 8006cd8 <_svfiprintf_r+0x114>
 8006caa:	9207      	str	r2, [sp, #28]
 8006cac:	e014      	b.n	8006cd8 <_svfiprintf_r+0x114>
 8006cae:	eba0 0308 	sub.w	r3, r0, r8
 8006cb2:	fa09 f303 	lsl.w	r3, r9, r3
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	46a2      	mov	sl, r4
 8006cba:	9304      	str	r3, [sp, #16]
 8006cbc:	e7d2      	b.n	8006c64 <_svfiprintf_r+0xa0>
 8006cbe:	9b03      	ldr	r3, [sp, #12]
 8006cc0:	1d19      	adds	r1, r3, #4
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	9103      	str	r1, [sp, #12]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	bfbb      	ittet	lt
 8006cca:	425b      	neglt	r3, r3
 8006ccc:	f042 0202 	orrlt.w	r2, r2, #2
 8006cd0:	9307      	strge	r3, [sp, #28]
 8006cd2:	9307      	strlt	r3, [sp, #28]
 8006cd4:	bfb8      	it	lt
 8006cd6:	9204      	strlt	r2, [sp, #16]
 8006cd8:	7823      	ldrb	r3, [r4, #0]
 8006cda:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cdc:	d10a      	bne.n	8006cf4 <_svfiprintf_r+0x130>
 8006cde:	7863      	ldrb	r3, [r4, #1]
 8006ce0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ce2:	d132      	bne.n	8006d4a <_svfiprintf_r+0x186>
 8006ce4:	9b03      	ldr	r3, [sp, #12]
 8006ce6:	3402      	adds	r4, #2
 8006ce8:	1d1a      	adds	r2, r3, #4
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	9203      	str	r2, [sp, #12]
 8006cee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006cf2:	9305      	str	r3, [sp, #20]
 8006cf4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006dac <_svfiprintf_r+0x1e8>
 8006cf8:	2203      	movs	r2, #3
 8006cfa:	4650      	mov	r0, sl
 8006cfc:	7821      	ldrb	r1, [r4, #0]
 8006cfe:	f7fe fc18 	bl	8005532 <memchr>
 8006d02:	b138      	cbz	r0, 8006d14 <_svfiprintf_r+0x150>
 8006d04:	2240      	movs	r2, #64	@ 0x40
 8006d06:	9b04      	ldr	r3, [sp, #16]
 8006d08:	eba0 000a 	sub.w	r0, r0, sl
 8006d0c:	4082      	lsls	r2, r0
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	3401      	adds	r4, #1
 8006d12:	9304      	str	r3, [sp, #16]
 8006d14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d18:	2206      	movs	r2, #6
 8006d1a:	4825      	ldr	r0, [pc, #148]	@ (8006db0 <_svfiprintf_r+0x1ec>)
 8006d1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d20:	f7fe fc07 	bl	8005532 <memchr>
 8006d24:	2800      	cmp	r0, #0
 8006d26:	d036      	beq.n	8006d96 <_svfiprintf_r+0x1d2>
 8006d28:	4b22      	ldr	r3, [pc, #136]	@ (8006db4 <_svfiprintf_r+0x1f0>)
 8006d2a:	bb1b      	cbnz	r3, 8006d74 <_svfiprintf_r+0x1b0>
 8006d2c:	9b03      	ldr	r3, [sp, #12]
 8006d2e:	3307      	adds	r3, #7
 8006d30:	f023 0307 	bic.w	r3, r3, #7
 8006d34:	3308      	adds	r3, #8
 8006d36:	9303      	str	r3, [sp, #12]
 8006d38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d3a:	4433      	add	r3, r6
 8006d3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d3e:	e76a      	b.n	8006c16 <_svfiprintf_r+0x52>
 8006d40:	460c      	mov	r4, r1
 8006d42:	2001      	movs	r0, #1
 8006d44:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d48:	e7a8      	b.n	8006c9c <_svfiprintf_r+0xd8>
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	f04f 0c0a 	mov.w	ip, #10
 8006d50:	4619      	mov	r1, r3
 8006d52:	3401      	adds	r4, #1
 8006d54:	9305      	str	r3, [sp, #20]
 8006d56:	4620      	mov	r0, r4
 8006d58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d5c:	3a30      	subs	r2, #48	@ 0x30
 8006d5e:	2a09      	cmp	r2, #9
 8006d60:	d903      	bls.n	8006d6a <_svfiprintf_r+0x1a6>
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d0c6      	beq.n	8006cf4 <_svfiprintf_r+0x130>
 8006d66:	9105      	str	r1, [sp, #20]
 8006d68:	e7c4      	b.n	8006cf4 <_svfiprintf_r+0x130>
 8006d6a:	4604      	mov	r4, r0
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d72:	e7f0      	b.n	8006d56 <_svfiprintf_r+0x192>
 8006d74:	ab03      	add	r3, sp, #12
 8006d76:	9300      	str	r3, [sp, #0]
 8006d78:	462a      	mov	r2, r5
 8006d7a:	4638      	mov	r0, r7
 8006d7c:	4b0e      	ldr	r3, [pc, #56]	@ (8006db8 <_svfiprintf_r+0x1f4>)
 8006d7e:	a904      	add	r1, sp, #16
 8006d80:	f7fd fe5a 	bl	8004a38 <_printf_float>
 8006d84:	1c42      	adds	r2, r0, #1
 8006d86:	4606      	mov	r6, r0
 8006d88:	d1d6      	bne.n	8006d38 <_svfiprintf_r+0x174>
 8006d8a:	89ab      	ldrh	r3, [r5, #12]
 8006d8c:	065b      	lsls	r3, r3, #25
 8006d8e:	f53f af2d 	bmi.w	8006bec <_svfiprintf_r+0x28>
 8006d92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d94:	e72c      	b.n	8006bf0 <_svfiprintf_r+0x2c>
 8006d96:	ab03      	add	r3, sp, #12
 8006d98:	9300      	str	r3, [sp, #0]
 8006d9a:	462a      	mov	r2, r5
 8006d9c:	4638      	mov	r0, r7
 8006d9e:	4b06      	ldr	r3, [pc, #24]	@ (8006db8 <_svfiprintf_r+0x1f4>)
 8006da0:	a904      	add	r1, sp, #16
 8006da2:	f7fe f8e7 	bl	8004f74 <_printf_i>
 8006da6:	e7ed      	b.n	8006d84 <_svfiprintf_r+0x1c0>
 8006da8:	08007980 	.word	0x08007980
 8006dac:	08007986 	.word	0x08007986
 8006db0:	0800798a 	.word	0x0800798a
 8006db4:	08004a39 	.word	0x08004a39
 8006db8:	08006b0d 	.word	0x08006b0d

08006dbc <__sflush_r>:
 8006dbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dc2:	0716      	lsls	r6, r2, #28
 8006dc4:	4605      	mov	r5, r0
 8006dc6:	460c      	mov	r4, r1
 8006dc8:	d454      	bmi.n	8006e74 <__sflush_r+0xb8>
 8006dca:	684b      	ldr	r3, [r1, #4]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	dc02      	bgt.n	8006dd6 <__sflush_r+0x1a>
 8006dd0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	dd48      	ble.n	8006e68 <__sflush_r+0xac>
 8006dd6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006dd8:	2e00      	cmp	r6, #0
 8006dda:	d045      	beq.n	8006e68 <__sflush_r+0xac>
 8006ddc:	2300      	movs	r3, #0
 8006dde:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006de2:	682f      	ldr	r7, [r5, #0]
 8006de4:	6a21      	ldr	r1, [r4, #32]
 8006de6:	602b      	str	r3, [r5, #0]
 8006de8:	d030      	beq.n	8006e4c <__sflush_r+0x90>
 8006dea:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006dec:	89a3      	ldrh	r3, [r4, #12]
 8006dee:	0759      	lsls	r1, r3, #29
 8006df0:	d505      	bpl.n	8006dfe <__sflush_r+0x42>
 8006df2:	6863      	ldr	r3, [r4, #4]
 8006df4:	1ad2      	subs	r2, r2, r3
 8006df6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006df8:	b10b      	cbz	r3, 8006dfe <__sflush_r+0x42>
 8006dfa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006dfc:	1ad2      	subs	r2, r2, r3
 8006dfe:	2300      	movs	r3, #0
 8006e00:	4628      	mov	r0, r5
 8006e02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e04:	6a21      	ldr	r1, [r4, #32]
 8006e06:	47b0      	blx	r6
 8006e08:	1c43      	adds	r3, r0, #1
 8006e0a:	89a3      	ldrh	r3, [r4, #12]
 8006e0c:	d106      	bne.n	8006e1c <__sflush_r+0x60>
 8006e0e:	6829      	ldr	r1, [r5, #0]
 8006e10:	291d      	cmp	r1, #29
 8006e12:	d82b      	bhi.n	8006e6c <__sflush_r+0xb0>
 8006e14:	4a28      	ldr	r2, [pc, #160]	@ (8006eb8 <__sflush_r+0xfc>)
 8006e16:	410a      	asrs	r2, r1
 8006e18:	07d6      	lsls	r6, r2, #31
 8006e1a:	d427      	bmi.n	8006e6c <__sflush_r+0xb0>
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	6062      	str	r2, [r4, #4]
 8006e20:	6922      	ldr	r2, [r4, #16]
 8006e22:	04d9      	lsls	r1, r3, #19
 8006e24:	6022      	str	r2, [r4, #0]
 8006e26:	d504      	bpl.n	8006e32 <__sflush_r+0x76>
 8006e28:	1c42      	adds	r2, r0, #1
 8006e2a:	d101      	bne.n	8006e30 <__sflush_r+0x74>
 8006e2c:	682b      	ldr	r3, [r5, #0]
 8006e2e:	b903      	cbnz	r3, 8006e32 <__sflush_r+0x76>
 8006e30:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e32:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e34:	602f      	str	r7, [r5, #0]
 8006e36:	b1b9      	cbz	r1, 8006e68 <__sflush_r+0xac>
 8006e38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e3c:	4299      	cmp	r1, r3
 8006e3e:	d002      	beq.n	8006e46 <__sflush_r+0x8a>
 8006e40:	4628      	mov	r0, r5
 8006e42:	f7ff f9e5 	bl	8006210 <_free_r>
 8006e46:	2300      	movs	r3, #0
 8006e48:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e4a:	e00d      	b.n	8006e68 <__sflush_r+0xac>
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	4628      	mov	r0, r5
 8006e50:	47b0      	blx	r6
 8006e52:	4602      	mov	r2, r0
 8006e54:	1c50      	adds	r0, r2, #1
 8006e56:	d1c9      	bne.n	8006dec <__sflush_r+0x30>
 8006e58:	682b      	ldr	r3, [r5, #0]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d0c6      	beq.n	8006dec <__sflush_r+0x30>
 8006e5e:	2b1d      	cmp	r3, #29
 8006e60:	d001      	beq.n	8006e66 <__sflush_r+0xaa>
 8006e62:	2b16      	cmp	r3, #22
 8006e64:	d11d      	bne.n	8006ea2 <__sflush_r+0xe6>
 8006e66:	602f      	str	r7, [r5, #0]
 8006e68:	2000      	movs	r0, #0
 8006e6a:	e021      	b.n	8006eb0 <__sflush_r+0xf4>
 8006e6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e70:	b21b      	sxth	r3, r3
 8006e72:	e01a      	b.n	8006eaa <__sflush_r+0xee>
 8006e74:	690f      	ldr	r7, [r1, #16]
 8006e76:	2f00      	cmp	r7, #0
 8006e78:	d0f6      	beq.n	8006e68 <__sflush_r+0xac>
 8006e7a:	0793      	lsls	r3, r2, #30
 8006e7c:	bf18      	it	ne
 8006e7e:	2300      	movne	r3, #0
 8006e80:	680e      	ldr	r6, [r1, #0]
 8006e82:	bf08      	it	eq
 8006e84:	694b      	ldreq	r3, [r1, #20]
 8006e86:	1bf6      	subs	r6, r6, r7
 8006e88:	600f      	str	r7, [r1, #0]
 8006e8a:	608b      	str	r3, [r1, #8]
 8006e8c:	2e00      	cmp	r6, #0
 8006e8e:	ddeb      	ble.n	8006e68 <__sflush_r+0xac>
 8006e90:	4633      	mov	r3, r6
 8006e92:	463a      	mov	r2, r7
 8006e94:	4628      	mov	r0, r5
 8006e96:	6a21      	ldr	r1, [r4, #32]
 8006e98:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006e9c:	47e0      	blx	ip
 8006e9e:	2800      	cmp	r0, #0
 8006ea0:	dc07      	bgt.n	8006eb2 <__sflush_r+0xf6>
 8006ea2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ea6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8006eae:	81a3      	strh	r3, [r4, #12]
 8006eb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006eb2:	4407      	add	r7, r0
 8006eb4:	1a36      	subs	r6, r6, r0
 8006eb6:	e7e9      	b.n	8006e8c <__sflush_r+0xd0>
 8006eb8:	dfbffffe 	.word	0xdfbffffe

08006ebc <_fflush_r>:
 8006ebc:	b538      	push	{r3, r4, r5, lr}
 8006ebe:	690b      	ldr	r3, [r1, #16]
 8006ec0:	4605      	mov	r5, r0
 8006ec2:	460c      	mov	r4, r1
 8006ec4:	b913      	cbnz	r3, 8006ecc <_fflush_r+0x10>
 8006ec6:	2500      	movs	r5, #0
 8006ec8:	4628      	mov	r0, r5
 8006eca:	bd38      	pop	{r3, r4, r5, pc}
 8006ecc:	b118      	cbz	r0, 8006ed6 <_fflush_r+0x1a>
 8006ece:	6a03      	ldr	r3, [r0, #32]
 8006ed0:	b90b      	cbnz	r3, 8006ed6 <_fflush_r+0x1a>
 8006ed2:	f7fe f9fb 	bl	80052cc <__sinit>
 8006ed6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d0f3      	beq.n	8006ec6 <_fflush_r+0xa>
 8006ede:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ee0:	07d0      	lsls	r0, r2, #31
 8006ee2:	d404      	bmi.n	8006eee <_fflush_r+0x32>
 8006ee4:	0599      	lsls	r1, r3, #22
 8006ee6:	d402      	bmi.n	8006eee <_fflush_r+0x32>
 8006ee8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006eea:	f7fe fb20 	bl	800552e <__retarget_lock_acquire_recursive>
 8006eee:	4628      	mov	r0, r5
 8006ef0:	4621      	mov	r1, r4
 8006ef2:	f7ff ff63 	bl	8006dbc <__sflush_r>
 8006ef6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ef8:	4605      	mov	r5, r0
 8006efa:	07da      	lsls	r2, r3, #31
 8006efc:	d4e4      	bmi.n	8006ec8 <_fflush_r+0xc>
 8006efe:	89a3      	ldrh	r3, [r4, #12]
 8006f00:	059b      	lsls	r3, r3, #22
 8006f02:	d4e1      	bmi.n	8006ec8 <_fflush_r+0xc>
 8006f04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f06:	f7fe fb13 	bl	8005530 <__retarget_lock_release_recursive>
 8006f0a:	e7dd      	b.n	8006ec8 <_fflush_r+0xc>

08006f0c <_sbrk_r>:
 8006f0c:	b538      	push	{r3, r4, r5, lr}
 8006f0e:	2300      	movs	r3, #0
 8006f10:	4d05      	ldr	r5, [pc, #20]	@ (8006f28 <_sbrk_r+0x1c>)
 8006f12:	4604      	mov	r4, r0
 8006f14:	4608      	mov	r0, r1
 8006f16:	602b      	str	r3, [r5, #0]
 8006f18:	f7fa fdd8 	bl	8001acc <_sbrk>
 8006f1c:	1c43      	adds	r3, r0, #1
 8006f1e:	d102      	bne.n	8006f26 <_sbrk_r+0x1a>
 8006f20:	682b      	ldr	r3, [r5, #0]
 8006f22:	b103      	cbz	r3, 8006f26 <_sbrk_r+0x1a>
 8006f24:	6023      	str	r3, [r4, #0]
 8006f26:	bd38      	pop	{r3, r4, r5, pc}
 8006f28:	2000043c 	.word	0x2000043c

08006f2c <__assert_func>:
 8006f2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006f2e:	4614      	mov	r4, r2
 8006f30:	461a      	mov	r2, r3
 8006f32:	4b09      	ldr	r3, [pc, #36]	@ (8006f58 <__assert_func+0x2c>)
 8006f34:	4605      	mov	r5, r0
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	68d8      	ldr	r0, [r3, #12]
 8006f3a:	b954      	cbnz	r4, 8006f52 <__assert_func+0x26>
 8006f3c:	4b07      	ldr	r3, [pc, #28]	@ (8006f5c <__assert_func+0x30>)
 8006f3e:	461c      	mov	r4, r3
 8006f40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006f44:	9100      	str	r1, [sp, #0]
 8006f46:	462b      	mov	r3, r5
 8006f48:	4905      	ldr	r1, [pc, #20]	@ (8006f60 <__assert_func+0x34>)
 8006f4a:	f000 f86f 	bl	800702c <fiprintf>
 8006f4e:	f000 f87f 	bl	8007050 <abort>
 8006f52:	4b04      	ldr	r3, [pc, #16]	@ (8006f64 <__assert_func+0x38>)
 8006f54:	e7f4      	b.n	8006f40 <__assert_func+0x14>
 8006f56:	bf00      	nop
 8006f58:	20000028 	.word	0x20000028
 8006f5c:	080079d6 	.word	0x080079d6
 8006f60:	080079a8 	.word	0x080079a8
 8006f64:	0800799b 	.word	0x0800799b

08006f68 <_calloc_r>:
 8006f68:	b570      	push	{r4, r5, r6, lr}
 8006f6a:	fba1 5402 	umull	r5, r4, r1, r2
 8006f6e:	b93c      	cbnz	r4, 8006f80 <_calloc_r+0x18>
 8006f70:	4629      	mov	r1, r5
 8006f72:	f7ff f9bf 	bl	80062f4 <_malloc_r>
 8006f76:	4606      	mov	r6, r0
 8006f78:	b928      	cbnz	r0, 8006f86 <_calloc_r+0x1e>
 8006f7a:	2600      	movs	r6, #0
 8006f7c:	4630      	mov	r0, r6
 8006f7e:	bd70      	pop	{r4, r5, r6, pc}
 8006f80:	220c      	movs	r2, #12
 8006f82:	6002      	str	r2, [r0, #0]
 8006f84:	e7f9      	b.n	8006f7a <_calloc_r+0x12>
 8006f86:	462a      	mov	r2, r5
 8006f88:	4621      	mov	r1, r4
 8006f8a:	f7fe fa52 	bl	8005432 <memset>
 8006f8e:	e7f5      	b.n	8006f7c <_calloc_r+0x14>

08006f90 <__ascii_mbtowc>:
 8006f90:	b082      	sub	sp, #8
 8006f92:	b901      	cbnz	r1, 8006f96 <__ascii_mbtowc+0x6>
 8006f94:	a901      	add	r1, sp, #4
 8006f96:	b142      	cbz	r2, 8006faa <__ascii_mbtowc+0x1a>
 8006f98:	b14b      	cbz	r3, 8006fae <__ascii_mbtowc+0x1e>
 8006f9a:	7813      	ldrb	r3, [r2, #0]
 8006f9c:	600b      	str	r3, [r1, #0]
 8006f9e:	7812      	ldrb	r2, [r2, #0]
 8006fa0:	1e10      	subs	r0, r2, #0
 8006fa2:	bf18      	it	ne
 8006fa4:	2001      	movne	r0, #1
 8006fa6:	b002      	add	sp, #8
 8006fa8:	4770      	bx	lr
 8006faa:	4610      	mov	r0, r2
 8006fac:	e7fb      	b.n	8006fa6 <__ascii_mbtowc+0x16>
 8006fae:	f06f 0001 	mvn.w	r0, #1
 8006fb2:	e7f8      	b.n	8006fa6 <__ascii_mbtowc+0x16>

08006fb4 <_realloc_r>:
 8006fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fb8:	4680      	mov	r8, r0
 8006fba:	4615      	mov	r5, r2
 8006fbc:	460c      	mov	r4, r1
 8006fbe:	b921      	cbnz	r1, 8006fca <_realloc_r+0x16>
 8006fc0:	4611      	mov	r1, r2
 8006fc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fc6:	f7ff b995 	b.w	80062f4 <_malloc_r>
 8006fca:	b92a      	cbnz	r2, 8006fd8 <_realloc_r+0x24>
 8006fcc:	f7ff f920 	bl	8006210 <_free_r>
 8006fd0:	2400      	movs	r4, #0
 8006fd2:	4620      	mov	r0, r4
 8006fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fd8:	f000 f841 	bl	800705e <_malloc_usable_size_r>
 8006fdc:	4285      	cmp	r5, r0
 8006fde:	4606      	mov	r6, r0
 8006fe0:	d802      	bhi.n	8006fe8 <_realloc_r+0x34>
 8006fe2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006fe6:	d8f4      	bhi.n	8006fd2 <_realloc_r+0x1e>
 8006fe8:	4629      	mov	r1, r5
 8006fea:	4640      	mov	r0, r8
 8006fec:	f7ff f982 	bl	80062f4 <_malloc_r>
 8006ff0:	4607      	mov	r7, r0
 8006ff2:	2800      	cmp	r0, #0
 8006ff4:	d0ec      	beq.n	8006fd0 <_realloc_r+0x1c>
 8006ff6:	42b5      	cmp	r5, r6
 8006ff8:	462a      	mov	r2, r5
 8006ffa:	4621      	mov	r1, r4
 8006ffc:	bf28      	it	cs
 8006ffe:	4632      	movcs	r2, r6
 8007000:	f7fe faa5 	bl	800554e <memcpy>
 8007004:	4621      	mov	r1, r4
 8007006:	4640      	mov	r0, r8
 8007008:	f7ff f902 	bl	8006210 <_free_r>
 800700c:	463c      	mov	r4, r7
 800700e:	e7e0      	b.n	8006fd2 <_realloc_r+0x1e>

08007010 <__ascii_wctomb>:
 8007010:	4603      	mov	r3, r0
 8007012:	4608      	mov	r0, r1
 8007014:	b141      	cbz	r1, 8007028 <__ascii_wctomb+0x18>
 8007016:	2aff      	cmp	r2, #255	@ 0xff
 8007018:	d904      	bls.n	8007024 <__ascii_wctomb+0x14>
 800701a:	228a      	movs	r2, #138	@ 0x8a
 800701c:	f04f 30ff 	mov.w	r0, #4294967295
 8007020:	601a      	str	r2, [r3, #0]
 8007022:	4770      	bx	lr
 8007024:	2001      	movs	r0, #1
 8007026:	700a      	strb	r2, [r1, #0]
 8007028:	4770      	bx	lr
	...

0800702c <fiprintf>:
 800702c:	b40e      	push	{r1, r2, r3}
 800702e:	b503      	push	{r0, r1, lr}
 8007030:	4601      	mov	r1, r0
 8007032:	ab03      	add	r3, sp, #12
 8007034:	4805      	ldr	r0, [pc, #20]	@ (800704c <fiprintf+0x20>)
 8007036:	f853 2b04 	ldr.w	r2, [r3], #4
 800703a:	6800      	ldr	r0, [r0, #0]
 800703c:	9301      	str	r3, [sp, #4]
 800703e:	f000 f83d 	bl	80070bc <_vfiprintf_r>
 8007042:	b002      	add	sp, #8
 8007044:	f85d eb04 	ldr.w	lr, [sp], #4
 8007048:	b003      	add	sp, #12
 800704a:	4770      	bx	lr
 800704c:	20000028 	.word	0x20000028

08007050 <abort>:
 8007050:	2006      	movs	r0, #6
 8007052:	b508      	push	{r3, lr}
 8007054:	f000 fa06 	bl	8007464 <raise>
 8007058:	2001      	movs	r0, #1
 800705a:	f7fa fcc3 	bl	80019e4 <_exit>

0800705e <_malloc_usable_size_r>:
 800705e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007062:	1f18      	subs	r0, r3, #4
 8007064:	2b00      	cmp	r3, #0
 8007066:	bfbc      	itt	lt
 8007068:	580b      	ldrlt	r3, [r1, r0]
 800706a:	18c0      	addlt	r0, r0, r3
 800706c:	4770      	bx	lr

0800706e <__sfputc_r>:
 800706e:	6893      	ldr	r3, [r2, #8]
 8007070:	b410      	push	{r4}
 8007072:	3b01      	subs	r3, #1
 8007074:	2b00      	cmp	r3, #0
 8007076:	6093      	str	r3, [r2, #8]
 8007078:	da07      	bge.n	800708a <__sfputc_r+0x1c>
 800707a:	6994      	ldr	r4, [r2, #24]
 800707c:	42a3      	cmp	r3, r4
 800707e:	db01      	blt.n	8007084 <__sfputc_r+0x16>
 8007080:	290a      	cmp	r1, #10
 8007082:	d102      	bne.n	800708a <__sfputc_r+0x1c>
 8007084:	bc10      	pop	{r4}
 8007086:	f000 b931 	b.w	80072ec <__swbuf_r>
 800708a:	6813      	ldr	r3, [r2, #0]
 800708c:	1c58      	adds	r0, r3, #1
 800708e:	6010      	str	r0, [r2, #0]
 8007090:	7019      	strb	r1, [r3, #0]
 8007092:	4608      	mov	r0, r1
 8007094:	bc10      	pop	{r4}
 8007096:	4770      	bx	lr

08007098 <__sfputs_r>:
 8007098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800709a:	4606      	mov	r6, r0
 800709c:	460f      	mov	r7, r1
 800709e:	4614      	mov	r4, r2
 80070a0:	18d5      	adds	r5, r2, r3
 80070a2:	42ac      	cmp	r4, r5
 80070a4:	d101      	bne.n	80070aa <__sfputs_r+0x12>
 80070a6:	2000      	movs	r0, #0
 80070a8:	e007      	b.n	80070ba <__sfputs_r+0x22>
 80070aa:	463a      	mov	r2, r7
 80070ac:	4630      	mov	r0, r6
 80070ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070b2:	f7ff ffdc 	bl	800706e <__sfputc_r>
 80070b6:	1c43      	adds	r3, r0, #1
 80070b8:	d1f3      	bne.n	80070a2 <__sfputs_r+0xa>
 80070ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080070bc <_vfiprintf_r>:
 80070bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070c0:	460d      	mov	r5, r1
 80070c2:	4614      	mov	r4, r2
 80070c4:	4698      	mov	r8, r3
 80070c6:	4606      	mov	r6, r0
 80070c8:	b09d      	sub	sp, #116	@ 0x74
 80070ca:	b118      	cbz	r0, 80070d4 <_vfiprintf_r+0x18>
 80070cc:	6a03      	ldr	r3, [r0, #32]
 80070ce:	b90b      	cbnz	r3, 80070d4 <_vfiprintf_r+0x18>
 80070d0:	f7fe f8fc 	bl	80052cc <__sinit>
 80070d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80070d6:	07d9      	lsls	r1, r3, #31
 80070d8:	d405      	bmi.n	80070e6 <_vfiprintf_r+0x2a>
 80070da:	89ab      	ldrh	r3, [r5, #12]
 80070dc:	059a      	lsls	r2, r3, #22
 80070de:	d402      	bmi.n	80070e6 <_vfiprintf_r+0x2a>
 80070e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80070e2:	f7fe fa24 	bl	800552e <__retarget_lock_acquire_recursive>
 80070e6:	89ab      	ldrh	r3, [r5, #12]
 80070e8:	071b      	lsls	r3, r3, #28
 80070ea:	d501      	bpl.n	80070f0 <_vfiprintf_r+0x34>
 80070ec:	692b      	ldr	r3, [r5, #16]
 80070ee:	b99b      	cbnz	r3, 8007118 <_vfiprintf_r+0x5c>
 80070f0:	4629      	mov	r1, r5
 80070f2:	4630      	mov	r0, r6
 80070f4:	f000 f938 	bl	8007368 <__swsetup_r>
 80070f8:	b170      	cbz	r0, 8007118 <_vfiprintf_r+0x5c>
 80070fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80070fc:	07dc      	lsls	r4, r3, #31
 80070fe:	d504      	bpl.n	800710a <_vfiprintf_r+0x4e>
 8007100:	f04f 30ff 	mov.w	r0, #4294967295
 8007104:	b01d      	add	sp, #116	@ 0x74
 8007106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800710a:	89ab      	ldrh	r3, [r5, #12]
 800710c:	0598      	lsls	r0, r3, #22
 800710e:	d4f7      	bmi.n	8007100 <_vfiprintf_r+0x44>
 8007110:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007112:	f7fe fa0d 	bl	8005530 <__retarget_lock_release_recursive>
 8007116:	e7f3      	b.n	8007100 <_vfiprintf_r+0x44>
 8007118:	2300      	movs	r3, #0
 800711a:	9309      	str	r3, [sp, #36]	@ 0x24
 800711c:	2320      	movs	r3, #32
 800711e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007122:	2330      	movs	r3, #48	@ 0x30
 8007124:	f04f 0901 	mov.w	r9, #1
 8007128:	f8cd 800c 	str.w	r8, [sp, #12]
 800712c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80072d8 <_vfiprintf_r+0x21c>
 8007130:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007134:	4623      	mov	r3, r4
 8007136:	469a      	mov	sl, r3
 8007138:	f813 2b01 	ldrb.w	r2, [r3], #1
 800713c:	b10a      	cbz	r2, 8007142 <_vfiprintf_r+0x86>
 800713e:	2a25      	cmp	r2, #37	@ 0x25
 8007140:	d1f9      	bne.n	8007136 <_vfiprintf_r+0x7a>
 8007142:	ebba 0b04 	subs.w	fp, sl, r4
 8007146:	d00b      	beq.n	8007160 <_vfiprintf_r+0xa4>
 8007148:	465b      	mov	r3, fp
 800714a:	4622      	mov	r2, r4
 800714c:	4629      	mov	r1, r5
 800714e:	4630      	mov	r0, r6
 8007150:	f7ff ffa2 	bl	8007098 <__sfputs_r>
 8007154:	3001      	adds	r0, #1
 8007156:	f000 80a7 	beq.w	80072a8 <_vfiprintf_r+0x1ec>
 800715a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800715c:	445a      	add	r2, fp
 800715e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007160:	f89a 3000 	ldrb.w	r3, [sl]
 8007164:	2b00      	cmp	r3, #0
 8007166:	f000 809f 	beq.w	80072a8 <_vfiprintf_r+0x1ec>
 800716a:	2300      	movs	r3, #0
 800716c:	f04f 32ff 	mov.w	r2, #4294967295
 8007170:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007174:	f10a 0a01 	add.w	sl, sl, #1
 8007178:	9304      	str	r3, [sp, #16]
 800717a:	9307      	str	r3, [sp, #28]
 800717c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007180:	931a      	str	r3, [sp, #104]	@ 0x68
 8007182:	4654      	mov	r4, sl
 8007184:	2205      	movs	r2, #5
 8007186:	f814 1b01 	ldrb.w	r1, [r4], #1
 800718a:	4853      	ldr	r0, [pc, #332]	@ (80072d8 <_vfiprintf_r+0x21c>)
 800718c:	f7fe f9d1 	bl	8005532 <memchr>
 8007190:	9a04      	ldr	r2, [sp, #16]
 8007192:	b9d8      	cbnz	r0, 80071cc <_vfiprintf_r+0x110>
 8007194:	06d1      	lsls	r1, r2, #27
 8007196:	bf44      	itt	mi
 8007198:	2320      	movmi	r3, #32
 800719a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800719e:	0713      	lsls	r3, r2, #28
 80071a0:	bf44      	itt	mi
 80071a2:	232b      	movmi	r3, #43	@ 0x2b
 80071a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071a8:	f89a 3000 	ldrb.w	r3, [sl]
 80071ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80071ae:	d015      	beq.n	80071dc <_vfiprintf_r+0x120>
 80071b0:	4654      	mov	r4, sl
 80071b2:	2000      	movs	r0, #0
 80071b4:	f04f 0c0a 	mov.w	ip, #10
 80071b8:	9a07      	ldr	r2, [sp, #28]
 80071ba:	4621      	mov	r1, r4
 80071bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071c0:	3b30      	subs	r3, #48	@ 0x30
 80071c2:	2b09      	cmp	r3, #9
 80071c4:	d94b      	bls.n	800725e <_vfiprintf_r+0x1a2>
 80071c6:	b1b0      	cbz	r0, 80071f6 <_vfiprintf_r+0x13a>
 80071c8:	9207      	str	r2, [sp, #28]
 80071ca:	e014      	b.n	80071f6 <_vfiprintf_r+0x13a>
 80071cc:	eba0 0308 	sub.w	r3, r0, r8
 80071d0:	fa09 f303 	lsl.w	r3, r9, r3
 80071d4:	4313      	orrs	r3, r2
 80071d6:	46a2      	mov	sl, r4
 80071d8:	9304      	str	r3, [sp, #16]
 80071da:	e7d2      	b.n	8007182 <_vfiprintf_r+0xc6>
 80071dc:	9b03      	ldr	r3, [sp, #12]
 80071de:	1d19      	adds	r1, r3, #4
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	9103      	str	r1, [sp, #12]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	bfbb      	ittet	lt
 80071e8:	425b      	neglt	r3, r3
 80071ea:	f042 0202 	orrlt.w	r2, r2, #2
 80071ee:	9307      	strge	r3, [sp, #28]
 80071f0:	9307      	strlt	r3, [sp, #28]
 80071f2:	bfb8      	it	lt
 80071f4:	9204      	strlt	r2, [sp, #16]
 80071f6:	7823      	ldrb	r3, [r4, #0]
 80071f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80071fa:	d10a      	bne.n	8007212 <_vfiprintf_r+0x156>
 80071fc:	7863      	ldrb	r3, [r4, #1]
 80071fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8007200:	d132      	bne.n	8007268 <_vfiprintf_r+0x1ac>
 8007202:	9b03      	ldr	r3, [sp, #12]
 8007204:	3402      	adds	r4, #2
 8007206:	1d1a      	adds	r2, r3, #4
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	9203      	str	r2, [sp, #12]
 800720c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007210:	9305      	str	r3, [sp, #20]
 8007212:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80072dc <_vfiprintf_r+0x220>
 8007216:	2203      	movs	r2, #3
 8007218:	4650      	mov	r0, sl
 800721a:	7821      	ldrb	r1, [r4, #0]
 800721c:	f7fe f989 	bl	8005532 <memchr>
 8007220:	b138      	cbz	r0, 8007232 <_vfiprintf_r+0x176>
 8007222:	2240      	movs	r2, #64	@ 0x40
 8007224:	9b04      	ldr	r3, [sp, #16]
 8007226:	eba0 000a 	sub.w	r0, r0, sl
 800722a:	4082      	lsls	r2, r0
 800722c:	4313      	orrs	r3, r2
 800722e:	3401      	adds	r4, #1
 8007230:	9304      	str	r3, [sp, #16]
 8007232:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007236:	2206      	movs	r2, #6
 8007238:	4829      	ldr	r0, [pc, #164]	@ (80072e0 <_vfiprintf_r+0x224>)
 800723a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800723e:	f7fe f978 	bl	8005532 <memchr>
 8007242:	2800      	cmp	r0, #0
 8007244:	d03f      	beq.n	80072c6 <_vfiprintf_r+0x20a>
 8007246:	4b27      	ldr	r3, [pc, #156]	@ (80072e4 <_vfiprintf_r+0x228>)
 8007248:	bb1b      	cbnz	r3, 8007292 <_vfiprintf_r+0x1d6>
 800724a:	9b03      	ldr	r3, [sp, #12]
 800724c:	3307      	adds	r3, #7
 800724e:	f023 0307 	bic.w	r3, r3, #7
 8007252:	3308      	adds	r3, #8
 8007254:	9303      	str	r3, [sp, #12]
 8007256:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007258:	443b      	add	r3, r7
 800725a:	9309      	str	r3, [sp, #36]	@ 0x24
 800725c:	e76a      	b.n	8007134 <_vfiprintf_r+0x78>
 800725e:	460c      	mov	r4, r1
 8007260:	2001      	movs	r0, #1
 8007262:	fb0c 3202 	mla	r2, ip, r2, r3
 8007266:	e7a8      	b.n	80071ba <_vfiprintf_r+0xfe>
 8007268:	2300      	movs	r3, #0
 800726a:	f04f 0c0a 	mov.w	ip, #10
 800726e:	4619      	mov	r1, r3
 8007270:	3401      	adds	r4, #1
 8007272:	9305      	str	r3, [sp, #20]
 8007274:	4620      	mov	r0, r4
 8007276:	f810 2b01 	ldrb.w	r2, [r0], #1
 800727a:	3a30      	subs	r2, #48	@ 0x30
 800727c:	2a09      	cmp	r2, #9
 800727e:	d903      	bls.n	8007288 <_vfiprintf_r+0x1cc>
 8007280:	2b00      	cmp	r3, #0
 8007282:	d0c6      	beq.n	8007212 <_vfiprintf_r+0x156>
 8007284:	9105      	str	r1, [sp, #20]
 8007286:	e7c4      	b.n	8007212 <_vfiprintf_r+0x156>
 8007288:	4604      	mov	r4, r0
 800728a:	2301      	movs	r3, #1
 800728c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007290:	e7f0      	b.n	8007274 <_vfiprintf_r+0x1b8>
 8007292:	ab03      	add	r3, sp, #12
 8007294:	9300      	str	r3, [sp, #0]
 8007296:	462a      	mov	r2, r5
 8007298:	4630      	mov	r0, r6
 800729a:	4b13      	ldr	r3, [pc, #76]	@ (80072e8 <_vfiprintf_r+0x22c>)
 800729c:	a904      	add	r1, sp, #16
 800729e:	f7fd fbcb 	bl	8004a38 <_printf_float>
 80072a2:	4607      	mov	r7, r0
 80072a4:	1c78      	adds	r0, r7, #1
 80072a6:	d1d6      	bne.n	8007256 <_vfiprintf_r+0x19a>
 80072a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072aa:	07d9      	lsls	r1, r3, #31
 80072ac:	d405      	bmi.n	80072ba <_vfiprintf_r+0x1fe>
 80072ae:	89ab      	ldrh	r3, [r5, #12]
 80072b0:	059a      	lsls	r2, r3, #22
 80072b2:	d402      	bmi.n	80072ba <_vfiprintf_r+0x1fe>
 80072b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072b6:	f7fe f93b 	bl	8005530 <__retarget_lock_release_recursive>
 80072ba:	89ab      	ldrh	r3, [r5, #12]
 80072bc:	065b      	lsls	r3, r3, #25
 80072be:	f53f af1f 	bmi.w	8007100 <_vfiprintf_r+0x44>
 80072c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072c4:	e71e      	b.n	8007104 <_vfiprintf_r+0x48>
 80072c6:	ab03      	add	r3, sp, #12
 80072c8:	9300      	str	r3, [sp, #0]
 80072ca:	462a      	mov	r2, r5
 80072cc:	4630      	mov	r0, r6
 80072ce:	4b06      	ldr	r3, [pc, #24]	@ (80072e8 <_vfiprintf_r+0x22c>)
 80072d0:	a904      	add	r1, sp, #16
 80072d2:	f7fd fe4f 	bl	8004f74 <_printf_i>
 80072d6:	e7e4      	b.n	80072a2 <_vfiprintf_r+0x1e6>
 80072d8:	08007980 	.word	0x08007980
 80072dc:	08007986 	.word	0x08007986
 80072e0:	0800798a 	.word	0x0800798a
 80072e4:	08004a39 	.word	0x08004a39
 80072e8:	08007099 	.word	0x08007099

080072ec <__swbuf_r>:
 80072ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ee:	460e      	mov	r6, r1
 80072f0:	4614      	mov	r4, r2
 80072f2:	4605      	mov	r5, r0
 80072f4:	b118      	cbz	r0, 80072fe <__swbuf_r+0x12>
 80072f6:	6a03      	ldr	r3, [r0, #32]
 80072f8:	b90b      	cbnz	r3, 80072fe <__swbuf_r+0x12>
 80072fa:	f7fd ffe7 	bl	80052cc <__sinit>
 80072fe:	69a3      	ldr	r3, [r4, #24]
 8007300:	60a3      	str	r3, [r4, #8]
 8007302:	89a3      	ldrh	r3, [r4, #12]
 8007304:	071a      	lsls	r2, r3, #28
 8007306:	d501      	bpl.n	800730c <__swbuf_r+0x20>
 8007308:	6923      	ldr	r3, [r4, #16]
 800730a:	b943      	cbnz	r3, 800731e <__swbuf_r+0x32>
 800730c:	4621      	mov	r1, r4
 800730e:	4628      	mov	r0, r5
 8007310:	f000 f82a 	bl	8007368 <__swsetup_r>
 8007314:	b118      	cbz	r0, 800731e <__swbuf_r+0x32>
 8007316:	f04f 37ff 	mov.w	r7, #4294967295
 800731a:	4638      	mov	r0, r7
 800731c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800731e:	6823      	ldr	r3, [r4, #0]
 8007320:	6922      	ldr	r2, [r4, #16]
 8007322:	b2f6      	uxtb	r6, r6
 8007324:	1a98      	subs	r0, r3, r2
 8007326:	6963      	ldr	r3, [r4, #20]
 8007328:	4637      	mov	r7, r6
 800732a:	4283      	cmp	r3, r0
 800732c:	dc05      	bgt.n	800733a <__swbuf_r+0x4e>
 800732e:	4621      	mov	r1, r4
 8007330:	4628      	mov	r0, r5
 8007332:	f7ff fdc3 	bl	8006ebc <_fflush_r>
 8007336:	2800      	cmp	r0, #0
 8007338:	d1ed      	bne.n	8007316 <__swbuf_r+0x2a>
 800733a:	68a3      	ldr	r3, [r4, #8]
 800733c:	3b01      	subs	r3, #1
 800733e:	60a3      	str	r3, [r4, #8]
 8007340:	6823      	ldr	r3, [r4, #0]
 8007342:	1c5a      	adds	r2, r3, #1
 8007344:	6022      	str	r2, [r4, #0]
 8007346:	701e      	strb	r6, [r3, #0]
 8007348:	6962      	ldr	r2, [r4, #20]
 800734a:	1c43      	adds	r3, r0, #1
 800734c:	429a      	cmp	r2, r3
 800734e:	d004      	beq.n	800735a <__swbuf_r+0x6e>
 8007350:	89a3      	ldrh	r3, [r4, #12]
 8007352:	07db      	lsls	r3, r3, #31
 8007354:	d5e1      	bpl.n	800731a <__swbuf_r+0x2e>
 8007356:	2e0a      	cmp	r6, #10
 8007358:	d1df      	bne.n	800731a <__swbuf_r+0x2e>
 800735a:	4621      	mov	r1, r4
 800735c:	4628      	mov	r0, r5
 800735e:	f7ff fdad 	bl	8006ebc <_fflush_r>
 8007362:	2800      	cmp	r0, #0
 8007364:	d0d9      	beq.n	800731a <__swbuf_r+0x2e>
 8007366:	e7d6      	b.n	8007316 <__swbuf_r+0x2a>

08007368 <__swsetup_r>:
 8007368:	b538      	push	{r3, r4, r5, lr}
 800736a:	4b29      	ldr	r3, [pc, #164]	@ (8007410 <__swsetup_r+0xa8>)
 800736c:	4605      	mov	r5, r0
 800736e:	6818      	ldr	r0, [r3, #0]
 8007370:	460c      	mov	r4, r1
 8007372:	b118      	cbz	r0, 800737c <__swsetup_r+0x14>
 8007374:	6a03      	ldr	r3, [r0, #32]
 8007376:	b90b      	cbnz	r3, 800737c <__swsetup_r+0x14>
 8007378:	f7fd ffa8 	bl	80052cc <__sinit>
 800737c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007380:	0719      	lsls	r1, r3, #28
 8007382:	d422      	bmi.n	80073ca <__swsetup_r+0x62>
 8007384:	06da      	lsls	r2, r3, #27
 8007386:	d407      	bmi.n	8007398 <__swsetup_r+0x30>
 8007388:	2209      	movs	r2, #9
 800738a:	602a      	str	r2, [r5, #0]
 800738c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007390:	f04f 30ff 	mov.w	r0, #4294967295
 8007394:	81a3      	strh	r3, [r4, #12]
 8007396:	e033      	b.n	8007400 <__swsetup_r+0x98>
 8007398:	0758      	lsls	r0, r3, #29
 800739a:	d512      	bpl.n	80073c2 <__swsetup_r+0x5a>
 800739c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800739e:	b141      	cbz	r1, 80073b2 <__swsetup_r+0x4a>
 80073a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80073a4:	4299      	cmp	r1, r3
 80073a6:	d002      	beq.n	80073ae <__swsetup_r+0x46>
 80073a8:	4628      	mov	r0, r5
 80073aa:	f7fe ff31 	bl	8006210 <_free_r>
 80073ae:	2300      	movs	r3, #0
 80073b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80073b2:	89a3      	ldrh	r3, [r4, #12]
 80073b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80073b8:	81a3      	strh	r3, [r4, #12]
 80073ba:	2300      	movs	r3, #0
 80073bc:	6063      	str	r3, [r4, #4]
 80073be:	6923      	ldr	r3, [r4, #16]
 80073c0:	6023      	str	r3, [r4, #0]
 80073c2:	89a3      	ldrh	r3, [r4, #12]
 80073c4:	f043 0308 	orr.w	r3, r3, #8
 80073c8:	81a3      	strh	r3, [r4, #12]
 80073ca:	6923      	ldr	r3, [r4, #16]
 80073cc:	b94b      	cbnz	r3, 80073e2 <__swsetup_r+0x7a>
 80073ce:	89a3      	ldrh	r3, [r4, #12]
 80073d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80073d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073d8:	d003      	beq.n	80073e2 <__swsetup_r+0x7a>
 80073da:	4621      	mov	r1, r4
 80073dc:	4628      	mov	r0, r5
 80073de:	f000 f882 	bl	80074e6 <__smakebuf_r>
 80073e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073e6:	f013 0201 	ands.w	r2, r3, #1
 80073ea:	d00a      	beq.n	8007402 <__swsetup_r+0x9a>
 80073ec:	2200      	movs	r2, #0
 80073ee:	60a2      	str	r2, [r4, #8]
 80073f0:	6962      	ldr	r2, [r4, #20]
 80073f2:	4252      	negs	r2, r2
 80073f4:	61a2      	str	r2, [r4, #24]
 80073f6:	6922      	ldr	r2, [r4, #16]
 80073f8:	b942      	cbnz	r2, 800740c <__swsetup_r+0xa4>
 80073fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80073fe:	d1c5      	bne.n	800738c <__swsetup_r+0x24>
 8007400:	bd38      	pop	{r3, r4, r5, pc}
 8007402:	0799      	lsls	r1, r3, #30
 8007404:	bf58      	it	pl
 8007406:	6962      	ldrpl	r2, [r4, #20]
 8007408:	60a2      	str	r2, [r4, #8]
 800740a:	e7f4      	b.n	80073f6 <__swsetup_r+0x8e>
 800740c:	2000      	movs	r0, #0
 800740e:	e7f7      	b.n	8007400 <__swsetup_r+0x98>
 8007410:	20000028 	.word	0x20000028

08007414 <_raise_r>:
 8007414:	291f      	cmp	r1, #31
 8007416:	b538      	push	{r3, r4, r5, lr}
 8007418:	4605      	mov	r5, r0
 800741a:	460c      	mov	r4, r1
 800741c:	d904      	bls.n	8007428 <_raise_r+0x14>
 800741e:	2316      	movs	r3, #22
 8007420:	6003      	str	r3, [r0, #0]
 8007422:	f04f 30ff 	mov.w	r0, #4294967295
 8007426:	bd38      	pop	{r3, r4, r5, pc}
 8007428:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800742a:	b112      	cbz	r2, 8007432 <_raise_r+0x1e>
 800742c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007430:	b94b      	cbnz	r3, 8007446 <_raise_r+0x32>
 8007432:	4628      	mov	r0, r5
 8007434:	f000 f830 	bl	8007498 <_getpid_r>
 8007438:	4622      	mov	r2, r4
 800743a:	4601      	mov	r1, r0
 800743c:	4628      	mov	r0, r5
 800743e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007442:	f000 b817 	b.w	8007474 <_kill_r>
 8007446:	2b01      	cmp	r3, #1
 8007448:	d00a      	beq.n	8007460 <_raise_r+0x4c>
 800744a:	1c59      	adds	r1, r3, #1
 800744c:	d103      	bne.n	8007456 <_raise_r+0x42>
 800744e:	2316      	movs	r3, #22
 8007450:	6003      	str	r3, [r0, #0]
 8007452:	2001      	movs	r0, #1
 8007454:	e7e7      	b.n	8007426 <_raise_r+0x12>
 8007456:	2100      	movs	r1, #0
 8007458:	4620      	mov	r0, r4
 800745a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800745e:	4798      	blx	r3
 8007460:	2000      	movs	r0, #0
 8007462:	e7e0      	b.n	8007426 <_raise_r+0x12>

08007464 <raise>:
 8007464:	4b02      	ldr	r3, [pc, #8]	@ (8007470 <raise+0xc>)
 8007466:	4601      	mov	r1, r0
 8007468:	6818      	ldr	r0, [r3, #0]
 800746a:	f7ff bfd3 	b.w	8007414 <_raise_r>
 800746e:	bf00      	nop
 8007470:	20000028 	.word	0x20000028

08007474 <_kill_r>:
 8007474:	b538      	push	{r3, r4, r5, lr}
 8007476:	2300      	movs	r3, #0
 8007478:	4d06      	ldr	r5, [pc, #24]	@ (8007494 <_kill_r+0x20>)
 800747a:	4604      	mov	r4, r0
 800747c:	4608      	mov	r0, r1
 800747e:	4611      	mov	r1, r2
 8007480:	602b      	str	r3, [r5, #0]
 8007482:	f7fa fa9f 	bl	80019c4 <_kill>
 8007486:	1c43      	adds	r3, r0, #1
 8007488:	d102      	bne.n	8007490 <_kill_r+0x1c>
 800748a:	682b      	ldr	r3, [r5, #0]
 800748c:	b103      	cbz	r3, 8007490 <_kill_r+0x1c>
 800748e:	6023      	str	r3, [r4, #0]
 8007490:	bd38      	pop	{r3, r4, r5, pc}
 8007492:	bf00      	nop
 8007494:	2000043c 	.word	0x2000043c

08007498 <_getpid_r>:
 8007498:	f7fa ba8d 	b.w	80019b6 <_getpid>

0800749c <__swhatbuf_r>:
 800749c:	b570      	push	{r4, r5, r6, lr}
 800749e:	460c      	mov	r4, r1
 80074a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074a4:	4615      	mov	r5, r2
 80074a6:	2900      	cmp	r1, #0
 80074a8:	461e      	mov	r6, r3
 80074aa:	b096      	sub	sp, #88	@ 0x58
 80074ac:	da0c      	bge.n	80074c8 <__swhatbuf_r+0x2c>
 80074ae:	89a3      	ldrh	r3, [r4, #12]
 80074b0:	2100      	movs	r1, #0
 80074b2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80074b6:	bf14      	ite	ne
 80074b8:	2340      	movne	r3, #64	@ 0x40
 80074ba:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80074be:	2000      	movs	r0, #0
 80074c0:	6031      	str	r1, [r6, #0]
 80074c2:	602b      	str	r3, [r5, #0]
 80074c4:	b016      	add	sp, #88	@ 0x58
 80074c6:	bd70      	pop	{r4, r5, r6, pc}
 80074c8:	466a      	mov	r2, sp
 80074ca:	f000 f849 	bl	8007560 <_fstat_r>
 80074ce:	2800      	cmp	r0, #0
 80074d0:	dbed      	blt.n	80074ae <__swhatbuf_r+0x12>
 80074d2:	9901      	ldr	r1, [sp, #4]
 80074d4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80074d8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80074dc:	4259      	negs	r1, r3
 80074de:	4159      	adcs	r1, r3
 80074e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80074e4:	e7eb      	b.n	80074be <__swhatbuf_r+0x22>

080074e6 <__smakebuf_r>:
 80074e6:	898b      	ldrh	r3, [r1, #12]
 80074e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074ea:	079d      	lsls	r5, r3, #30
 80074ec:	4606      	mov	r6, r0
 80074ee:	460c      	mov	r4, r1
 80074f0:	d507      	bpl.n	8007502 <__smakebuf_r+0x1c>
 80074f2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80074f6:	6023      	str	r3, [r4, #0]
 80074f8:	6123      	str	r3, [r4, #16]
 80074fa:	2301      	movs	r3, #1
 80074fc:	6163      	str	r3, [r4, #20]
 80074fe:	b003      	add	sp, #12
 8007500:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007502:	466a      	mov	r2, sp
 8007504:	ab01      	add	r3, sp, #4
 8007506:	f7ff ffc9 	bl	800749c <__swhatbuf_r>
 800750a:	9f00      	ldr	r7, [sp, #0]
 800750c:	4605      	mov	r5, r0
 800750e:	4639      	mov	r1, r7
 8007510:	4630      	mov	r0, r6
 8007512:	f7fe feef 	bl	80062f4 <_malloc_r>
 8007516:	b948      	cbnz	r0, 800752c <__smakebuf_r+0x46>
 8007518:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800751c:	059a      	lsls	r2, r3, #22
 800751e:	d4ee      	bmi.n	80074fe <__smakebuf_r+0x18>
 8007520:	f023 0303 	bic.w	r3, r3, #3
 8007524:	f043 0302 	orr.w	r3, r3, #2
 8007528:	81a3      	strh	r3, [r4, #12]
 800752a:	e7e2      	b.n	80074f2 <__smakebuf_r+0xc>
 800752c:	89a3      	ldrh	r3, [r4, #12]
 800752e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007532:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007536:	81a3      	strh	r3, [r4, #12]
 8007538:	9b01      	ldr	r3, [sp, #4]
 800753a:	6020      	str	r0, [r4, #0]
 800753c:	b15b      	cbz	r3, 8007556 <__smakebuf_r+0x70>
 800753e:	4630      	mov	r0, r6
 8007540:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007544:	f000 f81e 	bl	8007584 <_isatty_r>
 8007548:	b128      	cbz	r0, 8007556 <__smakebuf_r+0x70>
 800754a:	89a3      	ldrh	r3, [r4, #12]
 800754c:	f023 0303 	bic.w	r3, r3, #3
 8007550:	f043 0301 	orr.w	r3, r3, #1
 8007554:	81a3      	strh	r3, [r4, #12]
 8007556:	89a3      	ldrh	r3, [r4, #12]
 8007558:	431d      	orrs	r5, r3
 800755a:	81a5      	strh	r5, [r4, #12]
 800755c:	e7cf      	b.n	80074fe <__smakebuf_r+0x18>
	...

08007560 <_fstat_r>:
 8007560:	b538      	push	{r3, r4, r5, lr}
 8007562:	2300      	movs	r3, #0
 8007564:	4d06      	ldr	r5, [pc, #24]	@ (8007580 <_fstat_r+0x20>)
 8007566:	4604      	mov	r4, r0
 8007568:	4608      	mov	r0, r1
 800756a:	4611      	mov	r1, r2
 800756c:	602b      	str	r3, [r5, #0]
 800756e:	f7fa fa88 	bl	8001a82 <_fstat>
 8007572:	1c43      	adds	r3, r0, #1
 8007574:	d102      	bne.n	800757c <_fstat_r+0x1c>
 8007576:	682b      	ldr	r3, [r5, #0]
 8007578:	b103      	cbz	r3, 800757c <_fstat_r+0x1c>
 800757a:	6023      	str	r3, [r4, #0]
 800757c:	bd38      	pop	{r3, r4, r5, pc}
 800757e:	bf00      	nop
 8007580:	2000043c 	.word	0x2000043c

08007584 <_isatty_r>:
 8007584:	b538      	push	{r3, r4, r5, lr}
 8007586:	2300      	movs	r3, #0
 8007588:	4d05      	ldr	r5, [pc, #20]	@ (80075a0 <_isatty_r+0x1c>)
 800758a:	4604      	mov	r4, r0
 800758c:	4608      	mov	r0, r1
 800758e:	602b      	str	r3, [r5, #0]
 8007590:	f7fa fa86 	bl	8001aa0 <_isatty>
 8007594:	1c43      	adds	r3, r0, #1
 8007596:	d102      	bne.n	800759e <_isatty_r+0x1a>
 8007598:	682b      	ldr	r3, [r5, #0]
 800759a:	b103      	cbz	r3, 800759e <_isatty_r+0x1a>
 800759c:	6023      	str	r3, [r4, #0]
 800759e:	bd38      	pop	{r3, r4, r5, pc}
 80075a0:	2000043c 	.word	0x2000043c

080075a4 <_init>:
 80075a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075a6:	bf00      	nop
 80075a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075aa:	bc08      	pop	{r3}
 80075ac:	469e      	mov	lr, r3
 80075ae:	4770      	bx	lr

080075b0 <_fini>:
 80075b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075b2:	bf00      	nop
 80075b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075b6:	bc08      	pop	{r3}
 80075b8:	469e      	mov	lr, r3
 80075ba:	4770      	bx	lr
