Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct  5 16:13:12 2020
| Host         : DESKTOP-G37N9KT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file waveform_capture_top_control_sets_placed.rpt
| Design       : waveform_capture_top
| Device       : xc7a35ti
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             152 |           40 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------------+----------------------------+------------------+----------------+--------------+
|      Clock Signal      |              Enable Signal              |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-----------------------------------------+----------------------------+------------------+----------------+--------------+
| ~clk_gen/inst/clk_out2 |                                         |                            |                1 |              1 |         1.00 |
|  clk_gen/inst/clk_out1 | spi_slave_inst/MISO_next                | spi_slave_inst/p_0_in__0_1 |                1 |              1 |         1.00 |
|  clk_gen/inst/clk_out1 | spi_slave_inst/readwritedata_cnt_next   | spi_slave_inst/p_0_in__0_1 |                1 |              4 |         4.00 |
|  clk_gen/inst/clk_out1 | spi_slave_inst/msgbitcnt_reg[5]_i_1_n_0 | spi_slave_inst/p_0_in__0_1 |                3 |              6 |         2.00 |
|  clk_gen/inst/clk_out1 | spi_slave_inst/msgbitcnt_next17_out     | spi_slave_inst/p_0_in__0_1 |                6 |             22 |         3.67 |
|  clk_gen/inst/clk_out2 |                                         |                            |               18 |             64 |         3.56 |
|  clk_gen/inst/clk_out1 |                                         |                            |               21 |             87 |         4.14 |
+------------------------+-----------------------------------------+----------------------------+------------------+----------------+--------------+


