# Design integration flow

Notes for   
* verifying the synthesized digital part of the design  
* writing, synthesizing, and verifying the eFPGA part of the design    

## Links to information

* [HeiChips25 workshop repository](https://github.com/FPGA-Research/heichips25-workshop)  
* [https://github.com/FPGA-Research/heichips25-tapeout/blob/main/ip/fabric/user_designs/top_wrapper.v](https://github.com/FPGA-Research/heichips25-tapeout/blob/main/ip/fabric/user_designs/top_wrapper.v)  
* [https://github.com/FPGA-Research/heichips25-tapeout/tree/main/ip/fabric](https://github.com/FPGA-Research/heichips25-tapeout/tree/main/ip/fabric)    

### cocotb "documentation"  

* [refcard](https://docs.cocotb.org/en/stable/refcard.html)  
