|RISCV_Processor
iCLK => mem:IMem.clk
iCLK => mem:DMem.clk
iCLK => nbitRegister:PCCounter_inst.i_CLK
iCLK => nbitRegister:gen_regs:1:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:2:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:3:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:4:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:5:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:6:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:7:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:8:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:9:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:10:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:11:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:12:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:13:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:14:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:15:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:16:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:17:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:18:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:19:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:20:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:21:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:22:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:23:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:24:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:25:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:26:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:27:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:28:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:29:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:30:reg_inst.i_CLK
iCLK => nbitRegister:gen_regs:31:reg_inst.i_CLK
iRST => nbitRegister:PCCounter_inst.i_RST
iRST => nbitRegister:gen_regs:1:reg_inst.i_RST
iRST => nbitRegister:gen_regs:2:reg_inst.i_RST
iRST => nbitRegister:gen_regs:3:reg_inst.i_RST
iRST => nbitRegister:gen_regs:4:reg_inst.i_RST
iRST => nbitRegister:gen_regs:5:reg_inst.i_RST
iRST => nbitRegister:gen_regs:6:reg_inst.i_RST
iRST => nbitRegister:gen_regs:7:reg_inst.i_RST
iRST => nbitRegister:gen_regs:8:reg_inst.i_RST
iRST => nbitRegister:gen_regs:9:reg_inst.i_RST
iRST => nbitRegister:gen_regs:10:reg_inst.i_RST
iRST => nbitRegister:gen_regs:11:reg_inst.i_RST
iRST => nbitRegister:gen_regs:12:reg_inst.i_RST
iRST => nbitRegister:gen_regs:13:reg_inst.i_RST
iRST => nbitRegister:gen_regs:14:reg_inst.i_RST
iRST => nbitRegister:gen_regs:15:reg_inst.i_RST
iRST => nbitRegister:gen_regs:16:reg_inst.i_RST
iRST => nbitRegister:gen_regs:17:reg_inst.i_RST
iRST => nbitRegister:gen_regs:18:reg_inst.i_RST
iRST => nbitRegister:gen_regs:19:reg_inst.i_RST
iRST => nbitRegister:gen_regs:20:reg_inst.i_RST
iRST => nbitRegister:gen_regs:21:reg_inst.i_RST
iRST => nbitRegister:gen_regs:22:reg_inst.i_RST
iRST => nbitRegister:gen_regs:23:reg_inst.i_RST
iRST => nbitRegister:gen_regs:24:reg_inst.i_RST
iRST => nbitRegister:gen_regs:25:reg_inst.i_RST
iRST => nbitRegister:gen_regs:26:reg_inst.i_RST
iRST => nbitRegister:gen_regs:27:reg_inst.i_RST
iRST => nbitRegister:gen_regs:28:reg_inst.i_RST
iRST => nbitRegister:gen_regs:29:reg_inst.i_RST
iRST => nbitRegister:gen_regs:30:reg_inst.i_RST
iRST => nbitRegister:gen_regs:31:reg_inst.i_RST
iInstLd => mem:IMem.we
iInstLd => s_IMemAddr[11].OUTPUTSELECT
iInstLd => s_IMemAddr[10].OUTPUTSELECT
iInstLd => s_IMemAddr[9].OUTPUTSELECT
iInstLd => s_IMemAddr[8].OUTPUTSELECT
iInstLd => s_IMemAddr[7].OUTPUTSELECT
iInstLd => s_IMemAddr[6].OUTPUTSELECT
iInstLd => s_IMemAddr[5].OUTPUTSELECT
iInstLd => s_IMemAddr[4].OUTPUTSELECT
iInstLd => s_IMemAddr[3].OUTPUTSELECT
iInstLd => s_IMemAddr[2].OUTPUTSELECT
iInstAddr[0] => ~NO_FANOUT~
iInstAddr[1] => ~NO_FANOUT~
iInstAddr[2] => s_IMemAddr[2].DATAA
iInstAddr[3] => s_IMemAddr[3].DATAA
iInstAddr[4] => s_IMemAddr[4].DATAA
iInstAddr[5] => s_IMemAddr[5].DATAA
iInstAddr[6] => s_IMemAddr[6].DATAA
iInstAddr[7] => s_IMemAddr[7].DATAA
iInstAddr[8] => s_IMemAddr[8].DATAA
iInstAddr[9] => s_IMemAddr[9].DATAA
iInstAddr[10] => s_IMemAddr[10].DATAA
iInstAddr[11] => s_IMemAddr[11].DATAA
iInstAddr[12] => ~NO_FANOUT~
iInstAddr[13] => ~NO_FANOUT~
iInstAddr[14] => ~NO_FANOUT~
iInstAddr[15] => ~NO_FANOUT~
iInstAddr[16] => ~NO_FANOUT~
iInstAddr[17] => ~NO_FANOUT~
iInstAddr[18] => ~NO_FANOUT~
iInstAddr[19] => ~NO_FANOUT~
iInstAddr[20] => ~NO_FANOUT~
iInstAddr[21] => ~NO_FANOUT~
iInstAddr[22] => ~NO_FANOUT~
iInstAddr[23] => ~NO_FANOUT~
iInstAddr[24] => ~NO_FANOUT~
iInstAddr[25] => ~NO_FANOUT~
iInstAddr[26] => ~NO_FANOUT~
iInstAddr[27] => ~NO_FANOUT~
iInstAddr[28] => ~NO_FANOUT~
iInstAddr[29] => ~NO_FANOUT~
iInstAddr[30] => ~NO_FANOUT~
iInstAddr[31] => ~NO_FANOUT~
iInstExt[0] => mem:IMem.data[0]
iInstExt[1] => mem:IMem.data[1]
iInstExt[2] => mem:IMem.data[2]
iInstExt[3] => mem:IMem.data[3]
iInstExt[4] => mem:IMem.data[4]
iInstExt[5] => mem:IMem.data[5]
iInstExt[6] => mem:IMem.data[6]
iInstExt[7] => mem:IMem.data[7]
iInstExt[8] => mem:IMem.data[8]
iInstExt[9] => mem:IMem.data[9]
iInstExt[10] => mem:IMem.data[10]
iInstExt[11] => mem:IMem.data[11]
iInstExt[12] => mem:IMem.data[12]
iInstExt[13] => mem:IMem.data[13]
iInstExt[14] => mem:IMem.data[14]
iInstExt[15] => mem:IMem.data[15]
iInstExt[16] => mem:IMem.data[16]
iInstExt[17] => mem:IMem.data[17]
iInstExt[18] => mem:IMem.data[18]
iInstExt[19] => mem:IMem.data[19]
iInstExt[20] => mem:IMem.data[20]
iInstExt[21] => mem:IMem.data[21]
iInstExt[22] => mem:IMem.data[22]
iInstExt[23] => mem:IMem.data[23]
iInstExt[24] => mem:IMem.data[24]
iInstExt[25] => mem:IMem.data[25]
iInstExt[26] => mem:IMem.data[26]
iInstExt[27] => mem:IMem.data[27]
iInstExt[28] => mem:IMem.data[28]
iInstExt[29] => mem:IMem.data[29]
iInstExt[30] => mem:IMem.data[30]
iInstExt[31] => mem:IMem.data[31]
oALUOut[0] <= ALUUnit:ALU_inst.output_result[0]
oALUOut[1] <= ALUUnit:ALU_inst.output_result[1]
oALUOut[2] <= ALUUnit:ALU_inst.output_result[2]
oALUOut[3] <= ALUUnit:ALU_inst.output_result[3]
oALUOut[4] <= ALUUnit:ALU_inst.output_result[4]
oALUOut[5] <= ALUUnit:ALU_inst.output_result[5]
oALUOut[6] <= ALUUnit:ALU_inst.output_result[6]
oALUOut[7] <= ALUUnit:ALU_inst.output_result[7]
oALUOut[8] <= ALUUnit:ALU_inst.output_result[8]
oALUOut[9] <= ALUUnit:ALU_inst.output_result[9]
oALUOut[10] <= ALUUnit:ALU_inst.output_result[10]
oALUOut[11] <= ALUUnit:ALU_inst.output_result[11]
oALUOut[12] <= ALUUnit:ALU_inst.output_result[12]
oALUOut[13] <= ALUUnit:ALU_inst.output_result[13]
oALUOut[14] <= ALUUnit:ALU_inst.output_result[14]
oALUOut[15] <= ALUUnit:ALU_inst.output_result[15]
oALUOut[16] <= ALUUnit:ALU_inst.output_result[16]
oALUOut[17] <= ALUUnit:ALU_inst.output_result[17]
oALUOut[18] <= ALUUnit:ALU_inst.output_result[18]
oALUOut[19] <= ALUUnit:ALU_inst.output_result[19]
oALUOut[20] <= ALUUnit:ALU_inst.output_result[20]
oALUOut[21] <= ALUUnit:ALU_inst.output_result[21]
oALUOut[22] <= ALUUnit:ALU_inst.output_result[22]
oALUOut[23] <= ALUUnit:ALU_inst.output_result[23]
oALUOut[24] <= ALUUnit:ALU_inst.output_result[24]
oALUOut[25] <= ALUUnit:ALU_inst.output_result[25]
oALUOut[26] <= ALUUnit:ALU_inst.output_result[26]
oALUOut[27] <= ALUUnit:ALU_inst.output_result[27]
oALUOut[28] <= ALUUnit:ALU_inst.output_result[28]
oALUOut[29] <= ALUUnit:ALU_inst.output_result[29]
oALUOut[30] <= ALUUnit:ALU_inst.output_result[30]
oALUOut[31] <= ALUUnit:ALU_inst.output_result[31]


|RISCV_Processor|mem:IMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|RISCV_Processor|mem:DMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|RISCV_Processor|nbitRegister:PCCounter_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:PCCounter_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder
i_A[0] => adder:gen_adder:0:FA.i_D0
i_A[1] => adder:gen_adder:1:FA.i_D0
i_A[2] => adder:gen_adder:2:FA.i_D0
i_A[3] => adder:gen_adder:3:FA.i_D0
i_A[4] => adder:gen_adder:4:FA.i_D0
i_A[5] => adder:gen_adder:5:FA.i_D0
i_A[6] => adder:gen_adder:6:FA.i_D0
i_A[7] => adder:gen_adder:7:FA.i_D0
i_A[8] => adder:gen_adder:8:FA.i_D0
i_A[9] => adder:gen_adder:9:FA.i_D0
i_A[10] => adder:gen_adder:10:FA.i_D0
i_A[11] => adder:gen_adder:11:FA.i_D0
i_A[12] => adder:gen_adder:12:FA.i_D0
i_A[13] => adder:gen_adder:13:FA.i_D0
i_A[14] => adder:gen_adder:14:FA.i_D0
i_A[15] => adder:gen_adder:15:FA.i_D0
i_A[16] => adder:gen_adder:16:FA.i_D0
i_A[17] => adder:gen_adder:17:FA.i_D0
i_A[18] => adder:gen_adder:18:FA.i_D0
i_A[19] => adder:gen_adder:19:FA.i_D0
i_A[20] => adder:gen_adder:20:FA.i_D0
i_A[21] => adder:gen_adder:21:FA.i_D0
i_A[22] => adder:gen_adder:22:FA.i_D0
i_A[23] => adder:gen_adder:23:FA.i_D0
i_A[24] => adder:gen_adder:24:FA.i_D0
i_A[25] => adder:gen_adder:25:FA.i_D0
i_A[26] => adder:gen_adder:26:FA.i_D0
i_A[27] => adder:gen_adder:27:FA.i_D0
i_A[28] => adder:gen_adder:28:FA.i_D0
i_A[29] => adder:gen_adder:29:FA.i_D0
i_A[30] => adder:gen_adder:30:FA.i_D0
i_A[31] => adder:gen_adder:31:FA.i_D0
i_B[0] => adder:gen_adder:0:FA.i_D1
i_B[1] => adder:gen_adder:1:FA.i_D1
i_B[2] => adder:gen_adder:2:FA.i_D1
i_B[3] => adder:gen_adder:3:FA.i_D1
i_B[4] => adder:gen_adder:4:FA.i_D1
i_B[5] => adder:gen_adder:5:FA.i_D1
i_B[6] => adder:gen_adder:6:FA.i_D1
i_B[7] => adder:gen_adder:7:FA.i_D1
i_B[8] => adder:gen_adder:8:FA.i_D1
i_B[9] => adder:gen_adder:9:FA.i_D1
i_B[10] => adder:gen_adder:10:FA.i_D1
i_B[11] => adder:gen_adder:11:FA.i_D1
i_B[12] => adder:gen_adder:12:FA.i_D1
i_B[13] => adder:gen_adder:13:FA.i_D1
i_B[14] => adder:gen_adder:14:FA.i_D1
i_B[15] => adder:gen_adder:15:FA.i_D1
i_B[16] => adder:gen_adder:16:FA.i_D1
i_B[17] => adder:gen_adder:17:FA.i_D1
i_B[18] => adder:gen_adder:18:FA.i_D1
i_B[19] => adder:gen_adder:19:FA.i_D1
i_B[20] => adder:gen_adder:20:FA.i_D1
i_B[21] => adder:gen_adder:21:FA.i_D1
i_B[22] => adder:gen_adder:22:FA.i_D1
i_B[23] => adder:gen_adder:23:FA.i_D1
i_B[24] => adder:gen_adder:24:FA.i_D1
i_B[25] => adder:gen_adder:25:FA.i_D1
i_B[26] => adder:gen_adder:26:FA.i_D1
i_B[27] => adder:gen_adder:27:FA.i_D1
i_B[28] => adder:gen_adder:28:FA.i_D1
i_B[29] => adder:gen_adder:29:FA.i_D1
i_B[30] => adder:gen_adder:30:FA.i_D1
i_B[31] => adder:gen_adder:31:FA.i_D1
i_C => adder:gen_adder:0:FA.i_C
o_S[0] <= adder:gen_adder:0:FA.o_O
o_S[1] <= adder:gen_adder:1:FA.o_O
o_S[2] <= adder:gen_adder:2:FA.o_O
o_S[3] <= adder:gen_adder:3:FA.o_O
o_S[4] <= adder:gen_adder:4:FA.o_O
o_S[5] <= adder:gen_adder:5:FA.o_O
o_S[6] <= adder:gen_adder:6:FA.o_O
o_S[7] <= adder:gen_adder:7:FA.o_O
o_S[8] <= adder:gen_adder:8:FA.o_O
o_S[9] <= adder:gen_adder:9:FA.o_O
o_S[10] <= adder:gen_adder:10:FA.o_O
o_S[11] <= adder:gen_adder:11:FA.o_O
o_S[12] <= adder:gen_adder:12:FA.o_O
o_S[13] <= adder:gen_adder:13:FA.o_O
o_S[14] <= adder:gen_adder:14:FA.o_O
o_S[15] <= adder:gen_adder:15:FA.o_O
o_S[16] <= adder:gen_adder:16:FA.o_O
o_S[17] <= adder:gen_adder:17:FA.o_O
o_S[18] <= adder:gen_adder:18:FA.o_O
o_S[19] <= adder:gen_adder:19:FA.o_O
o_S[20] <= adder:gen_adder:20:FA.o_O
o_S[21] <= adder:gen_adder:21:FA.o_O
o_S[22] <= adder:gen_adder:22:FA.o_O
o_S[23] <= adder:gen_adder:23:FA.o_O
o_S[24] <= adder:gen_adder:24:FA.o_O
o_S[25] <= adder:gen_adder:25:FA.o_O
o_S[26] <= adder:gen_adder:26:FA.o_O
o_S[27] <= adder:gen_adder:27:FA.o_O
o_S[28] <= adder:gen_adder:28:FA.o_O
o_S[29] <= adder:gen_adder:29:FA.o_O
o_S[30] <= adder:gen_adder:30:FA.o_O
o_S[31] <= adder:gen_adder:31:FA.o_O
o_C <= adder:gen_adder:31:FA.oC


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:0:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:0:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:0:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:0:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:0:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:0:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:1:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:1:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:1:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:1:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:1:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:1:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:2:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:2:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:2:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:2:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:2:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:2:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:3:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:3:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:3:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:3:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:3:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:3:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:4:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:4:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:4:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:4:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:4:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:4:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:5:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:5:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:5:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:5:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:5:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:5:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:6:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:6:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:6:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:6:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:6:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:6:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:7:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:7:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:7:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:7:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:7:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:7:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:8:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:8:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:8:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:8:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:8:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:8:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:9:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:9:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:9:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:9:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:9:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:9:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:10:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:10:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:10:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:10:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:10:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:10:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:11:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:11:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:11:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:11:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:11:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:11:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:12:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:12:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:12:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:12:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:12:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:12:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:13:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:13:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:13:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:13:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:13:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:13:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:14:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:14:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:14:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:14:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:14:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:14:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:15:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:15:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:15:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:15:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:15:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:15:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:16:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:16:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:16:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:16:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:16:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:16:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:17:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:17:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:17:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:17:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:17:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:17:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:18:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:18:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:18:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:18:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:18:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:18:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:19:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:19:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:19:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:19:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:19:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:19:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:20:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:20:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:20:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:20:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:20:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:20:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:21:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:21:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:21:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:21:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:21:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:21:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:22:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:22:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:22:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:22:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:22:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:22:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:23:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:23:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:23:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:23:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:23:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:23:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:24:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:24:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:24:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:24:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:24:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:24:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:25:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:25:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:25:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:25:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:25:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:25:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:26:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:26:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:26:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:26:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:26:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:26:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:27:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:27:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:27:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:27:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:27:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:27:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:28:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:28:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:28:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:28:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:28:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:28:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:29:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:29:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:29:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:29:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:29:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:29:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:30:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:30:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:30:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:30:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:30:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:30:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:31:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:31:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:31:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:31:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:31:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc4adder|adder:\gen_adder:31:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Control_Unit_2:Control_Unit_inst
opcode[0] => Equal0.IN3
opcode[0] => Equal1.IN2
opcode[0] => Equal2.IN1
opcode[0] => Equal3.IN2
opcode[0] => Equal4.IN3
opcode[0] => Equal5.IN5
opcode[0] => Equal6.IN4
opcode[0] => Equal7.IN4
opcode[0] => Equal8.IN3
opcode[0] => Equal18.IN4
opcode[1] => Equal0.IN2
opcode[1] => Equal1.IN1
opcode[1] => Equal2.IN0
opcode[1] => Equal3.IN1
opcode[1] => Equal4.IN2
opcode[1] => Equal5.IN4
opcode[1] => Equal6.IN3
opcode[1] => Equal7.IN3
opcode[1] => Equal8.IN2
opcode[1] => Equal18.IN3
opcode[2] => Equal0.IN6
opcode[2] => Equal1.IN6
opcode[2] => Equal2.IN6
opcode[2] => Equal3.IN6
opcode[2] => Equal4.IN6
opcode[2] => Equal5.IN3
opcode[2] => Equal6.IN2
opcode[2] => Equal7.IN2
opcode[2] => Equal8.IN1
opcode[2] => Equal18.IN6
opcode[3] => Equal0.IN5
opcode[3] => Equal1.IN5
opcode[3] => Equal2.IN5
opcode[3] => Equal3.IN5
opcode[3] => Equal4.IN5
opcode[3] => Equal5.IN2
opcode[3] => Equal6.IN6
opcode[3] => Equal7.IN6
opcode[3] => Equal8.IN6
opcode[3] => Equal18.IN5
opcode[4] => Equal0.IN1
opcode[4] => Equal1.IN0
opcode[4] => Equal2.IN4
opcode[4] => Equal3.IN4
opcode[4] => Equal4.IN4
opcode[4] => Equal5.IN6
opcode[4] => Equal6.IN5
opcode[4] => Equal7.IN1
opcode[4] => Equal8.IN0
opcode[4] => Equal18.IN2
opcode[5] => Equal0.IN0
opcode[5] => Equal1.IN4
opcode[5] => Equal2.IN3
opcode[5] => Equal3.IN0
opcode[5] => Equal4.IN1
opcode[5] => Equal5.IN1
opcode[5] => Equal6.IN1
opcode[5] => Equal7.IN0
opcode[5] => Equal8.IN5
opcode[5] => Equal18.IN1
opcode[6] => Equal0.IN4
opcode[6] => Equal1.IN3
opcode[6] => Equal2.IN2
opcode[6] => Equal3.IN3
opcode[6] => Equal4.IN0
opcode[6] => Equal5.IN0
opcode[6] => Equal6.IN0
opcode[6] => Equal7.IN5
opcode[6] => Equal8.IN4
opcode[6] => Equal18.IN0
funct3[0] => Equal9.IN2
funct3[0] => Equal10.IN2
funct3[0] => Equal11.IN1
funct3[0] => Equal13.IN2
funct3[0] => Equal14.IN2
funct3[0] => Equal15.IN1
funct3[0] => Equal16.IN0
funct3[0] => Equal17.IN2
funct3[1] => Equal9.IN1
funct3[1] => Equal10.IN1
funct3[1] => Equal11.IN2
funct3[1] => Equal13.IN1
funct3[1] => Equal14.IN0
funct3[1] => Equal15.IN0
funct3[1] => Equal16.IN2
funct3[1] => Equal17.IN1
funct3[2] => Equal9.IN0
funct3[2] => Equal10.IN0
funct3[2] => Equal11.IN0
funct3[2] => Equal13.IN0
funct3[2] => Equal14.IN1
funct3[2] => Equal15.IN2
funct3[2] => Equal16.IN1
funct3[2] => Equal17.IN0
funct7[0] => Equal12.IN6
funct7[1] => Equal12.IN5
funct7[2] => Equal12.IN4
funct7[3] => Equal12.IN3
funct7[4] => Equal12.IN2
funct7[5] => Equal12.IN0
funct7[6] => Equal12.IN1
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[0] <= aluctl_main.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= aluctl_main.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= aluctl_main.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[3] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
ImmType[0] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
ImmType[1] <= ImmType.DB_MAX_OUTPUT_PORT_TYPE
AndLink[0] <= AndLink.DB_MAX_OUTPUT_PORT_TYPE
AndLink[1] <= <GND>
MemWrite <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= MemToReg.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Jump.DB_MAX_OUTPUT_PORT_TYPE
ALU_Or_Imm_Jump <= ImmType.DB_MAX_OUTPUT_PORT_TYPE
Flag_Mux[0] <= Flag_Mux.DB_MAX_OUTPUT_PORT_TYPE
Flag_Mux[1] <= Flag_Mux.DB_MAX_OUTPUT_PORT_TYPE
Flag_Or_Nflag <= Flag_Or_Nflag.DB_MAX_OUTPUT_PORT_TYPE
Shift <= Shift.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
Jump_With_Register <= Equal6.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|decoder5to32:decoder_inst
i_sel[0] => Mux0.IN36
i_sel[0] => Mux1.IN36
i_sel[0] => Mux2.IN36
i_sel[0] => Mux3.IN36
i_sel[0] => Mux4.IN36
i_sel[0] => Mux5.IN36
i_sel[0] => Mux6.IN36
i_sel[0] => Mux7.IN36
i_sel[0] => Mux8.IN36
i_sel[0] => Mux9.IN36
i_sel[0] => Mux10.IN36
i_sel[0] => Mux11.IN36
i_sel[0] => Mux12.IN36
i_sel[0] => Mux13.IN36
i_sel[0] => Mux14.IN36
i_sel[0] => Mux15.IN36
i_sel[0] => Mux16.IN36
i_sel[0] => Mux17.IN36
i_sel[0] => Mux18.IN36
i_sel[0] => Mux19.IN36
i_sel[0] => Mux20.IN36
i_sel[0] => Mux21.IN36
i_sel[0] => Mux22.IN36
i_sel[0] => Mux23.IN36
i_sel[0] => Mux24.IN36
i_sel[0] => Mux25.IN36
i_sel[0] => Mux26.IN36
i_sel[0] => Mux27.IN36
i_sel[0] => Mux28.IN36
i_sel[0] => Mux29.IN36
i_sel[0] => Mux30.IN36
i_sel[0] => Mux31.IN36
i_sel[1] => Mux0.IN35
i_sel[1] => Mux1.IN35
i_sel[1] => Mux2.IN35
i_sel[1] => Mux3.IN35
i_sel[1] => Mux4.IN35
i_sel[1] => Mux5.IN35
i_sel[1] => Mux6.IN35
i_sel[1] => Mux7.IN35
i_sel[1] => Mux8.IN35
i_sel[1] => Mux9.IN35
i_sel[1] => Mux10.IN35
i_sel[1] => Mux11.IN35
i_sel[1] => Mux12.IN35
i_sel[1] => Mux13.IN35
i_sel[1] => Mux14.IN35
i_sel[1] => Mux15.IN35
i_sel[1] => Mux16.IN35
i_sel[1] => Mux17.IN35
i_sel[1] => Mux18.IN35
i_sel[1] => Mux19.IN35
i_sel[1] => Mux20.IN35
i_sel[1] => Mux21.IN35
i_sel[1] => Mux22.IN35
i_sel[1] => Mux23.IN35
i_sel[1] => Mux24.IN35
i_sel[1] => Mux25.IN35
i_sel[1] => Mux26.IN35
i_sel[1] => Mux27.IN35
i_sel[1] => Mux28.IN35
i_sel[1] => Mux29.IN35
i_sel[1] => Mux30.IN35
i_sel[1] => Mux31.IN35
i_sel[2] => Mux0.IN34
i_sel[2] => Mux1.IN34
i_sel[2] => Mux2.IN34
i_sel[2] => Mux3.IN34
i_sel[2] => Mux4.IN34
i_sel[2] => Mux5.IN34
i_sel[2] => Mux6.IN34
i_sel[2] => Mux7.IN34
i_sel[2] => Mux8.IN34
i_sel[2] => Mux9.IN34
i_sel[2] => Mux10.IN34
i_sel[2] => Mux11.IN34
i_sel[2] => Mux12.IN34
i_sel[2] => Mux13.IN34
i_sel[2] => Mux14.IN34
i_sel[2] => Mux15.IN34
i_sel[2] => Mux16.IN34
i_sel[2] => Mux17.IN34
i_sel[2] => Mux18.IN34
i_sel[2] => Mux19.IN34
i_sel[2] => Mux20.IN34
i_sel[2] => Mux21.IN34
i_sel[2] => Mux22.IN34
i_sel[2] => Mux23.IN34
i_sel[2] => Mux24.IN34
i_sel[2] => Mux25.IN34
i_sel[2] => Mux26.IN34
i_sel[2] => Mux27.IN34
i_sel[2] => Mux28.IN34
i_sel[2] => Mux29.IN34
i_sel[2] => Mux30.IN34
i_sel[2] => Mux31.IN34
i_sel[3] => Mux0.IN33
i_sel[3] => Mux1.IN33
i_sel[3] => Mux2.IN33
i_sel[3] => Mux3.IN33
i_sel[3] => Mux4.IN33
i_sel[3] => Mux5.IN33
i_sel[3] => Mux6.IN33
i_sel[3] => Mux7.IN33
i_sel[3] => Mux8.IN33
i_sel[3] => Mux9.IN33
i_sel[3] => Mux10.IN33
i_sel[3] => Mux11.IN33
i_sel[3] => Mux12.IN33
i_sel[3] => Mux13.IN33
i_sel[3] => Mux14.IN33
i_sel[3] => Mux15.IN33
i_sel[3] => Mux16.IN33
i_sel[3] => Mux17.IN33
i_sel[3] => Mux18.IN33
i_sel[3] => Mux19.IN33
i_sel[3] => Mux20.IN33
i_sel[3] => Mux21.IN33
i_sel[3] => Mux22.IN33
i_sel[3] => Mux23.IN33
i_sel[3] => Mux24.IN33
i_sel[3] => Mux25.IN33
i_sel[3] => Mux26.IN33
i_sel[3] => Mux27.IN33
i_sel[3] => Mux28.IN33
i_sel[3] => Mux29.IN33
i_sel[3] => Mux30.IN33
i_sel[3] => Mux31.IN33
i_sel[4] => Mux0.IN32
i_sel[4] => Mux1.IN32
i_sel[4] => Mux2.IN32
i_sel[4] => Mux3.IN32
i_sel[4] => Mux4.IN32
i_sel[4] => Mux5.IN32
i_sel[4] => Mux6.IN32
i_sel[4] => Mux7.IN32
i_sel[4] => Mux8.IN32
i_sel[4] => Mux9.IN32
i_sel[4] => Mux10.IN32
i_sel[4] => Mux11.IN32
i_sel[4] => Mux12.IN32
i_sel[4] => Mux13.IN32
i_sel[4] => Mux14.IN32
i_sel[4] => Mux15.IN32
i_sel[4] => Mux16.IN32
i_sel[4] => Mux17.IN32
i_sel[4] => Mux18.IN32
i_sel[4] => Mux19.IN32
i_sel[4] => Mux20.IN32
i_sel[4] => Mux21.IN32
i_sel[4] => Mux22.IN32
i_sel[4] => Mux23.IN32
i_sel[4] => Mux24.IN32
i_sel[4] => Mux25.IN32
i_sel[4] => Mux26.IN32
i_sel[4] => Mux27.IN32
i_sel[4] => Mux28.IN32
i_sel[4] => Mux29.IN32
i_sel[4] => Mux30.IN32
i_sel[4] => Mux31.IN32
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
i_en => o_out.OUTPUTSELECT
o_out[0] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:1:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:2:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:3:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:4:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:5:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:6:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:7:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:8:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:9:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:10:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:11:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:12:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:13:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:14:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:15:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:16:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:17:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:18:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:19:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:20:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:21:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:22:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:23:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:24:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:25:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:26:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:27:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:28:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:29:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:30:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst
i_CLK => dffg:G_nbit_reg:0:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:1:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:2:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:3:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:4:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:5:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:6:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:7:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:8:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:9:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:10:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:11:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:12:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:13:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:14:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:15:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:16:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:17:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:18:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:19:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:20:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:21:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:22:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:23:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:24:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:25:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:26:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:27:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:28:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:29:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:30:MUXI.i_CLK
i_CLK => dffg:G_nbit_reg:31:MUXI.i_CLK
i_RST => dffg:G_nbit_reg:0:MUXI.i_RST
i_RST => dffg:G_nbit_reg:1:MUXI.i_RST
i_RST => dffg:G_nbit_reg:2:MUXI.i_RST
i_RST => dffg:G_nbit_reg:3:MUXI.i_RST
i_RST => dffg:G_nbit_reg:4:MUXI.i_RST
i_RST => dffg:G_nbit_reg:5:MUXI.i_RST
i_RST => dffg:G_nbit_reg:6:MUXI.i_RST
i_RST => dffg:G_nbit_reg:7:MUXI.i_RST
i_RST => dffg:G_nbit_reg:8:MUXI.i_RST
i_RST => dffg:G_nbit_reg:9:MUXI.i_RST
i_RST => dffg:G_nbit_reg:10:MUXI.i_RST
i_RST => dffg:G_nbit_reg:11:MUXI.i_RST
i_RST => dffg:G_nbit_reg:12:MUXI.i_RST
i_RST => dffg:G_nbit_reg:13:MUXI.i_RST
i_RST => dffg:G_nbit_reg:14:MUXI.i_RST
i_RST => dffg:G_nbit_reg:15:MUXI.i_RST
i_RST => dffg:G_nbit_reg:16:MUXI.i_RST
i_RST => dffg:G_nbit_reg:17:MUXI.i_RST
i_RST => dffg:G_nbit_reg:18:MUXI.i_RST
i_RST => dffg:G_nbit_reg:19:MUXI.i_RST
i_RST => dffg:G_nbit_reg:20:MUXI.i_RST
i_RST => dffg:G_nbit_reg:21:MUXI.i_RST
i_RST => dffg:G_nbit_reg:22:MUXI.i_RST
i_RST => dffg:G_nbit_reg:23:MUXI.i_RST
i_RST => dffg:G_nbit_reg:24:MUXI.i_RST
i_RST => dffg:G_nbit_reg:25:MUXI.i_RST
i_RST => dffg:G_nbit_reg:26:MUXI.i_RST
i_RST => dffg:G_nbit_reg:27:MUXI.i_RST
i_RST => dffg:G_nbit_reg:28:MUXI.i_RST
i_RST => dffg:G_nbit_reg:29:MUXI.i_RST
i_RST => dffg:G_nbit_reg:30:MUXI.i_RST
i_RST => dffg:G_nbit_reg:31:MUXI.i_RST
i_WE => dffg:G_nbit_reg:0:MUXI.i_WE
i_WE => dffg:G_nbit_reg:1:MUXI.i_WE
i_WE => dffg:G_nbit_reg:2:MUXI.i_WE
i_WE => dffg:G_nbit_reg:3:MUXI.i_WE
i_WE => dffg:G_nbit_reg:4:MUXI.i_WE
i_WE => dffg:G_nbit_reg:5:MUXI.i_WE
i_WE => dffg:G_nbit_reg:6:MUXI.i_WE
i_WE => dffg:G_nbit_reg:7:MUXI.i_WE
i_WE => dffg:G_nbit_reg:8:MUXI.i_WE
i_WE => dffg:G_nbit_reg:9:MUXI.i_WE
i_WE => dffg:G_nbit_reg:10:MUXI.i_WE
i_WE => dffg:G_nbit_reg:11:MUXI.i_WE
i_WE => dffg:G_nbit_reg:12:MUXI.i_WE
i_WE => dffg:G_nbit_reg:13:MUXI.i_WE
i_WE => dffg:G_nbit_reg:14:MUXI.i_WE
i_WE => dffg:G_nbit_reg:15:MUXI.i_WE
i_WE => dffg:G_nbit_reg:16:MUXI.i_WE
i_WE => dffg:G_nbit_reg:17:MUXI.i_WE
i_WE => dffg:G_nbit_reg:18:MUXI.i_WE
i_WE => dffg:G_nbit_reg:19:MUXI.i_WE
i_WE => dffg:G_nbit_reg:20:MUXI.i_WE
i_WE => dffg:G_nbit_reg:21:MUXI.i_WE
i_WE => dffg:G_nbit_reg:22:MUXI.i_WE
i_WE => dffg:G_nbit_reg:23:MUXI.i_WE
i_WE => dffg:G_nbit_reg:24:MUXI.i_WE
i_WE => dffg:G_nbit_reg:25:MUXI.i_WE
i_WE => dffg:G_nbit_reg:26:MUXI.i_WE
i_WE => dffg:G_nbit_reg:27:MUXI.i_WE
i_WE => dffg:G_nbit_reg:28:MUXI.i_WE
i_WE => dffg:G_nbit_reg:29:MUXI.i_WE
i_WE => dffg:G_nbit_reg:30:MUXI.i_WE
i_WE => dffg:G_nbit_reg:31:MUXI.i_WE
i_D[0] => dffg:G_nbit_reg:0:MUXI.i_D
i_D[1] => dffg:G_nbit_reg:1:MUXI.i_D
i_D[2] => dffg:G_nbit_reg:2:MUXI.i_D
i_D[3] => dffg:G_nbit_reg:3:MUXI.i_D
i_D[4] => dffg:G_nbit_reg:4:MUXI.i_D
i_D[5] => dffg:G_nbit_reg:5:MUXI.i_D
i_D[6] => dffg:G_nbit_reg:6:MUXI.i_D
i_D[7] => dffg:G_nbit_reg:7:MUXI.i_D
i_D[8] => dffg:G_nbit_reg:8:MUXI.i_D
i_D[9] => dffg:G_nbit_reg:9:MUXI.i_D
i_D[10] => dffg:G_nbit_reg:10:MUXI.i_D
i_D[11] => dffg:G_nbit_reg:11:MUXI.i_D
i_D[12] => dffg:G_nbit_reg:12:MUXI.i_D
i_D[13] => dffg:G_nbit_reg:13:MUXI.i_D
i_D[14] => dffg:G_nbit_reg:14:MUXI.i_D
i_D[15] => dffg:G_nbit_reg:15:MUXI.i_D
i_D[16] => dffg:G_nbit_reg:16:MUXI.i_D
i_D[17] => dffg:G_nbit_reg:17:MUXI.i_D
i_D[18] => dffg:G_nbit_reg:18:MUXI.i_D
i_D[19] => dffg:G_nbit_reg:19:MUXI.i_D
i_D[20] => dffg:G_nbit_reg:20:MUXI.i_D
i_D[21] => dffg:G_nbit_reg:21:MUXI.i_D
i_D[22] => dffg:G_nbit_reg:22:MUXI.i_D
i_D[23] => dffg:G_nbit_reg:23:MUXI.i_D
i_D[24] => dffg:G_nbit_reg:24:MUXI.i_D
i_D[25] => dffg:G_nbit_reg:25:MUXI.i_D
i_D[26] => dffg:G_nbit_reg:26:MUXI.i_D
i_D[27] => dffg:G_nbit_reg:27:MUXI.i_D
i_D[28] => dffg:G_nbit_reg:28:MUXI.i_D
i_D[29] => dffg:G_nbit_reg:29:MUXI.i_D
i_D[30] => dffg:G_nbit_reg:30:MUXI.i_D
i_D[31] => dffg:G_nbit_reg:31:MUXI.i_D
o_Q[0] <= dffg:G_nbit_reg:0:MUXI.o_Q
o_Q[1] <= dffg:G_nbit_reg:1:MUXI.o_Q
o_Q[2] <= dffg:G_nbit_reg:2:MUXI.o_Q
o_Q[3] <= dffg:G_nbit_reg:3:MUXI.o_Q
o_Q[4] <= dffg:G_nbit_reg:4:MUXI.o_Q
o_Q[5] <= dffg:G_nbit_reg:5:MUXI.o_Q
o_Q[6] <= dffg:G_nbit_reg:6:MUXI.o_Q
o_Q[7] <= dffg:G_nbit_reg:7:MUXI.o_Q
o_Q[8] <= dffg:G_nbit_reg:8:MUXI.o_Q
o_Q[9] <= dffg:G_nbit_reg:9:MUXI.o_Q
o_Q[10] <= dffg:G_nbit_reg:10:MUXI.o_Q
o_Q[11] <= dffg:G_nbit_reg:11:MUXI.o_Q
o_Q[12] <= dffg:G_nbit_reg:12:MUXI.o_Q
o_Q[13] <= dffg:G_nbit_reg:13:MUXI.o_Q
o_Q[14] <= dffg:G_nbit_reg:14:MUXI.o_Q
o_Q[15] <= dffg:G_nbit_reg:15:MUXI.o_Q
o_Q[16] <= dffg:G_nbit_reg:16:MUXI.o_Q
o_Q[17] <= dffg:G_nbit_reg:17:MUXI.o_Q
o_Q[18] <= dffg:G_nbit_reg:18:MUXI.o_Q
o_Q[19] <= dffg:G_nbit_reg:19:MUXI.o_Q
o_Q[20] <= dffg:G_nbit_reg:20:MUXI.o_Q
o_Q[21] <= dffg:G_nbit_reg:21:MUXI.o_Q
o_Q[22] <= dffg:G_nbit_reg:22:MUXI.o_Q
o_Q[23] <= dffg:G_nbit_reg:23:MUXI.o_Q
o_Q[24] <= dffg:G_nbit_reg:24:MUXI.o_Q
o_Q[25] <= dffg:G_nbit_reg:25:MUXI.o_Q
o_Q[26] <= dffg:G_nbit_reg:26:MUXI.o_Q
o_Q[27] <= dffg:G_nbit_reg:27:MUXI.o_Q
o_Q[28] <= dffg:G_nbit_reg:28:MUXI.o_Q
o_Q[29] <= dffg:G_nbit_reg:29:MUXI.o_Q
o_Q[30] <= dffg:G_nbit_reg:30:MUXI.o_Q
o_Q[31] <= dffg:G_nbit_reg:31:MUXI.o_Q


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:0:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:1:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:2:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:3:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:4:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:5:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:6:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:7:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:8:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:9:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:10:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:11:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:12:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:13:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:14:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:15:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:16:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:17:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:18:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:19:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:20:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:21:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:22:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:23:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:24:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:25:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:26:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:27:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:28:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:29:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:30:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|nbitRegister:\gen_regs:31:reg_inst|dffg:\G_nbit_reg:31:MUXI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux_32by32:rs1_mux
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[0] => Mux8.IN4
sel[0] => Mux9.IN4
sel[0] => Mux10.IN4
sel[0] => Mux11.IN4
sel[0] => Mux12.IN4
sel[0] => Mux13.IN4
sel[0] => Mux14.IN4
sel[0] => Mux15.IN4
sel[0] => Mux16.IN4
sel[0] => Mux17.IN4
sel[0] => Mux18.IN4
sel[0] => Mux19.IN4
sel[0] => Mux20.IN4
sel[0] => Mux21.IN4
sel[0] => Mux22.IN4
sel[0] => Mux23.IN4
sel[0] => Mux24.IN4
sel[0] => Mux25.IN4
sel[0] => Mux26.IN4
sel[0] => Mux27.IN4
sel[0] => Mux28.IN4
sel[0] => Mux29.IN4
sel[0] => Mux30.IN4
sel[0] => Mux31.IN4
sel[1] => Mux0.IN3
sel[1] => Mux1.IN3
sel[1] => Mux2.IN3
sel[1] => Mux3.IN3
sel[1] => Mux4.IN3
sel[1] => Mux5.IN3
sel[1] => Mux6.IN3
sel[1] => Mux7.IN3
sel[1] => Mux8.IN3
sel[1] => Mux9.IN3
sel[1] => Mux10.IN3
sel[1] => Mux11.IN3
sel[1] => Mux12.IN3
sel[1] => Mux13.IN3
sel[1] => Mux14.IN3
sel[1] => Mux15.IN3
sel[1] => Mux16.IN3
sel[1] => Mux17.IN3
sel[1] => Mux18.IN3
sel[1] => Mux19.IN3
sel[1] => Mux20.IN3
sel[1] => Mux21.IN3
sel[1] => Mux22.IN3
sel[1] => Mux23.IN3
sel[1] => Mux24.IN3
sel[1] => Mux25.IN3
sel[1] => Mux26.IN3
sel[1] => Mux27.IN3
sel[1] => Mux28.IN3
sel[1] => Mux29.IN3
sel[1] => Mux30.IN3
sel[1] => Mux31.IN3
sel[2] => Mux0.IN2
sel[2] => Mux1.IN2
sel[2] => Mux2.IN2
sel[2] => Mux3.IN2
sel[2] => Mux4.IN2
sel[2] => Mux5.IN2
sel[2] => Mux6.IN2
sel[2] => Mux7.IN2
sel[2] => Mux8.IN2
sel[2] => Mux9.IN2
sel[2] => Mux10.IN2
sel[2] => Mux11.IN2
sel[2] => Mux12.IN2
sel[2] => Mux13.IN2
sel[2] => Mux14.IN2
sel[2] => Mux15.IN2
sel[2] => Mux16.IN2
sel[2] => Mux17.IN2
sel[2] => Mux18.IN2
sel[2] => Mux19.IN2
sel[2] => Mux20.IN2
sel[2] => Mux21.IN2
sel[2] => Mux22.IN2
sel[2] => Mux23.IN2
sel[2] => Mux24.IN2
sel[2] => Mux25.IN2
sel[2] => Mux26.IN2
sel[2] => Mux27.IN2
sel[2] => Mux28.IN2
sel[2] => Mux29.IN2
sel[2] => Mux30.IN2
sel[2] => Mux31.IN2
sel[3] => Mux0.IN1
sel[3] => Mux1.IN1
sel[3] => Mux2.IN1
sel[3] => Mux3.IN1
sel[3] => Mux4.IN1
sel[3] => Mux5.IN1
sel[3] => Mux6.IN1
sel[3] => Mux7.IN1
sel[3] => Mux8.IN1
sel[3] => Mux9.IN1
sel[3] => Mux10.IN1
sel[3] => Mux11.IN1
sel[3] => Mux12.IN1
sel[3] => Mux13.IN1
sel[3] => Mux14.IN1
sel[3] => Mux15.IN1
sel[3] => Mux16.IN1
sel[3] => Mux17.IN1
sel[3] => Mux18.IN1
sel[3] => Mux19.IN1
sel[3] => Mux20.IN1
sel[3] => Mux21.IN1
sel[3] => Mux22.IN1
sel[3] => Mux23.IN1
sel[3] => Mux24.IN1
sel[3] => Mux25.IN1
sel[3] => Mux26.IN1
sel[3] => Mux27.IN1
sel[3] => Mux28.IN1
sel[3] => Mux29.IN1
sel[3] => Mux30.IN1
sel[3] => Mux31.IN1
sel[4] => Mux0.IN0
sel[4] => Mux1.IN0
sel[4] => Mux2.IN0
sel[4] => Mux3.IN0
sel[4] => Mux4.IN0
sel[4] => Mux5.IN0
sel[4] => Mux6.IN0
sel[4] => Mux7.IN0
sel[4] => Mux8.IN0
sel[4] => Mux9.IN0
sel[4] => Mux10.IN0
sel[4] => Mux11.IN0
sel[4] => Mux12.IN0
sel[4] => Mux13.IN0
sel[4] => Mux14.IN0
sel[4] => Mux15.IN0
sel[4] => Mux16.IN0
sel[4] => Mux17.IN0
sel[4] => Mux18.IN0
sel[4] => Mux19.IN0
sel[4] => Mux20.IN0
sel[4] => Mux21.IN0
sel[4] => Mux22.IN0
sel[4] => Mux23.IN0
sel[4] => Mux24.IN0
sel[4] => Mux25.IN0
sel[4] => Mux26.IN0
sel[4] => Mux27.IN0
sel[4] => Mux28.IN0
sel[4] => Mux29.IN0
sel[4] => Mux30.IN0
sel[4] => Mux31.IN0
data_in[31][0] => Mux31.IN36
data_in[31][1] => Mux30.IN36
data_in[31][2] => Mux29.IN36
data_in[31][3] => Mux28.IN36
data_in[31][4] => Mux27.IN36
data_in[31][5] => Mux26.IN36
data_in[31][6] => Mux25.IN36
data_in[31][7] => Mux24.IN36
data_in[31][8] => Mux23.IN36
data_in[31][9] => Mux22.IN36
data_in[31][10] => Mux21.IN36
data_in[31][11] => Mux20.IN36
data_in[31][12] => Mux19.IN36
data_in[31][13] => Mux18.IN36
data_in[31][14] => Mux17.IN36
data_in[31][15] => Mux16.IN36
data_in[31][16] => Mux15.IN36
data_in[31][17] => Mux14.IN36
data_in[31][18] => Mux13.IN36
data_in[31][19] => Mux12.IN36
data_in[31][20] => Mux11.IN36
data_in[31][21] => Mux10.IN36
data_in[31][22] => Mux9.IN36
data_in[31][23] => Mux8.IN36
data_in[31][24] => Mux7.IN36
data_in[31][25] => Mux6.IN36
data_in[31][26] => Mux5.IN36
data_in[31][27] => Mux4.IN36
data_in[31][28] => Mux3.IN36
data_in[31][29] => Mux2.IN36
data_in[31][30] => Mux1.IN36
data_in[31][31] => Mux0.IN36
data_in[30][0] => Mux31.IN35
data_in[30][1] => Mux30.IN35
data_in[30][2] => Mux29.IN35
data_in[30][3] => Mux28.IN35
data_in[30][4] => Mux27.IN35
data_in[30][5] => Mux26.IN35
data_in[30][6] => Mux25.IN35
data_in[30][7] => Mux24.IN35
data_in[30][8] => Mux23.IN35
data_in[30][9] => Mux22.IN35
data_in[30][10] => Mux21.IN35
data_in[30][11] => Mux20.IN35
data_in[30][12] => Mux19.IN35
data_in[30][13] => Mux18.IN35
data_in[30][14] => Mux17.IN35
data_in[30][15] => Mux16.IN35
data_in[30][16] => Mux15.IN35
data_in[30][17] => Mux14.IN35
data_in[30][18] => Mux13.IN35
data_in[30][19] => Mux12.IN35
data_in[30][20] => Mux11.IN35
data_in[30][21] => Mux10.IN35
data_in[30][22] => Mux9.IN35
data_in[30][23] => Mux8.IN35
data_in[30][24] => Mux7.IN35
data_in[30][25] => Mux6.IN35
data_in[30][26] => Mux5.IN35
data_in[30][27] => Mux4.IN35
data_in[30][28] => Mux3.IN35
data_in[30][29] => Mux2.IN35
data_in[30][30] => Mux1.IN35
data_in[30][31] => Mux0.IN35
data_in[29][0] => Mux31.IN34
data_in[29][1] => Mux30.IN34
data_in[29][2] => Mux29.IN34
data_in[29][3] => Mux28.IN34
data_in[29][4] => Mux27.IN34
data_in[29][5] => Mux26.IN34
data_in[29][6] => Mux25.IN34
data_in[29][7] => Mux24.IN34
data_in[29][8] => Mux23.IN34
data_in[29][9] => Mux22.IN34
data_in[29][10] => Mux21.IN34
data_in[29][11] => Mux20.IN34
data_in[29][12] => Mux19.IN34
data_in[29][13] => Mux18.IN34
data_in[29][14] => Mux17.IN34
data_in[29][15] => Mux16.IN34
data_in[29][16] => Mux15.IN34
data_in[29][17] => Mux14.IN34
data_in[29][18] => Mux13.IN34
data_in[29][19] => Mux12.IN34
data_in[29][20] => Mux11.IN34
data_in[29][21] => Mux10.IN34
data_in[29][22] => Mux9.IN34
data_in[29][23] => Mux8.IN34
data_in[29][24] => Mux7.IN34
data_in[29][25] => Mux6.IN34
data_in[29][26] => Mux5.IN34
data_in[29][27] => Mux4.IN34
data_in[29][28] => Mux3.IN34
data_in[29][29] => Mux2.IN34
data_in[29][30] => Mux1.IN34
data_in[29][31] => Mux0.IN34
data_in[28][0] => Mux31.IN33
data_in[28][1] => Mux30.IN33
data_in[28][2] => Mux29.IN33
data_in[28][3] => Mux28.IN33
data_in[28][4] => Mux27.IN33
data_in[28][5] => Mux26.IN33
data_in[28][6] => Mux25.IN33
data_in[28][7] => Mux24.IN33
data_in[28][8] => Mux23.IN33
data_in[28][9] => Mux22.IN33
data_in[28][10] => Mux21.IN33
data_in[28][11] => Mux20.IN33
data_in[28][12] => Mux19.IN33
data_in[28][13] => Mux18.IN33
data_in[28][14] => Mux17.IN33
data_in[28][15] => Mux16.IN33
data_in[28][16] => Mux15.IN33
data_in[28][17] => Mux14.IN33
data_in[28][18] => Mux13.IN33
data_in[28][19] => Mux12.IN33
data_in[28][20] => Mux11.IN33
data_in[28][21] => Mux10.IN33
data_in[28][22] => Mux9.IN33
data_in[28][23] => Mux8.IN33
data_in[28][24] => Mux7.IN33
data_in[28][25] => Mux6.IN33
data_in[28][26] => Mux5.IN33
data_in[28][27] => Mux4.IN33
data_in[28][28] => Mux3.IN33
data_in[28][29] => Mux2.IN33
data_in[28][30] => Mux1.IN33
data_in[28][31] => Mux0.IN33
data_in[27][0] => Mux31.IN32
data_in[27][1] => Mux30.IN32
data_in[27][2] => Mux29.IN32
data_in[27][3] => Mux28.IN32
data_in[27][4] => Mux27.IN32
data_in[27][5] => Mux26.IN32
data_in[27][6] => Mux25.IN32
data_in[27][7] => Mux24.IN32
data_in[27][8] => Mux23.IN32
data_in[27][9] => Mux22.IN32
data_in[27][10] => Mux21.IN32
data_in[27][11] => Mux20.IN32
data_in[27][12] => Mux19.IN32
data_in[27][13] => Mux18.IN32
data_in[27][14] => Mux17.IN32
data_in[27][15] => Mux16.IN32
data_in[27][16] => Mux15.IN32
data_in[27][17] => Mux14.IN32
data_in[27][18] => Mux13.IN32
data_in[27][19] => Mux12.IN32
data_in[27][20] => Mux11.IN32
data_in[27][21] => Mux10.IN32
data_in[27][22] => Mux9.IN32
data_in[27][23] => Mux8.IN32
data_in[27][24] => Mux7.IN32
data_in[27][25] => Mux6.IN32
data_in[27][26] => Mux5.IN32
data_in[27][27] => Mux4.IN32
data_in[27][28] => Mux3.IN32
data_in[27][29] => Mux2.IN32
data_in[27][30] => Mux1.IN32
data_in[27][31] => Mux0.IN32
data_in[26][0] => Mux31.IN31
data_in[26][1] => Mux30.IN31
data_in[26][2] => Mux29.IN31
data_in[26][3] => Mux28.IN31
data_in[26][4] => Mux27.IN31
data_in[26][5] => Mux26.IN31
data_in[26][6] => Mux25.IN31
data_in[26][7] => Mux24.IN31
data_in[26][8] => Mux23.IN31
data_in[26][9] => Mux22.IN31
data_in[26][10] => Mux21.IN31
data_in[26][11] => Mux20.IN31
data_in[26][12] => Mux19.IN31
data_in[26][13] => Mux18.IN31
data_in[26][14] => Mux17.IN31
data_in[26][15] => Mux16.IN31
data_in[26][16] => Mux15.IN31
data_in[26][17] => Mux14.IN31
data_in[26][18] => Mux13.IN31
data_in[26][19] => Mux12.IN31
data_in[26][20] => Mux11.IN31
data_in[26][21] => Mux10.IN31
data_in[26][22] => Mux9.IN31
data_in[26][23] => Mux8.IN31
data_in[26][24] => Mux7.IN31
data_in[26][25] => Mux6.IN31
data_in[26][26] => Mux5.IN31
data_in[26][27] => Mux4.IN31
data_in[26][28] => Mux3.IN31
data_in[26][29] => Mux2.IN31
data_in[26][30] => Mux1.IN31
data_in[26][31] => Mux0.IN31
data_in[25][0] => Mux31.IN30
data_in[25][1] => Mux30.IN30
data_in[25][2] => Mux29.IN30
data_in[25][3] => Mux28.IN30
data_in[25][4] => Mux27.IN30
data_in[25][5] => Mux26.IN30
data_in[25][6] => Mux25.IN30
data_in[25][7] => Mux24.IN30
data_in[25][8] => Mux23.IN30
data_in[25][9] => Mux22.IN30
data_in[25][10] => Mux21.IN30
data_in[25][11] => Mux20.IN30
data_in[25][12] => Mux19.IN30
data_in[25][13] => Mux18.IN30
data_in[25][14] => Mux17.IN30
data_in[25][15] => Mux16.IN30
data_in[25][16] => Mux15.IN30
data_in[25][17] => Mux14.IN30
data_in[25][18] => Mux13.IN30
data_in[25][19] => Mux12.IN30
data_in[25][20] => Mux11.IN30
data_in[25][21] => Mux10.IN30
data_in[25][22] => Mux9.IN30
data_in[25][23] => Mux8.IN30
data_in[25][24] => Mux7.IN30
data_in[25][25] => Mux6.IN30
data_in[25][26] => Mux5.IN30
data_in[25][27] => Mux4.IN30
data_in[25][28] => Mux3.IN30
data_in[25][29] => Mux2.IN30
data_in[25][30] => Mux1.IN30
data_in[25][31] => Mux0.IN30
data_in[24][0] => Mux31.IN29
data_in[24][1] => Mux30.IN29
data_in[24][2] => Mux29.IN29
data_in[24][3] => Mux28.IN29
data_in[24][4] => Mux27.IN29
data_in[24][5] => Mux26.IN29
data_in[24][6] => Mux25.IN29
data_in[24][7] => Mux24.IN29
data_in[24][8] => Mux23.IN29
data_in[24][9] => Mux22.IN29
data_in[24][10] => Mux21.IN29
data_in[24][11] => Mux20.IN29
data_in[24][12] => Mux19.IN29
data_in[24][13] => Mux18.IN29
data_in[24][14] => Mux17.IN29
data_in[24][15] => Mux16.IN29
data_in[24][16] => Mux15.IN29
data_in[24][17] => Mux14.IN29
data_in[24][18] => Mux13.IN29
data_in[24][19] => Mux12.IN29
data_in[24][20] => Mux11.IN29
data_in[24][21] => Mux10.IN29
data_in[24][22] => Mux9.IN29
data_in[24][23] => Mux8.IN29
data_in[24][24] => Mux7.IN29
data_in[24][25] => Mux6.IN29
data_in[24][26] => Mux5.IN29
data_in[24][27] => Mux4.IN29
data_in[24][28] => Mux3.IN29
data_in[24][29] => Mux2.IN29
data_in[24][30] => Mux1.IN29
data_in[24][31] => Mux0.IN29
data_in[23][0] => Mux31.IN28
data_in[23][1] => Mux30.IN28
data_in[23][2] => Mux29.IN28
data_in[23][3] => Mux28.IN28
data_in[23][4] => Mux27.IN28
data_in[23][5] => Mux26.IN28
data_in[23][6] => Mux25.IN28
data_in[23][7] => Mux24.IN28
data_in[23][8] => Mux23.IN28
data_in[23][9] => Mux22.IN28
data_in[23][10] => Mux21.IN28
data_in[23][11] => Mux20.IN28
data_in[23][12] => Mux19.IN28
data_in[23][13] => Mux18.IN28
data_in[23][14] => Mux17.IN28
data_in[23][15] => Mux16.IN28
data_in[23][16] => Mux15.IN28
data_in[23][17] => Mux14.IN28
data_in[23][18] => Mux13.IN28
data_in[23][19] => Mux12.IN28
data_in[23][20] => Mux11.IN28
data_in[23][21] => Mux10.IN28
data_in[23][22] => Mux9.IN28
data_in[23][23] => Mux8.IN28
data_in[23][24] => Mux7.IN28
data_in[23][25] => Mux6.IN28
data_in[23][26] => Mux5.IN28
data_in[23][27] => Mux4.IN28
data_in[23][28] => Mux3.IN28
data_in[23][29] => Mux2.IN28
data_in[23][30] => Mux1.IN28
data_in[23][31] => Mux0.IN28
data_in[22][0] => Mux31.IN27
data_in[22][1] => Mux30.IN27
data_in[22][2] => Mux29.IN27
data_in[22][3] => Mux28.IN27
data_in[22][4] => Mux27.IN27
data_in[22][5] => Mux26.IN27
data_in[22][6] => Mux25.IN27
data_in[22][7] => Mux24.IN27
data_in[22][8] => Mux23.IN27
data_in[22][9] => Mux22.IN27
data_in[22][10] => Mux21.IN27
data_in[22][11] => Mux20.IN27
data_in[22][12] => Mux19.IN27
data_in[22][13] => Mux18.IN27
data_in[22][14] => Mux17.IN27
data_in[22][15] => Mux16.IN27
data_in[22][16] => Mux15.IN27
data_in[22][17] => Mux14.IN27
data_in[22][18] => Mux13.IN27
data_in[22][19] => Mux12.IN27
data_in[22][20] => Mux11.IN27
data_in[22][21] => Mux10.IN27
data_in[22][22] => Mux9.IN27
data_in[22][23] => Mux8.IN27
data_in[22][24] => Mux7.IN27
data_in[22][25] => Mux6.IN27
data_in[22][26] => Mux5.IN27
data_in[22][27] => Mux4.IN27
data_in[22][28] => Mux3.IN27
data_in[22][29] => Mux2.IN27
data_in[22][30] => Mux1.IN27
data_in[22][31] => Mux0.IN27
data_in[21][0] => Mux31.IN26
data_in[21][1] => Mux30.IN26
data_in[21][2] => Mux29.IN26
data_in[21][3] => Mux28.IN26
data_in[21][4] => Mux27.IN26
data_in[21][5] => Mux26.IN26
data_in[21][6] => Mux25.IN26
data_in[21][7] => Mux24.IN26
data_in[21][8] => Mux23.IN26
data_in[21][9] => Mux22.IN26
data_in[21][10] => Mux21.IN26
data_in[21][11] => Mux20.IN26
data_in[21][12] => Mux19.IN26
data_in[21][13] => Mux18.IN26
data_in[21][14] => Mux17.IN26
data_in[21][15] => Mux16.IN26
data_in[21][16] => Mux15.IN26
data_in[21][17] => Mux14.IN26
data_in[21][18] => Mux13.IN26
data_in[21][19] => Mux12.IN26
data_in[21][20] => Mux11.IN26
data_in[21][21] => Mux10.IN26
data_in[21][22] => Mux9.IN26
data_in[21][23] => Mux8.IN26
data_in[21][24] => Mux7.IN26
data_in[21][25] => Mux6.IN26
data_in[21][26] => Mux5.IN26
data_in[21][27] => Mux4.IN26
data_in[21][28] => Mux3.IN26
data_in[21][29] => Mux2.IN26
data_in[21][30] => Mux1.IN26
data_in[21][31] => Mux0.IN26
data_in[20][0] => Mux31.IN25
data_in[20][1] => Mux30.IN25
data_in[20][2] => Mux29.IN25
data_in[20][3] => Mux28.IN25
data_in[20][4] => Mux27.IN25
data_in[20][5] => Mux26.IN25
data_in[20][6] => Mux25.IN25
data_in[20][7] => Mux24.IN25
data_in[20][8] => Mux23.IN25
data_in[20][9] => Mux22.IN25
data_in[20][10] => Mux21.IN25
data_in[20][11] => Mux20.IN25
data_in[20][12] => Mux19.IN25
data_in[20][13] => Mux18.IN25
data_in[20][14] => Mux17.IN25
data_in[20][15] => Mux16.IN25
data_in[20][16] => Mux15.IN25
data_in[20][17] => Mux14.IN25
data_in[20][18] => Mux13.IN25
data_in[20][19] => Mux12.IN25
data_in[20][20] => Mux11.IN25
data_in[20][21] => Mux10.IN25
data_in[20][22] => Mux9.IN25
data_in[20][23] => Mux8.IN25
data_in[20][24] => Mux7.IN25
data_in[20][25] => Mux6.IN25
data_in[20][26] => Mux5.IN25
data_in[20][27] => Mux4.IN25
data_in[20][28] => Mux3.IN25
data_in[20][29] => Mux2.IN25
data_in[20][30] => Mux1.IN25
data_in[20][31] => Mux0.IN25
data_in[19][0] => Mux31.IN24
data_in[19][1] => Mux30.IN24
data_in[19][2] => Mux29.IN24
data_in[19][3] => Mux28.IN24
data_in[19][4] => Mux27.IN24
data_in[19][5] => Mux26.IN24
data_in[19][6] => Mux25.IN24
data_in[19][7] => Mux24.IN24
data_in[19][8] => Mux23.IN24
data_in[19][9] => Mux22.IN24
data_in[19][10] => Mux21.IN24
data_in[19][11] => Mux20.IN24
data_in[19][12] => Mux19.IN24
data_in[19][13] => Mux18.IN24
data_in[19][14] => Mux17.IN24
data_in[19][15] => Mux16.IN24
data_in[19][16] => Mux15.IN24
data_in[19][17] => Mux14.IN24
data_in[19][18] => Mux13.IN24
data_in[19][19] => Mux12.IN24
data_in[19][20] => Mux11.IN24
data_in[19][21] => Mux10.IN24
data_in[19][22] => Mux9.IN24
data_in[19][23] => Mux8.IN24
data_in[19][24] => Mux7.IN24
data_in[19][25] => Mux6.IN24
data_in[19][26] => Mux5.IN24
data_in[19][27] => Mux4.IN24
data_in[19][28] => Mux3.IN24
data_in[19][29] => Mux2.IN24
data_in[19][30] => Mux1.IN24
data_in[19][31] => Mux0.IN24
data_in[18][0] => Mux31.IN23
data_in[18][1] => Mux30.IN23
data_in[18][2] => Mux29.IN23
data_in[18][3] => Mux28.IN23
data_in[18][4] => Mux27.IN23
data_in[18][5] => Mux26.IN23
data_in[18][6] => Mux25.IN23
data_in[18][7] => Mux24.IN23
data_in[18][8] => Mux23.IN23
data_in[18][9] => Mux22.IN23
data_in[18][10] => Mux21.IN23
data_in[18][11] => Mux20.IN23
data_in[18][12] => Mux19.IN23
data_in[18][13] => Mux18.IN23
data_in[18][14] => Mux17.IN23
data_in[18][15] => Mux16.IN23
data_in[18][16] => Mux15.IN23
data_in[18][17] => Mux14.IN23
data_in[18][18] => Mux13.IN23
data_in[18][19] => Mux12.IN23
data_in[18][20] => Mux11.IN23
data_in[18][21] => Mux10.IN23
data_in[18][22] => Mux9.IN23
data_in[18][23] => Mux8.IN23
data_in[18][24] => Mux7.IN23
data_in[18][25] => Mux6.IN23
data_in[18][26] => Mux5.IN23
data_in[18][27] => Mux4.IN23
data_in[18][28] => Mux3.IN23
data_in[18][29] => Mux2.IN23
data_in[18][30] => Mux1.IN23
data_in[18][31] => Mux0.IN23
data_in[17][0] => Mux31.IN22
data_in[17][1] => Mux30.IN22
data_in[17][2] => Mux29.IN22
data_in[17][3] => Mux28.IN22
data_in[17][4] => Mux27.IN22
data_in[17][5] => Mux26.IN22
data_in[17][6] => Mux25.IN22
data_in[17][7] => Mux24.IN22
data_in[17][8] => Mux23.IN22
data_in[17][9] => Mux22.IN22
data_in[17][10] => Mux21.IN22
data_in[17][11] => Mux20.IN22
data_in[17][12] => Mux19.IN22
data_in[17][13] => Mux18.IN22
data_in[17][14] => Mux17.IN22
data_in[17][15] => Mux16.IN22
data_in[17][16] => Mux15.IN22
data_in[17][17] => Mux14.IN22
data_in[17][18] => Mux13.IN22
data_in[17][19] => Mux12.IN22
data_in[17][20] => Mux11.IN22
data_in[17][21] => Mux10.IN22
data_in[17][22] => Mux9.IN22
data_in[17][23] => Mux8.IN22
data_in[17][24] => Mux7.IN22
data_in[17][25] => Mux6.IN22
data_in[17][26] => Mux5.IN22
data_in[17][27] => Mux4.IN22
data_in[17][28] => Mux3.IN22
data_in[17][29] => Mux2.IN22
data_in[17][30] => Mux1.IN22
data_in[17][31] => Mux0.IN22
data_in[16][0] => Mux31.IN21
data_in[16][1] => Mux30.IN21
data_in[16][2] => Mux29.IN21
data_in[16][3] => Mux28.IN21
data_in[16][4] => Mux27.IN21
data_in[16][5] => Mux26.IN21
data_in[16][6] => Mux25.IN21
data_in[16][7] => Mux24.IN21
data_in[16][8] => Mux23.IN21
data_in[16][9] => Mux22.IN21
data_in[16][10] => Mux21.IN21
data_in[16][11] => Mux20.IN21
data_in[16][12] => Mux19.IN21
data_in[16][13] => Mux18.IN21
data_in[16][14] => Mux17.IN21
data_in[16][15] => Mux16.IN21
data_in[16][16] => Mux15.IN21
data_in[16][17] => Mux14.IN21
data_in[16][18] => Mux13.IN21
data_in[16][19] => Mux12.IN21
data_in[16][20] => Mux11.IN21
data_in[16][21] => Mux10.IN21
data_in[16][22] => Mux9.IN21
data_in[16][23] => Mux8.IN21
data_in[16][24] => Mux7.IN21
data_in[16][25] => Mux6.IN21
data_in[16][26] => Mux5.IN21
data_in[16][27] => Mux4.IN21
data_in[16][28] => Mux3.IN21
data_in[16][29] => Mux2.IN21
data_in[16][30] => Mux1.IN21
data_in[16][31] => Mux0.IN21
data_in[15][0] => Mux31.IN20
data_in[15][1] => Mux30.IN20
data_in[15][2] => Mux29.IN20
data_in[15][3] => Mux28.IN20
data_in[15][4] => Mux27.IN20
data_in[15][5] => Mux26.IN20
data_in[15][6] => Mux25.IN20
data_in[15][7] => Mux24.IN20
data_in[15][8] => Mux23.IN20
data_in[15][9] => Mux22.IN20
data_in[15][10] => Mux21.IN20
data_in[15][11] => Mux20.IN20
data_in[15][12] => Mux19.IN20
data_in[15][13] => Mux18.IN20
data_in[15][14] => Mux17.IN20
data_in[15][15] => Mux16.IN20
data_in[15][16] => Mux15.IN20
data_in[15][17] => Mux14.IN20
data_in[15][18] => Mux13.IN20
data_in[15][19] => Mux12.IN20
data_in[15][20] => Mux11.IN20
data_in[15][21] => Mux10.IN20
data_in[15][22] => Mux9.IN20
data_in[15][23] => Mux8.IN20
data_in[15][24] => Mux7.IN20
data_in[15][25] => Mux6.IN20
data_in[15][26] => Mux5.IN20
data_in[15][27] => Mux4.IN20
data_in[15][28] => Mux3.IN20
data_in[15][29] => Mux2.IN20
data_in[15][30] => Mux1.IN20
data_in[15][31] => Mux0.IN20
data_in[14][0] => Mux31.IN19
data_in[14][1] => Mux30.IN19
data_in[14][2] => Mux29.IN19
data_in[14][3] => Mux28.IN19
data_in[14][4] => Mux27.IN19
data_in[14][5] => Mux26.IN19
data_in[14][6] => Mux25.IN19
data_in[14][7] => Mux24.IN19
data_in[14][8] => Mux23.IN19
data_in[14][9] => Mux22.IN19
data_in[14][10] => Mux21.IN19
data_in[14][11] => Mux20.IN19
data_in[14][12] => Mux19.IN19
data_in[14][13] => Mux18.IN19
data_in[14][14] => Mux17.IN19
data_in[14][15] => Mux16.IN19
data_in[14][16] => Mux15.IN19
data_in[14][17] => Mux14.IN19
data_in[14][18] => Mux13.IN19
data_in[14][19] => Mux12.IN19
data_in[14][20] => Mux11.IN19
data_in[14][21] => Mux10.IN19
data_in[14][22] => Mux9.IN19
data_in[14][23] => Mux8.IN19
data_in[14][24] => Mux7.IN19
data_in[14][25] => Mux6.IN19
data_in[14][26] => Mux5.IN19
data_in[14][27] => Mux4.IN19
data_in[14][28] => Mux3.IN19
data_in[14][29] => Mux2.IN19
data_in[14][30] => Mux1.IN19
data_in[14][31] => Mux0.IN19
data_in[13][0] => Mux31.IN18
data_in[13][1] => Mux30.IN18
data_in[13][2] => Mux29.IN18
data_in[13][3] => Mux28.IN18
data_in[13][4] => Mux27.IN18
data_in[13][5] => Mux26.IN18
data_in[13][6] => Mux25.IN18
data_in[13][7] => Mux24.IN18
data_in[13][8] => Mux23.IN18
data_in[13][9] => Mux22.IN18
data_in[13][10] => Mux21.IN18
data_in[13][11] => Mux20.IN18
data_in[13][12] => Mux19.IN18
data_in[13][13] => Mux18.IN18
data_in[13][14] => Mux17.IN18
data_in[13][15] => Mux16.IN18
data_in[13][16] => Mux15.IN18
data_in[13][17] => Mux14.IN18
data_in[13][18] => Mux13.IN18
data_in[13][19] => Mux12.IN18
data_in[13][20] => Mux11.IN18
data_in[13][21] => Mux10.IN18
data_in[13][22] => Mux9.IN18
data_in[13][23] => Mux8.IN18
data_in[13][24] => Mux7.IN18
data_in[13][25] => Mux6.IN18
data_in[13][26] => Mux5.IN18
data_in[13][27] => Mux4.IN18
data_in[13][28] => Mux3.IN18
data_in[13][29] => Mux2.IN18
data_in[13][30] => Mux1.IN18
data_in[13][31] => Mux0.IN18
data_in[12][0] => Mux31.IN17
data_in[12][1] => Mux30.IN17
data_in[12][2] => Mux29.IN17
data_in[12][3] => Mux28.IN17
data_in[12][4] => Mux27.IN17
data_in[12][5] => Mux26.IN17
data_in[12][6] => Mux25.IN17
data_in[12][7] => Mux24.IN17
data_in[12][8] => Mux23.IN17
data_in[12][9] => Mux22.IN17
data_in[12][10] => Mux21.IN17
data_in[12][11] => Mux20.IN17
data_in[12][12] => Mux19.IN17
data_in[12][13] => Mux18.IN17
data_in[12][14] => Mux17.IN17
data_in[12][15] => Mux16.IN17
data_in[12][16] => Mux15.IN17
data_in[12][17] => Mux14.IN17
data_in[12][18] => Mux13.IN17
data_in[12][19] => Mux12.IN17
data_in[12][20] => Mux11.IN17
data_in[12][21] => Mux10.IN17
data_in[12][22] => Mux9.IN17
data_in[12][23] => Mux8.IN17
data_in[12][24] => Mux7.IN17
data_in[12][25] => Mux6.IN17
data_in[12][26] => Mux5.IN17
data_in[12][27] => Mux4.IN17
data_in[12][28] => Mux3.IN17
data_in[12][29] => Mux2.IN17
data_in[12][30] => Mux1.IN17
data_in[12][31] => Mux0.IN17
data_in[11][0] => Mux31.IN16
data_in[11][1] => Mux30.IN16
data_in[11][2] => Mux29.IN16
data_in[11][3] => Mux28.IN16
data_in[11][4] => Mux27.IN16
data_in[11][5] => Mux26.IN16
data_in[11][6] => Mux25.IN16
data_in[11][7] => Mux24.IN16
data_in[11][8] => Mux23.IN16
data_in[11][9] => Mux22.IN16
data_in[11][10] => Mux21.IN16
data_in[11][11] => Mux20.IN16
data_in[11][12] => Mux19.IN16
data_in[11][13] => Mux18.IN16
data_in[11][14] => Mux17.IN16
data_in[11][15] => Mux16.IN16
data_in[11][16] => Mux15.IN16
data_in[11][17] => Mux14.IN16
data_in[11][18] => Mux13.IN16
data_in[11][19] => Mux12.IN16
data_in[11][20] => Mux11.IN16
data_in[11][21] => Mux10.IN16
data_in[11][22] => Mux9.IN16
data_in[11][23] => Mux8.IN16
data_in[11][24] => Mux7.IN16
data_in[11][25] => Mux6.IN16
data_in[11][26] => Mux5.IN16
data_in[11][27] => Mux4.IN16
data_in[11][28] => Mux3.IN16
data_in[11][29] => Mux2.IN16
data_in[11][30] => Mux1.IN16
data_in[11][31] => Mux0.IN16
data_in[10][0] => Mux31.IN15
data_in[10][1] => Mux30.IN15
data_in[10][2] => Mux29.IN15
data_in[10][3] => Mux28.IN15
data_in[10][4] => Mux27.IN15
data_in[10][5] => Mux26.IN15
data_in[10][6] => Mux25.IN15
data_in[10][7] => Mux24.IN15
data_in[10][8] => Mux23.IN15
data_in[10][9] => Mux22.IN15
data_in[10][10] => Mux21.IN15
data_in[10][11] => Mux20.IN15
data_in[10][12] => Mux19.IN15
data_in[10][13] => Mux18.IN15
data_in[10][14] => Mux17.IN15
data_in[10][15] => Mux16.IN15
data_in[10][16] => Mux15.IN15
data_in[10][17] => Mux14.IN15
data_in[10][18] => Mux13.IN15
data_in[10][19] => Mux12.IN15
data_in[10][20] => Mux11.IN15
data_in[10][21] => Mux10.IN15
data_in[10][22] => Mux9.IN15
data_in[10][23] => Mux8.IN15
data_in[10][24] => Mux7.IN15
data_in[10][25] => Mux6.IN15
data_in[10][26] => Mux5.IN15
data_in[10][27] => Mux4.IN15
data_in[10][28] => Mux3.IN15
data_in[10][29] => Mux2.IN15
data_in[10][30] => Mux1.IN15
data_in[10][31] => Mux0.IN15
data_in[9][0] => Mux31.IN14
data_in[9][1] => Mux30.IN14
data_in[9][2] => Mux29.IN14
data_in[9][3] => Mux28.IN14
data_in[9][4] => Mux27.IN14
data_in[9][5] => Mux26.IN14
data_in[9][6] => Mux25.IN14
data_in[9][7] => Mux24.IN14
data_in[9][8] => Mux23.IN14
data_in[9][9] => Mux22.IN14
data_in[9][10] => Mux21.IN14
data_in[9][11] => Mux20.IN14
data_in[9][12] => Mux19.IN14
data_in[9][13] => Mux18.IN14
data_in[9][14] => Mux17.IN14
data_in[9][15] => Mux16.IN14
data_in[9][16] => Mux15.IN14
data_in[9][17] => Mux14.IN14
data_in[9][18] => Mux13.IN14
data_in[9][19] => Mux12.IN14
data_in[9][20] => Mux11.IN14
data_in[9][21] => Mux10.IN14
data_in[9][22] => Mux9.IN14
data_in[9][23] => Mux8.IN14
data_in[9][24] => Mux7.IN14
data_in[9][25] => Mux6.IN14
data_in[9][26] => Mux5.IN14
data_in[9][27] => Mux4.IN14
data_in[9][28] => Mux3.IN14
data_in[9][29] => Mux2.IN14
data_in[9][30] => Mux1.IN14
data_in[9][31] => Mux0.IN14
data_in[8][0] => Mux31.IN13
data_in[8][1] => Mux30.IN13
data_in[8][2] => Mux29.IN13
data_in[8][3] => Mux28.IN13
data_in[8][4] => Mux27.IN13
data_in[8][5] => Mux26.IN13
data_in[8][6] => Mux25.IN13
data_in[8][7] => Mux24.IN13
data_in[8][8] => Mux23.IN13
data_in[8][9] => Mux22.IN13
data_in[8][10] => Mux21.IN13
data_in[8][11] => Mux20.IN13
data_in[8][12] => Mux19.IN13
data_in[8][13] => Mux18.IN13
data_in[8][14] => Mux17.IN13
data_in[8][15] => Mux16.IN13
data_in[8][16] => Mux15.IN13
data_in[8][17] => Mux14.IN13
data_in[8][18] => Mux13.IN13
data_in[8][19] => Mux12.IN13
data_in[8][20] => Mux11.IN13
data_in[8][21] => Mux10.IN13
data_in[8][22] => Mux9.IN13
data_in[8][23] => Mux8.IN13
data_in[8][24] => Mux7.IN13
data_in[8][25] => Mux6.IN13
data_in[8][26] => Mux5.IN13
data_in[8][27] => Mux4.IN13
data_in[8][28] => Mux3.IN13
data_in[8][29] => Mux2.IN13
data_in[8][30] => Mux1.IN13
data_in[8][31] => Mux0.IN13
data_in[7][0] => Mux31.IN12
data_in[7][1] => Mux30.IN12
data_in[7][2] => Mux29.IN12
data_in[7][3] => Mux28.IN12
data_in[7][4] => Mux27.IN12
data_in[7][5] => Mux26.IN12
data_in[7][6] => Mux25.IN12
data_in[7][7] => Mux24.IN12
data_in[7][8] => Mux23.IN12
data_in[7][9] => Mux22.IN12
data_in[7][10] => Mux21.IN12
data_in[7][11] => Mux20.IN12
data_in[7][12] => Mux19.IN12
data_in[7][13] => Mux18.IN12
data_in[7][14] => Mux17.IN12
data_in[7][15] => Mux16.IN12
data_in[7][16] => Mux15.IN12
data_in[7][17] => Mux14.IN12
data_in[7][18] => Mux13.IN12
data_in[7][19] => Mux12.IN12
data_in[7][20] => Mux11.IN12
data_in[7][21] => Mux10.IN12
data_in[7][22] => Mux9.IN12
data_in[7][23] => Mux8.IN12
data_in[7][24] => Mux7.IN12
data_in[7][25] => Mux6.IN12
data_in[7][26] => Mux5.IN12
data_in[7][27] => Mux4.IN12
data_in[7][28] => Mux3.IN12
data_in[7][29] => Mux2.IN12
data_in[7][30] => Mux1.IN12
data_in[7][31] => Mux0.IN12
data_in[6][0] => Mux31.IN11
data_in[6][1] => Mux30.IN11
data_in[6][2] => Mux29.IN11
data_in[6][3] => Mux28.IN11
data_in[6][4] => Mux27.IN11
data_in[6][5] => Mux26.IN11
data_in[6][6] => Mux25.IN11
data_in[6][7] => Mux24.IN11
data_in[6][8] => Mux23.IN11
data_in[6][9] => Mux22.IN11
data_in[6][10] => Mux21.IN11
data_in[6][11] => Mux20.IN11
data_in[6][12] => Mux19.IN11
data_in[6][13] => Mux18.IN11
data_in[6][14] => Mux17.IN11
data_in[6][15] => Mux16.IN11
data_in[6][16] => Mux15.IN11
data_in[6][17] => Mux14.IN11
data_in[6][18] => Mux13.IN11
data_in[6][19] => Mux12.IN11
data_in[6][20] => Mux11.IN11
data_in[6][21] => Mux10.IN11
data_in[6][22] => Mux9.IN11
data_in[6][23] => Mux8.IN11
data_in[6][24] => Mux7.IN11
data_in[6][25] => Mux6.IN11
data_in[6][26] => Mux5.IN11
data_in[6][27] => Mux4.IN11
data_in[6][28] => Mux3.IN11
data_in[6][29] => Mux2.IN11
data_in[6][30] => Mux1.IN11
data_in[6][31] => Mux0.IN11
data_in[5][0] => Mux31.IN10
data_in[5][1] => Mux30.IN10
data_in[5][2] => Mux29.IN10
data_in[5][3] => Mux28.IN10
data_in[5][4] => Mux27.IN10
data_in[5][5] => Mux26.IN10
data_in[5][6] => Mux25.IN10
data_in[5][7] => Mux24.IN10
data_in[5][8] => Mux23.IN10
data_in[5][9] => Mux22.IN10
data_in[5][10] => Mux21.IN10
data_in[5][11] => Mux20.IN10
data_in[5][12] => Mux19.IN10
data_in[5][13] => Mux18.IN10
data_in[5][14] => Mux17.IN10
data_in[5][15] => Mux16.IN10
data_in[5][16] => Mux15.IN10
data_in[5][17] => Mux14.IN10
data_in[5][18] => Mux13.IN10
data_in[5][19] => Mux12.IN10
data_in[5][20] => Mux11.IN10
data_in[5][21] => Mux10.IN10
data_in[5][22] => Mux9.IN10
data_in[5][23] => Mux8.IN10
data_in[5][24] => Mux7.IN10
data_in[5][25] => Mux6.IN10
data_in[5][26] => Mux5.IN10
data_in[5][27] => Mux4.IN10
data_in[5][28] => Mux3.IN10
data_in[5][29] => Mux2.IN10
data_in[5][30] => Mux1.IN10
data_in[5][31] => Mux0.IN10
data_in[4][0] => Mux31.IN9
data_in[4][1] => Mux30.IN9
data_in[4][2] => Mux29.IN9
data_in[4][3] => Mux28.IN9
data_in[4][4] => Mux27.IN9
data_in[4][5] => Mux26.IN9
data_in[4][6] => Mux25.IN9
data_in[4][7] => Mux24.IN9
data_in[4][8] => Mux23.IN9
data_in[4][9] => Mux22.IN9
data_in[4][10] => Mux21.IN9
data_in[4][11] => Mux20.IN9
data_in[4][12] => Mux19.IN9
data_in[4][13] => Mux18.IN9
data_in[4][14] => Mux17.IN9
data_in[4][15] => Mux16.IN9
data_in[4][16] => Mux15.IN9
data_in[4][17] => Mux14.IN9
data_in[4][18] => Mux13.IN9
data_in[4][19] => Mux12.IN9
data_in[4][20] => Mux11.IN9
data_in[4][21] => Mux10.IN9
data_in[4][22] => Mux9.IN9
data_in[4][23] => Mux8.IN9
data_in[4][24] => Mux7.IN9
data_in[4][25] => Mux6.IN9
data_in[4][26] => Mux5.IN9
data_in[4][27] => Mux4.IN9
data_in[4][28] => Mux3.IN9
data_in[4][29] => Mux2.IN9
data_in[4][30] => Mux1.IN9
data_in[4][31] => Mux0.IN9
data_in[3][0] => Mux31.IN8
data_in[3][1] => Mux30.IN8
data_in[3][2] => Mux29.IN8
data_in[3][3] => Mux28.IN8
data_in[3][4] => Mux27.IN8
data_in[3][5] => Mux26.IN8
data_in[3][6] => Mux25.IN8
data_in[3][7] => Mux24.IN8
data_in[3][8] => Mux23.IN8
data_in[3][9] => Mux22.IN8
data_in[3][10] => Mux21.IN8
data_in[3][11] => Mux20.IN8
data_in[3][12] => Mux19.IN8
data_in[3][13] => Mux18.IN8
data_in[3][14] => Mux17.IN8
data_in[3][15] => Mux16.IN8
data_in[3][16] => Mux15.IN8
data_in[3][17] => Mux14.IN8
data_in[3][18] => Mux13.IN8
data_in[3][19] => Mux12.IN8
data_in[3][20] => Mux11.IN8
data_in[3][21] => Mux10.IN8
data_in[3][22] => Mux9.IN8
data_in[3][23] => Mux8.IN8
data_in[3][24] => Mux7.IN8
data_in[3][25] => Mux6.IN8
data_in[3][26] => Mux5.IN8
data_in[3][27] => Mux4.IN8
data_in[3][28] => Mux3.IN8
data_in[3][29] => Mux2.IN8
data_in[3][30] => Mux1.IN8
data_in[3][31] => Mux0.IN8
data_in[2][0] => Mux31.IN7
data_in[2][1] => Mux30.IN7
data_in[2][2] => Mux29.IN7
data_in[2][3] => Mux28.IN7
data_in[2][4] => Mux27.IN7
data_in[2][5] => Mux26.IN7
data_in[2][6] => Mux25.IN7
data_in[2][7] => Mux24.IN7
data_in[2][8] => Mux23.IN7
data_in[2][9] => Mux22.IN7
data_in[2][10] => Mux21.IN7
data_in[2][11] => Mux20.IN7
data_in[2][12] => Mux19.IN7
data_in[2][13] => Mux18.IN7
data_in[2][14] => Mux17.IN7
data_in[2][15] => Mux16.IN7
data_in[2][16] => Mux15.IN7
data_in[2][17] => Mux14.IN7
data_in[2][18] => Mux13.IN7
data_in[2][19] => Mux12.IN7
data_in[2][20] => Mux11.IN7
data_in[2][21] => Mux10.IN7
data_in[2][22] => Mux9.IN7
data_in[2][23] => Mux8.IN7
data_in[2][24] => Mux7.IN7
data_in[2][25] => Mux6.IN7
data_in[2][26] => Mux5.IN7
data_in[2][27] => Mux4.IN7
data_in[2][28] => Mux3.IN7
data_in[2][29] => Mux2.IN7
data_in[2][30] => Mux1.IN7
data_in[2][31] => Mux0.IN7
data_in[1][0] => Mux31.IN6
data_in[1][1] => Mux30.IN6
data_in[1][2] => Mux29.IN6
data_in[1][3] => Mux28.IN6
data_in[1][4] => Mux27.IN6
data_in[1][5] => Mux26.IN6
data_in[1][6] => Mux25.IN6
data_in[1][7] => Mux24.IN6
data_in[1][8] => Mux23.IN6
data_in[1][9] => Mux22.IN6
data_in[1][10] => Mux21.IN6
data_in[1][11] => Mux20.IN6
data_in[1][12] => Mux19.IN6
data_in[1][13] => Mux18.IN6
data_in[1][14] => Mux17.IN6
data_in[1][15] => Mux16.IN6
data_in[1][16] => Mux15.IN6
data_in[1][17] => Mux14.IN6
data_in[1][18] => Mux13.IN6
data_in[1][19] => Mux12.IN6
data_in[1][20] => Mux11.IN6
data_in[1][21] => Mux10.IN6
data_in[1][22] => Mux9.IN6
data_in[1][23] => Mux8.IN6
data_in[1][24] => Mux7.IN6
data_in[1][25] => Mux6.IN6
data_in[1][26] => Mux5.IN6
data_in[1][27] => Mux4.IN6
data_in[1][28] => Mux3.IN6
data_in[1][29] => Mux2.IN6
data_in[1][30] => Mux1.IN6
data_in[1][31] => Mux0.IN6
data_in[0][0] => Mux31.IN5
data_in[0][1] => Mux30.IN5
data_in[0][2] => Mux29.IN5
data_in[0][3] => Mux28.IN5
data_in[0][4] => Mux27.IN5
data_in[0][5] => Mux26.IN5
data_in[0][6] => Mux25.IN5
data_in[0][7] => Mux24.IN5
data_in[0][8] => Mux23.IN5
data_in[0][9] => Mux22.IN5
data_in[0][10] => Mux21.IN5
data_in[0][11] => Mux20.IN5
data_in[0][12] => Mux19.IN5
data_in[0][13] => Mux18.IN5
data_in[0][14] => Mux17.IN5
data_in[0][15] => Mux16.IN5
data_in[0][16] => Mux15.IN5
data_in[0][17] => Mux14.IN5
data_in[0][18] => Mux13.IN5
data_in[0][19] => Mux12.IN5
data_in[0][20] => Mux11.IN5
data_in[0][21] => Mux10.IN5
data_in[0][22] => Mux9.IN5
data_in[0][23] => Mux8.IN5
data_in[0][24] => Mux7.IN5
data_in[0][25] => Mux6.IN5
data_in[0][26] => Mux5.IN5
data_in[0][27] => Mux4.IN5
data_in[0][28] => Mux3.IN5
data_in[0][29] => Mux2.IN5
data_in[0][30] => Mux1.IN5
data_in[0][31] => Mux0.IN5
data_out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux_32by32:rs2_mux
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[0] => Mux8.IN4
sel[0] => Mux9.IN4
sel[0] => Mux10.IN4
sel[0] => Mux11.IN4
sel[0] => Mux12.IN4
sel[0] => Mux13.IN4
sel[0] => Mux14.IN4
sel[0] => Mux15.IN4
sel[0] => Mux16.IN4
sel[0] => Mux17.IN4
sel[0] => Mux18.IN4
sel[0] => Mux19.IN4
sel[0] => Mux20.IN4
sel[0] => Mux21.IN4
sel[0] => Mux22.IN4
sel[0] => Mux23.IN4
sel[0] => Mux24.IN4
sel[0] => Mux25.IN4
sel[0] => Mux26.IN4
sel[0] => Mux27.IN4
sel[0] => Mux28.IN4
sel[0] => Mux29.IN4
sel[0] => Mux30.IN4
sel[0] => Mux31.IN4
sel[1] => Mux0.IN3
sel[1] => Mux1.IN3
sel[1] => Mux2.IN3
sel[1] => Mux3.IN3
sel[1] => Mux4.IN3
sel[1] => Mux5.IN3
sel[1] => Mux6.IN3
sel[1] => Mux7.IN3
sel[1] => Mux8.IN3
sel[1] => Mux9.IN3
sel[1] => Mux10.IN3
sel[1] => Mux11.IN3
sel[1] => Mux12.IN3
sel[1] => Mux13.IN3
sel[1] => Mux14.IN3
sel[1] => Mux15.IN3
sel[1] => Mux16.IN3
sel[1] => Mux17.IN3
sel[1] => Mux18.IN3
sel[1] => Mux19.IN3
sel[1] => Mux20.IN3
sel[1] => Mux21.IN3
sel[1] => Mux22.IN3
sel[1] => Mux23.IN3
sel[1] => Mux24.IN3
sel[1] => Mux25.IN3
sel[1] => Mux26.IN3
sel[1] => Mux27.IN3
sel[1] => Mux28.IN3
sel[1] => Mux29.IN3
sel[1] => Mux30.IN3
sel[1] => Mux31.IN3
sel[2] => Mux0.IN2
sel[2] => Mux1.IN2
sel[2] => Mux2.IN2
sel[2] => Mux3.IN2
sel[2] => Mux4.IN2
sel[2] => Mux5.IN2
sel[2] => Mux6.IN2
sel[2] => Mux7.IN2
sel[2] => Mux8.IN2
sel[2] => Mux9.IN2
sel[2] => Mux10.IN2
sel[2] => Mux11.IN2
sel[2] => Mux12.IN2
sel[2] => Mux13.IN2
sel[2] => Mux14.IN2
sel[2] => Mux15.IN2
sel[2] => Mux16.IN2
sel[2] => Mux17.IN2
sel[2] => Mux18.IN2
sel[2] => Mux19.IN2
sel[2] => Mux20.IN2
sel[2] => Mux21.IN2
sel[2] => Mux22.IN2
sel[2] => Mux23.IN2
sel[2] => Mux24.IN2
sel[2] => Mux25.IN2
sel[2] => Mux26.IN2
sel[2] => Mux27.IN2
sel[2] => Mux28.IN2
sel[2] => Mux29.IN2
sel[2] => Mux30.IN2
sel[2] => Mux31.IN2
sel[3] => Mux0.IN1
sel[3] => Mux1.IN1
sel[3] => Mux2.IN1
sel[3] => Mux3.IN1
sel[3] => Mux4.IN1
sel[3] => Mux5.IN1
sel[3] => Mux6.IN1
sel[3] => Mux7.IN1
sel[3] => Mux8.IN1
sel[3] => Mux9.IN1
sel[3] => Mux10.IN1
sel[3] => Mux11.IN1
sel[3] => Mux12.IN1
sel[3] => Mux13.IN1
sel[3] => Mux14.IN1
sel[3] => Mux15.IN1
sel[3] => Mux16.IN1
sel[3] => Mux17.IN1
sel[3] => Mux18.IN1
sel[3] => Mux19.IN1
sel[3] => Mux20.IN1
sel[3] => Mux21.IN1
sel[3] => Mux22.IN1
sel[3] => Mux23.IN1
sel[3] => Mux24.IN1
sel[3] => Mux25.IN1
sel[3] => Mux26.IN1
sel[3] => Mux27.IN1
sel[3] => Mux28.IN1
sel[3] => Mux29.IN1
sel[3] => Mux30.IN1
sel[3] => Mux31.IN1
sel[4] => Mux0.IN0
sel[4] => Mux1.IN0
sel[4] => Mux2.IN0
sel[4] => Mux3.IN0
sel[4] => Mux4.IN0
sel[4] => Mux5.IN0
sel[4] => Mux6.IN0
sel[4] => Mux7.IN0
sel[4] => Mux8.IN0
sel[4] => Mux9.IN0
sel[4] => Mux10.IN0
sel[4] => Mux11.IN0
sel[4] => Mux12.IN0
sel[4] => Mux13.IN0
sel[4] => Mux14.IN0
sel[4] => Mux15.IN0
sel[4] => Mux16.IN0
sel[4] => Mux17.IN0
sel[4] => Mux18.IN0
sel[4] => Mux19.IN0
sel[4] => Mux20.IN0
sel[4] => Mux21.IN0
sel[4] => Mux22.IN0
sel[4] => Mux23.IN0
sel[4] => Mux24.IN0
sel[4] => Mux25.IN0
sel[4] => Mux26.IN0
sel[4] => Mux27.IN0
sel[4] => Mux28.IN0
sel[4] => Mux29.IN0
sel[4] => Mux30.IN0
sel[4] => Mux31.IN0
data_in[31][0] => Mux31.IN36
data_in[31][1] => Mux30.IN36
data_in[31][2] => Mux29.IN36
data_in[31][3] => Mux28.IN36
data_in[31][4] => Mux27.IN36
data_in[31][5] => Mux26.IN36
data_in[31][6] => Mux25.IN36
data_in[31][7] => Mux24.IN36
data_in[31][8] => Mux23.IN36
data_in[31][9] => Mux22.IN36
data_in[31][10] => Mux21.IN36
data_in[31][11] => Mux20.IN36
data_in[31][12] => Mux19.IN36
data_in[31][13] => Mux18.IN36
data_in[31][14] => Mux17.IN36
data_in[31][15] => Mux16.IN36
data_in[31][16] => Mux15.IN36
data_in[31][17] => Mux14.IN36
data_in[31][18] => Mux13.IN36
data_in[31][19] => Mux12.IN36
data_in[31][20] => Mux11.IN36
data_in[31][21] => Mux10.IN36
data_in[31][22] => Mux9.IN36
data_in[31][23] => Mux8.IN36
data_in[31][24] => Mux7.IN36
data_in[31][25] => Mux6.IN36
data_in[31][26] => Mux5.IN36
data_in[31][27] => Mux4.IN36
data_in[31][28] => Mux3.IN36
data_in[31][29] => Mux2.IN36
data_in[31][30] => Mux1.IN36
data_in[31][31] => Mux0.IN36
data_in[30][0] => Mux31.IN35
data_in[30][1] => Mux30.IN35
data_in[30][2] => Mux29.IN35
data_in[30][3] => Mux28.IN35
data_in[30][4] => Mux27.IN35
data_in[30][5] => Mux26.IN35
data_in[30][6] => Mux25.IN35
data_in[30][7] => Mux24.IN35
data_in[30][8] => Mux23.IN35
data_in[30][9] => Mux22.IN35
data_in[30][10] => Mux21.IN35
data_in[30][11] => Mux20.IN35
data_in[30][12] => Mux19.IN35
data_in[30][13] => Mux18.IN35
data_in[30][14] => Mux17.IN35
data_in[30][15] => Mux16.IN35
data_in[30][16] => Mux15.IN35
data_in[30][17] => Mux14.IN35
data_in[30][18] => Mux13.IN35
data_in[30][19] => Mux12.IN35
data_in[30][20] => Mux11.IN35
data_in[30][21] => Mux10.IN35
data_in[30][22] => Mux9.IN35
data_in[30][23] => Mux8.IN35
data_in[30][24] => Mux7.IN35
data_in[30][25] => Mux6.IN35
data_in[30][26] => Mux5.IN35
data_in[30][27] => Mux4.IN35
data_in[30][28] => Mux3.IN35
data_in[30][29] => Mux2.IN35
data_in[30][30] => Mux1.IN35
data_in[30][31] => Mux0.IN35
data_in[29][0] => Mux31.IN34
data_in[29][1] => Mux30.IN34
data_in[29][2] => Mux29.IN34
data_in[29][3] => Mux28.IN34
data_in[29][4] => Mux27.IN34
data_in[29][5] => Mux26.IN34
data_in[29][6] => Mux25.IN34
data_in[29][7] => Mux24.IN34
data_in[29][8] => Mux23.IN34
data_in[29][9] => Mux22.IN34
data_in[29][10] => Mux21.IN34
data_in[29][11] => Mux20.IN34
data_in[29][12] => Mux19.IN34
data_in[29][13] => Mux18.IN34
data_in[29][14] => Mux17.IN34
data_in[29][15] => Mux16.IN34
data_in[29][16] => Mux15.IN34
data_in[29][17] => Mux14.IN34
data_in[29][18] => Mux13.IN34
data_in[29][19] => Mux12.IN34
data_in[29][20] => Mux11.IN34
data_in[29][21] => Mux10.IN34
data_in[29][22] => Mux9.IN34
data_in[29][23] => Mux8.IN34
data_in[29][24] => Mux7.IN34
data_in[29][25] => Mux6.IN34
data_in[29][26] => Mux5.IN34
data_in[29][27] => Mux4.IN34
data_in[29][28] => Mux3.IN34
data_in[29][29] => Mux2.IN34
data_in[29][30] => Mux1.IN34
data_in[29][31] => Mux0.IN34
data_in[28][0] => Mux31.IN33
data_in[28][1] => Mux30.IN33
data_in[28][2] => Mux29.IN33
data_in[28][3] => Mux28.IN33
data_in[28][4] => Mux27.IN33
data_in[28][5] => Mux26.IN33
data_in[28][6] => Mux25.IN33
data_in[28][7] => Mux24.IN33
data_in[28][8] => Mux23.IN33
data_in[28][9] => Mux22.IN33
data_in[28][10] => Mux21.IN33
data_in[28][11] => Mux20.IN33
data_in[28][12] => Mux19.IN33
data_in[28][13] => Mux18.IN33
data_in[28][14] => Mux17.IN33
data_in[28][15] => Mux16.IN33
data_in[28][16] => Mux15.IN33
data_in[28][17] => Mux14.IN33
data_in[28][18] => Mux13.IN33
data_in[28][19] => Mux12.IN33
data_in[28][20] => Mux11.IN33
data_in[28][21] => Mux10.IN33
data_in[28][22] => Mux9.IN33
data_in[28][23] => Mux8.IN33
data_in[28][24] => Mux7.IN33
data_in[28][25] => Mux6.IN33
data_in[28][26] => Mux5.IN33
data_in[28][27] => Mux4.IN33
data_in[28][28] => Mux3.IN33
data_in[28][29] => Mux2.IN33
data_in[28][30] => Mux1.IN33
data_in[28][31] => Mux0.IN33
data_in[27][0] => Mux31.IN32
data_in[27][1] => Mux30.IN32
data_in[27][2] => Mux29.IN32
data_in[27][3] => Mux28.IN32
data_in[27][4] => Mux27.IN32
data_in[27][5] => Mux26.IN32
data_in[27][6] => Mux25.IN32
data_in[27][7] => Mux24.IN32
data_in[27][8] => Mux23.IN32
data_in[27][9] => Mux22.IN32
data_in[27][10] => Mux21.IN32
data_in[27][11] => Mux20.IN32
data_in[27][12] => Mux19.IN32
data_in[27][13] => Mux18.IN32
data_in[27][14] => Mux17.IN32
data_in[27][15] => Mux16.IN32
data_in[27][16] => Mux15.IN32
data_in[27][17] => Mux14.IN32
data_in[27][18] => Mux13.IN32
data_in[27][19] => Mux12.IN32
data_in[27][20] => Mux11.IN32
data_in[27][21] => Mux10.IN32
data_in[27][22] => Mux9.IN32
data_in[27][23] => Mux8.IN32
data_in[27][24] => Mux7.IN32
data_in[27][25] => Mux6.IN32
data_in[27][26] => Mux5.IN32
data_in[27][27] => Mux4.IN32
data_in[27][28] => Mux3.IN32
data_in[27][29] => Mux2.IN32
data_in[27][30] => Mux1.IN32
data_in[27][31] => Mux0.IN32
data_in[26][0] => Mux31.IN31
data_in[26][1] => Mux30.IN31
data_in[26][2] => Mux29.IN31
data_in[26][3] => Mux28.IN31
data_in[26][4] => Mux27.IN31
data_in[26][5] => Mux26.IN31
data_in[26][6] => Mux25.IN31
data_in[26][7] => Mux24.IN31
data_in[26][8] => Mux23.IN31
data_in[26][9] => Mux22.IN31
data_in[26][10] => Mux21.IN31
data_in[26][11] => Mux20.IN31
data_in[26][12] => Mux19.IN31
data_in[26][13] => Mux18.IN31
data_in[26][14] => Mux17.IN31
data_in[26][15] => Mux16.IN31
data_in[26][16] => Mux15.IN31
data_in[26][17] => Mux14.IN31
data_in[26][18] => Mux13.IN31
data_in[26][19] => Mux12.IN31
data_in[26][20] => Mux11.IN31
data_in[26][21] => Mux10.IN31
data_in[26][22] => Mux9.IN31
data_in[26][23] => Mux8.IN31
data_in[26][24] => Mux7.IN31
data_in[26][25] => Mux6.IN31
data_in[26][26] => Mux5.IN31
data_in[26][27] => Mux4.IN31
data_in[26][28] => Mux3.IN31
data_in[26][29] => Mux2.IN31
data_in[26][30] => Mux1.IN31
data_in[26][31] => Mux0.IN31
data_in[25][0] => Mux31.IN30
data_in[25][1] => Mux30.IN30
data_in[25][2] => Mux29.IN30
data_in[25][3] => Mux28.IN30
data_in[25][4] => Mux27.IN30
data_in[25][5] => Mux26.IN30
data_in[25][6] => Mux25.IN30
data_in[25][7] => Mux24.IN30
data_in[25][8] => Mux23.IN30
data_in[25][9] => Mux22.IN30
data_in[25][10] => Mux21.IN30
data_in[25][11] => Mux20.IN30
data_in[25][12] => Mux19.IN30
data_in[25][13] => Mux18.IN30
data_in[25][14] => Mux17.IN30
data_in[25][15] => Mux16.IN30
data_in[25][16] => Mux15.IN30
data_in[25][17] => Mux14.IN30
data_in[25][18] => Mux13.IN30
data_in[25][19] => Mux12.IN30
data_in[25][20] => Mux11.IN30
data_in[25][21] => Mux10.IN30
data_in[25][22] => Mux9.IN30
data_in[25][23] => Mux8.IN30
data_in[25][24] => Mux7.IN30
data_in[25][25] => Mux6.IN30
data_in[25][26] => Mux5.IN30
data_in[25][27] => Mux4.IN30
data_in[25][28] => Mux3.IN30
data_in[25][29] => Mux2.IN30
data_in[25][30] => Mux1.IN30
data_in[25][31] => Mux0.IN30
data_in[24][0] => Mux31.IN29
data_in[24][1] => Mux30.IN29
data_in[24][2] => Mux29.IN29
data_in[24][3] => Mux28.IN29
data_in[24][4] => Mux27.IN29
data_in[24][5] => Mux26.IN29
data_in[24][6] => Mux25.IN29
data_in[24][7] => Mux24.IN29
data_in[24][8] => Mux23.IN29
data_in[24][9] => Mux22.IN29
data_in[24][10] => Mux21.IN29
data_in[24][11] => Mux20.IN29
data_in[24][12] => Mux19.IN29
data_in[24][13] => Mux18.IN29
data_in[24][14] => Mux17.IN29
data_in[24][15] => Mux16.IN29
data_in[24][16] => Mux15.IN29
data_in[24][17] => Mux14.IN29
data_in[24][18] => Mux13.IN29
data_in[24][19] => Mux12.IN29
data_in[24][20] => Mux11.IN29
data_in[24][21] => Mux10.IN29
data_in[24][22] => Mux9.IN29
data_in[24][23] => Mux8.IN29
data_in[24][24] => Mux7.IN29
data_in[24][25] => Mux6.IN29
data_in[24][26] => Mux5.IN29
data_in[24][27] => Mux4.IN29
data_in[24][28] => Mux3.IN29
data_in[24][29] => Mux2.IN29
data_in[24][30] => Mux1.IN29
data_in[24][31] => Mux0.IN29
data_in[23][0] => Mux31.IN28
data_in[23][1] => Mux30.IN28
data_in[23][2] => Mux29.IN28
data_in[23][3] => Mux28.IN28
data_in[23][4] => Mux27.IN28
data_in[23][5] => Mux26.IN28
data_in[23][6] => Mux25.IN28
data_in[23][7] => Mux24.IN28
data_in[23][8] => Mux23.IN28
data_in[23][9] => Mux22.IN28
data_in[23][10] => Mux21.IN28
data_in[23][11] => Mux20.IN28
data_in[23][12] => Mux19.IN28
data_in[23][13] => Mux18.IN28
data_in[23][14] => Mux17.IN28
data_in[23][15] => Mux16.IN28
data_in[23][16] => Mux15.IN28
data_in[23][17] => Mux14.IN28
data_in[23][18] => Mux13.IN28
data_in[23][19] => Mux12.IN28
data_in[23][20] => Mux11.IN28
data_in[23][21] => Mux10.IN28
data_in[23][22] => Mux9.IN28
data_in[23][23] => Mux8.IN28
data_in[23][24] => Mux7.IN28
data_in[23][25] => Mux6.IN28
data_in[23][26] => Mux5.IN28
data_in[23][27] => Mux4.IN28
data_in[23][28] => Mux3.IN28
data_in[23][29] => Mux2.IN28
data_in[23][30] => Mux1.IN28
data_in[23][31] => Mux0.IN28
data_in[22][0] => Mux31.IN27
data_in[22][1] => Mux30.IN27
data_in[22][2] => Mux29.IN27
data_in[22][3] => Mux28.IN27
data_in[22][4] => Mux27.IN27
data_in[22][5] => Mux26.IN27
data_in[22][6] => Mux25.IN27
data_in[22][7] => Mux24.IN27
data_in[22][8] => Mux23.IN27
data_in[22][9] => Mux22.IN27
data_in[22][10] => Mux21.IN27
data_in[22][11] => Mux20.IN27
data_in[22][12] => Mux19.IN27
data_in[22][13] => Mux18.IN27
data_in[22][14] => Mux17.IN27
data_in[22][15] => Mux16.IN27
data_in[22][16] => Mux15.IN27
data_in[22][17] => Mux14.IN27
data_in[22][18] => Mux13.IN27
data_in[22][19] => Mux12.IN27
data_in[22][20] => Mux11.IN27
data_in[22][21] => Mux10.IN27
data_in[22][22] => Mux9.IN27
data_in[22][23] => Mux8.IN27
data_in[22][24] => Mux7.IN27
data_in[22][25] => Mux6.IN27
data_in[22][26] => Mux5.IN27
data_in[22][27] => Mux4.IN27
data_in[22][28] => Mux3.IN27
data_in[22][29] => Mux2.IN27
data_in[22][30] => Mux1.IN27
data_in[22][31] => Mux0.IN27
data_in[21][0] => Mux31.IN26
data_in[21][1] => Mux30.IN26
data_in[21][2] => Mux29.IN26
data_in[21][3] => Mux28.IN26
data_in[21][4] => Mux27.IN26
data_in[21][5] => Mux26.IN26
data_in[21][6] => Mux25.IN26
data_in[21][7] => Mux24.IN26
data_in[21][8] => Mux23.IN26
data_in[21][9] => Mux22.IN26
data_in[21][10] => Mux21.IN26
data_in[21][11] => Mux20.IN26
data_in[21][12] => Mux19.IN26
data_in[21][13] => Mux18.IN26
data_in[21][14] => Mux17.IN26
data_in[21][15] => Mux16.IN26
data_in[21][16] => Mux15.IN26
data_in[21][17] => Mux14.IN26
data_in[21][18] => Mux13.IN26
data_in[21][19] => Mux12.IN26
data_in[21][20] => Mux11.IN26
data_in[21][21] => Mux10.IN26
data_in[21][22] => Mux9.IN26
data_in[21][23] => Mux8.IN26
data_in[21][24] => Mux7.IN26
data_in[21][25] => Mux6.IN26
data_in[21][26] => Mux5.IN26
data_in[21][27] => Mux4.IN26
data_in[21][28] => Mux3.IN26
data_in[21][29] => Mux2.IN26
data_in[21][30] => Mux1.IN26
data_in[21][31] => Mux0.IN26
data_in[20][0] => Mux31.IN25
data_in[20][1] => Mux30.IN25
data_in[20][2] => Mux29.IN25
data_in[20][3] => Mux28.IN25
data_in[20][4] => Mux27.IN25
data_in[20][5] => Mux26.IN25
data_in[20][6] => Mux25.IN25
data_in[20][7] => Mux24.IN25
data_in[20][8] => Mux23.IN25
data_in[20][9] => Mux22.IN25
data_in[20][10] => Mux21.IN25
data_in[20][11] => Mux20.IN25
data_in[20][12] => Mux19.IN25
data_in[20][13] => Mux18.IN25
data_in[20][14] => Mux17.IN25
data_in[20][15] => Mux16.IN25
data_in[20][16] => Mux15.IN25
data_in[20][17] => Mux14.IN25
data_in[20][18] => Mux13.IN25
data_in[20][19] => Mux12.IN25
data_in[20][20] => Mux11.IN25
data_in[20][21] => Mux10.IN25
data_in[20][22] => Mux9.IN25
data_in[20][23] => Mux8.IN25
data_in[20][24] => Mux7.IN25
data_in[20][25] => Mux6.IN25
data_in[20][26] => Mux5.IN25
data_in[20][27] => Mux4.IN25
data_in[20][28] => Mux3.IN25
data_in[20][29] => Mux2.IN25
data_in[20][30] => Mux1.IN25
data_in[20][31] => Mux0.IN25
data_in[19][0] => Mux31.IN24
data_in[19][1] => Mux30.IN24
data_in[19][2] => Mux29.IN24
data_in[19][3] => Mux28.IN24
data_in[19][4] => Mux27.IN24
data_in[19][5] => Mux26.IN24
data_in[19][6] => Mux25.IN24
data_in[19][7] => Mux24.IN24
data_in[19][8] => Mux23.IN24
data_in[19][9] => Mux22.IN24
data_in[19][10] => Mux21.IN24
data_in[19][11] => Mux20.IN24
data_in[19][12] => Mux19.IN24
data_in[19][13] => Mux18.IN24
data_in[19][14] => Mux17.IN24
data_in[19][15] => Mux16.IN24
data_in[19][16] => Mux15.IN24
data_in[19][17] => Mux14.IN24
data_in[19][18] => Mux13.IN24
data_in[19][19] => Mux12.IN24
data_in[19][20] => Mux11.IN24
data_in[19][21] => Mux10.IN24
data_in[19][22] => Mux9.IN24
data_in[19][23] => Mux8.IN24
data_in[19][24] => Mux7.IN24
data_in[19][25] => Mux6.IN24
data_in[19][26] => Mux5.IN24
data_in[19][27] => Mux4.IN24
data_in[19][28] => Mux3.IN24
data_in[19][29] => Mux2.IN24
data_in[19][30] => Mux1.IN24
data_in[19][31] => Mux0.IN24
data_in[18][0] => Mux31.IN23
data_in[18][1] => Mux30.IN23
data_in[18][2] => Mux29.IN23
data_in[18][3] => Mux28.IN23
data_in[18][4] => Mux27.IN23
data_in[18][5] => Mux26.IN23
data_in[18][6] => Mux25.IN23
data_in[18][7] => Mux24.IN23
data_in[18][8] => Mux23.IN23
data_in[18][9] => Mux22.IN23
data_in[18][10] => Mux21.IN23
data_in[18][11] => Mux20.IN23
data_in[18][12] => Mux19.IN23
data_in[18][13] => Mux18.IN23
data_in[18][14] => Mux17.IN23
data_in[18][15] => Mux16.IN23
data_in[18][16] => Mux15.IN23
data_in[18][17] => Mux14.IN23
data_in[18][18] => Mux13.IN23
data_in[18][19] => Mux12.IN23
data_in[18][20] => Mux11.IN23
data_in[18][21] => Mux10.IN23
data_in[18][22] => Mux9.IN23
data_in[18][23] => Mux8.IN23
data_in[18][24] => Mux7.IN23
data_in[18][25] => Mux6.IN23
data_in[18][26] => Mux5.IN23
data_in[18][27] => Mux4.IN23
data_in[18][28] => Mux3.IN23
data_in[18][29] => Mux2.IN23
data_in[18][30] => Mux1.IN23
data_in[18][31] => Mux0.IN23
data_in[17][0] => Mux31.IN22
data_in[17][1] => Mux30.IN22
data_in[17][2] => Mux29.IN22
data_in[17][3] => Mux28.IN22
data_in[17][4] => Mux27.IN22
data_in[17][5] => Mux26.IN22
data_in[17][6] => Mux25.IN22
data_in[17][7] => Mux24.IN22
data_in[17][8] => Mux23.IN22
data_in[17][9] => Mux22.IN22
data_in[17][10] => Mux21.IN22
data_in[17][11] => Mux20.IN22
data_in[17][12] => Mux19.IN22
data_in[17][13] => Mux18.IN22
data_in[17][14] => Mux17.IN22
data_in[17][15] => Mux16.IN22
data_in[17][16] => Mux15.IN22
data_in[17][17] => Mux14.IN22
data_in[17][18] => Mux13.IN22
data_in[17][19] => Mux12.IN22
data_in[17][20] => Mux11.IN22
data_in[17][21] => Mux10.IN22
data_in[17][22] => Mux9.IN22
data_in[17][23] => Mux8.IN22
data_in[17][24] => Mux7.IN22
data_in[17][25] => Mux6.IN22
data_in[17][26] => Mux5.IN22
data_in[17][27] => Mux4.IN22
data_in[17][28] => Mux3.IN22
data_in[17][29] => Mux2.IN22
data_in[17][30] => Mux1.IN22
data_in[17][31] => Mux0.IN22
data_in[16][0] => Mux31.IN21
data_in[16][1] => Mux30.IN21
data_in[16][2] => Mux29.IN21
data_in[16][3] => Mux28.IN21
data_in[16][4] => Mux27.IN21
data_in[16][5] => Mux26.IN21
data_in[16][6] => Mux25.IN21
data_in[16][7] => Mux24.IN21
data_in[16][8] => Mux23.IN21
data_in[16][9] => Mux22.IN21
data_in[16][10] => Mux21.IN21
data_in[16][11] => Mux20.IN21
data_in[16][12] => Mux19.IN21
data_in[16][13] => Mux18.IN21
data_in[16][14] => Mux17.IN21
data_in[16][15] => Mux16.IN21
data_in[16][16] => Mux15.IN21
data_in[16][17] => Mux14.IN21
data_in[16][18] => Mux13.IN21
data_in[16][19] => Mux12.IN21
data_in[16][20] => Mux11.IN21
data_in[16][21] => Mux10.IN21
data_in[16][22] => Mux9.IN21
data_in[16][23] => Mux8.IN21
data_in[16][24] => Mux7.IN21
data_in[16][25] => Mux6.IN21
data_in[16][26] => Mux5.IN21
data_in[16][27] => Mux4.IN21
data_in[16][28] => Mux3.IN21
data_in[16][29] => Mux2.IN21
data_in[16][30] => Mux1.IN21
data_in[16][31] => Mux0.IN21
data_in[15][0] => Mux31.IN20
data_in[15][1] => Mux30.IN20
data_in[15][2] => Mux29.IN20
data_in[15][3] => Mux28.IN20
data_in[15][4] => Mux27.IN20
data_in[15][5] => Mux26.IN20
data_in[15][6] => Mux25.IN20
data_in[15][7] => Mux24.IN20
data_in[15][8] => Mux23.IN20
data_in[15][9] => Mux22.IN20
data_in[15][10] => Mux21.IN20
data_in[15][11] => Mux20.IN20
data_in[15][12] => Mux19.IN20
data_in[15][13] => Mux18.IN20
data_in[15][14] => Mux17.IN20
data_in[15][15] => Mux16.IN20
data_in[15][16] => Mux15.IN20
data_in[15][17] => Mux14.IN20
data_in[15][18] => Mux13.IN20
data_in[15][19] => Mux12.IN20
data_in[15][20] => Mux11.IN20
data_in[15][21] => Mux10.IN20
data_in[15][22] => Mux9.IN20
data_in[15][23] => Mux8.IN20
data_in[15][24] => Mux7.IN20
data_in[15][25] => Mux6.IN20
data_in[15][26] => Mux5.IN20
data_in[15][27] => Mux4.IN20
data_in[15][28] => Mux3.IN20
data_in[15][29] => Mux2.IN20
data_in[15][30] => Mux1.IN20
data_in[15][31] => Mux0.IN20
data_in[14][0] => Mux31.IN19
data_in[14][1] => Mux30.IN19
data_in[14][2] => Mux29.IN19
data_in[14][3] => Mux28.IN19
data_in[14][4] => Mux27.IN19
data_in[14][5] => Mux26.IN19
data_in[14][6] => Mux25.IN19
data_in[14][7] => Mux24.IN19
data_in[14][8] => Mux23.IN19
data_in[14][9] => Mux22.IN19
data_in[14][10] => Mux21.IN19
data_in[14][11] => Mux20.IN19
data_in[14][12] => Mux19.IN19
data_in[14][13] => Mux18.IN19
data_in[14][14] => Mux17.IN19
data_in[14][15] => Mux16.IN19
data_in[14][16] => Mux15.IN19
data_in[14][17] => Mux14.IN19
data_in[14][18] => Mux13.IN19
data_in[14][19] => Mux12.IN19
data_in[14][20] => Mux11.IN19
data_in[14][21] => Mux10.IN19
data_in[14][22] => Mux9.IN19
data_in[14][23] => Mux8.IN19
data_in[14][24] => Mux7.IN19
data_in[14][25] => Mux6.IN19
data_in[14][26] => Mux5.IN19
data_in[14][27] => Mux4.IN19
data_in[14][28] => Mux3.IN19
data_in[14][29] => Mux2.IN19
data_in[14][30] => Mux1.IN19
data_in[14][31] => Mux0.IN19
data_in[13][0] => Mux31.IN18
data_in[13][1] => Mux30.IN18
data_in[13][2] => Mux29.IN18
data_in[13][3] => Mux28.IN18
data_in[13][4] => Mux27.IN18
data_in[13][5] => Mux26.IN18
data_in[13][6] => Mux25.IN18
data_in[13][7] => Mux24.IN18
data_in[13][8] => Mux23.IN18
data_in[13][9] => Mux22.IN18
data_in[13][10] => Mux21.IN18
data_in[13][11] => Mux20.IN18
data_in[13][12] => Mux19.IN18
data_in[13][13] => Mux18.IN18
data_in[13][14] => Mux17.IN18
data_in[13][15] => Mux16.IN18
data_in[13][16] => Mux15.IN18
data_in[13][17] => Mux14.IN18
data_in[13][18] => Mux13.IN18
data_in[13][19] => Mux12.IN18
data_in[13][20] => Mux11.IN18
data_in[13][21] => Mux10.IN18
data_in[13][22] => Mux9.IN18
data_in[13][23] => Mux8.IN18
data_in[13][24] => Mux7.IN18
data_in[13][25] => Mux6.IN18
data_in[13][26] => Mux5.IN18
data_in[13][27] => Mux4.IN18
data_in[13][28] => Mux3.IN18
data_in[13][29] => Mux2.IN18
data_in[13][30] => Mux1.IN18
data_in[13][31] => Mux0.IN18
data_in[12][0] => Mux31.IN17
data_in[12][1] => Mux30.IN17
data_in[12][2] => Mux29.IN17
data_in[12][3] => Mux28.IN17
data_in[12][4] => Mux27.IN17
data_in[12][5] => Mux26.IN17
data_in[12][6] => Mux25.IN17
data_in[12][7] => Mux24.IN17
data_in[12][8] => Mux23.IN17
data_in[12][9] => Mux22.IN17
data_in[12][10] => Mux21.IN17
data_in[12][11] => Mux20.IN17
data_in[12][12] => Mux19.IN17
data_in[12][13] => Mux18.IN17
data_in[12][14] => Mux17.IN17
data_in[12][15] => Mux16.IN17
data_in[12][16] => Mux15.IN17
data_in[12][17] => Mux14.IN17
data_in[12][18] => Mux13.IN17
data_in[12][19] => Mux12.IN17
data_in[12][20] => Mux11.IN17
data_in[12][21] => Mux10.IN17
data_in[12][22] => Mux9.IN17
data_in[12][23] => Mux8.IN17
data_in[12][24] => Mux7.IN17
data_in[12][25] => Mux6.IN17
data_in[12][26] => Mux5.IN17
data_in[12][27] => Mux4.IN17
data_in[12][28] => Mux3.IN17
data_in[12][29] => Mux2.IN17
data_in[12][30] => Mux1.IN17
data_in[12][31] => Mux0.IN17
data_in[11][0] => Mux31.IN16
data_in[11][1] => Mux30.IN16
data_in[11][2] => Mux29.IN16
data_in[11][3] => Mux28.IN16
data_in[11][4] => Mux27.IN16
data_in[11][5] => Mux26.IN16
data_in[11][6] => Mux25.IN16
data_in[11][7] => Mux24.IN16
data_in[11][8] => Mux23.IN16
data_in[11][9] => Mux22.IN16
data_in[11][10] => Mux21.IN16
data_in[11][11] => Mux20.IN16
data_in[11][12] => Mux19.IN16
data_in[11][13] => Mux18.IN16
data_in[11][14] => Mux17.IN16
data_in[11][15] => Mux16.IN16
data_in[11][16] => Mux15.IN16
data_in[11][17] => Mux14.IN16
data_in[11][18] => Mux13.IN16
data_in[11][19] => Mux12.IN16
data_in[11][20] => Mux11.IN16
data_in[11][21] => Mux10.IN16
data_in[11][22] => Mux9.IN16
data_in[11][23] => Mux8.IN16
data_in[11][24] => Mux7.IN16
data_in[11][25] => Mux6.IN16
data_in[11][26] => Mux5.IN16
data_in[11][27] => Mux4.IN16
data_in[11][28] => Mux3.IN16
data_in[11][29] => Mux2.IN16
data_in[11][30] => Mux1.IN16
data_in[11][31] => Mux0.IN16
data_in[10][0] => Mux31.IN15
data_in[10][1] => Mux30.IN15
data_in[10][2] => Mux29.IN15
data_in[10][3] => Mux28.IN15
data_in[10][4] => Mux27.IN15
data_in[10][5] => Mux26.IN15
data_in[10][6] => Mux25.IN15
data_in[10][7] => Mux24.IN15
data_in[10][8] => Mux23.IN15
data_in[10][9] => Mux22.IN15
data_in[10][10] => Mux21.IN15
data_in[10][11] => Mux20.IN15
data_in[10][12] => Mux19.IN15
data_in[10][13] => Mux18.IN15
data_in[10][14] => Mux17.IN15
data_in[10][15] => Mux16.IN15
data_in[10][16] => Mux15.IN15
data_in[10][17] => Mux14.IN15
data_in[10][18] => Mux13.IN15
data_in[10][19] => Mux12.IN15
data_in[10][20] => Mux11.IN15
data_in[10][21] => Mux10.IN15
data_in[10][22] => Mux9.IN15
data_in[10][23] => Mux8.IN15
data_in[10][24] => Mux7.IN15
data_in[10][25] => Mux6.IN15
data_in[10][26] => Mux5.IN15
data_in[10][27] => Mux4.IN15
data_in[10][28] => Mux3.IN15
data_in[10][29] => Mux2.IN15
data_in[10][30] => Mux1.IN15
data_in[10][31] => Mux0.IN15
data_in[9][0] => Mux31.IN14
data_in[9][1] => Mux30.IN14
data_in[9][2] => Mux29.IN14
data_in[9][3] => Mux28.IN14
data_in[9][4] => Mux27.IN14
data_in[9][5] => Mux26.IN14
data_in[9][6] => Mux25.IN14
data_in[9][7] => Mux24.IN14
data_in[9][8] => Mux23.IN14
data_in[9][9] => Mux22.IN14
data_in[9][10] => Mux21.IN14
data_in[9][11] => Mux20.IN14
data_in[9][12] => Mux19.IN14
data_in[9][13] => Mux18.IN14
data_in[9][14] => Mux17.IN14
data_in[9][15] => Mux16.IN14
data_in[9][16] => Mux15.IN14
data_in[9][17] => Mux14.IN14
data_in[9][18] => Mux13.IN14
data_in[9][19] => Mux12.IN14
data_in[9][20] => Mux11.IN14
data_in[9][21] => Mux10.IN14
data_in[9][22] => Mux9.IN14
data_in[9][23] => Mux8.IN14
data_in[9][24] => Mux7.IN14
data_in[9][25] => Mux6.IN14
data_in[9][26] => Mux5.IN14
data_in[9][27] => Mux4.IN14
data_in[9][28] => Mux3.IN14
data_in[9][29] => Mux2.IN14
data_in[9][30] => Mux1.IN14
data_in[9][31] => Mux0.IN14
data_in[8][0] => Mux31.IN13
data_in[8][1] => Mux30.IN13
data_in[8][2] => Mux29.IN13
data_in[8][3] => Mux28.IN13
data_in[8][4] => Mux27.IN13
data_in[8][5] => Mux26.IN13
data_in[8][6] => Mux25.IN13
data_in[8][7] => Mux24.IN13
data_in[8][8] => Mux23.IN13
data_in[8][9] => Mux22.IN13
data_in[8][10] => Mux21.IN13
data_in[8][11] => Mux20.IN13
data_in[8][12] => Mux19.IN13
data_in[8][13] => Mux18.IN13
data_in[8][14] => Mux17.IN13
data_in[8][15] => Mux16.IN13
data_in[8][16] => Mux15.IN13
data_in[8][17] => Mux14.IN13
data_in[8][18] => Mux13.IN13
data_in[8][19] => Mux12.IN13
data_in[8][20] => Mux11.IN13
data_in[8][21] => Mux10.IN13
data_in[8][22] => Mux9.IN13
data_in[8][23] => Mux8.IN13
data_in[8][24] => Mux7.IN13
data_in[8][25] => Mux6.IN13
data_in[8][26] => Mux5.IN13
data_in[8][27] => Mux4.IN13
data_in[8][28] => Mux3.IN13
data_in[8][29] => Mux2.IN13
data_in[8][30] => Mux1.IN13
data_in[8][31] => Mux0.IN13
data_in[7][0] => Mux31.IN12
data_in[7][1] => Mux30.IN12
data_in[7][2] => Mux29.IN12
data_in[7][3] => Mux28.IN12
data_in[7][4] => Mux27.IN12
data_in[7][5] => Mux26.IN12
data_in[7][6] => Mux25.IN12
data_in[7][7] => Mux24.IN12
data_in[7][8] => Mux23.IN12
data_in[7][9] => Mux22.IN12
data_in[7][10] => Mux21.IN12
data_in[7][11] => Mux20.IN12
data_in[7][12] => Mux19.IN12
data_in[7][13] => Mux18.IN12
data_in[7][14] => Mux17.IN12
data_in[7][15] => Mux16.IN12
data_in[7][16] => Mux15.IN12
data_in[7][17] => Mux14.IN12
data_in[7][18] => Mux13.IN12
data_in[7][19] => Mux12.IN12
data_in[7][20] => Mux11.IN12
data_in[7][21] => Mux10.IN12
data_in[7][22] => Mux9.IN12
data_in[7][23] => Mux8.IN12
data_in[7][24] => Mux7.IN12
data_in[7][25] => Mux6.IN12
data_in[7][26] => Mux5.IN12
data_in[7][27] => Mux4.IN12
data_in[7][28] => Mux3.IN12
data_in[7][29] => Mux2.IN12
data_in[7][30] => Mux1.IN12
data_in[7][31] => Mux0.IN12
data_in[6][0] => Mux31.IN11
data_in[6][1] => Mux30.IN11
data_in[6][2] => Mux29.IN11
data_in[6][3] => Mux28.IN11
data_in[6][4] => Mux27.IN11
data_in[6][5] => Mux26.IN11
data_in[6][6] => Mux25.IN11
data_in[6][7] => Mux24.IN11
data_in[6][8] => Mux23.IN11
data_in[6][9] => Mux22.IN11
data_in[6][10] => Mux21.IN11
data_in[6][11] => Mux20.IN11
data_in[6][12] => Mux19.IN11
data_in[6][13] => Mux18.IN11
data_in[6][14] => Mux17.IN11
data_in[6][15] => Mux16.IN11
data_in[6][16] => Mux15.IN11
data_in[6][17] => Mux14.IN11
data_in[6][18] => Mux13.IN11
data_in[6][19] => Mux12.IN11
data_in[6][20] => Mux11.IN11
data_in[6][21] => Mux10.IN11
data_in[6][22] => Mux9.IN11
data_in[6][23] => Mux8.IN11
data_in[6][24] => Mux7.IN11
data_in[6][25] => Mux6.IN11
data_in[6][26] => Mux5.IN11
data_in[6][27] => Mux4.IN11
data_in[6][28] => Mux3.IN11
data_in[6][29] => Mux2.IN11
data_in[6][30] => Mux1.IN11
data_in[6][31] => Mux0.IN11
data_in[5][0] => Mux31.IN10
data_in[5][1] => Mux30.IN10
data_in[5][2] => Mux29.IN10
data_in[5][3] => Mux28.IN10
data_in[5][4] => Mux27.IN10
data_in[5][5] => Mux26.IN10
data_in[5][6] => Mux25.IN10
data_in[5][7] => Mux24.IN10
data_in[5][8] => Mux23.IN10
data_in[5][9] => Mux22.IN10
data_in[5][10] => Mux21.IN10
data_in[5][11] => Mux20.IN10
data_in[5][12] => Mux19.IN10
data_in[5][13] => Mux18.IN10
data_in[5][14] => Mux17.IN10
data_in[5][15] => Mux16.IN10
data_in[5][16] => Mux15.IN10
data_in[5][17] => Mux14.IN10
data_in[5][18] => Mux13.IN10
data_in[5][19] => Mux12.IN10
data_in[5][20] => Mux11.IN10
data_in[5][21] => Mux10.IN10
data_in[5][22] => Mux9.IN10
data_in[5][23] => Mux8.IN10
data_in[5][24] => Mux7.IN10
data_in[5][25] => Mux6.IN10
data_in[5][26] => Mux5.IN10
data_in[5][27] => Mux4.IN10
data_in[5][28] => Mux3.IN10
data_in[5][29] => Mux2.IN10
data_in[5][30] => Mux1.IN10
data_in[5][31] => Mux0.IN10
data_in[4][0] => Mux31.IN9
data_in[4][1] => Mux30.IN9
data_in[4][2] => Mux29.IN9
data_in[4][3] => Mux28.IN9
data_in[4][4] => Mux27.IN9
data_in[4][5] => Mux26.IN9
data_in[4][6] => Mux25.IN9
data_in[4][7] => Mux24.IN9
data_in[4][8] => Mux23.IN9
data_in[4][9] => Mux22.IN9
data_in[4][10] => Mux21.IN9
data_in[4][11] => Mux20.IN9
data_in[4][12] => Mux19.IN9
data_in[4][13] => Mux18.IN9
data_in[4][14] => Mux17.IN9
data_in[4][15] => Mux16.IN9
data_in[4][16] => Mux15.IN9
data_in[4][17] => Mux14.IN9
data_in[4][18] => Mux13.IN9
data_in[4][19] => Mux12.IN9
data_in[4][20] => Mux11.IN9
data_in[4][21] => Mux10.IN9
data_in[4][22] => Mux9.IN9
data_in[4][23] => Mux8.IN9
data_in[4][24] => Mux7.IN9
data_in[4][25] => Mux6.IN9
data_in[4][26] => Mux5.IN9
data_in[4][27] => Mux4.IN9
data_in[4][28] => Mux3.IN9
data_in[4][29] => Mux2.IN9
data_in[4][30] => Mux1.IN9
data_in[4][31] => Mux0.IN9
data_in[3][0] => Mux31.IN8
data_in[3][1] => Mux30.IN8
data_in[3][2] => Mux29.IN8
data_in[3][3] => Mux28.IN8
data_in[3][4] => Mux27.IN8
data_in[3][5] => Mux26.IN8
data_in[3][6] => Mux25.IN8
data_in[3][7] => Mux24.IN8
data_in[3][8] => Mux23.IN8
data_in[3][9] => Mux22.IN8
data_in[3][10] => Mux21.IN8
data_in[3][11] => Mux20.IN8
data_in[3][12] => Mux19.IN8
data_in[3][13] => Mux18.IN8
data_in[3][14] => Mux17.IN8
data_in[3][15] => Mux16.IN8
data_in[3][16] => Mux15.IN8
data_in[3][17] => Mux14.IN8
data_in[3][18] => Mux13.IN8
data_in[3][19] => Mux12.IN8
data_in[3][20] => Mux11.IN8
data_in[3][21] => Mux10.IN8
data_in[3][22] => Mux9.IN8
data_in[3][23] => Mux8.IN8
data_in[3][24] => Mux7.IN8
data_in[3][25] => Mux6.IN8
data_in[3][26] => Mux5.IN8
data_in[3][27] => Mux4.IN8
data_in[3][28] => Mux3.IN8
data_in[3][29] => Mux2.IN8
data_in[3][30] => Mux1.IN8
data_in[3][31] => Mux0.IN8
data_in[2][0] => Mux31.IN7
data_in[2][1] => Mux30.IN7
data_in[2][2] => Mux29.IN7
data_in[2][3] => Mux28.IN7
data_in[2][4] => Mux27.IN7
data_in[2][5] => Mux26.IN7
data_in[2][6] => Mux25.IN7
data_in[2][7] => Mux24.IN7
data_in[2][8] => Mux23.IN7
data_in[2][9] => Mux22.IN7
data_in[2][10] => Mux21.IN7
data_in[2][11] => Mux20.IN7
data_in[2][12] => Mux19.IN7
data_in[2][13] => Mux18.IN7
data_in[2][14] => Mux17.IN7
data_in[2][15] => Mux16.IN7
data_in[2][16] => Mux15.IN7
data_in[2][17] => Mux14.IN7
data_in[2][18] => Mux13.IN7
data_in[2][19] => Mux12.IN7
data_in[2][20] => Mux11.IN7
data_in[2][21] => Mux10.IN7
data_in[2][22] => Mux9.IN7
data_in[2][23] => Mux8.IN7
data_in[2][24] => Mux7.IN7
data_in[2][25] => Mux6.IN7
data_in[2][26] => Mux5.IN7
data_in[2][27] => Mux4.IN7
data_in[2][28] => Mux3.IN7
data_in[2][29] => Mux2.IN7
data_in[2][30] => Mux1.IN7
data_in[2][31] => Mux0.IN7
data_in[1][0] => Mux31.IN6
data_in[1][1] => Mux30.IN6
data_in[1][2] => Mux29.IN6
data_in[1][3] => Mux28.IN6
data_in[1][4] => Mux27.IN6
data_in[1][5] => Mux26.IN6
data_in[1][6] => Mux25.IN6
data_in[1][7] => Mux24.IN6
data_in[1][8] => Mux23.IN6
data_in[1][9] => Mux22.IN6
data_in[1][10] => Mux21.IN6
data_in[1][11] => Mux20.IN6
data_in[1][12] => Mux19.IN6
data_in[1][13] => Mux18.IN6
data_in[1][14] => Mux17.IN6
data_in[1][15] => Mux16.IN6
data_in[1][16] => Mux15.IN6
data_in[1][17] => Mux14.IN6
data_in[1][18] => Mux13.IN6
data_in[1][19] => Mux12.IN6
data_in[1][20] => Mux11.IN6
data_in[1][21] => Mux10.IN6
data_in[1][22] => Mux9.IN6
data_in[1][23] => Mux8.IN6
data_in[1][24] => Mux7.IN6
data_in[1][25] => Mux6.IN6
data_in[1][26] => Mux5.IN6
data_in[1][27] => Mux4.IN6
data_in[1][28] => Mux3.IN6
data_in[1][29] => Mux2.IN6
data_in[1][30] => Mux1.IN6
data_in[1][31] => Mux0.IN6
data_in[0][0] => Mux31.IN5
data_in[0][1] => Mux30.IN5
data_in[0][2] => Mux29.IN5
data_in[0][3] => Mux28.IN5
data_in[0][4] => Mux27.IN5
data_in[0][5] => Mux26.IN5
data_in[0][6] => Mux25.IN5
data_in[0][7] => Mux24.IN5
data_in[0][8] => Mux23.IN5
data_in[0][9] => Mux22.IN5
data_in[0][10] => Mux21.IN5
data_in[0][11] => Mux20.IN5
data_in[0][12] => Mux19.IN5
data_in[0][13] => Mux18.IN5
data_in[0][14] => Mux17.IN5
data_in[0][15] => Mux16.IN5
data_in[0][16] => Mux15.IN5
data_in[0][17] => Mux14.IN5
data_in[0][18] => Mux13.IN5
data_in[0][19] => Mux12.IN5
data_in[0][20] => Mux11.IN5
data_in[0][21] => Mux10.IN5
data_in[0][22] => Mux9.IN5
data_in[0][23] => Mux8.IN5
data_in[0][24] => Mux7.IN5
data_in[0][25] => Mux6.IN5
data_in[0][26] => Mux5.IN5
data_in[0][27] => Mux4.IN5
data_in[0][28] => Mux3.IN5
data_in[0][29] => Mux2.IN5
data_in[0][30] => Mux1.IN5
data_in[0][31] => Mux0.IN5
data_out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|bitExtender:bitExtender_inst
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => Mux0.IN3
data_in[11] => Mux1.IN3
data_in[11] => Mux2.IN3
data_in[11] => Mux3.IN3
data_in[11] => Mux4.IN3
data_in[11] => Mux5.IN3
data_in[11] => Mux6.IN3
data_in[11] => Mux7.IN3
data_in[11] => Mux8.IN3
data_in[11] => Mux9.IN3
data_in[11] => Mux10.IN3
data_in[11] => Mux11.IN3
data_in[11] => Mux12.IN3
data_in[11] => Mux13.IN3
data_in[11] => Mux14.IN3
data_in[11] => Mux15.IN3
data_in[11] => Mux16.IN3
data_in[11] => Mux17.IN3
data_in[11] => Mux18.IN3
data_in[11] => Mux19.IN3
data_in[11] => data_out[11].DATAIN
data_in[12] => Mux19.IN1
data_in[12] => Mux19.IN2
data_in[13] => Mux18.IN1
data_in[13] => Mux18.IN2
data_in[14] => Mux17.IN1
data_in[14] => Mux17.IN2
data_in[15] => Mux16.IN1
data_in[15] => Mux16.IN2
data_in[16] => Mux15.IN1
data_in[16] => Mux15.IN2
data_in[17] => Mux14.IN1
data_in[17] => Mux14.IN2
data_in[18] => Mux13.IN1
data_in[18] => Mux13.IN2
data_in[19] => Mux0.IN2
data_in[19] => Mux1.IN2
data_in[19] => Mux2.IN2
data_in[19] => Mux3.IN2
data_in[19] => Mux4.IN2
data_in[19] => Mux5.IN2
data_in[19] => Mux6.IN2
data_in[19] => Mux7.IN2
data_in[19] => Mux8.IN2
data_in[19] => Mux9.IN2
data_in[19] => Mux10.IN2
data_in[19] => Mux11.IN2
data_in[19] => Mux12.IN1
data_in[19] => Mux12.IN2
ctrl[0] => Mux0.IN5
ctrl[0] => Mux1.IN5
ctrl[0] => Mux2.IN5
ctrl[0] => Mux3.IN5
ctrl[0] => Mux4.IN5
ctrl[0] => Mux5.IN5
ctrl[0] => Mux6.IN5
ctrl[0] => Mux7.IN5
ctrl[0] => Mux8.IN5
ctrl[0] => Mux9.IN5
ctrl[0] => Mux10.IN5
ctrl[0] => Mux11.IN5
ctrl[0] => Mux12.IN5
ctrl[0] => Mux13.IN5
ctrl[0] => Mux14.IN5
ctrl[0] => Mux15.IN5
ctrl[0] => Mux16.IN5
ctrl[0] => Mux17.IN5
ctrl[0] => Mux18.IN5
ctrl[0] => Mux19.IN5
ctrl[1] => Mux0.IN4
ctrl[1] => Mux1.IN4
ctrl[1] => Mux2.IN4
ctrl[1] => Mux3.IN4
ctrl[1] => Mux4.IN4
ctrl[1] => Mux5.IN4
ctrl[1] => Mux6.IN4
ctrl[1] => Mux7.IN4
ctrl[1] => Mux8.IN4
ctrl[1] => Mux9.IN4
ctrl[1] => Mux10.IN4
ctrl[1] => Mux11.IN4
ctrl[1] => Mux12.IN4
ctrl[1] => Mux13.IN4
ctrl[1] => Mux14.IN4
ctrl[1] => Mux15.IN4
ctrl[1] => Mux16.IN4
ctrl[1] => Mux17.IN4
ctrl[1] => Mux18.IN4
ctrl[1] => Mux19.IN4
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:rs2_or_imm_mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst
Alucontrol[0] => mux2t1_N:muxBeforeResult.i_X0[0]
Alucontrol[1] => mux2t1_N:muxBeforeResult.i_X0[1]
Alucontrol[2] => nBit_ALU:addsub.nAdd_Sub
Alucontrol[3] => mux2t1_N:muxBeforeResult.i_S
flag_mux[0] => ~NO_FANOUT~
flag_mux[1] => ~NO_FANOUT~
input_A[0] => and_32bit:andUnit.i_D0[0]
input_A[0] => or_32bit:orUnit.i_D0[0]
input_A[0] => xor_32bit:xorUnit.i_D0[0]
input_A[0] => nBit_ALU:addsub.input_A[0]
input_A[1] => and_32bit:andUnit.i_D0[1]
input_A[1] => or_32bit:orUnit.i_D0[1]
input_A[1] => xor_32bit:xorUnit.i_D0[1]
input_A[1] => nBit_ALU:addsub.input_A[1]
input_A[2] => and_32bit:andUnit.i_D0[2]
input_A[2] => or_32bit:orUnit.i_D0[2]
input_A[2] => xor_32bit:xorUnit.i_D0[2]
input_A[2] => nBit_ALU:addsub.input_A[2]
input_A[3] => and_32bit:andUnit.i_D0[3]
input_A[3] => or_32bit:orUnit.i_D0[3]
input_A[3] => xor_32bit:xorUnit.i_D0[3]
input_A[3] => nBit_ALU:addsub.input_A[3]
input_A[4] => and_32bit:andUnit.i_D0[4]
input_A[4] => or_32bit:orUnit.i_D0[4]
input_A[4] => xor_32bit:xorUnit.i_D0[4]
input_A[4] => nBit_ALU:addsub.input_A[4]
input_A[5] => and_32bit:andUnit.i_D0[5]
input_A[5] => or_32bit:orUnit.i_D0[5]
input_A[5] => xor_32bit:xorUnit.i_D0[5]
input_A[5] => nBit_ALU:addsub.input_A[5]
input_A[6] => and_32bit:andUnit.i_D0[6]
input_A[6] => or_32bit:orUnit.i_D0[6]
input_A[6] => xor_32bit:xorUnit.i_D0[6]
input_A[6] => nBit_ALU:addsub.input_A[6]
input_A[7] => and_32bit:andUnit.i_D0[7]
input_A[7] => or_32bit:orUnit.i_D0[7]
input_A[7] => xor_32bit:xorUnit.i_D0[7]
input_A[7] => nBit_ALU:addsub.input_A[7]
input_A[8] => and_32bit:andUnit.i_D0[8]
input_A[8] => or_32bit:orUnit.i_D0[8]
input_A[8] => xor_32bit:xorUnit.i_D0[8]
input_A[8] => nBit_ALU:addsub.input_A[8]
input_A[9] => and_32bit:andUnit.i_D0[9]
input_A[9] => or_32bit:orUnit.i_D0[9]
input_A[9] => xor_32bit:xorUnit.i_D0[9]
input_A[9] => nBit_ALU:addsub.input_A[9]
input_A[10] => and_32bit:andUnit.i_D0[10]
input_A[10] => or_32bit:orUnit.i_D0[10]
input_A[10] => xor_32bit:xorUnit.i_D0[10]
input_A[10] => nBit_ALU:addsub.input_A[10]
input_A[11] => and_32bit:andUnit.i_D0[11]
input_A[11] => or_32bit:orUnit.i_D0[11]
input_A[11] => xor_32bit:xorUnit.i_D0[11]
input_A[11] => nBit_ALU:addsub.input_A[11]
input_A[12] => and_32bit:andUnit.i_D0[12]
input_A[12] => or_32bit:orUnit.i_D0[12]
input_A[12] => xor_32bit:xorUnit.i_D0[12]
input_A[12] => nBit_ALU:addsub.input_A[12]
input_A[13] => and_32bit:andUnit.i_D0[13]
input_A[13] => or_32bit:orUnit.i_D0[13]
input_A[13] => xor_32bit:xorUnit.i_D0[13]
input_A[13] => nBit_ALU:addsub.input_A[13]
input_A[14] => and_32bit:andUnit.i_D0[14]
input_A[14] => or_32bit:orUnit.i_D0[14]
input_A[14] => xor_32bit:xorUnit.i_D0[14]
input_A[14] => nBit_ALU:addsub.input_A[14]
input_A[15] => and_32bit:andUnit.i_D0[15]
input_A[15] => or_32bit:orUnit.i_D0[15]
input_A[15] => xor_32bit:xorUnit.i_D0[15]
input_A[15] => nBit_ALU:addsub.input_A[15]
input_A[16] => and_32bit:andUnit.i_D0[16]
input_A[16] => or_32bit:orUnit.i_D0[16]
input_A[16] => xor_32bit:xorUnit.i_D0[16]
input_A[16] => nBit_ALU:addsub.input_A[16]
input_A[17] => and_32bit:andUnit.i_D0[17]
input_A[17] => or_32bit:orUnit.i_D0[17]
input_A[17] => xor_32bit:xorUnit.i_D0[17]
input_A[17] => nBit_ALU:addsub.input_A[17]
input_A[18] => and_32bit:andUnit.i_D0[18]
input_A[18] => or_32bit:orUnit.i_D0[18]
input_A[18] => xor_32bit:xorUnit.i_D0[18]
input_A[18] => nBit_ALU:addsub.input_A[18]
input_A[19] => and_32bit:andUnit.i_D0[19]
input_A[19] => or_32bit:orUnit.i_D0[19]
input_A[19] => xor_32bit:xorUnit.i_D0[19]
input_A[19] => nBit_ALU:addsub.input_A[19]
input_A[20] => and_32bit:andUnit.i_D0[20]
input_A[20] => or_32bit:orUnit.i_D0[20]
input_A[20] => xor_32bit:xorUnit.i_D0[20]
input_A[20] => nBit_ALU:addsub.input_A[20]
input_A[21] => and_32bit:andUnit.i_D0[21]
input_A[21] => or_32bit:orUnit.i_D0[21]
input_A[21] => xor_32bit:xorUnit.i_D0[21]
input_A[21] => nBit_ALU:addsub.input_A[21]
input_A[22] => and_32bit:andUnit.i_D0[22]
input_A[22] => or_32bit:orUnit.i_D0[22]
input_A[22] => xor_32bit:xorUnit.i_D0[22]
input_A[22] => nBit_ALU:addsub.input_A[22]
input_A[23] => and_32bit:andUnit.i_D0[23]
input_A[23] => or_32bit:orUnit.i_D0[23]
input_A[23] => xor_32bit:xorUnit.i_D0[23]
input_A[23] => nBit_ALU:addsub.input_A[23]
input_A[24] => and_32bit:andUnit.i_D0[24]
input_A[24] => or_32bit:orUnit.i_D0[24]
input_A[24] => xor_32bit:xorUnit.i_D0[24]
input_A[24] => nBit_ALU:addsub.input_A[24]
input_A[25] => and_32bit:andUnit.i_D0[25]
input_A[25] => or_32bit:orUnit.i_D0[25]
input_A[25] => xor_32bit:xorUnit.i_D0[25]
input_A[25] => nBit_ALU:addsub.input_A[25]
input_A[26] => and_32bit:andUnit.i_D0[26]
input_A[26] => or_32bit:orUnit.i_D0[26]
input_A[26] => xor_32bit:xorUnit.i_D0[26]
input_A[26] => nBit_ALU:addsub.input_A[26]
input_A[27] => and_32bit:andUnit.i_D0[27]
input_A[27] => or_32bit:orUnit.i_D0[27]
input_A[27] => xor_32bit:xorUnit.i_D0[27]
input_A[27] => nBit_ALU:addsub.input_A[27]
input_A[28] => and_32bit:andUnit.i_D0[28]
input_A[28] => or_32bit:orUnit.i_D0[28]
input_A[28] => xor_32bit:xorUnit.i_D0[28]
input_A[28] => nBit_ALU:addsub.input_A[28]
input_A[29] => and_32bit:andUnit.i_D0[29]
input_A[29] => or_32bit:orUnit.i_D0[29]
input_A[29] => xor_32bit:xorUnit.i_D0[29]
input_A[29] => nBit_ALU:addsub.input_A[29]
input_A[30] => and_32bit:andUnit.i_D0[30]
input_A[30] => or_32bit:orUnit.i_D0[30]
input_A[30] => xor_32bit:xorUnit.i_D0[30]
input_A[30] => nBit_ALU:addsub.input_A[30]
input_A[31] => and_32bit:andUnit.i_D0[31]
input_A[31] => or_32bit:orUnit.i_D0[31]
input_A[31] => xor_32bit:xorUnit.i_D0[31]
input_A[31] => nBit_ALU:addsub.input_A[31]
input_B[0] => and_32bit:andUnit.i_D1[0]
input_B[0] => or_32bit:orUnit.i_D1[0]
input_B[0] => xor_32bit:xorUnit.i_D1[0]
input_B[0] => nBit_ALU:addsub.input_B[0]
input_B[1] => and_32bit:andUnit.i_D1[1]
input_B[1] => or_32bit:orUnit.i_D1[1]
input_B[1] => xor_32bit:xorUnit.i_D1[1]
input_B[1] => nBit_ALU:addsub.input_B[1]
input_B[2] => and_32bit:andUnit.i_D1[2]
input_B[2] => or_32bit:orUnit.i_D1[2]
input_B[2] => xor_32bit:xorUnit.i_D1[2]
input_B[2] => nBit_ALU:addsub.input_B[2]
input_B[3] => and_32bit:andUnit.i_D1[3]
input_B[3] => or_32bit:orUnit.i_D1[3]
input_B[3] => xor_32bit:xorUnit.i_D1[3]
input_B[3] => nBit_ALU:addsub.input_B[3]
input_B[4] => and_32bit:andUnit.i_D1[4]
input_B[4] => or_32bit:orUnit.i_D1[4]
input_B[4] => xor_32bit:xorUnit.i_D1[4]
input_B[4] => nBit_ALU:addsub.input_B[4]
input_B[5] => and_32bit:andUnit.i_D1[5]
input_B[5] => or_32bit:orUnit.i_D1[5]
input_B[5] => xor_32bit:xorUnit.i_D1[5]
input_B[5] => nBit_ALU:addsub.input_B[5]
input_B[6] => and_32bit:andUnit.i_D1[6]
input_B[6] => or_32bit:orUnit.i_D1[6]
input_B[6] => xor_32bit:xorUnit.i_D1[6]
input_B[6] => nBit_ALU:addsub.input_B[6]
input_B[7] => and_32bit:andUnit.i_D1[7]
input_B[7] => or_32bit:orUnit.i_D1[7]
input_B[7] => xor_32bit:xorUnit.i_D1[7]
input_B[7] => nBit_ALU:addsub.input_B[7]
input_B[8] => and_32bit:andUnit.i_D1[8]
input_B[8] => or_32bit:orUnit.i_D1[8]
input_B[8] => xor_32bit:xorUnit.i_D1[8]
input_B[8] => nBit_ALU:addsub.input_B[8]
input_B[9] => and_32bit:andUnit.i_D1[9]
input_B[9] => or_32bit:orUnit.i_D1[9]
input_B[9] => xor_32bit:xorUnit.i_D1[9]
input_B[9] => nBit_ALU:addsub.input_B[9]
input_B[10] => and_32bit:andUnit.i_D1[10]
input_B[10] => or_32bit:orUnit.i_D1[10]
input_B[10] => xor_32bit:xorUnit.i_D1[10]
input_B[10] => nBit_ALU:addsub.input_B[10]
input_B[11] => and_32bit:andUnit.i_D1[11]
input_B[11] => or_32bit:orUnit.i_D1[11]
input_B[11] => xor_32bit:xorUnit.i_D1[11]
input_B[11] => nBit_ALU:addsub.input_B[11]
input_B[12] => and_32bit:andUnit.i_D1[12]
input_B[12] => or_32bit:orUnit.i_D1[12]
input_B[12] => xor_32bit:xorUnit.i_D1[12]
input_B[12] => nBit_ALU:addsub.input_B[12]
input_B[13] => and_32bit:andUnit.i_D1[13]
input_B[13] => or_32bit:orUnit.i_D1[13]
input_B[13] => xor_32bit:xorUnit.i_D1[13]
input_B[13] => nBit_ALU:addsub.input_B[13]
input_B[14] => and_32bit:andUnit.i_D1[14]
input_B[14] => or_32bit:orUnit.i_D1[14]
input_B[14] => xor_32bit:xorUnit.i_D1[14]
input_B[14] => nBit_ALU:addsub.input_B[14]
input_B[15] => and_32bit:andUnit.i_D1[15]
input_B[15] => or_32bit:orUnit.i_D1[15]
input_B[15] => xor_32bit:xorUnit.i_D1[15]
input_B[15] => nBit_ALU:addsub.input_B[15]
input_B[16] => and_32bit:andUnit.i_D1[16]
input_B[16] => or_32bit:orUnit.i_D1[16]
input_B[16] => xor_32bit:xorUnit.i_D1[16]
input_B[16] => nBit_ALU:addsub.input_B[16]
input_B[17] => and_32bit:andUnit.i_D1[17]
input_B[17] => or_32bit:orUnit.i_D1[17]
input_B[17] => xor_32bit:xorUnit.i_D1[17]
input_B[17] => nBit_ALU:addsub.input_B[17]
input_B[18] => and_32bit:andUnit.i_D1[18]
input_B[18] => or_32bit:orUnit.i_D1[18]
input_B[18] => xor_32bit:xorUnit.i_D1[18]
input_B[18] => nBit_ALU:addsub.input_B[18]
input_B[19] => and_32bit:andUnit.i_D1[19]
input_B[19] => or_32bit:orUnit.i_D1[19]
input_B[19] => xor_32bit:xorUnit.i_D1[19]
input_B[19] => nBit_ALU:addsub.input_B[19]
input_B[20] => and_32bit:andUnit.i_D1[20]
input_B[20] => or_32bit:orUnit.i_D1[20]
input_B[20] => xor_32bit:xorUnit.i_D1[20]
input_B[20] => nBit_ALU:addsub.input_B[20]
input_B[21] => and_32bit:andUnit.i_D1[21]
input_B[21] => or_32bit:orUnit.i_D1[21]
input_B[21] => xor_32bit:xorUnit.i_D1[21]
input_B[21] => nBit_ALU:addsub.input_B[21]
input_B[22] => and_32bit:andUnit.i_D1[22]
input_B[22] => or_32bit:orUnit.i_D1[22]
input_B[22] => xor_32bit:xorUnit.i_D1[22]
input_B[22] => nBit_ALU:addsub.input_B[22]
input_B[23] => and_32bit:andUnit.i_D1[23]
input_B[23] => or_32bit:orUnit.i_D1[23]
input_B[23] => xor_32bit:xorUnit.i_D1[23]
input_B[23] => nBit_ALU:addsub.input_B[23]
input_B[24] => and_32bit:andUnit.i_D1[24]
input_B[24] => or_32bit:orUnit.i_D1[24]
input_B[24] => xor_32bit:xorUnit.i_D1[24]
input_B[24] => nBit_ALU:addsub.input_B[24]
input_B[25] => and_32bit:andUnit.i_D1[25]
input_B[25] => or_32bit:orUnit.i_D1[25]
input_B[25] => xor_32bit:xorUnit.i_D1[25]
input_B[25] => nBit_ALU:addsub.input_B[25]
input_B[26] => and_32bit:andUnit.i_D1[26]
input_B[26] => or_32bit:orUnit.i_D1[26]
input_B[26] => xor_32bit:xorUnit.i_D1[26]
input_B[26] => nBit_ALU:addsub.input_B[26]
input_B[27] => and_32bit:andUnit.i_D1[27]
input_B[27] => or_32bit:orUnit.i_D1[27]
input_B[27] => xor_32bit:xorUnit.i_D1[27]
input_B[27] => nBit_ALU:addsub.input_B[27]
input_B[28] => and_32bit:andUnit.i_D1[28]
input_B[28] => or_32bit:orUnit.i_D1[28]
input_B[28] => xor_32bit:xorUnit.i_D1[28]
input_B[28] => nBit_ALU:addsub.input_B[28]
input_B[29] => and_32bit:andUnit.i_D1[29]
input_B[29] => or_32bit:orUnit.i_D1[29]
input_B[29] => xor_32bit:xorUnit.i_D1[29]
input_B[29] => nBit_ALU:addsub.input_B[29]
input_B[30] => and_32bit:andUnit.i_D1[30]
input_B[30] => or_32bit:orUnit.i_D1[30]
input_B[30] => xor_32bit:xorUnit.i_D1[30]
input_B[30] => nBit_ALU:addsub.input_B[30]
input_B[31] => and_32bit:andUnit.i_D1[31]
input_B[31] => or_32bit:orUnit.i_D1[31]
input_B[31] => xor_32bit:xorUnit.i_D1[31]
input_B[31] => nBit_ALU:addsub.input_B[31]
output_result[0] <= mux4x32t1:muxResult.o_output[0]
output_result[1] <= mux4x32t1:muxResult.o_output[1]
output_result[2] <= mux4x32t1:muxResult.o_output[2]
output_result[3] <= mux4x32t1:muxResult.o_output[3]
output_result[4] <= mux4x32t1:muxResult.o_output[4]
output_result[5] <= mux4x32t1:muxResult.o_output[5]
output_result[6] <= mux4x32t1:muxResult.o_output[6]
output_result[7] <= mux4x32t1:muxResult.o_output[7]
output_result[8] <= mux4x32t1:muxResult.o_output[8]
output_result[9] <= mux4x32t1:muxResult.o_output[9]
output_result[10] <= mux4x32t1:muxResult.o_output[10]
output_result[11] <= mux4x32t1:muxResult.o_output[11]
output_result[12] <= mux4x32t1:muxResult.o_output[12]
output_result[13] <= mux4x32t1:muxResult.o_output[13]
output_result[14] <= mux4x32t1:muxResult.o_output[14]
output_result[15] <= mux4x32t1:muxResult.o_output[15]
output_result[16] <= mux4x32t1:muxResult.o_output[16]
output_result[17] <= mux4x32t1:muxResult.o_output[17]
output_result[18] <= mux4x32t1:muxResult.o_output[18]
output_result[19] <= mux4x32t1:muxResult.o_output[19]
output_result[20] <= mux4x32t1:muxResult.o_output[20]
output_result[21] <= mux4x32t1:muxResult.o_output[21]
output_result[22] <= mux4x32t1:muxResult.o_output[22]
output_result[23] <= mux4x32t1:muxResult.o_output[23]
output_result[24] <= mux4x32t1:muxResult.o_output[24]
output_result[25] <= mux4x32t1:muxResult.o_output[25]
output_result[26] <= mux4x32t1:muxResult.o_output[26]
output_result[27] <= mux4x32t1:muxResult.o_output[27]
output_result[28] <= mux4x32t1:muxResult.o_output[28]
output_result[29] <= mux4x32t1:muxResult.o_output[29]
output_result[30] <= mux4x32t1:muxResult.o_output[30]
output_result[31] <= mux4x32t1:muxResult.o_output[31]
flag_zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
flag_carry <= flag_carry.DB_MAX_OUTPUT_PORT_TYPE
flag_negative <= mux4x32t1:muxResult.o_output[31]
flag_overflow <= flag_overflow.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit
i_D0[0] => andg2:G1:0:U_AND.i_A
i_D0[1] => andg2:G1:1:U_AND.i_A
i_D0[2] => andg2:G1:2:U_AND.i_A
i_D0[3] => andg2:G1:3:U_AND.i_A
i_D0[4] => andg2:G1:4:U_AND.i_A
i_D0[5] => andg2:G1:5:U_AND.i_A
i_D0[6] => andg2:G1:6:U_AND.i_A
i_D0[7] => andg2:G1:7:U_AND.i_A
i_D0[8] => andg2:G1:8:U_AND.i_A
i_D0[9] => andg2:G1:9:U_AND.i_A
i_D0[10] => andg2:G1:10:U_AND.i_A
i_D0[11] => andg2:G1:11:U_AND.i_A
i_D0[12] => andg2:G1:12:U_AND.i_A
i_D0[13] => andg2:G1:13:U_AND.i_A
i_D0[14] => andg2:G1:14:U_AND.i_A
i_D0[15] => andg2:G1:15:U_AND.i_A
i_D0[16] => andg2:G1:16:U_AND.i_A
i_D0[17] => andg2:G1:17:U_AND.i_A
i_D0[18] => andg2:G1:18:U_AND.i_A
i_D0[19] => andg2:G1:19:U_AND.i_A
i_D0[20] => andg2:G1:20:U_AND.i_A
i_D0[21] => andg2:G1:21:U_AND.i_A
i_D0[22] => andg2:G1:22:U_AND.i_A
i_D0[23] => andg2:G1:23:U_AND.i_A
i_D0[24] => andg2:G1:24:U_AND.i_A
i_D0[25] => andg2:G1:25:U_AND.i_A
i_D0[26] => andg2:G1:26:U_AND.i_A
i_D0[27] => andg2:G1:27:U_AND.i_A
i_D0[28] => andg2:G1:28:U_AND.i_A
i_D0[29] => andg2:G1:29:U_AND.i_A
i_D0[30] => andg2:G1:30:U_AND.i_A
i_D0[31] => andg2:G1:31:U_AND.i_A
i_D1[0] => andg2:G1:0:U_AND.i_B
i_D1[1] => andg2:G1:1:U_AND.i_B
i_D1[2] => andg2:G1:2:U_AND.i_B
i_D1[3] => andg2:G1:3:U_AND.i_B
i_D1[4] => andg2:G1:4:U_AND.i_B
i_D1[5] => andg2:G1:5:U_AND.i_B
i_D1[6] => andg2:G1:6:U_AND.i_B
i_D1[7] => andg2:G1:7:U_AND.i_B
i_D1[8] => andg2:G1:8:U_AND.i_B
i_D1[9] => andg2:G1:9:U_AND.i_B
i_D1[10] => andg2:G1:10:U_AND.i_B
i_D1[11] => andg2:G1:11:U_AND.i_B
i_D1[12] => andg2:G1:12:U_AND.i_B
i_D1[13] => andg2:G1:13:U_AND.i_B
i_D1[14] => andg2:G1:14:U_AND.i_B
i_D1[15] => andg2:G1:15:U_AND.i_B
i_D1[16] => andg2:G1:16:U_AND.i_B
i_D1[17] => andg2:G1:17:U_AND.i_B
i_D1[18] => andg2:G1:18:U_AND.i_B
i_D1[19] => andg2:G1:19:U_AND.i_B
i_D1[20] => andg2:G1:20:U_AND.i_B
i_D1[21] => andg2:G1:21:U_AND.i_B
i_D1[22] => andg2:G1:22:U_AND.i_B
i_D1[23] => andg2:G1:23:U_AND.i_B
i_D1[24] => andg2:G1:24:U_AND.i_B
i_D1[25] => andg2:G1:25:U_AND.i_B
i_D1[26] => andg2:G1:26:U_AND.i_B
i_D1[27] => andg2:G1:27:U_AND.i_B
i_D1[28] => andg2:G1:28:U_AND.i_B
i_D1[29] => andg2:G1:29:U_AND.i_B
i_D1[30] => andg2:G1:30:U_AND.i_B
i_D1[31] => andg2:G1:31:U_AND.i_B
o_O[0] <= andg2:G1:0:U_AND.o_F
o_O[1] <= andg2:G1:1:U_AND.o_F
o_O[2] <= andg2:G1:2:U_AND.o_F
o_O[3] <= andg2:G1:3:U_AND.o_F
o_O[4] <= andg2:G1:4:U_AND.o_F
o_O[5] <= andg2:G1:5:U_AND.o_F
o_O[6] <= andg2:G1:6:U_AND.o_F
o_O[7] <= andg2:G1:7:U_AND.o_F
o_O[8] <= andg2:G1:8:U_AND.o_F
o_O[9] <= andg2:G1:9:U_AND.o_F
o_O[10] <= andg2:G1:10:U_AND.o_F
o_O[11] <= andg2:G1:11:U_AND.o_F
o_O[12] <= andg2:G1:12:U_AND.o_F
o_O[13] <= andg2:G1:13:U_AND.o_F
o_O[14] <= andg2:G1:14:U_AND.o_F
o_O[15] <= andg2:G1:15:U_AND.o_F
o_O[16] <= andg2:G1:16:U_AND.o_F
o_O[17] <= andg2:G1:17:U_AND.o_F
o_O[18] <= andg2:G1:18:U_AND.o_F
o_O[19] <= andg2:G1:19:U_AND.o_F
o_O[20] <= andg2:G1:20:U_AND.o_F
o_O[21] <= andg2:G1:21:U_AND.o_F
o_O[22] <= andg2:G1:22:U_AND.o_F
o_O[23] <= andg2:G1:23:U_AND.o_F
o_O[24] <= andg2:G1:24:U_AND.o_F
o_O[25] <= andg2:G1:25:U_AND.o_F
o_O[26] <= andg2:G1:26:U_AND.o_F
o_O[27] <= andg2:G1:27:U_AND.o_F
o_O[28] <= andg2:G1:28:U_AND.o_F
o_O[29] <= andg2:G1:29:U_AND.o_F
o_O[30] <= andg2:G1:30:U_AND.o_F
o_O[31] <= andg2:G1:31:U_AND.o_F


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:0:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:1:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:2:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:3:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:4:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:5:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:6:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:7:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:8:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:9:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:10:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:11:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:12:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:13:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:14:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:15:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:16:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:17:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:18:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:19:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:20:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:21:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:22:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:23:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:24:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:25:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:26:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:27:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:28:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:29:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:30:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|and_32bit:andUnit|andg2:\G1:31:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit
i_D0[0] => org2:G1:0:U_AND.i_A
i_D0[1] => org2:G1:1:U_AND.i_A
i_D0[2] => org2:G1:2:U_AND.i_A
i_D0[3] => org2:G1:3:U_AND.i_A
i_D0[4] => org2:G1:4:U_AND.i_A
i_D0[5] => org2:G1:5:U_AND.i_A
i_D0[6] => org2:G1:6:U_AND.i_A
i_D0[7] => org2:G1:7:U_AND.i_A
i_D0[8] => org2:G1:8:U_AND.i_A
i_D0[9] => org2:G1:9:U_AND.i_A
i_D0[10] => org2:G1:10:U_AND.i_A
i_D0[11] => org2:G1:11:U_AND.i_A
i_D0[12] => org2:G1:12:U_AND.i_A
i_D0[13] => org2:G1:13:U_AND.i_A
i_D0[14] => org2:G1:14:U_AND.i_A
i_D0[15] => org2:G1:15:U_AND.i_A
i_D0[16] => org2:G1:16:U_AND.i_A
i_D0[17] => org2:G1:17:U_AND.i_A
i_D0[18] => org2:G1:18:U_AND.i_A
i_D0[19] => org2:G1:19:U_AND.i_A
i_D0[20] => org2:G1:20:U_AND.i_A
i_D0[21] => org2:G1:21:U_AND.i_A
i_D0[22] => org2:G1:22:U_AND.i_A
i_D0[23] => org2:G1:23:U_AND.i_A
i_D0[24] => org2:G1:24:U_AND.i_A
i_D0[25] => org2:G1:25:U_AND.i_A
i_D0[26] => org2:G1:26:U_AND.i_A
i_D0[27] => org2:G1:27:U_AND.i_A
i_D0[28] => org2:G1:28:U_AND.i_A
i_D0[29] => org2:G1:29:U_AND.i_A
i_D0[30] => org2:G1:30:U_AND.i_A
i_D0[31] => org2:G1:31:U_AND.i_A
i_D1[0] => org2:G1:0:U_AND.i_B
i_D1[1] => org2:G1:1:U_AND.i_B
i_D1[2] => org2:G1:2:U_AND.i_B
i_D1[3] => org2:G1:3:U_AND.i_B
i_D1[4] => org2:G1:4:U_AND.i_B
i_D1[5] => org2:G1:5:U_AND.i_B
i_D1[6] => org2:G1:6:U_AND.i_B
i_D1[7] => org2:G1:7:U_AND.i_B
i_D1[8] => org2:G1:8:U_AND.i_B
i_D1[9] => org2:G1:9:U_AND.i_B
i_D1[10] => org2:G1:10:U_AND.i_B
i_D1[11] => org2:G1:11:U_AND.i_B
i_D1[12] => org2:G1:12:U_AND.i_B
i_D1[13] => org2:G1:13:U_AND.i_B
i_D1[14] => org2:G1:14:U_AND.i_B
i_D1[15] => org2:G1:15:U_AND.i_B
i_D1[16] => org2:G1:16:U_AND.i_B
i_D1[17] => org2:G1:17:U_AND.i_B
i_D1[18] => org2:G1:18:U_AND.i_B
i_D1[19] => org2:G1:19:U_AND.i_B
i_D1[20] => org2:G1:20:U_AND.i_B
i_D1[21] => org2:G1:21:U_AND.i_B
i_D1[22] => org2:G1:22:U_AND.i_B
i_D1[23] => org2:G1:23:U_AND.i_B
i_D1[24] => org2:G1:24:U_AND.i_B
i_D1[25] => org2:G1:25:U_AND.i_B
i_D1[26] => org2:G1:26:U_AND.i_B
i_D1[27] => org2:G1:27:U_AND.i_B
i_D1[28] => org2:G1:28:U_AND.i_B
i_D1[29] => org2:G1:29:U_AND.i_B
i_D1[30] => org2:G1:30:U_AND.i_B
i_D1[31] => org2:G1:31:U_AND.i_B
o_O[0] <= org2:G1:0:U_AND.o_F
o_O[1] <= org2:G1:1:U_AND.o_F
o_O[2] <= org2:G1:2:U_AND.o_F
o_O[3] <= org2:G1:3:U_AND.o_F
o_O[4] <= org2:G1:4:U_AND.o_F
o_O[5] <= org2:G1:5:U_AND.o_F
o_O[6] <= org2:G1:6:U_AND.o_F
o_O[7] <= org2:G1:7:U_AND.o_F
o_O[8] <= org2:G1:8:U_AND.o_F
o_O[9] <= org2:G1:9:U_AND.o_F
o_O[10] <= org2:G1:10:U_AND.o_F
o_O[11] <= org2:G1:11:U_AND.o_F
o_O[12] <= org2:G1:12:U_AND.o_F
o_O[13] <= org2:G1:13:U_AND.o_F
o_O[14] <= org2:G1:14:U_AND.o_F
o_O[15] <= org2:G1:15:U_AND.o_F
o_O[16] <= org2:G1:16:U_AND.o_F
o_O[17] <= org2:G1:17:U_AND.o_F
o_O[18] <= org2:G1:18:U_AND.o_F
o_O[19] <= org2:G1:19:U_AND.o_F
o_O[20] <= org2:G1:20:U_AND.o_F
o_O[21] <= org2:G1:21:U_AND.o_F
o_O[22] <= org2:G1:22:U_AND.o_F
o_O[23] <= org2:G1:23:U_AND.o_F
o_O[24] <= org2:G1:24:U_AND.o_F
o_O[25] <= org2:G1:25:U_AND.o_F
o_O[26] <= org2:G1:26:U_AND.o_F
o_O[27] <= org2:G1:27:U_AND.o_F
o_O[28] <= org2:G1:28:U_AND.o_F
o_O[29] <= org2:G1:29:U_AND.o_F
o_O[30] <= org2:G1:30:U_AND.o_F
o_O[31] <= org2:G1:31:U_AND.o_F


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:0:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:1:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:2:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:3:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:4:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:5:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:6:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:7:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:8:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:9:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:10:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:11:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:12:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:13:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:14:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:15:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:16:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:17:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:18:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:19:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:20:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:21:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:22:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:23:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:24:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:25:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:26:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:27:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:28:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:29:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:30:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|or_32bit:orUnit|org2:\G1:31:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit
i_D0[0] => xorg2:G1:0:U_AND.i_A
i_D0[1] => xorg2:G1:1:U_AND.i_A
i_D0[2] => xorg2:G1:2:U_AND.i_A
i_D0[3] => xorg2:G1:3:U_AND.i_A
i_D0[4] => xorg2:G1:4:U_AND.i_A
i_D0[5] => xorg2:G1:5:U_AND.i_A
i_D0[6] => xorg2:G1:6:U_AND.i_A
i_D0[7] => xorg2:G1:7:U_AND.i_A
i_D0[8] => xorg2:G1:8:U_AND.i_A
i_D0[9] => xorg2:G1:9:U_AND.i_A
i_D0[10] => xorg2:G1:10:U_AND.i_A
i_D0[11] => xorg2:G1:11:U_AND.i_A
i_D0[12] => xorg2:G1:12:U_AND.i_A
i_D0[13] => xorg2:G1:13:U_AND.i_A
i_D0[14] => xorg2:G1:14:U_AND.i_A
i_D0[15] => xorg2:G1:15:U_AND.i_A
i_D0[16] => xorg2:G1:16:U_AND.i_A
i_D0[17] => xorg2:G1:17:U_AND.i_A
i_D0[18] => xorg2:G1:18:U_AND.i_A
i_D0[19] => xorg2:G1:19:U_AND.i_A
i_D0[20] => xorg2:G1:20:U_AND.i_A
i_D0[21] => xorg2:G1:21:U_AND.i_A
i_D0[22] => xorg2:G1:22:U_AND.i_A
i_D0[23] => xorg2:G1:23:U_AND.i_A
i_D0[24] => xorg2:G1:24:U_AND.i_A
i_D0[25] => xorg2:G1:25:U_AND.i_A
i_D0[26] => xorg2:G1:26:U_AND.i_A
i_D0[27] => xorg2:G1:27:U_AND.i_A
i_D0[28] => xorg2:G1:28:U_AND.i_A
i_D0[29] => xorg2:G1:29:U_AND.i_A
i_D0[30] => xorg2:G1:30:U_AND.i_A
i_D0[31] => xorg2:G1:31:U_AND.i_A
i_D1[0] => xorg2:G1:0:U_AND.i_B
i_D1[1] => xorg2:G1:1:U_AND.i_B
i_D1[2] => xorg2:G1:2:U_AND.i_B
i_D1[3] => xorg2:G1:3:U_AND.i_B
i_D1[4] => xorg2:G1:4:U_AND.i_B
i_D1[5] => xorg2:G1:5:U_AND.i_B
i_D1[6] => xorg2:G1:6:U_AND.i_B
i_D1[7] => xorg2:G1:7:U_AND.i_B
i_D1[8] => xorg2:G1:8:U_AND.i_B
i_D1[9] => xorg2:G1:9:U_AND.i_B
i_D1[10] => xorg2:G1:10:U_AND.i_B
i_D1[11] => xorg2:G1:11:U_AND.i_B
i_D1[12] => xorg2:G1:12:U_AND.i_B
i_D1[13] => xorg2:G1:13:U_AND.i_B
i_D1[14] => xorg2:G1:14:U_AND.i_B
i_D1[15] => xorg2:G1:15:U_AND.i_B
i_D1[16] => xorg2:G1:16:U_AND.i_B
i_D1[17] => xorg2:G1:17:U_AND.i_B
i_D1[18] => xorg2:G1:18:U_AND.i_B
i_D1[19] => xorg2:G1:19:U_AND.i_B
i_D1[20] => xorg2:G1:20:U_AND.i_B
i_D1[21] => xorg2:G1:21:U_AND.i_B
i_D1[22] => xorg2:G1:22:U_AND.i_B
i_D1[23] => xorg2:G1:23:U_AND.i_B
i_D1[24] => xorg2:G1:24:U_AND.i_B
i_D1[25] => xorg2:G1:25:U_AND.i_B
i_D1[26] => xorg2:G1:26:U_AND.i_B
i_D1[27] => xorg2:G1:27:U_AND.i_B
i_D1[28] => xorg2:G1:28:U_AND.i_B
i_D1[29] => xorg2:G1:29:U_AND.i_B
i_D1[30] => xorg2:G1:30:U_AND.i_B
i_D1[31] => xorg2:G1:31:U_AND.i_B
o_O[0] <= xorg2:G1:0:U_AND.o_F
o_O[1] <= xorg2:G1:1:U_AND.o_F
o_O[2] <= xorg2:G1:2:U_AND.o_F
o_O[3] <= xorg2:G1:3:U_AND.o_F
o_O[4] <= xorg2:G1:4:U_AND.o_F
o_O[5] <= xorg2:G1:5:U_AND.o_F
o_O[6] <= xorg2:G1:6:U_AND.o_F
o_O[7] <= xorg2:G1:7:U_AND.o_F
o_O[8] <= xorg2:G1:8:U_AND.o_F
o_O[9] <= xorg2:G1:9:U_AND.o_F
o_O[10] <= xorg2:G1:10:U_AND.o_F
o_O[11] <= xorg2:G1:11:U_AND.o_F
o_O[12] <= xorg2:G1:12:U_AND.o_F
o_O[13] <= xorg2:G1:13:U_AND.o_F
o_O[14] <= xorg2:G1:14:U_AND.o_F
o_O[15] <= xorg2:G1:15:U_AND.o_F
o_O[16] <= xorg2:G1:16:U_AND.o_F
o_O[17] <= xorg2:G1:17:U_AND.o_F
o_O[18] <= xorg2:G1:18:U_AND.o_F
o_O[19] <= xorg2:G1:19:U_AND.o_F
o_O[20] <= xorg2:G1:20:U_AND.o_F
o_O[21] <= xorg2:G1:21:U_AND.o_F
o_O[22] <= xorg2:G1:22:U_AND.o_F
o_O[23] <= xorg2:G1:23:U_AND.o_F
o_O[24] <= xorg2:G1:24:U_AND.o_F
o_O[25] <= xorg2:G1:25:U_AND.o_F
o_O[26] <= xorg2:G1:26:U_AND.o_F
o_O[27] <= xorg2:G1:27:U_AND.o_F
o_O[28] <= xorg2:G1:28:U_AND.o_F
o_O[29] <= xorg2:G1:29:U_AND.o_F
o_O[30] <= xorg2:G1:30:U_AND.o_F
o_O[31] <= xorg2:G1:31:U_AND.o_F


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:0:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:1:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:2:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:3:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:4:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:5:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:6:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:7:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:8:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:9:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:10:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:11:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:12:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:13:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:14:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:15:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:16:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:17:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:18:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:19:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:20:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:21:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:22:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:23:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:24:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:25:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:26:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:27:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:28:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:29:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:30:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|xor_32bit:xorUnit|xorg2:\G1:31:U_AND
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|nBit_ALU:addsub
nAdd_Sub => sB_eff.IN0
nAdd_Sub => B_eff[31].IN0
nAdd_Sub => B_eff[30].IN0
nAdd_Sub => B_eff[29].IN0
nAdd_Sub => B_eff[28].IN0
nAdd_Sub => B_eff[27].IN0
nAdd_Sub => B_eff[26].IN0
nAdd_Sub => B_eff[25].IN0
nAdd_Sub => B_eff[24].IN0
nAdd_Sub => B_eff[23].IN0
nAdd_Sub => B_eff[22].IN0
nAdd_Sub => B_eff[21].IN0
nAdd_Sub => B_eff[20].IN0
nAdd_Sub => B_eff[19].IN0
nAdd_Sub => B_eff[18].IN0
nAdd_Sub => B_eff[17].IN0
nAdd_Sub => B_eff[16].IN0
nAdd_Sub => B_eff[15].IN0
nAdd_Sub => B_eff[14].IN0
nAdd_Sub => B_eff[13].IN0
nAdd_Sub => B_eff[12].IN0
nAdd_Sub => B_eff[11].IN0
nAdd_Sub => B_eff[10].IN0
nAdd_Sub => B_eff[9].IN0
nAdd_Sub => B_eff[8].IN0
nAdd_Sub => B_eff[7].IN0
nAdd_Sub => B_eff[6].IN0
nAdd_Sub => B_eff[5].IN0
nAdd_Sub => B_eff[4].IN0
nAdd_Sub => B_eff[3].IN0
nAdd_Sub => B_eff[2].IN0
nAdd_Sub => B_eff[1].IN0
nAdd_Sub => B_eff[0].IN0
nAdd_Sub => Add1.IN66
input_A[0] => Add0.IN33
input_A[1] => Add0.IN32
input_A[2] => Add0.IN31
input_A[3] => Add0.IN30
input_A[4] => Add0.IN29
input_A[5] => Add0.IN28
input_A[6] => Add0.IN27
input_A[7] => Add0.IN26
input_A[8] => Add0.IN25
input_A[9] => Add0.IN24
input_A[10] => Add0.IN23
input_A[11] => Add0.IN22
input_A[12] => Add0.IN21
input_A[13] => Add0.IN20
input_A[14] => Add0.IN19
input_A[15] => Add0.IN18
input_A[16] => Add0.IN17
input_A[17] => Add0.IN16
input_A[18] => Add0.IN15
input_A[19] => Add0.IN14
input_A[20] => Add0.IN13
input_A[21] => Add0.IN12
input_A[22] => Add0.IN11
input_A[23] => Add0.IN10
input_A[24] => Add0.IN9
input_A[25] => Add0.IN8
input_A[26] => Add0.IN7
input_A[27] => Add0.IN6
input_A[28] => Add0.IN5
input_A[29] => Add0.IN4
input_A[30] => Add0.IN3
input_A[31] => flag_V.IN1
input_A[31] => Add0.IN66
input_A[31] => flag_V.IN1
input_B[0] => B_eff[0].IN1
input_B[1] => B_eff[1].IN1
input_B[2] => B_eff[2].IN1
input_B[3] => B_eff[3].IN1
input_B[4] => B_eff[4].IN1
input_B[5] => B_eff[5].IN1
input_B[6] => B_eff[6].IN1
input_B[7] => B_eff[7].IN1
input_B[8] => B_eff[8].IN1
input_B[9] => B_eff[9].IN1
input_B[10] => B_eff[10].IN1
input_B[11] => B_eff[11].IN1
input_B[12] => B_eff[12].IN1
input_B[13] => B_eff[13].IN1
input_B[14] => B_eff[14].IN1
input_B[15] => B_eff[15].IN1
input_B[16] => B_eff[16].IN1
input_B[17] => B_eff[17].IN1
input_B[18] => B_eff[18].IN1
input_B[19] => B_eff[19].IN1
input_B[20] => B_eff[20].IN1
input_B[21] => B_eff[21].IN1
input_B[22] => B_eff[22].IN1
input_B[23] => B_eff[23].IN1
input_B[24] => B_eff[24].IN1
input_B[25] => B_eff[25].IN1
input_B[26] => B_eff[26].IN1
input_B[27] => B_eff[27].IN1
input_B[28] => B_eff[28].IN1
input_B[29] => B_eff[29].IN1
input_B[30] => B_eff[30].IN1
input_B[31] => B_eff[31].IN1
input_B[31] => sB_eff.IN1
output_Sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
output_Sum[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
flag_Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
flag_N <= Add1.DB_MAX_OUTPUT_PORT_TYPE
flag_C <= Add1.DB_MAX_OUTPUT_PORT_TYPE
flag_V <= flag_V.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|mux2t1_N:muxBeforeResult
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X


|RISCV_Processor|ALUUnit:ALU_inst|mux2t1_N:muxBeforeResult|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|ALUUnit:ALU_inst|mux2t1_N:muxBeforeResult|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|mux2t1_N:muxBeforeResult|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|mux2t1_N:muxBeforeResult|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|mux2t1_N:muxBeforeResult|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|mux2t1_N:muxBeforeResult|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|ALUUnit:ALU_inst|mux2t1_N:muxBeforeResult|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|mux2t1_N:muxBeforeResult|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|mux2t1_N:muxBeforeResult|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|mux2t1_N:muxBeforeResult|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALUUnit:ALU_inst|mux4x32t1:muxResult
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[0] => Mux16.IN1
sel[0] => Mux17.IN1
sel[0] => Mux18.IN1
sel[0] => Mux19.IN1
sel[0] => Mux20.IN1
sel[0] => Mux21.IN1
sel[0] => Mux22.IN1
sel[0] => Mux23.IN1
sel[0] => Mux24.IN1
sel[0] => Mux25.IN1
sel[0] => Mux26.IN1
sel[0] => Mux27.IN1
sel[0] => Mux28.IN1
sel[0] => Mux29.IN1
sel[0] => Mux30.IN1
sel[0] => Mux31.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
sel[1] => Mux16.IN0
sel[1] => Mux17.IN0
sel[1] => Mux18.IN0
sel[1] => Mux19.IN0
sel[1] => Mux20.IN0
sel[1] => Mux21.IN0
sel[1] => Mux22.IN0
sel[1] => Mux23.IN0
sel[1] => Mux24.IN0
sel[1] => Mux25.IN0
sel[1] => Mux26.IN0
sel[1] => Mux27.IN0
sel[1] => Mux28.IN0
sel[1] => Mux29.IN0
sel[1] => Mux30.IN0
sel[1] => Mux31.IN0
bus_in[3][0] => Mux31.IN5
bus_in[3][1] => Mux30.IN5
bus_in[3][2] => Mux29.IN5
bus_in[3][3] => Mux28.IN5
bus_in[3][4] => Mux27.IN5
bus_in[3][5] => Mux26.IN5
bus_in[3][6] => Mux25.IN5
bus_in[3][7] => Mux24.IN5
bus_in[3][8] => Mux23.IN5
bus_in[3][9] => Mux22.IN5
bus_in[3][10] => Mux21.IN5
bus_in[3][11] => Mux20.IN5
bus_in[3][12] => Mux19.IN5
bus_in[3][13] => Mux18.IN5
bus_in[3][14] => Mux17.IN5
bus_in[3][15] => Mux16.IN5
bus_in[3][16] => Mux15.IN5
bus_in[3][17] => Mux14.IN5
bus_in[3][18] => Mux13.IN5
bus_in[3][19] => Mux12.IN5
bus_in[3][20] => Mux11.IN5
bus_in[3][21] => Mux10.IN5
bus_in[3][22] => Mux9.IN5
bus_in[3][23] => Mux8.IN5
bus_in[3][24] => Mux7.IN5
bus_in[3][25] => Mux6.IN5
bus_in[3][26] => Mux5.IN5
bus_in[3][27] => Mux4.IN5
bus_in[3][28] => Mux3.IN5
bus_in[3][29] => Mux2.IN5
bus_in[3][30] => Mux1.IN5
bus_in[3][31] => Mux0.IN5
bus_in[2][0] => Mux31.IN4
bus_in[2][1] => Mux30.IN4
bus_in[2][2] => Mux29.IN4
bus_in[2][3] => Mux28.IN4
bus_in[2][4] => Mux27.IN4
bus_in[2][5] => Mux26.IN4
bus_in[2][6] => Mux25.IN4
bus_in[2][7] => Mux24.IN4
bus_in[2][8] => Mux23.IN4
bus_in[2][9] => Mux22.IN4
bus_in[2][10] => Mux21.IN4
bus_in[2][11] => Mux20.IN4
bus_in[2][12] => Mux19.IN4
bus_in[2][13] => Mux18.IN4
bus_in[2][14] => Mux17.IN4
bus_in[2][15] => Mux16.IN4
bus_in[2][16] => Mux15.IN4
bus_in[2][17] => Mux14.IN4
bus_in[2][18] => Mux13.IN4
bus_in[2][19] => Mux12.IN4
bus_in[2][20] => Mux11.IN4
bus_in[2][21] => Mux10.IN4
bus_in[2][22] => Mux9.IN4
bus_in[2][23] => Mux8.IN4
bus_in[2][24] => Mux7.IN4
bus_in[2][25] => Mux6.IN4
bus_in[2][26] => Mux5.IN4
bus_in[2][27] => Mux4.IN4
bus_in[2][28] => Mux3.IN4
bus_in[2][29] => Mux2.IN4
bus_in[2][30] => Mux1.IN4
bus_in[2][31] => Mux0.IN4
bus_in[1][0] => Mux31.IN3
bus_in[1][1] => Mux30.IN3
bus_in[1][2] => Mux29.IN3
bus_in[1][3] => Mux28.IN3
bus_in[1][4] => Mux27.IN3
bus_in[1][5] => Mux26.IN3
bus_in[1][6] => Mux25.IN3
bus_in[1][7] => Mux24.IN3
bus_in[1][8] => Mux23.IN3
bus_in[1][9] => Mux22.IN3
bus_in[1][10] => Mux21.IN3
bus_in[1][11] => Mux20.IN3
bus_in[1][12] => Mux19.IN3
bus_in[1][13] => Mux18.IN3
bus_in[1][14] => Mux17.IN3
bus_in[1][15] => Mux16.IN3
bus_in[1][16] => Mux15.IN3
bus_in[1][17] => Mux14.IN3
bus_in[1][18] => Mux13.IN3
bus_in[1][19] => Mux12.IN3
bus_in[1][20] => Mux11.IN3
bus_in[1][21] => Mux10.IN3
bus_in[1][22] => Mux9.IN3
bus_in[1][23] => Mux8.IN3
bus_in[1][24] => Mux7.IN3
bus_in[1][25] => Mux6.IN3
bus_in[1][26] => Mux5.IN3
bus_in[1][27] => Mux4.IN3
bus_in[1][28] => Mux3.IN3
bus_in[1][29] => Mux2.IN3
bus_in[1][30] => Mux1.IN3
bus_in[1][31] => Mux0.IN3
bus_in[0][0] => Mux31.IN2
bus_in[0][1] => Mux30.IN2
bus_in[0][2] => Mux29.IN2
bus_in[0][3] => Mux28.IN2
bus_in[0][4] => Mux27.IN2
bus_in[0][5] => Mux26.IN2
bus_in[0][6] => Mux25.IN2
bus_in[0][7] => Mux24.IN2
bus_in[0][8] => Mux23.IN2
bus_in[0][9] => Mux22.IN2
bus_in[0][10] => Mux21.IN2
bus_in[0][11] => Mux20.IN2
bus_in[0][12] => Mux19.IN2
bus_in[0][13] => Mux18.IN2
bus_in[0][14] => Mux17.IN2
bus_in[0][15] => Mux16.IN2
bus_in[0][16] => Mux15.IN2
bus_in[0][17] => Mux14.IN2
bus_in[0][18] => Mux13.IN2
bus_in[0][19] => Mux12.IN2
bus_in[0][20] => Mux11.IN2
bus_in[0][21] => Mux10.IN2
bus_in[0][22] => Mux9.IN2
bus_in[0][23] => Mux8.IN2
bus_in[0][24] => Mux7.IN2
bus_in[0][25] => Mux6.IN2
bus_in[0][26] => Mux5.IN2
bus_in[0][27] => Mux4.IN2
bus_in[0][28] => Mux3.IN2
bus_in[0][29] => Mux2.IN2
bus_in[0][30] => Mux1.IN2
bus_in[0][31] => Mux0.IN2
o_output[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_output[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_output[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_output[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_output[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_output[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_output[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_output[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_output[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_output[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_output[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_output[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_output[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_output[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_output[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_output[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_output[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_output[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_output[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_output[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_output[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_output[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_output[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_output[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_output[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_output[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_output[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_output[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_output[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_output[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_output[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_output[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1:alu_flag_mux_flag_out
i_D0 => andg2:U_AND0.i_A
i_D1 => andg2:U_AND1.i_A
i_D2 => andg2:U_AND2.i_A
i_D3 => andg2:U_AND3.i_A
i_S[0] => s01.IN1
i_S[0] => s11.IN0
i_S[0] => invg:U_INV0.i_A
i_S[1] => s10.IN1
i_S[1] => s11.IN1
i_S[1] => invg:U_INV1.i_A
o_Y <= org2:U_OR2.o_F


|RISCV_Processor|mux4t1:alu_flag_mux_flag_out|invg:U_INV0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1:alu_flag_mux_flag_out|invg:U_INV1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1:alu_flag_mux_flag_out|andg2:U_AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1:alu_flag_mux_flag_out|andg2:U_AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1:alu_flag_mux_flag_out|andg2:U_AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1:alu_flag_mux_flag_out|andg2:U_AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1:alu_flag_mux_flag_out|org2:U_OR0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1:alu_flag_mux_flag_out|org2:U_OR1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1:alu_flag_mux_flag_out|org2:U_OR2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_or_slti_mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:sltiu_mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:slt_sltiu_mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|invg:flag_negation_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1:negation_mux
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1:negation_mux|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1:negation_mux|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1:negation_mux|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1:negation_mux|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|andg2:branch_and_flag_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|org2:jump_or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:bitExtend_or_ALU_mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst
data_in[0] => shift1.DATAA
data_in[0] => shift1[1].DATAB
data_in[0] => mux2t1_N:mux0.i_X0[0]
data_in[1] => shift1.DATAA
data_in[1] => shift1.DATAB
data_in[1] => shift1.DATAB
data_in[1] => shift1[2].DATAB
data_in[1] => mux2t1_N:mux0.i_X0[1]
data_in[2] => shift1.DATAA
data_in[2] => shift1.DATAB
data_in[2] => shift1.DATAB
data_in[2] => shift1[3].DATAB
data_in[2] => mux2t1_N:mux0.i_X0[2]
data_in[3] => shift1.DATAA
data_in[3] => shift1.DATAB
data_in[3] => shift1.DATAB
data_in[3] => shift1[4].DATAB
data_in[3] => mux2t1_N:mux0.i_X0[3]
data_in[4] => shift1.DATAA
data_in[4] => shift1.DATAB
data_in[4] => shift1.DATAB
data_in[4] => shift1[5].DATAB
data_in[4] => mux2t1_N:mux0.i_X0[4]
data_in[5] => shift1.DATAA
data_in[5] => shift1.DATAB
data_in[5] => shift1.DATAB
data_in[5] => shift1[6].DATAB
data_in[5] => mux2t1_N:mux0.i_X0[5]
data_in[6] => shift1.DATAA
data_in[6] => shift1.DATAB
data_in[6] => shift1.DATAB
data_in[6] => shift1[7].DATAB
data_in[6] => mux2t1_N:mux0.i_X0[6]
data_in[7] => shift1.DATAA
data_in[7] => shift1.DATAB
data_in[7] => shift1.DATAB
data_in[7] => shift1[8].DATAB
data_in[7] => mux2t1_N:mux0.i_X0[7]
data_in[8] => shift1.DATAA
data_in[8] => shift1.DATAB
data_in[8] => shift1.DATAB
data_in[8] => shift1[9].DATAB
data_in[8] => mux2t1_N:mux0.i_X0[8]
data_in[9] => shift1.DATAA
data_in[9] => shift1.DATAB
data_in[9] => shift1.DATAB
data_in[9] => shift1[10].DATAB
data_in[9] => mux2t1_N:mux0.i_X0[9]
data_in[10] => shift1.DATAA
data_in[10] => shift1.DATAB
data_in[10] => shift1.DATAB
data_in[10] => shift1[11].DATAB
data_in[10] => mux2t1_N:mux0.i_X0[10]
data_in[11] => shift1.DATAA
data_in[11] => shift1.DATAB
data_in[11] => shift1.DATAB
data_in[11] => shift1[12].DATAB
data_in[11] => mux2t1_N:mux0.i_X0[11]
data_in[12] => shift1.DATAA
data_in[12] => shift1.DATAB
data_in[12] => shift1.DATAB
data_in[12] => shift1[13].DATAB
data_in[12] => mux2t1_N:mux0.i_X0[12]
data_in[13] => shift1.DATAA
data_in[13] => shift1.DATAB
data_in[13] => shift1.DATAB
data_in[13] => shift1[14].DATAB
data_in[13] => mux2t1_N:mux0.i_X0[13]
data_in[14] => shift1.DATAA
data_in[14] => shift1.DATAB
data_in[14] => shift1.DATAB
data_in[14] => shift1[15].DATAB
data_in[14] => mux2t1_N:mux0.i_X0[14]
data_in[15] => shift1.DATAA
data_in[15] => shift1.DATAB
data_in[15] => shift1.DATAB
data_in[15] => shift1[16].DATAB
data_in[15] => mux2t1_N:mux0.i_X0[15]
data_in[16] => shift1.DATAA
data_in[16] => shift1.DATAB
data_in[16] => shift1.DATAB
data_in[16] => shift1[17].DATAB
data_in[16] => mux2t1_N:mux0.i_X0[16]
data_in[17] => shift1.DATAA
data_in[17] => shift1.DATAB
data_in[17] => shift1.DATAB
data_in[17] => shift1[18].DATAB
data_in[17] => mux2t1_N:mux0.i_X0[17]
data_in[18] => shift1.DATAA
data_in[18] => shift1.DATAB
data_in[18] => shift1.DATAB
data_in[18] => shift1[19].DATAB
data_in[18] => mux2t1_N:mux0.i_X0[18]
data_in[19] => shift1.DATAA
data_in[19] => shift1.DATAB
data_in[19] => shift1.DATAB
data_in[19] => shift1[20].DATAB
data_in[19] => mux2t1_N:mux0.i_X0[19]
data_in[20] => shift1.DATAA
data_in[20] => shift1.DATAB
data_in[20] => shift1.DATAB
data_in[20] => shift1[21].DATAB
data_in[20] => mux2t1_N:mux0.i_X0[20]
data_in[21] => shift1.DATAA
data_in[21] => shift1.DATAB
data_in[21] => shift1.DATAB
data_in[21] => shift1[22].DATAB
data_in[21] => mux2t1_N:mux0.i_X0[21]
data_in[22] => shift1.DATAA
data_in[22] => shift1.DATAB
data_in[22] => shift1.DATAB
data_in[22] => shift1[23].DATAB
data_in[22] => mux2t1_N:mux0.i_X0[22]
data_in[23] => shift1.DATAA
data_in[23] => shift1.DATAB
data_in[23] => shift1.DATAB
data_in[23] => shift1[24].DATAB
data_in[23] => mux2t1_N:mux0.i_X0[23]
data_in[24] => shift1.DATAA
data_in[24] => shift1.DATAB
data_in[24] => shift1.DATAB
data_in[24] => shift1[25].DATAB
data_in[24] => mux2t1_N:mux0.i_X0[24]
data_in[25] => shift1.DATAA
data_in[25] => shift1.DATAB
data_in[25] => shift1.DATAB
data_in[25] => shift1[26].DATAB
data_in[25] => mux2t1_N:mux0.i_X0[25]
data_in[26] => shift1.DATAA
data_in[26] => shift1.DATAB
data_in[26] => shift1.DATAB
data_in[26] => shift1[27].DATAB
data_in[26] => mux2t1_N:mux0.i_X0[26]
data_in[27] => shift1.DATAA
data_in[27] => shift1.DATAB
data_in[27] => shift1.DATAB
data_in[27] => shift1[28].DATAB
data_in[27] => mux2t1_N:mux0.i_X0[27]
data_in[28] => shift1.DATAA
data_in[28] => shift1.DATAB
data_in[28] => shift1.DATAB
data_in[28] => shift1[29].DATAB
data_in[28] => mux2t1_N:mux0.i_X0[28]
data_in[29] => shift1.DATAA
data_in[29] => shift1.DATAB
data_in[29] => shift1.DATAB
data_in[29] => shift1[30].DATAB
data_in[29] => mux2t1_N:mux0.i_X0[29]
data_in[30] => shift1.DATAA
data_in[30] => shift1.DATAB
data_in[30] => shift1.DATAB
data_in[30] => shift1[31].DATAB
data_in[30] => mux2t1_N:mux0.i_X0[30]
data_in[31] => shift1.DATAB
data_in[31] => shift1.DATAB
data_in[31] => shift2.DATAB
data_in[31] => shift2.DATAB
data_in[31] => shift4.DATAB
data_in[31] => shift4.DATAB
data_in[31] => shift4.DATAB
data_in[31] => shift4.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => mux2t1_N:mux0.i_X0[31]
data_in[31] => shift1.DATAA
shift_left_right[0] => Equal0.IN1
shift_left_right[0] => Equal1.IN3
shift_left_right[0] => Equal2.IN3
shift_left_right[0] => Equal3.IN1
shift_left_right[0] => Equal4.IN3
shift_left_right[0] => Equal5.IN3
shift_left_right[0] => Equal6.IN1
shift_left_right[0] => Equal7.IN3
shift_left_right[0] => Equal8.IN3
shift_left_right[0] => Equal9.IN1
shift_left_right[0] => Equal10.IN3
shift_left_right[0] => Equal11.IN3
shift_left_right[0] => Equal12.IN1
shift_left_right[0] => Equal13.IN3
shift_left_right[0] => Equal14.IN3
shift_left_right[1] => Equal0.IN3
shift_left_right[1] => Equal1.IN1
shift_left_right[1] => Equal2.IN2
shift_left_right[1] => Equal3.IN3
shift_left_right[1] => Equal4.IN1
shift_left_right[1] => Equal5.IN2
shift_left_right[1] => Equal6.IN3
shift_left_right[1] => Equal7.IN1
shift_left_right[1] => Equal8.IN2
shift_left_right[1] => Equal9.IN3
shift_left_right[1] => Equal10.IN1
shift_left_right[1] => Equal11.IN2
shift_left_right[1] => Equal12.IN3
shift_left_right[1] => Equal13.IN1
shift_left_right[1] => Equal14.IN2
shift_left_right[2] => Equal0.IN2
shift_left_right[2] => Equal1.IN2
shift_left_right[2] => Equal2.IN1
shift_left_right[2] => Equal3.IN2
shift_left_right[2] => Equal4.IN2
shift_left_right[2] => Equal5.IN1
shift_left_right[2] => Equal6.IN2
shift_left_right[2] => Equal7.IN2
shift_left_right[2] => Equal8.IN1
shift_left_right[2] => Equal9.IN2
shift_left_right[2] => Equal10.IN2
shift_left_right[2] => Equal11.IN1
shift_left_right[2] => Equal12.IN2
shift_left_right[2] => Equal13.IN2
shift_left_right[2] => Equal14.IN1
shift_left_right[3] => Equal0.IN0
shift_left_right[3] => Equal1.IN0
shift_left_right[3] => Equal2.IN0
shift_left_right[3] => Equal3.IN0
shift_left_right[3] => Equal4.IN0
shift_left_right[3] => Equal5.IN0
shift_left_right[3] => Equal6.IN0
shift_left_right[3] => Equal7.IN0
shift_left_right[3] => Equal8.IN0
shift_left_right[3] => Equal9.IN0
shift_left_right[3] => Equal10.IN0
shift_left_right[3] => Equal11.IN0
shift_left_right[3] => Equal12.IN0
shift_left_right[3] => Equal13.IN0
shift_left_right[3] => Equal14.IN0
shift_amount[0] => mux2t1_N:mux0.i_S
shift_amount[1] => mux2t1_N:mux1.i_S
shift_amount[2] => mux2t1_N:mux2.i_S
shift_amount[3] => mux2t1_N:mux3.i_S
shift_amount[4] => mux2t1_N:mux4.i_S
data_out[0] <= mux2t1_N:mux4.o_X[0]
data_out[1] <= mux2t1_N:mux4.o_X[1]
data_out[2] <= mux2t1_N:mux4.o_X[2]
data_out[3] <= mux2t1_N:mux4.o_X[3]
data_out[4] <= mux2t1_N:mux4.o_X[4]
data_out[5] <= mux2t1_N:mux4.o_X[5]
data_out[6] <= mux2t1_N:mux4.o_X[6]
data_out[7] <= mux2t1_N:mux4.o_X[7]
data_out[8] <= mux2t1_N:mux4.o_X[8]
data_out[9] <= mux2t1_N:mux4.o_X[9]
data_out[10] <= mux2t1_N:mux4.o_X[10]
data_out[11] <= mux2t1_N:mux4.o_X[11]
data_out[12] <= mux2t1_N:mux4.o_X[12]
data_out[13] <= mux2t1_N:mux4.o_X[13]
data_out[14] <= mux2t1_N:mux4.o_X[14]
data_out[15] <= mux2t1_N:mux4.o_X[15]
data_out[16] <= mux2t1_N:mux4.o_X[16]
data_out[17] <= mux2t1_N:mux4.o_X[17]
data_out[18] <= mux2t1_N:mux4.o_X[18]
data_out[19] <= mux2t1_N:mux4.o_X[19]
data_out[20] <= mux2t1_N:mux4.o_X[20]
data_out[21] <= mux2t1_N:mux4.o_X[21]
data_out[22] <= mux2t1_N:mux4.o_X[22]
data_out[23] <= mux2t1_N:mux4.o_X[23]
data_out[24] <= mux2t1_N:mux4.o_X[24]
data_out[25] <= mux2t1_N:mux4.o_X[25]
data_out[26] <= mux2t1_N:mux4.o_X[26]
data_out[27] <= mux2t1_N:mux4.o_X[27]
data_out[28] <= mux2t1_N:mux4.o_X[28]
data_out[29] <= mux2t1_N:mux4.o_X[29]
data_out[30] <= mux2t1_N:mux4.o_X[30]
data_out[31] <= mux2t1_N:mux4.o_X[31]


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:goblinBarrel_inst|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:ALU_BS_mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc_or_zero_mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel
data_in[0] => shift1.DATAA
data_in[0] => shift1[1].DATAB
data_in[0] => mux2t1_N:mux0.i_X0[0]
data_in[1] => shift1.DATAA
data_in[1] => shift1.DATAB
data_in[1] => shift1.DATAB
data_in[1] => shift1[2].DATAB
data_in[1] => mux2t1_N:mux0.i_X0[1]
data_in[2] => shift1.DATAA
data_in[2] => shift1.DATAB
data_in[2] => shift1.DATAB
data_in[2] => shift1[3].DATAB
data_in[2] => mux2t1_N:mux0.i_X0[2]
data_in[3] => shift1.DATAA
data_in[3] => shift1.DATAB
data_in[3] => shift1.DATAB
data_in[3] => shift1[4].DATAB
data_in[3] => mux2t1_N:mux0.i_X0[3]
data_in[4] => shift1.DATAA
data_in[4] => shift1.DATAB
data_in[4] => shift1.DATAB
data_in[4] => shift1[5].DATAB
data_in[4] => mux2t1_N:mux0.i_X0[4]
data_in[5] => shift1.DATAA
data_in[5] => shift1.DATAB
data_in[5] => shift1.DATAB
data_in[5] => shift1[6].DATAB
data_in[5] => mux2t1_N:mux0.i_X0[5]
data_in[6] => shift1.DATAA
data_in[6] => shift1.DATAB
data_in[6] => shift1.DATAB
data_in[6] => shift1[7].DATAB
data_in[6] => mux2t1_N:mux0.i_X0[6]
data_in[7] => shift1.DATAA
data_in[7] => shift1.DATAB
data_in[7] => shift1.DATAB
data_in[7] => shift1[8].DATAB
data_in[7] => mux2t1_N:mux0.i_X0[7]
data_in[8] => shift1.DATAA
data_in[8] => shift1.DATAB
data_in[8] => shift1.DATAB
data_in[8] => shift1[9].DATAB
data_in[8] => mux2t1_N:mux0.i_X0[8]
data_in[9] => shift1.DATAA
data_in[9] => shift1.DATAB
data_in[9] => shift1.DATAB
data_in[9] => shift1[10].DATAB
data_in[9] => mux2t1_N:mux0.i_X0[9]
data_in[10] => shift1.DATAA
data_in[10] => shift1.DATAB
data_in[10] => shift1.DATAB
data_in[10] => shift1[11].DATAB
data_in[10] => mux2t1_N:mux0.i_X0[10]
data_in[11] => shift1.DATAA
data_in[11] => shift1.DATAB
data_in[11] => shift1.DATAB
data_in[11] => shift1[12].DATAB
data_in[11] => mux2t1_N:mux0.i_X0[11]
data_in[12] => shift1.DATAA
data_in[12] => shift1.DATAB
data_in[12] => shift1.DATAB
data_in[12] => shift1[13].DATAB
data_in[12] => mux2t1_N:mux0.i_X0[12]
data_in[13] => shift1.DATAA
data_in[13] => shift1.DATAB
data_in[13] => shift1.DATAB
data_in[13] => shift1[14].DATAB
data_in[13] => mux2t1_N:mux0.i_X0[13]
data_in[14] => shift1.DATAA
data_in[14] => shift1.DATAB
data_in[14] => shift1.DATAB
data_in[14] => shift1[15].DATAB
data_in[14] => mux2t1_N:mux0.i_X0[14]
data_in[15] => shift1.DATAA
data_in[15] => shift1.DATAB
data_in[15] => shift1.DATAB
data_in[15] => shift1[16].DATAB
data_in[15] => mux2t1_N:mux0.i_X0[15]
data_in[16] => shift1.DATAA
data_in[16] => shift1.DATAB
data_in[16] => shift1.DATAB
data_in[16] => shift1[17].DATAB
data_in[16] => mux2t1_N:mux0.i_X0[16]
data_in[17] => shift1.DATAA
data_in[17] => shift1.DATAB
data_in[17] => shift1.DATAB
data_in[17] => shift1[18].DATAB
data_in[17] => mux2t1_N:mux0.i_X0[17]
data_in[18] => shift1.DATAA
data_in[18] => shift1.DATAB
data_in[18] => shift1.DATAB
data_in[18] => shift1[19].DATAB
data_in[18] => mux2t1_N:mux0.i_X0[18]
data_in[19] => shift1.DATAA
data_in[19] => shift1.DATAB
data_in[19] => shift1.DATAB
data_in[19] => shift1[20].DATAB
data_in[19] => mux2t1_N:mux0.i_X0[19]
data_in[20] => shift1.DATAA
data_in[20] => shift1.DATAB
data_in[20] => shift1.DATAB
data_in[20] => shift1[21].DATAB
data_in[20] => mux2t1_N:mux0.i_X0[20]
data_in[21] => shift1.DATAA
data_in[21] => shift1.DATAB
data_in[21] => shift1.DATAB
data_in[21] => shift1[22].DATAB
data_in[21] => mux2t1_N:mux0.i_X0[21]
data_in[22] => shift1.DATAA
data_in[22] => shift1.DATAB
data_in[22] => shift1.DATAB
data_in[22] => shift1[23].DATAB
data_in[22] => mux2t1_N:mux0.i_X0[22]
data_in[23] => shift1.DATAA
data_in[23] => shift1.DATAB
data_in[23] => shift1.DATAB
data_in[23] => shift1[24].DATAB
data_in[23] => mux2t1_N:mux0.i_X0[23]
data_in[24] => shift1.DATAA
data_in[24] => shift1.DATAB
data_in[24] => shift1.DATAB
data_in[24] => shift1[25].DATAB
data_in[24] => mux2t1_N:mux0.i_X0[24]
data_in[25] => shift1.DATAA
data_in[25] => shift1.DATAB
data_in[25] => shift1.DATAB
data_in[25] => shift1[26].DATAB
data_in[25] => mux2t1_N:mux0.i_X0[25]
data_in[26] => shift1.DATAA
data_in[26] => shift1.DATAB
data_in[26] => shift1.DATAB
data_in[26] => shift1[27].DATAB
data_in[26] => mux2t1_N:mux0.i_X0[26]
data_in[27] => shift1.DATAA
data_in[27] => shift1.DATAB
data_in[27] => shift1.DATAB
data_in[27] => shift1[28].DATAB
data_in[27] => mux2t1_N:mux0.i_X0[27]
data_in[28] => shift1.DATAA
data_in[28] => shift1.DATAB
data_in[28] => shift1.DATAB
data_in[28] => shift1[29].DATAB
data_in[28] => mux2t1_N:mux0.i_X0[28]
data_in[29] => shift1.DATAA
data_in[29] => shift1.DATAB
data_in[29] => shift1.DATAB
data_in[29] => shift1[30].DATAB
data_in[29] => mux2t1_N:mux0.i_X0[29]
data_in[30] => shift1.DATAA
data_in[30] => shift1.DATAB
data_in[30] => shift1.DATAB
data_in[30] => shift1[31].DATAB
data_in[30] => mux2t1_N:mux0.i_X0[30]
data_in[31] => shift1.DATAB
data_in[31] => shift1.DATAB
data_in[31] => shift2.DATAB
data_in[31] => shift2.DATAB
data_in[31] => shift4.DATAB
data_in[31] => shift4.DATAB
data_in[31] => shift4.DATAB
data_in[31] => shift4.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift8.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => shift16.DATAB
data_in[31] => mux2t1_N:mux0.i_X0[31]
data_in[31] => shift1.DATAA
shift_left_right[0] => Equal0.IN1
shift_left_right[0] => Equal1.IN3
shift_left_right[0] => Equal2.IN3
shift_left_right[0] => Equal3.IN1
shift_left_right[0] => Equal4.IN3
shift_left_right[0] => Equal5.IN3
shift_left_right[0] => Equal6.IN1
shift_left_right[0] => Equal7.IN3
shift_left_right[0] => Equal8.IN3
shift_left_right[0] => Equal9.IN1
shift_left_right[0] => Equal10.IN3
shift_left_right[0] => Equal11.IN3
shift_left_right[0] => Equal12.IN1
shift_left_right[0] => Equal13.IN3
shift_left_right[0] => Equal14.IN3
shift_left_right[1] => Equal0.IN3
shift_left_right[1] => Equal1.IN1
shift_left_right[1] => Equal2.IN2
shift_left_right[1] => Equal3.IN3
shift_left_right[1] => Equal4.IN1
shift_left_right[1] => Equal5.IN2
shift_left_right[1] => Equal6.IN3
shift_left_right[1] => Equal7.IN1
shift_left_right[1] => Equal8.IN2
shift_left_right[1] => Equal9.IN3
shift_left_right[1] => Equal10.IN1
shift_left_right[1] => Equal11.IN2
shift_left_right[1] => Equal12.IN3
shift_left_right[1] => Equal13.IN1
shift_left_right[1] => Equal14.IN2
shift_left_right[2] => Equal0.IN2
shift_left_right[2] => Equal1.IN2
shift_left_right[2] => Equal2.IN1
shift_left_right[2] => Equal3.IN2
shift_left_right[2] => Equal4.IN2
shift_left_right[2] => Equal5.IN1
shift_left_right[2] => Equal6.IN2
shift_left_right[2] => Equal7.IN2
shift_left_right[2] => Equal8.IN1
shift_left_right[2] => Equal9.IN2
shift_left_right[2] => Equal10.IN2
shift_left_right[2] => Equal11.IN1
shift_left_right[2] => Equal12.IN2
shift_left_right[2] => Equal13.IN2
shift_left_right[2] => Equal14.IN1
shift_left_right[3] => Equal0.IN0
shift_left_right[3] => Equal1.IN0
shift_left_right[3] => Equal2.IN0
shift_left_right[3] => Equal3.IN0
shift_left_right[3] => Equal4.IN0
shift_left_right[3] => Equal5.IN0
shift_left_right[3] => Equal6.IN0
shift_left_right[3] => Equal7.IN0
shift_left_right[3] => Equal8.IN0
shift_left_right[3] => Equal9.IN0
shift_left_right[3] => Equal10.IN0
shift_left_right[3] => Equal11.IN0
shift_left_right[3] => Equal12.IN0
shift_left_right[3] => Equal13.IN0
shift_left_right[3] => Equal14.IN0
shift_amount[0] => mux2t1_N:mux0.i_S
shift_amount[1] => mux2t1_N:mux1.i_S
shift_amount[2] => mux2t1_N:mux2.i_S
shift_amount[3] => mux2t1_N:mux3.i_S
shift_amount[4] => mux2t1_N:mux4.i_S
data_out[0] <= mux2t1_N:mux4.o_X[0]
data_out[1] <= mux2t1_N:mux4.o_X[1]
data_out[2] <= mux2t1_N:mux4.o_X[2]
data_out[3] <= mux2t1_N:mux4.o_X[3]
data_out[4] <= mux2t1_N:mux4.o_X[4]
data_out[5] <= mux2t1_N:mux4.o_X[5]
data_out[6] <= mux2t1_N:mux4.o_X[6]
data_out[7] <= mux2t1_N:mux4.o_X[7]
data_out[8] <= mux2t1_N:mux4.o_X[8]
data_out[9] <= mux2t1_N:mux4.o_X[9]
data_out[10] <= mux2t1_N:mux4.o_X[10]
data_out[11] <= mux2t1_N:mux4.o_X[11]
data_out[12] <= mux2t1_N:mux4.o_X[12]
data_out[13] <= mux2t1_N:mux4.o_X[13]
data_out[14] <= mux2t1_N:mux4.o_X[14]
data_out[15] <= mux2t1_N:mux4.o_X[15]
data_out[16] <= mux2t1_N:mux4.o_X[16]
data_out[17] <= mux2t1_N:mux4.o_X[17]
data_out[18] <= mux2t1_N:mux4.o_X[18]
data_out[19] <= mux2t1_N:mux4.o_X[19]
data_out[20] <= mux2t1_N:mux4.o_X[20]
data_out[21] <= mux2t1_N:mux4.o_X[21]
data_out[22] <= mux2t1_N:mux4.o_X[22]
data_out[23] <= mux2t1_N:mux4.o_X[23]
data_out[24] <= mux2t1_N:mux4.o_X[24]
data_out[25] <= mux2t1_N:mux4.o_X[25]
data_out[26] <= mux2t1_N:mux4.o_X[26]
data_out[27] <= mux2t1_N:mux4.o_X[27]
data_out[28] <= mux2t1_N:mux4.o_X[28]
data_out[29] <= mux2t1_N:mux4.o_X[29]
data_out[30] <= mux2t1_N:mux4.o_X[30]
data_out[31] <= mux2t1_N:mux4.o_X[31]


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux0|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux1|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux2|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux3|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|goblinBarrel:shift_jump_barrel|mux2t1_N:mux4|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder
i_A[0] => adder:gen_adder:0:FA.i_D0
i_A[1] => adder:gen_adder:1:FA.i_D0
i_A[2] => adder:gen_adder:2:FA.i_D0
i_A[3] => adder:gen_adder:3:FA.i_D0
i_A[4] => adder:gen_adder:4:FA.i_D0
i_A[5] => adder:gen_adder:5:FA.i_D0
i_A[6] => adder:gen_adder:6:FA.i_D0
i_A[7] => adder:gen_adder:7:FA.i_D0
i_A[8] => adder:gen_adder:8:FA.i_D0
i_A[9] => adder:gen_adder:9:FA.i_D0
i_A[10] => adder:gen_adder:10:FA.i_D0
i_A[11] => adder:gen_adder:11:FA.i_D0
i_A[12] => adder:gen_adder:12:FA.i_D0
i_A[13] => adder:gen_adder:13:FA.i_D0
i_A[14] => adder:gen_adder:14:FA.i_D0
i_A[15] => adder:gen_adder:15:FA.i_D0
i_A[16] => adder:gen_adder:16:FA.i_D0
i_A[17] => adder:gen_adder:17:FA.i_D0
i_A[18] => adder:gen_adder:18:FA.i_D0
i_A[19] => adder:gen_adder:19:FA.i_D0
i_A[20] => adder:gen_adder:20:FA.i_D0
i_A[21] => adder:gen_adder:21:FA.i_D0
i_A[22] => adder:gen_adder:22:FA.i_D0
i_A[23] => adder:gen_adder:23:FA.i_D0
i_A[24] => adder:gen_adder:24:FA.i_D0
i_A[25] => adder:gen_adder:25:FA.i_D0
i_A[26] => adder:gen_adder:26:FA.i_D0
i_A[27] => adder:gen_adder:27:FA.i_D0
i_A[28] => adder:gen_adder:28:FA.i_D0
i_A[29] => adder:gen_adder:29:FA.i_D0
i_A[30] => adder:gen_adder:30:FA.i_D0
i_A[31] => adder:gen_adder:31:FA.i_D0
i_B[0] => adder:gen_adder:0:FA.i_D1
i_B[1] => adder:gen_adder:1:FA.i_D1
i_B[2] => adder:gen_adder:2:FA.i_D1
i_B[3] => adder:gen_adder:3:FA.i_D1
i_B[4] => adder:gen_adder:4:FA.i_D1
i_B[5] => adder:gen_adder:5:FA.i_D1
i_B[6] => adder:gen_adder:6:FA.i_D1
i_B[7] => adder:gen_adder:7:FA.i_D1
i_B[8] => adder:gen_adder:8:FA.i_D1
i_B[9] => adder:gen_adder:9:FA.i_D1
i_B[10] => adder:gen_adder:10:FA.i_D1
i_B[11] => adder:gen_adder:11:FA.i_D1
i_B[12] => adder:gen_adder:12:FA.i_D1
i_B[13] => adder:gen_adder:13:FA.i_D1
i_B[14] => adder:gen_adder:14:FA.i_D1
i_B[15] => adder:gen_adder:15:FA.i_D1
i_B[16] => adder:gen_adder:16:FA.i_D1
i_B[17] => adder:gen_adder:17:FA.i_D1
i_B[18] => adder:gen_adder:18:FA.i_D1
i_B[19] => adder:gen_adder:19:FA.i_D1
i_B[20] => adder:gen_adder:20:FA.i_D1
i_B[21] => adder:gen_adder:21:FA.i_D1
i_B[22] => adder:gen_adder:22:FA.i_D1
i_B[23] => adder:gen_adder:23:FA.i_D1
i_B[24] => adder:gen_adder:24:FA.i_D1
i_B[25] => adder:gen_adder:25:FA.i_D1
i_B[26] => adder:gen_adder:26:FA.i_D1
i_B[27] => adder:gen_adder:27:FA.i_D1
i_B[28] => adder:gen_adder:28:FA.i_D1
i_B[29] => adder:gen_adder:29:FA.i_D1
i_B[30] => adder:gen_adder:30:FA.i_D1
i_B[31] => adder:gen_adder:31:FA.i_D1
i_C => adder:gen_adder:0:FA.i_C
o_S[0] <= adder:gen_adder:0:FA.o_O
o_S[1] <= adder:gen_adder:1:FA.o_O
o_S[2] <= adder:gen_adder:2:FA.o_O
o_S[3] <= adder:gen_adder:3:FA.o_O
o_S[4] <= adder:gen_adder:4:FA.o_O
o_S[5] <= adder:gen_adder:5:FA.o_O
o_S[6] <= adder:gen_adder:6:FA.o_O
o_S[7] <= adder:gen_adder:7:FA.o_O
o_S[8] <= adder:gen_adder:8:FA.o_O
o_S[9] <= adder:gen_adder:9:FA.o_O
o_S[10] <= adder:gen_adder:10:FA.o_O
o_S[11] <= adder:gen_adder:11:FA.o_O
o_S[12] <= adder:gen_adder:12:FA.o_O
o_S[13] <= adder:gen_adder:13:FA.o_O
o_S[14] <= adder:gen_adder:14:FA.o_O
o_S[15] <= adder:gen_adder:15:FA.o_O
o_S[16] <= adder:gen_adder:16:FA.o_O
o_S[17] <= adder:gen_adder:17:FA.o_O
o_S[18] <= adder:gen_adder:18:FA.o_O
o_S[19] <= adder:gen_adder:19:FA.o_O
o_S[20] <= adder:gen_adder:20:FA.o_O
o_S[21] <= adder:gen_adder:21:FA.o_O
o_S[22] <= adder:gen_adder:22:FA.o_O
o_S[23] <= adder:gen_adder:23:FA.o_O
o_S[24] <= adder:gen_adder:24:FA.o_O
o_S[25] <= adder:gen_adder:25:FA.o_O
o_S[26] <= adder:gen_adder:26:FA.o_O
o_S[27] <= adder:gen_adder:27:FA.o_O
o_S[28] <= adder:gen_adder:28:FA.o_O
o_S[29] <= adder:gen_adder:29:FA.o_O
o_S[30] <= adder:gen_adder:30:FA.o_O
o_S[31] <= adder:gen_adder:31:FA.o_O
o_C <= adder:gen_adder:31:FA.oC


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:0:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:0:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:0:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:0:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:0:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:0:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:1:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:1:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:1:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:1:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:1:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:1:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:2:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:2:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:2:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:2:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:2:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:2:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:3:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:3:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:3:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:3:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:3:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:3:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:4:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:4:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:4:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:4:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:4:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:4:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:5:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:5:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:5:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:5:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:5:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:5:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:6:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:6:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:6:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:6:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:6:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:6:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:7:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:7:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:7:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:7:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:7:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:7:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:8:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:8:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:8:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:8:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:8:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:8:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:9:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:9:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:9:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:9:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:9:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:9:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:10:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:10:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:10:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:10:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:10:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:10:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:11:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:11:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:11:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:11:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:11:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:11:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:12:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:12:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:12:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:12:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:12:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:12:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:13:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:13:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:13:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:13:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:13:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:13:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:14:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:14:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:14:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:14:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:14:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:14:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:15:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:15:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:15:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:15:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:15:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:15:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:16:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:16:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:16:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:16:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:16:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:16:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:17:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:17:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:17:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:17:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:17:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:17:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:18:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:18:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:18:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:18:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:18:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:18:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:19:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:19:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:19:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:19:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:19:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:19:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:20:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:20:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:20:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:20:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:20:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:20:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:21:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:21:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:21:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:21:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:21:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:21:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:22:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:22:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:22:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:22:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:22:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:22:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:23:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:23:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:23:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:23:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:23:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:23:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:24:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:24:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:24:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:24:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:24:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:24:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:25:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:25:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:25:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:25:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:25:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:25:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:26:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:26:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:26:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:26:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:26:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:26:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:27:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:27:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:27:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:27:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:27:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:27:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:28:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:28:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:28:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:28:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:28:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:28:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:29:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:29:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:29:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:29:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:29:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:29:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:30:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:30:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:30:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:30:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:30:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:30:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:31:FA
i_D0 => andg2:P1.i_A
i_D0 => xorg2:P2.i_A
i_D1 => andg2:P1.i_B
i_D1 => xorg2:P2.i_B
i_C => andg2:P3.i_A
i_C => xorg2:P4.i_B
oC <= org2:P5.o_F
o_O <= xorg2:P4.o_F


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:31:FA|andg2:P1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:31:FA|xorg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:31:FA|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:31:FA|xorg2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Nbit_adder:pc_or_branch_adder|adder:\gen_adder:31:FA|org2:P5
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:pc4_or_branch_mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux
i_S[0] => invg:INV_S0.i_A
i_S[0] => andg2:AND_SEL1.i_B
i_S[0] => andg2:AND_SEL3.i_B
i_S[1] => invg:INV_S1.i_A
i_S[1] => andg2:AND_SEL2.i_A
i_S[1] => andg2:AND_SEL3.i_A
i_X0[0] => andg2:G_MUX_BITS:0:AND0.i_A
i_X0[1] => andg2:G_MUX_BITS:1:AND0.i_A
i_X0[2] => andg2:G_MUX_BITS:2:AND0.i_A
i_X0[3] => andg2:G_MUX_BITS:3:AND0.i_A
i_X0[4] => andg2:G_MUX_BITS:4:AND0.i_A
i_X0[5] => andg2:G_MUX_BITS:5:AND0.i_A
i_X0[6] => andg2:G_MUX_BITS:6:AND0.i_A
i_X0[7] => andg2:G_MUX_BITS:7:AND0.i_A
i_X0[8] => andg2:G_MUX_BITS:8:AND0.i_A
i_X0[9] => andg2:G_MUX_BITS:9:AND0.i_A
i_X0[10] => andg2:G_MUX_BITS:10:AND0.i_A
i_X0[11] => andg2:G_MUX_BITS:11:AND0.i_A
i_X0[12] => andg2:G_MUX_BITS:12:AND0.i_A
i_X0[13] => andg2:G_MUX_BITS:13:AND0.i_A
i_X0[14] => andg2:G_MUX_BITS:14:AND0.i_A
i_X0[15] => andg2:G_MUX_BITS:15:AND0.i_A
i_X0[16] => andg2:G_MUX_BITS:16:AND0.i_A
i_X0[17] => andg2:G_MUX_BITS:17:AND0.i_A
i_X0[18] => andg2:G_MUX_BITS:18:AND0.i_A
i_X0[19] => andg2:G_MUX_BITS:19:AND0.i_A
i_X0[20] => andg2:G_MUX_BITS:20:AND0.i_A
i_X0[21] => andg2:G_MUX_BITS:21:AND0.i_A
i_X0[22] => andg2:G_MUX_BITS:22:AND0.i_A
i_X0[23] => andg2:G_MUX_BITS:23:AND0.i_A
i_X0[24] => andg2:G_MUX_BITS:24:AND0.i_A
i_X0[25] => andg2:G_MUX_BITS:25:AND0.i_A
i_X0[26] => andg2:G_MUX_BITS:26:AND0.i_A
i_X0[27] => andg2:G_MUX_BITS:27:AND0.i_A
i_X0[28] => andg2:G_MUX_BITS:28:AND0.i_A
i_X0[29] => andg2:G_MUX_BITS:29:AND0.i_A
i_X0[30] => andg2:G_MUX_BITS:30:AND0.i_A
i_X0[31] => andg2:G_MUX_BITS:31:AND0.i_A
i_X1[0] => andg2:G_MUX_BITS:0:AND1.i_A
i_X1[1] => andg2:G_MUX_BITS:1:AND1.i_A
i_X1[2] => andg2:G_MUX_BITS:2:AND1.i_A
i_X1[3] => andg2:G_MUX_BITS:3:AND1.i_A
i_X1[4] => andg2:G_MUX_BITS:4:AND1.i_A
i_X1[5] => andg2:G_MUX_BITS:5:AND1.i_A
i_X1[6] => andg2:G_MUX_BITS:6:AND1.i_A
i_X1[7] => andg2:G_MUX_BITS:7:AND1.i_A
i_X1[8] => andg2:G_MUX_BITS:8:AND1.i_A
i_X1[9] => andg2:G_MUX_BITS:9:AND1.i_A
i_X1[10] => andg2:G_MUX_BITS:10:AND1.i_A
i_X1[11] => andg2:G_MUX_BITS:11:AND1.i_A
i_X1[12] => andg2:G_MUX_BITS:12:AND1.i_A
i_X1[13] => andg2:G_MUX_BITS:13:AND1.i_A
i_X1[14] => andg2:G_MUX_BITS:14:AND1.i_A
i_X1[15] => andg2:G_MUX_BITS:15:AND1.i_A
i_X1[16] => andg2:G_MUX_BITS:16:AND1.i_A
i_X1[17] => andg2:G_MUX_BITS:17:AND1.i_A
i_X1[18] => andg2:G_MUX_BITS:18:AND1.i_A
i_X1[19] => andg2:G_MUX_BITS:19:AND1.i_A
i_X1[20] => andg2:G_MUX_BITS:20:AND1.i_A
i_X1[21] => andg2:G_MUX_BITS:21:AND1.i_A
i_X1[22] => andg2:G_MUX_BITS:22:AND1.i_A
i_X1[23] => andg2:G_MUX_BITS:23:AND1.i_A
i_X1[24] => andg2:G_MUX_BITS:24:AND1.i_A
i_X1[25] => andg2:G_MUX_BITS:25:AND1.i_A
i_X1[26] => andg2:G_MUX_BITS:26:AND1.i_A
i_X1[27] => andg2:G_MUX_BITS:27:AND1.i_A
i_X1[28] => andg2:G_MUX_BITS:28:AND1.i_A
i_X1[29] => andg2:G_MUX_BITS:29:AND1.i_A
i_X1[30] => andg2:G_MUX_BITS:30:AND1.i_A
i_X1[31] => andg2:G_MUX_BITS:31:AND1.i_A
i_X2[0] => andg2:G_MUX_BITS:0:AND2.i_A
i_X2[1] => andg2:G_MUX_BITS:1:AND2.i_A
i_X2[2] => andg2:G_MUX_BITS:2:AND2.i_A
i_X2[3] => andg2:G_MUX_BITS:3:AND2.i_A
i_X2[4] => andg2:G_MUX_BITS:4:AND2.i_A
i_X2[5] => andg2:G_MUX_BITS:5:AND2.i_A
i_X2[6] => andg2:G_MUX_BITS:6:AND2.i_A
i_X2[7] => andg2:G_MUX_BITS:7:AND2.i_A
i_X2[8] => andg2:G_MUX_BITS:8:AND2.i_A
i_X2[9] => andg2:G_MUX_BITS:9:AND2.i_A
i_X2[10] => andg2:G_MUX_BITS:10:AND2.i_A
i_X2[11] => andg2:G_MUX_BITS:11:AND2.i_A
i_X2[12] => andg2:G_MUX_BITS:12:AND2.i_A
i_X2[13] => andg2:G_MUX_BITS:13:AND2.i_A
i_X2[14] => andg2:G_MUX_BITS:14:AND2.i_A
i_X2[15] => andg2:G_MUX_BITS:15:AND2.i_A
i_X2[16] => andg2:G_MUX_BITS:16:AND2.i_A
i_X2[17] => andg2:G_MUX_BITS:17:AND2.i_A
i_X2[18] => andg2:G_MUX_BITS:18:AND2.i_A
i_X2[19] => andg2:G_MUX_BITS:19:AND2.i_A
i_X2[20] => andg2:G_MUX_BITS:20:AND2.i_A
i_X2[21] => andg2:G_MUX_BITS:21:AND2.i_A
i_X2[22] => andg2:G_MUX_BITS:22:AND2.i_A
i_X2[23] => andg2:G_MUX_BITS:23:AND2.i_A
i_X2[24] => andg2:G_MUX_BITS:24:AND2.i_A
i_X2[25] => andg2:G_MUX_BITS:25:AND2.i_A
i_X2[26] => andg2:G_MUX_BITS:26:AND2.i_A
i_X2[27] => andg2:G_MUX_BITS:27:AND2.i_A
i_X2[28] => andg2:G_MUX_BITS:28:AND2.i_A
i_X2[29] => andg2:G_MUX_BITS:29:AND2.i_A
i_X2[30] => andg2:G_MUX_BITS:30:AND2.i_A
i_X2[31] => andg2:G_MUX_BITS:31:AND2.i_A
i_X3[0] => andg2:G_MUX_BITS:0:AND3.i_A
i_X3[1] => andg2:G_MUX_BITS:1:AND3.i_A
i_X3[2] => andg2:G_MUX_BITS:2:AND3.i_A
i_X3[3] => andg2:G_MUX_BITS:3:AND3.i_A
i_X3[4] => andg2:G_MUX_BITS:4:AND3.i_A
i_X3[5] => andg2:G_MUX_BITS:5:AND3.i_A
i_X3[6] => andg2:G_MUX_BITS:6:AND3.i_A
i_X3[7] => andg2:G_MUX_BITS:7:AND3.i_A
i_X3[8] => andg2:G_MUX_BITS:8:AND3.i_A
i_X3[9] => andg2:G_MUX_BITS:9:AND3.i_A
i_X3[10] => andg2:G_MUX_BITS:10:AND3.i_A
i_X3[11] => andg2:G_MUX_BITS:11:AND3.i_A
i_X3[12] => andg2:G_MUX_BITS:12:AND3.i_A
i_X3[13] => andg2:G_MUX_BITS:13:AND3.i_A
i_X3[14] => andg2:G_MUX_BITS:14:AND3.i_A
i_X3[15] => andg2:G_MUX_BITS:15:AND3.i_A
i_X3[16] => andg2:G_MUX_BITS:16:AND3.i_A
i_X3[17] => andg2:G_MUX_BITS:17:AND3.i_A
i_X3[18] => andg2:G_MUX_BITS:18:AND3.i_A
i_X3[19] => andg2:G_MUX_BITS:19:AND3.i_A
i_X3[20] => andg2:G_MUX_BITS:20:AND3.i_A
i_X3[21] => andg2:G_MUX_BITS:21:AND3.i_A
i_X3[22] => andg2:G_MUX_BITS:22:AND3.i_A
i_X3[23] => andg2:G_MUX_BITS:23:AND3.i_A
i_X3[24] => andg2:G_MUX_BITS:24:AND3.i_A
i_X3[25] => andg2:G_MUX_BITS:25:AND3.i_A
i_X3[26] => andg2:G_MUX_BITS:26:AND3.i_A
i_X3[27] => andg2:G_MUX_BITS:27:AND3.i_A
i_X3[28] => andg2:G_MUX_BITS:28:AND3.i_A
i_X3[29] => andg2:G_MUX_BITS:29:AND3.i_A
i_X3[30] => andg2:G_MUX_BITS:30:AND3.i_A
i_X3[31] => andg2:G_MUX_BITS:31:AND3.i_A
o_X[0] <= org2:G_MUX_BITS:0:ORC.o_F
o_X[1] <= org2:G_MUX_BITS:1:ORC.o_F
o_X[2] <= org2:G_MUX_BITS:2:ORC.o_F
o_X[3] <= org2:G_MUX_BITS:3:ORC.o_F
o_X[4] <= org2:G_MUX_BITS:4:ORC.o_F
o_X[5] <= org2:G_MUX_BITS:5:ORC.o_F
o_X[6] <= org2:G_MUX_BITS:6:ORC.o_F
o_X[7] <= org2:G_MUX_BITS:7:ORC.o_F
o_X[8] <= org2:G_MUX_BITS:8:ORC.o_F
o_X[9] <= org2:G_MUX_BITS:9:ORC.o_F
o_X[10] <= org2:G_MUX_BITS:10:ORC.o_F
o_X[11] <= org2:G_MUX_BITS:11:ORC.o_F
o_X[12] <= org2:G_MUX_BITS:12:ORC.o_F
o_X[13] <= org2:G_MUX_BITS:13:ORC.o_F
o_X[14] <= org2:G_MUX_BITS:14:ORC.o_F
o_X[15] <= org2:G_MUX_BITS:15:ORC.o_F
o_X[16] <= org2:G_MUX_BITS:16:ORC.o_F
o_X[17] <= org2:G_MUX_BITS:17:ORC.o_F
o_X[18] <= org2:G_MUX_BITS:18:ORC.o_F
o_X[19] <= org2:G_MUX_BITS:19:ORC.o_F
o_X[20] <= org2:G_MUX_BITS:20:ORC.o_F
o_X[21] <= org2:G_MUX_BITS:21:ORC.o_F
o_X[22] <= org2:G_MUX_BITS:22:ORC.o_F
o_X[23] <= org2:G_MUX_BITS:23:ORC.o_F
o_X[24] <= org2:G_MUX_BITS:24:ORC.o_F
o_X[25] <= org2:G_MUX_BITS:25:ORC.o_F
o_X[26] <= org2:G_MUX_BITS:26:ORC.o_F
o_X[27] <= org2:G_MUX_BITS:27:ORC.o_F
o_X[28] <= org2:G_MUX_BITS:28:ORC.o_F
o_X[29] <= org2:G_MUX_BITS:29:ORC.o_F
o_X[30] <= org2:G_MUX_BITS:30:ORC.o_F
o_X[31] <= org2:G_MUX_BITS:31:ORC.o_F


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|invg:INV_S0
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|invg:INV_S1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:AND_SEL0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:AND_SEL1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:AND_SEL2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:AND_SEL3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:0:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:0:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:0:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:0:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:0:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:0:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:0:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:1:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:1:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:1:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:1:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:1:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:1:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:1:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:2:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:2:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:2:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:2:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:2:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:2:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:2:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:3:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:3:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:3:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:3:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:3:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:3:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:3:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:4:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:4:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:4:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:4:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:4:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:4:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:4:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:5:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:5:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:5:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:5:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:5:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:5:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:5:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:6:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:6:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:6:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:6:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:6:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:6:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:6:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:7:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:7:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:7:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:7:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:7:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:7:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:7:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:8:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:8:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:8:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:8:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:8:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:8:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:8:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:9:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:9:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:9:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:9:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:9:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:9:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:9:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:10:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:10:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:10:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:10:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:10:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:10:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:10:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:11:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:11:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:11:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:11:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:11:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:11:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:11:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:12:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:12:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:12:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:12:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:12:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:12:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:12:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:13:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:13:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:13:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:13:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:13:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:13:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:13:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:14:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:14:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:14:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:14:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:14:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:14:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:14:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:15:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:15:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:15:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:15:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:15:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:15:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:15:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:16:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:16:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:16:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:16:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:16:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:16:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:16:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:17:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:17:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:17:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:17:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:17:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:17:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:17:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:18:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:18:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:18:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:18:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:18:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:18:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:18:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:19:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:19:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:19:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:19:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:19:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:19:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:19:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:20:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:20:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:20:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:20:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:20:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:20:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:20:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:21:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:21:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:21:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:21:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:21:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:21:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:21:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:22:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:22:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:22:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:22:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:22:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:22:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:22:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:23:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:23:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:23:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:23:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:23:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:23:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:23:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:24:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:24:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:24:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:24:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:24:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:24:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:24:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:25:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:25:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:25:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:25:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:25:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:25:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:25:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:26:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:26:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:26:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:26:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:26:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:26:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:26:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:27:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:27:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:27:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:27:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:27:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:27:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:27:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:28:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:28:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:28:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:28:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:28:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:28:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:28:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:29:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:29:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:29:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:29:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:29:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:29:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:29:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:30:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:30:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:30:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:30:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:30:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:30:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:30:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:31:AND0
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:31:AND1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:31:AND2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|andg2:\G_MUX_BITS:31:AND3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:31:ORA
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:31:ORB
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux4t1_32:mux4t1_and_link_mux|org2:\G_MUX_BITS:31:ORC
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_X0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X0
i_X0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X0
i_X0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X0
i_X0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X0
i_X0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X0
i_X0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X0
i_X0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X0
i_X0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X0
i_X0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X0
i_X0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X0
i_X0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X0
i_X0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X0
i_X0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X0
i_X0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X0
i_X0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X0
i_X0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X0
i_X0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X0
i_X0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X0
i_X0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X0
i_X0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X0
i_X0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X0
i_X0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X0
i_X0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X0
i_X0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X0
i_X0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X0
i_X0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X0
i_X0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X0
i_X0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X0
i_X0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X0
i_X0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X0
i_X0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X0
i_X0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X0
i_X1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_X1
i_X1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_X1
i_X1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_X1
i_X1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_X1
i_X1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_X1
i_X1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_X1
i_X1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_X1
i_X1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_X1
i_X1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_X1
i_X1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_X1
i_X1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_X1
i_X1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_X1
i_X1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_X1
i_X1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_X1
i_X1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_X1
i_X1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_X1
i_X1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_X1
i_X1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_X1
i_X1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_X1
i_X1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_X1
i_X1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_X1
i_X1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_X1
i_X1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_X1
i_X1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_X1
i_X1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_X1
i_X1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_X1
i_X1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_X1
i_X1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_X1
i_X1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_X1
i_X1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_X1
i_X1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_X1
i_X1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_X1
o_X[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_X
o_X[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_X
o_X[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_X
o_X[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_X
o_X[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_X
o_X[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_X
o_X[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_X
o_X[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_X
o_X[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_X
o_X[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_X
o_X[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_X
o_X[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_X
o_X[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_X
o_X[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_X
o_X[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_X
o_X[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_X
o_X[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_X
o_X[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_X
o_X[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_X
o_X[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_X
o_X[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_X
o_X[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_X
o_X[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_X
o_X[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_X
o_X[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_X
o_X[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_X
o_X[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_X
o_X[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_X
o_X[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_X
o_X[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_X
o_X[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_X
o_X[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_X


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:0:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:0:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:1:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:1:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:2:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:2:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:3:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:3:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:4:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:4:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:5:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:5:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:6:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:6:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:7:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:7:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:8:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:8:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:9:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:9:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:10:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:10:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:11:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:11:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:12:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:12:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:13:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:13:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:14:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:14:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:15:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:15:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:16:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:16:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:17:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:17:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:18:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:18:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:19:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:19:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:20:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:20:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:21:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:21:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:22:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:22:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:23:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:23:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:24:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:24:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:25:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:25:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:26:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:26:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:27:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:27:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:28:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:28:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:29:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:29:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:30:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:30:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:31:MUXI
i_X0 => andg2:P2.i_A
i_X1 => andg2:P3.i_A
i_S => invg:P1.i_A
i_S => andg2:P3.i_B
o_X <= org2:P4.o_F


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:31:MUXI|invg:P1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:P3
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mem_to_reg_mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:P4
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


