
---------- Begin Simulation Statistics ----------
final_tick                                  785464000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  14865                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159340                       # Number of bytes of host memory used
host_op_rate                                    14913                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.97                       # Real time elapsed on the host
host_tick_rate                               98573546                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      118446                       # Number of instructions simulated
sim_ops                                        118828                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000785                       # Number of seconds simulated
sim_ticks                                   785464000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22339                       # Number of branches fetched
system.cpu00.committedInsts                    100000                       # Number of instructions committed
system.cpu00.committedOps                      100293                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.003131                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.996869                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1570928                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1566009.000006                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15917                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6422                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              4918.999994                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98833                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98833                       # number of integer instructions
system.cpu00.num_int_register_reads            120831                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64478                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20292                       # Number of load instructions
system.cpu00.num_mem_refs                       36561                       # number of memory refs
system.cpu00.num_store_insts                    16269                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62909     62.68%     63.54% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::MemRead                  20577     20.50%     84.07% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15972     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100365                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2459500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2459500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2459500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     783004500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2459500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             220                       # Number of branches fetched
system.cpu01.committedInsts                      1128                       # Number of instructions committed
system.cpu01.committedOps                        1134                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.980012                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.019988                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1570853                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             31397.502894                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          116                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       104                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1539455.497106                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                1110                       # Number of integer alu accesses
system.cpu01.num_int_insts                       1110                       # number of integer instructions
system.cpu01.num_int_register_reads              1296                       # number of times the integer registers were read
system.cpu01.num_int_register_writes              777                       # number of times the integer registers were written
system.cpu01.num_load_insts                       254                       # Number of load instructions
system.cpu01.num_mem_refs                         436                       # number of memory refs
system.cpu01.num_store_insts                      182                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.88%      0.88% # Class of executed instruction
system.cpu01.op_class::IntAlu                     687     60.48%     61.36% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.09%     61.44% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.18%     61.62% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     61.62% # Class of executed instruction
system.cpu01.op_class::MemRead                    258     22.71%     84.33% # Class of executed instruction
system.cpu01.op_class::MemWrite                   166     14.61%     98.94% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     98.94% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      1.06%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     1136                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      169299000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    169299000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    169299000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     616165000                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    169299000                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             254                       # Number of branches fetched
system.cpu02.committedInsts                      1300                       # Number of instructions committed
system.cpu02.committedOps                        1306                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.982428                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.017572                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1570791                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             27601.594631                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          135                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       119                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1543189.405369                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                1279                       # Number of integer alu accesses
system.cpu02.num_int_insts                       1279                       # number of integer instructions
system.cpu02.num_int_register_reads              1494                       # number of times the integer registers were read
system.cpu02.num_int_register_writes              904                       # number of times the integer registers were written
system.cpu02.num_load_insts                       298                       # Number of load instructions
system.cpu02.num_mem_refs                         497                       # number of memory refs
system.cpu02.num_store_insts                      199                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.76%      0.76% # Class of executed instruction
system.cpu02.op_class::IntAlu                     798     61.01%     61.77% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.08%     61.85% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.15%     62.00% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     62.00% # Class of executed instruction
system.cpu02.op_class::MemRead                    302     23.09%     85.09% # Class of executed instruction
system.cpu02.op_class::MemWrite                   183     13.99%     99.08% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.08% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.92%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     1308                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      158993500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    158993500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    158993500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     626470500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    158993500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             249                       # Number of branches fetched
system.cpu03.committedInsts                      1276                       # Number of instructions committed
system.cpu03.committedOps                        1282                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.982065                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.017935                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1570816                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             28172.993215                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          128                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       121                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1542643.006785                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                1252                       # Number of integer alu accesses
system.cpu03.num_int_insts                       1252                       # number of integer instructions
system.cpu03.num_int_register_reads              1460                       # number of times the integer registers were read
system.cpu03.num_int_register_writes              885                       # number of times the integer registers were written
system.cpu03.num_load_insts                       291                       # Number of load instructions
system.cpu03.num_mem_refs                         488                       # number of memory refs
system.cpu03.num_store_insts                      197                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.78%      0.78% # Class of executed instruction
system.cpu03.op_class::IntAlu                     783     60.98%     61.76% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.08%     61.84% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.16%     61.99% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     61.99% # Class of executed instruction
system.cpu03.op_class::MemRead                    295     22.98%     84.97% # Class of executed instruction
system.cpu03.op_class::MemWrite                   181     14.10%     99.07% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.07% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.93%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     1284                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      146210500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    146210500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    146210500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     639253500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    146210500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             236                       # Number of branches fetched
system.cpu04.committedInsts                      1208                       # Number of instructions committed
system.cpu04.committedOps                        1214                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.981805                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.018195                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1570795                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             28580.582031                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          122                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       114                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1542214.417969                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                1186                       # Number of integer alu accesses
system.cpu04.num_int_insts                       1186                       # number of integer instructions
system.cpu04.num_int_register_reads              1384                       # number of times the integer registers were read
system.cpu04.num_int_register_writes              835                       # number of times the integer registers were written
system.cpu04.num_load_insts                       274                       # Number of load instructions
system.cpu04.num_mem_refs                         464                       # number of memory refs
system.cpu04.num_store_insts                      190                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.82%      0.82% # Class of executed instruction
system.cpu04.op_class::IntAlu                     739     60.77%     61.60% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.08%     61.68% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.16%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     61.84% # Class of executed instruction
system.cpu04.op_class::MemRead                    278     22.86%     84.70% # Class of executed instruction
system.cpu04.op_class::MemWrite                   174     14.31%     99.01% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.01% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.99%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     1216                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      133739000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    133739000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    133739000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     651725000                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    133739000                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             253                       # Number of branches fetched
system.cpu05.committedInsts                      1304                       # Number of instructions committed
system.cpu05.committedOps                        1310                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.982618                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.017382                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1570762                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             27303.116539                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          132                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       121                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1543458.883461                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                1282                       # Number of integer alu accesses
system.cpu05.num_int_insts                       1282                       # number of integer instructions
system.cpu05.num_int_register_reads              1495                       # number of times the integer registers were read
system.cpu05.num_int_register_writes              908                       # number of times the integer registers were written
system.cpu05.num_load_insts                       300                       # Number of load instructions
system.cpu05.num_mem_refs                         500                       # number of memory refs
system.cpu05.num_store_insts                      200                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.76%      0.76% # Class of executed instruction
system.cpu05.op_class::IntAlu                     799     60.90%     61.66% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.08%     61.74% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.15%     61.89% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     61.89% # Class of executed instruction
system.cpu05.op_class::MemRead                    304     23.17%     85.06% # Class of executed instruction
system.cpu05.op_class::MemWrite                   184     14.02%     99.09% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.09% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.91%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     1312                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      122065500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    122065500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    122065500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     663398500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    122065500                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             267                       # Number of branches fetched
system.cpu06.committedInsts                      1372                       # Number of instructions committed
system.cpu06.committedOps                        1378                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.982992                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.017008                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1570770                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             26715.314736                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          137                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       130                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1544054.685264                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                1346                       # Number of integer alu accesses
system.cpu06.num_int_insts                       1346                       # number of integer instructions
system.cpu06.num_int_register_reads              1568                       # number of times the integer registers were read
system.cpu06.num_int_register_writes              956                       # number of times the integer registers were written
system.cpu06.num_load_insts                       315                       # Number of load instructions
system.cpu06.num_mem_refs                         522                       # number of memory refs
system.cpu06.num_store_insts                      207                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.72%      0.72% # Class of executed instruction
system.cpu06.op_class::IntAlu                     845     61.23%     61.96% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.07%     62.03% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.14%     62.17% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     62.17% # Class of executed instruction
system.cpu06.op_class::MemRead                    319     23.12%     85.29% # Class of executed instruction
system.cpu06.op_class::MemWrite                   191     13.84%     99.13% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.13% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.87%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     1380                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean      110740000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    110740000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    110740000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     674724000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED    110740000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             229                       # Number of branches fetched
system.cpu07.committedInsts                      1184                       # Number of instructions committed
system.cpu07.committedOps                        1190                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.982525                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.017475                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1570765                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             27449.153536                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          117                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       112                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1543315.846464                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                1163                       # Number of integer alu accesses
system.cpu07.num_int_insts                       1163                       # number of integer instructions
system.cpu07.num_int_register_reads              1356                       # number of times the integer registers were read
system.cpu07.num_int_register_writes              820                       # number of times the integer registers were written
system.cpu07.num_load_insts                       271                       # Number of load instructions
system.cpu07.num_mem_refs                         459                       # number of memory refs
system.cpu07.num_store_insts                      188                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.84%      0.84% # Class of executed instruction
system.cpu07.op_class::IntAlu                     720     60.40%     61.24% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.08%     61.33% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.17%     61.49% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     61.49% # Class of executed instruction
system.cpu07.op_class::MemRead                    275     23.07%     84.56% # Class of executed instruction
system.cpu07.op_class::MemWrite                   172     14.43%     98.99% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     98.99% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      1.01%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     1192                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       97838500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     97838500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     97838500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     687625500                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     97838500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             256                       # Number of branches fetched
system.cpu08.committedInsts                      1316                       # Number of instructions committed
system.cpu08.committedOps                        1322                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.982815                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.017185                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1570778                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             26994.424158                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          132                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       124                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1543783.575842                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                1292                       # Number of integer alu accesses
system.cpu08.num_int_insts                       1292                       # number of integer instructions
system.cpu08.num_int_register_reads              1507                       # number of times the integer registers were read
system.cpu08.num_int_register_writes              916                       # number of times the integer registers were written
system.cpu08.num_load_insts                       303                       # Number of load instructions
system.cpu08.num_mem_refs                         504                       # number of memory refs
system.cpu08.num_store_insts                      201                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.76%      0.76% # Class of executed instruction
system.cpu08.op_class::IntAlu                     807     60.95%     61.71% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.08%     61.78% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.15%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     61.93% # Class of executed instruction
system.cpu08.op_class::MemRead                    307     23.19%     85.12% # Class of executed instruction
system.cpu08.op_class::MemWrite                   185     13.97%     99.09% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.09% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.91%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     1324                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       85790000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     85790000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     85790000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     699674000                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     85790000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             254                       # Number of branches fetched
system.cpu09.committedInsts                      1300                       # Number of instructions committed
system.cpu09.committedOps                        1306                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.982831                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.017169                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1570842                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             26969.525446                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          129                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       125                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1543872.474554                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                1274                       # Number of integer alu accesses
system.cpu09.num_int_insts                       1274                       # number of integer instructions
system.cpu09.num_int_register_reads              1487                       # number of times the integer registers were read
system.cpu09.num_int_register_writes              903                       # number of times the integer registers were written
system.cpu09.num_load_insts                       299                       # Number of load instructions
system.cpu09.num_mem_refs                         498                       # number of memory refs
system.cpu09.num_store_insts                      199                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.76%      0.76% # Class of executed instruction
system.cpu09.op_class::IntAlu                     797     60.93%     61.70% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.08%     61.77% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.15%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     61.93% # Class of executed instruction
system.cpu09.op_class::MemRead                    303     23.17%     85.09% # Class of executed instruction
system.cpu09.op_class::MemWrite                   183     13.99%     99.08% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.08% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.92%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     1308                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       71619500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     71619500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     71619500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     713844500                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     71619500                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             215                       # Number of branches fetched
system.cpu10.committedInsts                      1100                       # Number of instructions committed
system.cpu10.committedOps                        1106                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.982748                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.017252                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1570928                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             27102.001965                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          111                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       104                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1543825.998035                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                1080                       # Number of integer alu accesses
system.cpu10.num_int_insts                       1080                       # number of integer instructions
system.cpu10.num_int_register_reads              1263                       # number of times the integer registers were read
system.cpu10.num_int_register_writes              755                       # number of times the integer registers were written
system.cpu10.num_load_insts                       248                       # Number of load instructions
system.cpu10.num_mem_refs                         428                       # number of memory refs
system.cpu10.num_store_insts                      180                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.90%      0.90% # Class of executed instruction
system.cpu10.op_class::IntAlu                     667     60.20%     61.10% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.09%     61.19% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.18%     61.37% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     61.37% # Class of executed instruction
system.cpu10.op_class::MemRead                    252     22.74%     84.12% # Class of executed instruction
system.cpu10.op_class::MemWrite                   164     14.80%     98.92% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     98.92% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      1.08%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     1108                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       58991500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     58991500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     58991500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     726472500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     58991500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             174                       # Number of branches fetched
system.cpu11.committedInsts                       875                       # Number of instructions committed
system.cpu11.committedOps                         881                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.982763                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.017237                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1570928                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             27078.001966                       # Number of busy cycles
system.cpu11.num_conditional_control_insts           90                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                        84                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1543849.998034                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                 859                       # Number of integer alu accesses
system.cpu11.num_int_insts                        859                       # number of integer instructions
system.cpu11.num_int_register_reads              1008                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              589                       # number of times the integer registers were written
system.cpu11.num_load_insts                       193                       # Number of load instructions
system.cpu11.num_mem_refs                         348                       # number of memory refs
system.cpu11.num_store_insts                      155                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      1.13%      1.13% # Class of executed instruction
system.cpu11.op_class::IntAlu                     522     59.12%     60.25% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.11%     60.36% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.23%     60.59% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     60.59% # Class of executed instruction
system.cpu11.op_class::MemRead                    197     22.31%     82.90% # Class of executed instruction
system.cpu11.op_class::MemWrite                   139     15.74%     98.64% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     98.64% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      1.36%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                      883                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       46874000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     46874000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     46874000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     738590000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     46874000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             235                       # Number of branches fetched
system.cpu12.committedInsts                      1191                       # Number of instructions committed
system.cpu12.committedOps                        1197                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.982181                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.017819                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1570894                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             27991.396126                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          123                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       112                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1542902.603874                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                1169                       # Number of integer alu accesses
system.cpu12.num_int_insts                       1169                       # number of integer instructions
system.cpu12.num_int_register_reads              1364                       # number of times the integer registers were read
system.cpu12.num_int_register_writes              824                       # number of times the integer registers were written
system.cpu12.num_load_insts                       268                       # Number of load instructions
system.cpu12.num_mem_refs                         454                       # number of memory refs
system.cpu12.num_store_insts                      186                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  11      0.92%      0.92% # Class of executed instruction
system.cpu12.op_class::IntAlu                     732     61.00%     61.92% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.08%     62.00% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.17%     62.17% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     62.17% # Class of executed instruction
system.cpu12.op_class::MemRead                    272     22.67%     84.83% # Class of executed instruction
system.cpu12.op_class::MemWrite                   170     14.17%     99.00% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.00% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      1.00%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     1200                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       34600000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     34600000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     34600000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     750864000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     34600000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             233                       # Number of branches fetched
system.cpu13.committedInsts                      1192                       # Number of instructions committed
system.cpu13.committedOps                        1198                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.982986                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.017014                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1570928                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             26727.001966                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          119                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       114                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1544200.998034                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                1169                       # Number of integer alu accesses
system.cpu13.num_int_insts                       1169                       # number of integer instructions
system.cpu13.num_int_register_reads              1367                       # number of times the integer registers were read
system.cpu13.num_int_register_writes              822                       # number of times the integer registers were written
system.cpu13.num_load_insts                       271                       # Number of load instructions
system.cpu13.num_mem_refs                         460                       # number of memory refs
system.cpu13.num_store_insts                      189                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.83%      0.83% # Class of executed instruction
system.cpu13.op_class::IntAlu                     727     60.58%     61.42% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.08%     61.50% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.17%     61.67% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     61.67% # Class of executed instruction
system.cpu13.op_class::MemRead                    275     22.92%     84.58% # Class of executed instruction
system.cpu13.op_class::MemWrite                   173     14.42%     99.00% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.00% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      1.00%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     1200                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       22794000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     22794000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     22794000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     762670000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     22794000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             248                       # Number of branches fetched
system.cpu14.committedInsts                      1273                       # Number of instructions committed
system.cpu14.committedOps                        1279                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.981965                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.018035                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1570892                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             28331.352697                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          128                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       120                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1542560.647303                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                1250                       # Number of integer alu accesses
system.cpu14.num_int_insts                       1250                       # number of integer instructions
system.cpu14.num_int_register_reads              1459                       # number of times the integer registers were read
system.cpu14.num_int_register_writes              883                       # number of times the integer registers were written
system.cpu14.num_load_insts                       291                       # Number of load instructions
system.cpu14.num_mem_refs                         488                       # number of memory refs
system.cpu14.num_store_insts                      197                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.78%      0.78% # Class of executed instruction
system.cpu14.op_class::IntAlu                     780     60.89%     61.67% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.08%     61.75% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.16%     61.90% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     61.90% # Class of executed instruction
system.cpu14.op_class::MemRead                    295     23.03%     84.93% # Class of executed instruction
system.cpu14.op_class::MemWrite                   181     14.13%     99.06% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.06% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.94%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     1281                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       10482500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     10482500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     10482500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     774981500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     10482500                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             324                       # Number of branches fetched
system.cpu15.committedInsts                      1427                       # Number of instructions committed
system.cpu15.committedOps                        1432                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.985192                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.014808                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1570890                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             23261.439274                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          203                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       121                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1547628.560726                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1412                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1412                       # number of integer instructions
system.cpu15.num_int_register_reads              1606                       # number of times the integer registers were read
system.cpu15.num_int_register_writes              997                       # number of times the integer registers were written
system.cpu15.num_load_insts                       264                       # Number of load instructions
system.cpu15.num_mem_refs                         446                       # number of memory refs
system.cpu15.num_store_insts                      182                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      1.59%      1.59% # Class of executed instruction
system.cpu15.op_class::IntAlu                     977     67.43%     69.01% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.07%     69.08% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.14%     69.22% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     69.22% # Class of executed instruction
system.cpu15.op_class::MemRead                    267     18.43%     87.65% # Class of executed instruction
system.cpu15.op_class::MemWrite                   167     11.53%     99.17% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.17% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.83%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     1449                       # Class of executed instruction
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean        1734500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value      1734500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value      1734500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON     783729500                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED      1734500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    556758.51                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               52758.00                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    34008.00                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       61.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    80.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       15.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    34.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     22.42                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.60                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     80747176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             80747176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    114887506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           114887506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     34140330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            34140330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          471                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   128.543524                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   100.425330                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   133.072791                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          268     56.90%     56.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          149     31.63%     88.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           36      7.64%     96.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            9      1.91%     98.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            1      0.21%     98.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            1      0.21%     98.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            1      0.21%     98.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            2      0.42%     99.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            4      0.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          471                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 48000                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  63424                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  15424                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  12544                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               26816                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        63424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             63424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        26816                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          26816                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          991                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     39927.85                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        48000                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 61110375.523257590830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     39568500                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          419                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  38718449.88                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        12544                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 15970178.136744650081                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  16223030500                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  197                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2095                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               185                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          991                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                991                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          419                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               419                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   48.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               19                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               39                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               67                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              103                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               40                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               59                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              79                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             114                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              18                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              83                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              19                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              85                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               9                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              33                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              10                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000514836500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     65.818182                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    57.383345                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    39.061025                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            4     36.36%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47            2     18.18%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    730                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     15                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      991                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  991                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        991                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                41.20                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     309                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   241                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   3750000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    785029500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               39568500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    25506000                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.818182                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.808292                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.603023                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              10     90.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     419                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 419                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       419                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               74.77                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    166                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            16398330                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1342320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      218203980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           502.196472                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      3670500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     23660000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     70224000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    194642750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     14737250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    478529500                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2346720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  713460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       74746080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2220540                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        55932240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        22376100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             394457250                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           739744750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                177480                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            22817100                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 2020620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      233065590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           519.034310                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      4450000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     24700000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     40854750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    176501000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     27835750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    511122500                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2671680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1073985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       67772160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3134460                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        58390800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        15883740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             407682765                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           726878500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                845640                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    518764.71                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               48267.68                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      1032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    29517.68                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       64.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    86.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       17.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    36.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     22.95                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.64                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     86287850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             86287850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    123279998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           123279998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     36992147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            36992147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          504                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   126.857143                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    98.504645                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   132.895314                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          305     60.52%     60.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          144     28.57%     89.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           35      6.94%     96.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            9      1.79%     97.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            4      0.79%     98.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      0.40%     99.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            5      0.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          504                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 50688                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  67776                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  17088                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  13824                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               29056                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        67776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             67776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        29056                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          29056                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         1059                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     36098.21                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        50688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 64532556.552560009062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     38228000                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          454                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  37381877.75                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        13824                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 17599788.150698184967                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  16971372500                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  214                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2215                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               205                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         1059                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1059                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          454                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               454                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   48.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               23                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               45                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               72                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              103                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               39                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               59                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             102                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             118                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              83                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              28                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              83                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              46                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               6                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000619716500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     64.083333                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    50.703486                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    49.188798                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23            1      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31            3     25.00%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39            2     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47            1      8.33%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71            1      8.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    773                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                     1059                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 1059                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                       1059                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                40.78                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     323                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   267                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   3960000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    784891000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               38228000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    23378000                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              12    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     454                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 454                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       454                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               73.75                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    177                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            18741600                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                 1399440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      219784590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           508.215329                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      3816000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     24180000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     52357750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    203694000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     19440500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    481975750                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2395200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  740025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       78226080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                2427600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        57161520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        18105600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             399184845                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           732122000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                172260                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            21263280                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 2227680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      230103870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           518.651300                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      2860000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     25220000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     23180500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    205526750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     24075500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    504601250                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2113440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                 1172655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       78925920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3227280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        59620080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         7772460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             407381925                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           731984250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                955260                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    516051.58                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               44980.68                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      1119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    26230.68                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       70.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    88.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       18.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    35.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     22.02                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.70                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     88895226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             88895226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    124013322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           124013322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     35118096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            35118096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          523                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   132.894837                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   103.470888                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   128.762197                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          292     55.83%     55.83% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          161     30.78%     86.62% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           47      8.99%     95.60% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511            8      1.53%     97.13% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            7      1.34%     98.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            2      0.38%     98.85% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            2      0.38%     99.24% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            2      0.38%     99.62% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            2      0.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          523                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 55488                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  69824                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                  14336                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  14848                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               27584                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        69824                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             69824                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        27584                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          27584                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         1091                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     35745.42                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        55488                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 70643594.104885771871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     38998250                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          431                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  38201848.61                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        14848                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 18903476.161861013621                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  16464996750                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  179                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2325                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               222                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         1091                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               1091                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          431                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               431                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   51.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               60                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               28                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               32                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               45                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               21                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6              141                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              122                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               31                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               54                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              80                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             106                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              14                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              82                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              19                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                9                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7               10                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              33                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              81                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              53                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               5                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000501735750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     66.076923                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    58.653364                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    37.754606                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24-31            1      7.69%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-39            2     15.38%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::40-47            2     15.38%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-55            1      7.69%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::56-63            2     15.38%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-71            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::72-79            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::80-87            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::104-111            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::168-175            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    842                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     22                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                     1091                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 1091                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                       1091                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                44.29                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     384                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   224                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   4335000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    785430500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               38998250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    22742000                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.846154                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.837652                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.554700                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               1      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              12     92.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     431                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 431                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       431                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               74.60                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    188                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            20355270                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1742160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      214154700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           492.941631                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      2175000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     22620000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     99956250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    166712000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     24365500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    469635250                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1738080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  914595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       64015200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                3277260                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        27302940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             387187905                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           736303500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                214020                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            26657190                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 2020620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      246721080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           523.376679                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      2484000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     25220000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     25171250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    155626000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     35866250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    541096500                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1979520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                 1070190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       59760480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2913120                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        59620080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         9354240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             411093540                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           718842750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                997020                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    509937.99                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               48619.47                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      1073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    29869.47                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       66.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    87.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       19.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    37.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     23.07                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.67                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     87754499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             87754499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    125479971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           125479971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     37725472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            37725472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          532                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   125.233083                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    98.056916                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   129.736043                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          319     59.96%     59.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          158     29.70%     89.66% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           36      6.77%     96.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511            6      1.13%     97.56% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            4      0.75%     98.31% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            1      0.19%     98.50% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            2      0.38%     98.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            2      0.38%     99.25% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            4      0.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          532                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 52096                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  68928                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  16832                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  14976                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               29632                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        68928                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             68928                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        29632                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          29632                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         1077                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     36746.75                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        52096                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 66325127.567908897996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     39576250                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          463                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  36126802.38                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        14976                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 19066437.163256365806                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  16726709500                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  204                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2264                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               222                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         1077                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               1077                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          463                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               463                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   47.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               51                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               25                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                6                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               28                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               55                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               26                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               63                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              111                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               34                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               66                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              99                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             107                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              21                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              18                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              90                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              14                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               10                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                2                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                2                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                9                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                7                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              34                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              75                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              15                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              53                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               5                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000663466750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     59.923077                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    48.358841                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    46.277175                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::16-23            2     15.38%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            2     15.38%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            1      7.69%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::40-47            3     23.08%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::56-63            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::72-79            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::80-87            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::112-119            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::184-191            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    797                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     11                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                     1077                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 1077                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                       1077                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                40.17                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     327                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   263                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   4070000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    785304500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               39576250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    24313750                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              13    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     463                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 463                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       463                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               72.20                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    187                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            17724720                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                 1542240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      215767230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           494.399151                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      3378500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     22620000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     99517750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    168176000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     18624250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    473147500                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             2153760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  815925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       64581600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                2606100                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        29433900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             388332735                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           737080000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                182700                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            24771630                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 2270520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      238131180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           520.632881                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      3264500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     24960000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     33198000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    169845000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     31957500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    522239000                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             2255520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1203015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       65223360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3205860                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        59005440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        11833080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             408938385                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           724512500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy               1038780                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         510     23.27%     23.27% |         537     24.50%     47.76% |         590     26.92%     74.68% |         555     25.32%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         2192                      
system.ruby.Directory_Controller.Data    |         419     23.71%     23.71% |         454     25.69%     49.41% |         431     24.39%     73.80% |         463     26.20%    100.00%
system.ruby.Directory_Controller.Data::total         1767                      
system.ruby.Directory_Controller.Fetch   |         991     23.49%     23.49% |        1059     25.11%     48.60% |        1091     25.87%     74.47% |        1077     25.53%    100.00%
system.ruby.Directory_Controller.Fetch::total         4218                      
system.ruby.Directory_Controller.I.Fetch |         991     23.49%     23.49% |        1059     25.11%     48.60% |        1091     25.87%     74.47% |        1077     25.53%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         4218                      
system.ruby.Directory_Controller.IM.Memory_Data |         991     23.49%     23.49% |        1059     25.11%     48.60% |        1091     25.87%     74.47% |        1077     25.53%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         4218                      
system.ruby.Directory_Controller.M.CleanReplacement |         510     23.27%     23.27% |         537     24.50%     47.76% |         590     26.92%     74.68% |         555     25.32%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         2192                      
system.ruby.Directory_Controller.M.Data  |         419     23.71%     23.71% |         454     25.69%     49.41% |         431     24.39%     73.80% |         463     26.20%    100.00%
system.ruby.Directory_Controller.M.Data::total         1767                      
system.ruby.Directory_Controller.MI.Memory_Ack |         418     23.70%     23.70% |         454     25.74%     49.43% |         430     24.38%     73.81% |         462     26.19%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         1764                      
system.ruby.Directory_Controller.Memory_Ack |         418     23.70%     23.70% |         454     25.74%     49.43% |         430     24.38%     73.81% |         462     26.19%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         1764                      
system.ruby.Directory_Controller.Memory_Data |         991     23.49%     23.49% |        1059     25.11%     48.60% |        1091     25.87%     74.47% |        1077     25.53%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         4218                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       142173                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      142173    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       142173                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       147338                      
system.ruby.IFETCH.latency_hist_seqr::mean     5.565842                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.175351                      
system.ruby.IFETCH.latency_hist_seqr::stdev    34.379919                      
system.ruby.IFETCH.latency_hist_seqr     |      146887     99.69%     99.69% |         389      0.26%     99.96% |          27      0.02%     99.98% |           1      0.00%     99.98% |          10      0.01%     99.98% |          24      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       147338                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5165                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   131.246273                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   100.371904                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   131.723680                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4714     91.27%     91.27% |         389      7.53%     98.80% |          27      0.52%     99.32% |           1      0.02%     99.34% |          10      0.19%     99.54% |          24      0.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5165                      
system.ruby.L1Cache_Controller.Ack       |           3      5.66%      5.66% |           1      1.89%      7.55% |           2      3.77%     11.32% |           2      3.77%     15.09% |           5      9.43%     24.53% |           2      3.77%     28.30% |           2      3.77%     32.08% |           9     16.98%     49.06% |           1      1.89%     50.94% |           2      3.77%     54.72% |           3      5.66%     60.38% |           9     16.98%     77.36% |           3      5.66%     83.02% |           2      3.77%     86.79% |           2      3.77%     90.57% |           5      9.43%    100.00%
system.ruby.L1Cache_Controller.Ack::total           53                      
system.ruby.L1Cache_Controller.Ack_all   |           3      7.32%      7.32% |           1      2.44%      9.76% |           2      4.88%     14.63% |           2      4.88%     19.51% |           4      9.76%     29.27% |           2      4.88%     34.15% |           2      4.88%     39.02% |           3      7.32%     46.34% |           1      2.44%     48.78% |           2      4.88%     53.66% |           3      7.32%     60.98% |           4      9.76%     70.73% |           3      7.32%     78.05% |           2      4.88%     82.93% |           2      4.88%     87.80% |           5     12.20%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           41                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            3                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3      6.00%      6.00% |           2      4.00%     10.00% |           3      6.00%     16.00% |           2      4.00%     20.00% |           2      4.00%     24.00% |           2      4.00%     28.00% |           4      8.00%     36.00% |           4      8.00%     44.00% |           1      2.00%     46.00% |           3      6.00%     52.00% |           3      6.00%     58.00% |           4      8.00%     66.00% |           5     10.00%     76.00% |           2      4.00%     80.00% |           4      8.00%     88.00% |           6     12.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           50                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3883     85.12%     85.12% |          44      0.96%     86.08% |          46      1.01%     87.09% |          44      0.96%     88.05% |          45      0.99%     89.04% |          50      1.10%     90.14% |          45      0.99%     91.12% |          43      0.94%     92.06% |          46      1.01%     93.07% |          49      1.07%     94.15% |          42      0.92%     95.07% |          53      1.16%     96.23% |          44      0.96%     97.19% |          43      0.94%     98.14% |          46      1.01%     99.15% |          39      0.85%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4562                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6120     80.17%     80.17% |         100      1.31%     81.48% |         105      1.38%     82.85% |         104      1.36%     84.22% |         100      1.31%     85.53% |         105      1.38%     86.90% |         105      1.38%     88.28% |          98      1.28%     89.56% |         102      1.34%     90.90% |         103      1.35%     92.25% |         103      1.35%     93.59% |          94      1.23%     94.83% |         103      1.35%     96.18% |         101      1.32%     97.50% |          99      1.30%     98.79% |          92      1.21%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7634                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           2     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            6                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.69%      7.69% |           1      7.69%     15.38% |           1      7.69%     23.08% |           1      7.69%     30.77% |           1      7.69%     38.46% |           1      7.69%     46.15% |           0      0.00%     46.15% |           1      7.69%     53.85% |           1      7.69%     61.54% |           1      7.69%     69.23% |           1      7.69%     76.92% |           1      7.69%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           13                      
system.ruby.L1Cache_Controller.E.Inv     |           3      1.75%      1.75% |          11      6.43%      8.19% |           7      4.09%     12.28% |          12      7.02%     19.30% |          13      7.60%     26.90% |          13      7.60%     34.50% |           9      5.26%     39.77% |          12      7.02%     46.78% |          10      5.85%     52.63% |           9      5.26%     57.89% |           9      5.26%     63.16% |          29     16.96%     80.12% |          11      6.43%     86.55% |           5      2.92%     89.47% |           8      4.68%     94.15% |          10      5.85%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          171                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3187     97.08%     97.08% |           5      0.15%     97.23% |           7      0.21%     97.44% |           5      0.15%     97.59% |           5      0.15%     97.75% |           5      0.15%     97.90% |           6      0.18%     98.08% |           6      0.18%     98.26% |           5      0.15%     98.42% |           7      0.21%     98.63% |           8      0.24%     98.87% |           7      0.21%     99.09% |           7      0.21%     99.30% |           7      0.21%     99.51% |           8      0.24%     99.76% |           8      0.24%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3283                      
system.ruby.L1Cache_Controller.E.LL      |          90     84.91%     84.91% |           2      1.89%     86.79% |           1      0.94%     87.74% |           1      0.94%     88.68% |           1      0.94%     89.62% |           1      0.94%     90.57% |           1      0.94%     91.51% |           1      0.94%     92.45% |           2      1.89%     94.34% |           1      0.94%     95.28% |           1      0.94%     96.23% |           1      0.94%     97.17% |           1      0.94%     98.11% |           1      0.94%     99.06% |           1      0.94%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          106                      
system.ruby.L1Cache_Controller.E.Load    |        7369     91.97%     91.97% |          42      0.52%     92.50% |          42      0.52%     93.02% |          47      0.59%     93.61% |          44      0.55%     94.16% |          47      0.59%     94.75% |          42      0.52%     95.27% |          39      0.49%     95.76% |          44      0.55%     96.31% |          49      0.61%     96.92% |          40      0.50%     97.42% |          31      0.39%     97.80% |          38      0.47%     98.28% |          50      0.62%     98.90% |          49      0.61%     99.51% |          39      0.49%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         8012                      
system.ruby.L1Cache_Controller.E.Store   |         600     61.86%     61.86% |          24      2.47%     64.33% |          29      2.99%     67.32% |          25      2.58%     69.90% |          25      2.58%     72.47% |          29      2.99%     75.46% |          28      2.89%     78.35% |          24      2.47%     80.82% |          27      2.78%     83.61% |          30      3.09%     86.70% |          22      2.27%     88.97% |          13      1.34%     90.31% |          23      2.37%     92.68% |          26      2.68%     95.36% |          27      2.78%     98.14% |          18      1.86%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          970                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          21     39.62%     39.62% |           2      3.77%     43.40% |           3      5.66%     49.06% |           1      1.89%     50.94% |           1      1.89%     52.83% |           2      3.77%     56.60% |           1      1.89%     58.49% |           3      5.66%     64.15% |           2      3.77%     67.92% |           2      3.77%     71.70% |           2      3.77%     75.47% |           3      5.66%     81.13% |           3      5.66%     86.79% |           3      5.66%     92.45% |           2      3.77%     96.23% |           2      3.77%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           53                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           3      4.41%      4.41% |           5      7.35%     11.76% |           5      7.35%     19.12% |           6      8.82%     27.94% |           5      7.35%     35.29% |           5      7.35%     42.65% |           5      7.35%     50.00% |           1      1.47%     51.47% |           5      7.35%     58.82% |           5      7.35%     66.18% |           5      7.35%     73.53% |           4      5.88%     79.41% |           2      2.94%     82.35% |           5      7.35%     89.71% |           6      8.82%     98.53% |           1      1.47%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           68                      
system.ruby.L1Cache_Controller.I.Ifetch  |           5      7.58%      7.58% |           4      6.06%     13.64% |           5      7.58%     21.21% |           4      6.06%     27.27% |           4      6.06%     33.33% |           4      6.06%     39.39% |           4      6.06%     45.45% |           3      4.55%     50.00% |           4      6.06%     56.06% |           4      6.06%     62.12% |           7     10.61%     72.73% |           4      6.06%     78.79% |           6      9.09%     87.88% |           4      6.06%     93.94% |           1      1.52%     95.45% |           3      4.55%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           66                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          22     14.38%     14.38% |          11      7.19%     21.57% |           9      5.88%     27.45% |          12      7.84%     35.29% |          10      6.54%     41.83% |          11      7.19%     49.02% |          12      7.84%     56.86% |          10      6.54%     63.40% |           9      5.88%     69.28% |          10      6.54%     75.82% |           9      5.88%     81.70% |           7      4.58%     86.27% |           7      4.58%     90.85% |           6      3.92%     94.77% |           4      2.61%     97.39% |           4      2.61%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          153                      
system.ruby.L1Cache_Controller.I.LL      |           1      7.14%      7.14% |           1      7.14%     14.29% |           2     14.29%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           0      0.00%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           14                      
system.ruby.L1Cache_Controller.I.Load    |           4      0.76%      0.76% |          34      6.45%      7.21% |          37      7.02%     14.23% |          34      6.45%     20.68% |          33      6.26%     26.94% |          38      7.21%     34.16% |          35      6.64%     40.80% |          33      6.26%     47.06% |          35      6.64%     53.70% |          36      6.83%     60.53% |          31      5.88%     66.41% |          43      8.16%     74.57% |          35      6.64%     81.21% |          32      6.07%     87.29% |          37      7.02%     94.31% |          30      5.69%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          527                      
system.ruby.L1Cache_Controller.I.Store   |           3      0.69%      0.69% |          27      6.21%      6.90% |          32      7.36%     14.25% |          32      7.36%     21.61% |          29      6.67%     28.28% |          33      7.59%     35.86% |          32      7.36%     43.22% |          28      6.44%     49.66% |          29      6.67%     56.32% |          31      7.13%     63.45% |          27      6.21%     69.66% |          23      5.29%     74.94% |          29      6.67%     81.61% |          29      6.67%     88.28% |          30      6.90%     95.17% |          21      4.83%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          435                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            3                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            2                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     81.82%     81.82% |           1      1.52%     83.33% |           2      3.03%     86.36% |           1      1.52%     87.88% |           0      0.00%     87.88% |           1      1.52%     89.39% |           1      1.52%     90.91% |           0      0.00%     90.91% |           1      1.52%     92.42% |           1      1.52%     93.94% |           1      1.52%     95.45% |           0      0.00%     95.45% |           1      1.52%     96.97% |           1      1.52%     98.48% |           1      1.52%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           66                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1621     69.69%     69.69% |          46      1.98%     71.67% |          49      2.11%     73.77% |          50      2.15%     75.92% |          47      2.02%     77.94% |          51      2.19%     80.14% |          51      2.19%     82.33% |          46      1.98%     84.31% |          47      2.02%     86.33% |          49      2.11%     88.44% |          46      1.98%     90.41% |          42      1.81%     92.22% |          46      1.98%     94.20% |          47      2.02%     96.22% |          48      2.06%     98.28% |          40      1.72%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2326                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3      6.00%      6.00% |           2      4.00%     10.00% |           3      6.00%     16.00% |           2      4.00%     20.00% |           2      4.00%     24.00% |           2      4.00%     28.00% |           4      8.00%     36.00% |           4      8.00%     44.00% |           1      2.00%     46.00% |           3      6.00%     52.00% |           3      6.00%     58.00% |           4      8.00%     66.00% |           5     10.00%     76.00% |           2      4.00%     80.00% |           4      8.00%     88.00% |           6     12.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           50                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3883     85.12%     85.12% |          44      0.96%     86.08% |          46      1.01%     87.09% |          44      0.96%     88.05% |          45      0.99%     89.04% |          50      1.10%     90.14% |          45      0.99%     91.12% |          43      0.94%     92.06% |          46      1.01%     93.07% |          49      1.07%     94.15% |          42      0.92%     95.07% |          53      1.16%     96.23% |          44      0.96%     97.19% |          43      0.94%     98.14% |          46      1.01%     99.15% |          39      0.85%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4562                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4444     84.91%     84.91% |          53      1.01%     85.92% |          54      1.03%     86.95% |          53      1.01%     87.96% |          53      1.01%     88.98% |          53      1.01%     89.99% |          53      1.01%     91.00% |          52      0.99%     91.99% |          53      1.01%     93.01% |          52      0.99%     94.00% |          55      1.05%     95.05% |          52      0.99%     96.05% |          54      1.03%     97.08% |          52      0.99%     98.07% |          49      0.94%     99.01% |          52      0.99%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5234                      
system.ruby.L1Cache_Controller.IS.Inv    |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           2     25.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            8                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           2     25.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            8                      
system.ruby.L1Cache_Controller.Ifetch    |      124196     84.29%     84.29% |        1412      0.96%     85.25% |        1635      1.11%     86.36% |        1607      1.09%     87.45% |        1518      1.03%     88.48% |        1641      1.11%     89.60% |        1732      1.18%     90.77% |        1486      1.01%     91.78% |        1658      1.13%     92.91% |        1639      1.11%     94.02% |        1376      0.93%     94.95% |        1084      0.74%     95.69% |        1493      1.01%     96.70% |        1499      1.02%     97.72% |        1604      1.09%     98.81% |        1758      1.19%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       147338                      
system.ruby.L1Cache_Controller.Inv       |        1381     48.80%     48.80% |         100      3.53%     52.33% |         105      3.71%     56.04% |         102      3.60%     59.65% |          98      3.46%     63.11% |         108      3.82%     66.93% |         104      3.67%     70.60% |          99      3.50%     74.10% |         101      3.57%     77.67% |          99      3.50%     81.17% |          93      3.29%     84.45% |         102      3.60%     88.06% |          99      3.50%     91.55% |          89      3.14%     94.70% |          86      3.04%     97.74% |          64      2.26%    100.00%
system.ruby.L1Cache_Controller.Inv::total         2830                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           1      7.69%      7.69% |           1      7.69%     15.38% |           1      7.69%     23.08% |           1      7.69%     30.77% |           1      7.69%     38.46% |           1      7.69%     46.15% |           1      7.69%     53.85% |           0      0.00%     53.85% |           1      7.69%     61.54% |           1      7.69%     69.23% |           1      7.69%     76.92% |           1      7.69%     84.62% |           0      0.00%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           13                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.76%      4.76% |           1      4.76%      9.52% |           1      4.76%     14.29% |           1      4.76%     19.05% |           1      4.76%     23.81% |           1      4.76%     28.57% |           1      4.76%     33.33% |           0      0.00%     33.33% |           1      4.76%     38.10% |           1      4.76%     42.86% |           1      4.76%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           1      4.76%     61.90% |           1      4.76%     66.67% |           7     33.33%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           21                      
system.ruby.L1Cache_Controller.L.Load    |         316     89.77%     89.77% |           1      0.28%     90.06% |           1      0.28%     90.34% |           1      0.28%     90.62% |           2      0.57%     91.19% |           2      0.57%     91.76% |           1      0.28%     92.05% |           1      0.28%     92.33% |           2      0.57%     92.90% |           1      0.28%     93.18% |           2      0.57%     93.75% |           1      0.28%     94.03% |           2      0.57%     94.60% |           2      0.57%     95.17% |           1      0.28%     95.45% |          16      4.55%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          352                      
system.ruby.L1Cache_Controller.L.Store   |         392     84.30%     84.30% |           3      0.65%     84.95% |           3      0.65%     85.59% |           3      0.65%     86.24% |           4      0.86%     87.10% |           4      0.86%     87.96% |           4      0.86%     88.82% |           4      0.86%     89.68% |           4      0.86%     90.54% |           4      0.86%     91.40% |           4      0.86%     92.26% |           4      0.86%     93.12% |           5      1.08%     94.19% |           4      0.86%     95.05% |           4      0.86%     95.91% |          19      4.09%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          465                      
system.ruby.L1Cache_Controller.L.Unlock  |         254     78.40%     78.40% |           4      1.23%     79.63% |           5      1.54%     81.17% |           4      1.23%     82.41% |           4      1.23%     83.64% |           4      1.23%     84.88% |           4      1.23%     86.11% |           4      1.23%     87.35% |           4      1.23%     88.58% |           4      1.23%     89.81% |           4      1.23%     91.05% |           4      1.23%     92.28% |           5      1.54%     93.83% |           4      1.23%     95.06% |           4      1.23%     96.30% |          12      3.70%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          324                      
system.ruby.L1Cache_Controller.L1_Replacement |        9961     93.04%     93.04% |          49      0.46%     93.50% |          47      0.44%     93.94% |          48      0.45%     94.39% |          51      0.48%     94.86% |          50      0.47%     95.33% |          51      0.48%     95.81% |          50      0.47%     96.27% |          49      0.46%     96.73% |          52      0.49%     97.22% |          50      0.47%     97.68% |          49      0.46%     98.14% |          50      0.47%     98.61% |          48      0.45%     99.06% |          49      0.46%     99.51% |          52      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10706                      
system.ruby.L1Cache_Controller.LL        |         255     73.91%     73.91% |           5      1.45%     75.36% |           6      1.74%     77.10% |           5      1.45%     78.55% |           5      1.45%     80.00% |           5      1.45%     81.45% |           5      1.45%     82.90% |           4      1.16%     84.06% |           5      1.45%     85.51% |           5      1.45%     86.96% |           5      1.45%     88.41% |           5      1.45%     89.86% |           6      1.74%     91.59% |           5      1.45%     93.04% |           5      1.45%     94.49% |          19      5.51%    100.00%
system.ruby.L1Cache_Controller.LL::total          345                      
system.ruby.L1Cache_Controller.Load      |       20095     83.21%     83.21% |         250      1.04%     84.24% |         292      1.21%     85.45% |         287      1.19%     86.64% |         270      1.12%     87.76% |         295      1.22%     88.98% |         311      1.29%     90.27% |         267      1.11%     91.37% |         298      1.23%     92.60% |         294      1.22%     93.82% |         243      1.01%     94.83% |         188      0.78%     95.61% |         262      1.08%     96.69% |         266      1.10%     97.79% |         287      1.19%     98.98% |         246      1.02%    100.00%
system.ruby.L1Cache_Controller.Load::total        24151                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          21     47.73%     47.73% |           1      2.27%     50.00% |           2      4.55%     54.55% |           1      2.27%     56.82% |           1      2.27%     59.09% |           1      2.27%     61.36% |           1      2.27%     63.64% |           2      4.55%     68.18% |           1      2.27%     70.45% |           2      4.55%     75.00% |           2      4.55%     79.55% |           2      4.55%     84.09% |           3      6.82%     90.91% |           1      2.27%     93.18% |           2      4.55%     97.73% |           1      2.27%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           44                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2      4.76%      4.76% |           3      7.14%     11.90% |           3      7.14%     19.05% |           4      9.52%     28.57% |           3      7.14%     35.71% |           3      7.14%     42.86% |           3      7.14%     50.00% |           1      2.38%     52.38% |           3      7.14%     59.52% |           3      7.14%     66.67% |           3      7.14%     73.81% |           2      4.76%     78.57% |           1      2.38%     80.95% |           3      7.14%     88.10% |           4      9.52%     97.62% |           1      2.38%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           42                      
system.ruby.L1Cache_Controller.M.Inv     |           6      0.67%      0.67% |          59      6.59%      7.26% |          67      7.49%     14.75% |          63      7.04%     21.79% |          59      6.59%     28.38% |          68      7.60%     35.98% |          67      7.49%     43.46% |          60      6.70%     50.17% |          63      7.04%     57.21% |          63      7.04%     64.25% |          55      6.15%     70.39% |          45      5.03%     75.42% |          59      6.59%     82.01% |          60      6.70%     88.72% |          60      6.70%     95.42% |          41      4.58%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          895                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2332     93.69%     93.69% |          10      0.40%     94.09% |           9      0.36%     94.46% |           9      0.36%     94.82% |          13      0.52%     95.34% |          11      0.44%     95.78% |          10      0.40%     96.18% |          10      0.40%     96.58% |          10      0.40%     96.99% |          12      0.48%     97.47% |          10      0.40%     97.87% |          11      0.44%     98.31% |           8      0.32%     98.63% |          10      0.40%     99.04% |          11      0.44%     99.48% |          13      0.52%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2489                      
system.ruby.L1Cache_Controller.M.LL      |         109     81.34%     81.34% |           1      0.75%     82.09% |           1      0.75%     82.84% |           1      0.75%     83.58% |           1      0.75%     84.33% |           1      0.75%     85.07% |           1      0.75%     85.82% |           1      0.75%     86.57% |           1      0.75%     87.31% |           1      0.75%     88.06% |           1      0.75%     88.81% |           1      0.75%     89.55% |           2      1.49%     91.04% |           1      0.75%     91.79% |           1      0.75%     92.54% |          10      7.46%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          134                      
system.ruby.L1Cache_Controller.M.Load    |        8426     77.66%     77.66% |         148      1.36%     79.02% |         184      1.70%     80.72% |         178      1.64%     82.36% |         163      1.50%     83.86% |         181      1.67%     85.53% |         199      1.83%     87.36% |         163      1.50%     88.87% |         184      1.70%     90.56% |         176      1.62%     92.18% |         142      1.31%     93.49% |          88      0.81%     94.30% |         156      1.44%     95.74% |         155      1.43%     97.17% |         172      1.59%     98.76% |         135      1.24%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        10850                      
system.ruby.L1Cache_Controller.M.Store   |       13653     89.03%     89.03% |         108      0.70%     89.73% |         117      0.76%     90.49% |         118      0.77%     91.26% |         112      0.73%     91.99% |         115      0.75%     92.74% |         123      0.80%     93.54% |         113      0.74%     94.28% |         122      0.80%     95.08% |         115      0.75%     95.83% |         106      0.69%     96.52% |          94      0.61%     97.13% |         110      0.72%     97.85% |         111      0.72%     98.57% |         117      0.76%     99.33% |         102      0.67%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15336                      
system.ruby.L1Cache_Controller.M_I.Inv   |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Inv::total            2                      
system.ruby.L1Cache_Controller.M_I.Load  |          58    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           58                      
system.ruby.L1Cache_Controller.M_I.Store |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5518     95.63%     95.63% |          15      0.26%     95.89% |          16      0.28%     96.17% |          14      0.24%     96.41% |          18      0.31%     96.72% |          16      0.28%     97.00% |          16      0.28%     97.28% |          16      0.28%     97.56% |          15      0.26%     97.82% |          19      0.33%     98.15% |          18      0.31%     98.46% |          17      0.29%     98.75% |          15      0.26%     99.01% |          17      0.29%     99.31% |          19      0.33%     99.64% |          21      0.36%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5770                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4435     86.98%     86.98% |          44      0.86%     87.84% |          44      0.86%     88.70% |          44      0.86%     89.57% |          44      0.86%     90.43% |          44      0.86%     91.29% |          44      0.86%     92.16% |          44      0.86%     93.02% |          44      0.86%     93.88% |          44      0.86%     94.74% |          44      0.86%     95.61% |          44      0.86%     96.47% |          46      0.90%     97.37% |          44      0.86%     98.23% |          44      0.86%     99.10% |          46      0.90%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5099                      
system.ruby.L1Cache_Controller.NP.Inv    |        1342     89.17%     89.17% |          13      0.86%     90.03% |          12      0.80%     90.83% |          11      0.73%     91.56% |          11      0.73%     92.29% |          11      0.73%     93.02% |          11      0.73%     93.75% |          12      0.80%     94.55% |          13      0.86%     95.42% |          11      0.73%     96.15% |          11      0.73%     96.88% |          12      0.80%     97.67% |          13      0.86%     98.54% |          11      0.73%     99.27% |           8      0.53%     99.80% |           3      0.20%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1505                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3887     93.26%     93.26% |          18      0.43%     93.69% |          17      0.41%     94.10% |          18      0.43%     94.53% |          20      0.48%     95.01% |          19      0.46%     95.47% |          20      0.48%     95.95% |          19      0.46%     96.40% |          18      0.43%     96.83% |          21      0.50%     97.34% |          19      0.46%     97.79% |          18      0.43%     98.22% |          18      0.43%     98.66% |          18      0.43%     99.09% |          19      0.46%     99.54% |          19      0.46%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4168                      
system.ruby.L1Cache_Controller.NP.Store  |        1618     85.25%     85.25% |          19      1.00%     86.25% |          18      0.95%     87.20% |          18      0.95%     88.15% |          19      1.00%     89.15% |          19      1.00%     90.15% |          19      1.00%     91.15% |          19      1.00%     92.15% |          19      1.00%     93.15% |          19      1.00%     94.15% |          19      1.00%     95.15% |          19      1.00%     96.15% |          18      0.95%     97.10% |          18      0.95%     98.05% |          18      0.95%     99.00% |          19      1.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1898                      
system.ruby.L1Cache_Controller.S.Ifetch  |      119756     84.23%     84.23% |        1364      0.96%     85.19% |        1586      1.12%     86.31% |        1559      1.10%     87.40% |        1470      1.03%     88.44% |        1593      1.12%     89.56% |        1684      1.18%     90.74% |        1439      1.01%     91.76% |        1610      1.13%     92.89% |        1591      1.12%     94.01% |        1325      0.93%     94.94% |        1036      0.73%     95.67% |        1441      1.01%     96.68% |        1451      1.02%     97.70% |        1559      1.10%     98.80% |        1709      1.20%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       142173                      
system.ruby.L1Cache_Controller.S.Inv     |          28     11.29%     11.29% |          17      6.85%     18.15% |          19      7.66%     25.81% |          16      6.45%     32.26% |          14      5.65%     37.90% |          16      6.45%     44.35% |          17      6.85%     51.21% |          15      6.05%     57.26% |          14      5.65%     62.90% |          15      6.05%     68.95% |          17      6.85%     75.81% |          15      6.05%     81.85% |          14      5.65%     87.50% |          12      4.84%     92.34% |           9      3.63%     95.97% |          10      4.03%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          248                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4420     92.45%     92.45% |          23      0.48%     92.93% |          22      0.46%     93.39% |          22      0.46%     93.85% |          23      0.48%     94.33% |          23      0.48%     94.81% |          23      0.48%     95.29% |          24      0.50%     95.80% |          25      0.52%     96.32% |          23      0.48%     96.80% |          23      0.48%     97.28% |          24      0.50%     97.78% |          28      0.59%     98.37% |          25      0.52%     98.89% |          26      0.54%     99.44% |          27      0.56%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4781                      
system.ruby.L1Cache_Controller.S.LL      |           1      5.88%      5.88% |           0      0.00%      5.88% |           1      5.88%     11.76% |           1      5.88%     17.65% |           2     11.76%     29.41% |           1      5.88%     35.29% |           1      5.88%     41.18% |           2     11.76%     52.94% |           0      0.00%     52.94% |           1      5.88%     58.82% |           1      5.88%     64.71% |           1      5.88%     70.59% |           1      5.88%     76.47% |           1      5.88%     82.35% |           1      5.88%     88.24% |           2     11.76%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           17                      
system.ruby.L1Cache_Controller.S.Load    |          35     19.02%     19.02% |           7      3.80%     22.83% |          11      5.98%     28.80% |           9      4.89%     33.70% |           8      4.35%     38.04% |           8      4.35%     42.39% |          14      7.61%     50.00% |          12      6.52%     56.52% |          15      8.15%     64.67% |          11      5.98%     70.65% |           9      4.89%     75.54% |           7      3.80%     79.35% |          13      7.07%     86.41% |           9      4.89%     91.30% |           9      4.89%     96.20% |           7      3.80%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          184                      
system.ruby.L1Cache_Controller.S.Store   |           2      9.09%      9.09% |           1      4.55%     13.64% |           1      4.55%     18.18% |           1      4.55%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           1      4.55%     36.36% |           1      4.55%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           2      9.09%     59.09% |           2      9.09%     68.18% |           2      9.09%     77.27% |           1      4.55%     81.82% |           1      4.55%     86.36% |           3     13.64%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           22                      
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            2                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      3.70%      3.70% |           0      0.00%      3.70% |           1      3.70%      7.41% |           1      3.70%     11.11% |           2      7.41%     18.52% |           1      3.70%     22.22% |           1      3.70%     25.93% |           8     29.63%     55.56% |           0      0.00%     55.56% |           1      3.70%     59.26% |           1      3.70%     62.96% |           5     18.52%     81.48% |           1      3.70%     85.19% |           1      3.70%     88.89% |           1      3.70%     92.59% |           2      7.41%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           27                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      5.56%      5.56% |           0      0.00%      5.56% |           1      5.56%     11.11% |           1      5.56%     16.67% |           2     11.11%     27.78% |           1      5.56%     33.33% |           1      5.56%     38.89% |           2     11.11%     50.00% |           0      0.00%     50.00% |           1      5.56%     55.56% |           1      5.56%     61.11% |           2     11.11%     72.22% |           1      5.56%     77.78% |           1      5.56%     83.33% |           1      5.56%     88.89% |           2     11.11%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           18                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            1                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      8.70%      8.70% |           1      4.35%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           2      8.70%     30.43% |           1      4.35%     34.78% |           1      4.35%     39.13% |           1      4.35%     43.48% |           1      4.35%     47.83% |           1      4.35%     52.17% |           2      8.70%     60.87% |           2      8.70%     69.57% |           2      8.70%     78.26% |           1      4.35%     82.61% |           1      4.35%     86.96% |           3     13.04%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           23                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      8.70%      8.70% |           1      4.35%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           2      8.70%     30.43% |           1      4.35%     34.78% |           1      4.35%     39.13% |           1      4.35%     43.48% |           1      4.35%     47.83% |           1      4.35%     52.17% |           2      8.70%     60.87% |           2      8.70%     69.57% |           2      8.70%     78.26% |           1      4.35%     82.61% |           1      4.35%     86.96% |           3     13.04%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           23                      
system.ruby.L1Cache_Controller.Store     |       16282     85.07%     85.07% |         182      0.95%     86.02% |         200      1.04%     87.06% |         197      1.03%     88.09% |         190      0.99%     89.09% |         201      1.05%     90.14% |         207      1.08%     91.22% |         189      0.99%     92.20% |         202      1.06%     93.26% |         200      1.04%     94.31% |         180      0.94%     95.25% |         155      0.81%     96.06% |         187      0.98%     97.03% |         189      0.99%     98.02% |         197      1.03%     99.05% |         182      0.95%    100.00%
system.ruby.L1Cache_Controller.Store::total        19140                      
system.ruby.L1Cache_Controller.Unlock    |         254     78.40%     78.40% |           4      1.23%     79.63% |           5      1.54%     81.17% |           4      1.23%     82.41% |           4      1.23%     83.64% |           4      1.23%     84.88% |           4      1.23%     86.11% |           4      1.23%     87.35% |           4      1.23%     88.58% |           4      1.23%     89.81% |           4      1.23%     91.05% |           4      1.23%     92.28% |           5      1.54%     93.83% |           4      1.23%     95.06% |           4      1.23%     96.30% |          12      3.70%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          324                      
system.ruby.L1Cache_Controller.WB_Ack    |        5519     95.62%     95.62% |          15      0.26%     95.88% |          16      0.28%     96.15% |          14      0.24%     96.40% |          18      0.31%     96.71% |          16      0.28%     96.99% |          16      0.28%     97.26% |          16      0.28%     97.54% |          15      0.26%     97.80% |          19      0.33%     98.13% |          18      0.31%     98.44% |          18      0.31%     98.75% |          15      0.26%     99.01% |          17      0.29%     99.31% |          19      0.33%     99.64% |          21      0.36%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5772                      
system.ruby.L2Cache_Controller.Ack       |           0      0.00%      0.00% |           0      0.00%      0.00% |          25     12.89%     12.89% |           1      0.52%     13.40% |           0      0.00%     13.40% |          12      6.19%     19.59% |           8      4.12%     23.71% |           7      3.61%     27.32% |          13      6.70%     34.02% |           0      0.00%     34.02% |          30     15.46%     49.48% |          56     28.87%     78.35% |           6      3.09%     81.44% |          18      9.28%     90.72% |           9      4.64%     95.36% |           9      4.64%    100.00%
system.ruby.L2Cache_Controller.Ack::total          194                      
system.ruby.L2Cache_Controller.Ack_all   |         119      7.07%      7.07% |         118      7.01%     14.08% |          86      5.11%     19.19% |          63      3.74%     22.94% |          59      3.51%     26.44% |          76      4.52%     30.96% |         138      8.20%     39.16% |         155      9.21%     48.37% |          75      4.46%     52.82% |          72      4.28%     57.10% |         122      7.25%     64.35% |         146      8.67%     73.02% |         153      9.09%     82.12% |          86      5.11%     87.23% |         133      7.90%     95.13% |          82      4.87%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1683                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         368      5.26%      5.26% |         569      8.14%     13.40% |         348      4.98%     18.38% |         407      5.82%     24.20% |         584      8.35%     32.55% |         482      6.89%     39.44% |         241      3.45%     42.89% |         294      4.20%     47.09% |         218      3.12%     50.21% |         206      2.95%     53.15% |         330      4.72%     57.87% |         704     10.07%     67.94% |        1044     14.93%     82.87% |         570      8.15%     91.02% |         369      5.28%     96.30% |         259      3.70%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6993                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     50.00%     50.00% |           4     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total            8                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          84      6.19%      6.19% |          79      5.82%     12.00% |          74      5.45%     17.45% |          32      2.36%     19.81% |          33      2.43%     22.24% |          31      2.28%     24.52% |          46      3.39%     27.91% |          43      3.17%     31.08% |          34      2.50%     33.58% |          33      2.43%     36.01% |          80      5.89%     41.90% |         422     31.08%     72.97% |         116      8.54%     81.52% |          70      5.15%     86.67% |         102      7.51%     94.18% |          79      5.82%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1358                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           1      4.00%      4.00% |           1      4.00%      8.00% |           0      0.00%      8.00% |           0      0.00%      8.00% |          12     48.00%     56.00% |           5     20.00%     76.00% |           2      8.00%     84.00% |           0      0.00%     84.00% |           0      0.00%     84.00% |           1      4.00%     88.00% |           3     12.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           25                      
system.ruby.L2Cache_Controller.IS.Mem_Data |         124      7.73%      7.73% |         120      7.48%     15.21% |          92      5.74%     20.95% |          70      4.36%     25.31% |          64      3.99%     29.30% |          83      5.17%     34.48% |         147      9.16%     43.64% |         162     10.10%     53.74% |          82      5.11%     58.85% |          79      4.93%     63.78% |         107      6.67%     70.45% |         103      6.42%     76.87% |          84      5.24%     82.11% |          80      4.99%     87.09% |         125      7.79%     94.89% |          82      5.11%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1604                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     38.46%     38.46% |           8     61.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total           13                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          92      7.35%      7.35% |          89      7.11%     14.46% |          49      3.91%     18.37% |          37      2.96%     21.33% |          37      2.96%     24.28% |          28      2.24%     26.52% |          21      1.68%     28.19% |          50      3.99%     32.19% |          30      2.40%     34.58% |          35      2.80%     37.38% |          68      5.43%     42.81% |          86      6.87%     49.68% |         460     36.74%     86.42% |          54      4.31%     90.73% |          82      6.55%     97.28% |          34      2.72%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1252                      
system.ruby.L2Cache_Controller.I_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |          25     13.51%     13.51% |           0      0.00%     13.51% |           0      0.00%     13.51% |          10      5.41%     18.92% |           8      4.32%     23.24% |           5      2.70%     25.95% |          12      6.49%     32.43% |           0      0.00%     32.43% |          30     16.22%     48.65% |          56     30.27%     78.92% |           6      3.24%     82.16% |          16      8.65%     90.81% |           9      4.86%     95.68% |           8      4.32%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          185                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         117      7.77%      7.77% |         116      7.71%     15.48% |          85      5.65%     21.13% |          62      4.12%     25.25% |          59      3.92%     29.17% |          75      4.98%     34.15% |         138      9.17%     43.32% |         154     10.23%     53.55% |          74      4.92%     58.47% |          71      4.72%     63.19% |         100      6.64%     69.83% |          99      6.58%     76.41% |          82      5.45%     81.86% |          76      5.05%     86.91% |         121      8.04%     94.95% |          76      5.05%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1505                      
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR::total            2                      
system.ruby.L2Cache_Controller.L1_GETS   |         232      4.79%      4.79% |         421      8.69%     13.48% |         223      4.60%     18.09% |         318      6.57%     24.65% |         505     10.43%     35.08% |         356      7.35%     42.43% |         149      3.08%     45.51% |         197      4.07%     49.58% |         123      2.54%     52.12% |         145      2.99%     55.11% |         246      5.08%     60.19% |         291      6.01%     66.20% |         869     17.94%     84.14% |         428      8.84%     92.98% |         152      3.14%     96.12% |         188      3.88%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4843                      
system.ruby.L2Cache_Controller.L1_GETX   |         144      5.66%      5.66% |         164      6.44%     12.10% |         125      4.91%     17.01% |          90      3.53%     20.54% |          79      3.10%     23.64% |         128      5.03%     28.67% |          92      3.61%     32.29% |         115      4.52%     36.80% |          96      3.77%     40.57% |          61      2.40%     42.97% |         100      3.93%     46.90% |         525     20.62%     67.52% |         259     10.17%     77.69% |         144      5.66%     83.35% |         218      8.56%     91.91% |         206      8.09%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2546                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         286      5.53%      5.53% |         270      5.22%     10.76% |         486      9.40%     20.16% |         209      4.04%     24.21% |         159      3.08%     27.28% |         448      8.67%     35.95% |         282      5.46%     41.41% |         316      6.11%     47.52% |         289      5.59%     53.12% |         317      6.13%     59.25% |         302      5.84%     65.09% |         277      5.36%     70.45% |         195      3.77%     74.23% |         470      9.09%     83.32% |         572     11.07%     94.39% |         290      5.61%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5168                      
system.ruby.L2Cache_Controller.L1_PUTX   |         323      5.60%      5.60% |         539      9.34%     14.94% |         290      5.03%     19.97% |         403      6.98%     26.95% |         572      9.91%     36.86% |         475      8.23%     45.10% |         234      4.06%     49.15% |         282      4.89%     54.04% |         214      3.71%     57.75% |         201      3.48%     61.23% |         292      5.06%     66.29% |         287      4.97%     71.27% |         569      9.86%     81.13% |         531      9.20%     90.33% |         341      5.91%     96.24% |         217      3.76%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5770                      
system.ruby.L2Cache_Controller.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX_old::total            4                      
system.ruby.L2Cache_Controller.L1_UPGRADE |           6     15.38%     15.38% |           0      0.00%     15.38% |          15     38.46%     53.85% |           0      0.00%     53.85% |           0      0.00%     53.85% |           0      0.00%     53.85% |           0      0.00%     53.85% |           0      0.00%     53.85% |           0      0.00%     53.85% |           0      0.00%     53.85% |           0      0.00%     53.85% |           1      2.56%     56.41% |           0      0.00%     56.41% |           0      0.00%     56.41% |           0      0.00%     56.41% |          17     43.59%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           39                      
system.ruby.L2Cache_Controller.L2_Replacement |          92      9.80%      9.80% |          74      7.88%     17.68% |          66      7.03%     24.71% |          36      3.83%     28.54% |          31      3.30%     31.84% |          28      2.98%     34.82% |          46      4.90%     39.72% |          39      4.15%     43.88% |          31      3.30%     47.18% |          36      3.83%     51.01% |          73      7.77%     58.79% |          58      6.18%     64.96% |          72      7.67%     72.63% |          70      7.45%     80.09% |         105     11.18%     91.27% |          82      8.73%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          939                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         192      6.09%      6.09% |         198      6.28%     12.37% |         133      4.22%     16.59% |          87      2.76%     19.35% |          87      2.76%     22.11% |          98      3.11%     25.21% |         152      4.82%     30.03% |         200      6.34%     36.38% |          99      3.14%     39.52% |          95      3.01%     42.53% |         166      5.26%     47.80% |         571     18.11%     65.91% |         672     21.31%     87.22% |         118      3.74%     90.96% |         188      5.96%     96.92% |          97      3.08%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         3153                      
system.ruby.L2Cache_Controller.M.L1_GETS |         132      3.99%      3.99% |         316      9.54%     13.53% |         159      4.80%     18.33% |         280      8.46%     26.79% |         468     14.13%     40.92% |         326      9.85%     50.77% |         128      3.87%     54.64% |         129      3.90%     58.53% |          92      2.78%     61.31% |         110      3.32%     64.63% |         162      4.89%     69.53% |         169      5.10%     74.63% |         329      9.94%     84.57% |         372     11.24%     95.80% |          69      2.08%     97.89% |          70      2.11%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3311                      
system.ruby.L2Cache_Controller.M.L1_GETX |          39      3.97%      3.97% |          72      7.33%     11.30% |          51      5.19%     16.50% |          55      5.60%     22.10% |          39      3.97%     26.07% |          94      9.57%     35.64% |          45      4.58%     40.22% |          72      7.33%     47.56% |          61      6.21%     53.77% |          28      2.85%     56.62% |          20      2.04%     58.66% |          30      3.05%     61.71% |         141     14.36%     76.07% |          74      7.54%     83.60% |         116     11.81%     95.42% |          45      4.58%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total          982                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          89     10.36%     10.36% |          73      8.50%     18.86% |          52      6.05%     24.91% |          35      4.07%     28.99% |          31      3.61%     32.60% |          27      3.14%     35.74% |          45      5.24%     40.98% |          38      4.42%     45.40% |          30      3.49%     48.89% |          34      3.96%     52.85% |          72      8.38%     61.23% |          57      6.64%     67.87% |          55      6.40%     74.27% |          52      6.05%     80.33% |          94     10.94%     91.27% |          75      8.73%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          859                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          57     10.90%     10.90% |          70     13.38%     24.28% |          23      4.40%     28.68% |          25      4.78%     33.46% |          28      5.35%     38.81% |          23      4.40%     43.21% |          11      2.10%     45.32% |          38      7.27%     52.58% |          25      4.78%     57.36% |          24      4.59%     61.95% |          29      5.54%     67.50% |          27      5.16%     72.66% |          39      7.46%     80.11% |          28      5.35%     85.47% |          56     10.71%     96.18% |          20      3.82%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          523                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.61%      0.61% |           1      0.61%      1.23% |           1      0.61%      1.84% |           0      0.00%      1.84% |           0      0.00%      1.84% |           0      0.00%      1.84% |           0      0.00%      1.84% |           0      0.00%      1.84% |           0      0.00%      1.84% |           0      0.00%      1.84% |          22     13.50%     15.34% |          47     28.83%     44.17% |          71     43.56%     87.73% |           8      4.91%     92.64% |          11      6.75%     99.39% |           1      0.61%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          163                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     60.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total            5                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     85.71%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old::total            1                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          17      2.05%      2.05% |          11      1.33%      3.37% |          24      2.89%      6.27% |           0      0.00%      6.27% |           0      0.00%      6.27% |           0      0.00%      6.27% |           3      0.36%      6.63% |           8      0.96%      7.59% |           0      0.00%      7.59% |           0      0.00%      7.59% |          15      1.81%      9.40% |         366     44.10%     53.49% |         380     45.78%     99.28% |           6      0.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          830                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data_clean::total            1                      
system.ruby.L2Cache_Controller.MT.L1_GETS |           8     16.00%     16.00% |           0      0.00%     16.00% |          15     30.00%     46.00% |           1      2.00%     48.00% |           0      0.00%     48.00% |           1      2.00%     50.00% |           0      0.00%     50.00% |           1      2.00%     52.00% |           1      2.00%     54.00% |           0      0.00%     54.00% |           0      0.00%     54.00% |           1      2.00%     56.00% |           0      0.00%     56.00% |           2      4.00%     60.00% |           1      2.00%     62.00% |          19     38.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           50                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          14     25.45%     25.45% |          13     23.64%     49.09% |           0      0.00%     49.09% |           3      5.45%     54.55% |           7     12.73%     67.27% |           3      5.45%     72.73% |           1      1.82%     74.55% |           0      0.00%     74.55% |           1      1.82%     76.36% |           0      0.00%     76.36% |           0      0.00%     76.36% |           0      0.00%     76.36% |           0      0.00%     76.36% |           0      0.00%     76.36% |           0      0.00%     76.36% |          13     23.64%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           55                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         323      5.60%      5.60% |         539      9.34%     14.94% |         290      5.03%     19.97% |         403      6.98%     26.95% |         572      9.91%     36.86% |         475      8.23%     45.10% |         234      4.06%     49.15% |         282      4.89%     54.04% |         214      3.71%     57.75% |         201      3.48%     61.23% |         292      5.06%     66.29% |         287      4.97%     71.27% |         569      9.86%     81.13% |         531      9.20%     90.33% |         341      5.91%     96.24% |         217      3.76%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5770                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           3      4.11%      4.11% |           1      1.37%      5.48% |          14     19.18%     24.66% |           0      0.00%     24.66% |           0      0.00%     24.66% |           0      0.00%     24.66% |           1      1.37%     26.03% |           0      0.00%     26.03% |           0      0.00%     26.03% |           2      2.74%     28.77% |           1      1.37%     30.14% |           1      1.37%     31.51% |          17     23.29%     54.79% |          16     21.92%     76.71% |          11     15.07%     91.78% |           6      8.22%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           73                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          18      1.80%      1.80% |          12      1.20%      3.01% |          25      2.51%      5.51% |           0      0.00%      5.51% |           0      0.00%      5.51% |           0      0.00%      5.51% |           3      0.30%      5.81% |           8      0.80%      6.61% |           0      0.00%      6.61% |           0      0.00%      6.61% |          37      3.71%     10.32% |         413     41.38%     51.70% |         456     45.69%     97.39% |          14      1.40%     98.80% |          11      1.10%     99.90% |           1      0.10%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          998                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           4     50.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total            8                      
system.ruby.L2Cache_Controller.MT_I.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.L1_PUTX_old::total            1                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2      3.08%      3.08% |           0      0.00%      3.08% |          14     21.54%     24.62% |           0      0.00%     24.62% |           0      0.00%     24.62% |           0      0.00%     24.62% |           1      1.54%     26.15% |           0      0.00%     26.15% |           0      0.00%     26.15% |           1      1.54%     27.69% |           1      1.54%     29.23% |           1      1.54%     30.77% |          17     26.15%     56.92% |          16     24.62%     81.54% |          10     15.38%     96.92% |           2      3.08%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           65                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           15                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total            8                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           7     15.91%     15.91% |           0      0.00%     15.91% |          15     34.09%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      2.27%     52.27% |           0      0.00%     52.27% |           1      2.27%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           1      2.27%     56.82% |           0      0.00%     56.82% |           0      0.00%     56.82% |           0      0.00%     56.82% |          19     43.18%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           44                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     33.33%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            6                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         361      5.19%      5.19% |         569      8.18%     13.38% |         333      4.79%     18.17% |         407      5.85%     24.02% |         584      8.40%     32.42% |         482      6.93%     39.36% |         241      3.47%     42.82% |         294      4.23%     47.05% |         218      3.14%     50.19% |         206      2.96%     53.15% |         330      4.75%     57.90% |         703     10.11%     68.01% |        1044     15.02%     83.03% |         570      8.20%     91.23% |         369      5.31%     96.53% |         241      3.47%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6952                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          30    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           30                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           5      9.43%      9.43% |           0      0.00%      9.43% |           0      0.00%      9.43% |           0      0.00%      9.43% |           0      0.00%      9.43% |           0      0.00%      9.43% |           0      0.00%      9.43% |           0      0.00%      9.43% |           0      0.00%      9.43% |           0      0.00%      9.43% |           0      0.00%      9.43% |           0      0.00%      9.43% |           0      0.00%      9.43% |           0      0.00%      9.43% |           0      0.00%      9.43% |          48     90.57%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           53                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          23     21.70%     21.70% |          83     78.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total          106                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |           8     16.00%     16.00% |           0      0.00%     16.00% |          15     30.00%     46.00% |           1      2.00%     48.00% |           0      0.00%     48.00% |           1      2.00%     50.00% |           0      0.00%     50.00% |           1      2.00%     52.00% |           1      2.00%     54.00% |           0      0.00%     54.00% |           0      0.00%     54.00% |           1      2.00%     56.00% |           0      0.00%     56.00% |           2      4.00%     60.00% |           1      2.00%     62.00% |          19     38.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           50                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          17     18.68%     18.68% |          74     81.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total           91                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          65     98.48%     98.48% |           1      1.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total           66                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         284      7.19%      7.19% |         272      6.88%     14.07% |         199      5.04%     19.11% |         123      3.11%     22.22% |         118      2.99%     25.21% |         126      3.19%     28.40% |         198      5.01%     33.41% |         239      6.05%     39.46% |         130      3.29%     42.75% |         131      3.32%     46.06% |         239      6.05%     52.11% |         591     14.96%     67.07% |         641     16.22%     83.30% |         188      4.76%     88.05% |         293      7.42%     95.47% |         179      4.53%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         3951                      
system.ruby.L2Cache_Controller.Mem_Ack   |         284      7.19%      7.19% |         272      6.88%     14.07% |         199      5.04%     19.11% |         123      3.11%     22.22% |         118      2.99%     25.21% |         126      3.19%     28.40% |         198      5.01%     33.41% |         239      6.05%     39.46% |         130      3.29%     42.75% |         131      3.32%     46.06% |         239      6.05%     52.11% |         591     14.96%     67.07% |         641     16.22%     83.30% |         188      4.76%     88.05% |         293      7.42%     95.47% |         179      4.53%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         3951                      
system.ruby.L2Cache_Controller.Mem_Data  |         300      7.12%      7.12% |         288      6.83%     13.95% |         215      5.10%     19.06% |         139      3.30%     22.35% |         134      3.18%     25.53% |         142      3.37%     28.90% |         214      5.08%     33.98% |         255      6.05%     40.03% |         146      3.46%     43.50% |         147      3.49%     46.99% |         255      6.05%     53.04% |         611     14.50%     67.54% |         660     15.66%     83.20% |         204      4.84%     88.04% |         309      7.33%     95.37% |         195      4.63%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         4214                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          92      7.30%      7.30% |          90      7.14%     14.44% |          49      3.89%     18.33% |          37      2.94%     21.27% |          37      2.94%     24.21% |          28      2.22%     26.43% |          21      1.67%     28.10% |          51      4.05%     32.14% |          30      2.38%     34.52% |          35      2.78%     37.30% |          69      5.48%     42.78% |          87      6.90%     49.68% |         464     36.83%     86.51% |          54      4.29%     90.79% |          82      6.51%     97.30% |          34      2.70%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1260                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          84      6.18%      6.18% |          79      5.81%     11.99% |          74      5.44%     17.43% |          32      2.35%     19.78% |          33      2.43%     22.21% |          31      2.28%     24.49% |          46      3.38%     27.87% |          43      3.16%     31.03% |          34      2.50%     33.53% |          33      2.43%     35.96% |          80      5.88%     41.84% |         424     31.18%     73.01% |         116      8.53%     81.54% |          70      5.15%     86.69% |         102      7.50%     94.19% |          79      5.81%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1360                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         124      7.75%      7.75% |         119      7.44%     15.19% |          92      5.75%     20.94% |          70      4.38%     25.31% |          64      4.00%     29.31% |          83      5.19%     34.50% |         147      9.19%     43.69% |         161     10.06%     53.75% |          82      5.12%     58.88% |          79      4.94%     63.81% |         106      6.62%     70.44% |         102      6.38%     76.81% |          84      5.25%     82.06% |          80      5.00%     87.06% |         125      7.81%     94.88% |          82      5.12%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1600                      
system.ruby.L2Cache_Controller.NP.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.NP.L1_PUTX_old::total            2                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |          12     18.46%     18.46% |           0      0.00%     18.46% |           0      0.00%     18.46% |           0      0.00%     18.46% |           1      1.54%     20.00% |           0      0.00%     20.00% |          15     23.08%     43.08% |           0      0.00%     43.08% |           0      0.00%     43.08% |          14     21.54%     64.62% |          11     16.92%     81.54% |           0      0.00%     81.54% |           0      0.00%     81.54% |           0      0.00%     81.54% |          12     18.46%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           65                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            3                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         162      4.58%      4.58% |         150      4.24%      8.81% |         393     11.10%     19.92% |         139      3.93%     23.84% |          95      2.68%     26.53% |         353      9.97%     36.50% |         130      3.67%     40.17% |         153      4.32%     44.49% |         207      5.85%     50.34% |         238      6.72%     57.06% |         194      5.48%     62.54% |         171      4.83%     67.37% |         111      3.14%     70.51% |         389     10.99%     81.50% |         447     12.63%     94.12% |         208      5.88%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3540                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           6     15.79%     15.79% |           0      0.00%     15.79% |          15     39.47%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |           0      0.00%     55.26% |           1      2.63%     57.89% |           0      0.00%     57.89% |           0      0.00%     57.89% |           0      0.00%     57.89% |          16     42.11%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           38                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            7                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         117      7.77%      7.77% |         116      7.71%     15.48% |          85      5.65%     21.13% |          62      4.12%     25.25% |          59      3.92%     29.17% |          75      4.98%     34.15% |         138      9.17%     43.32% |         154     10.23%     53.55% |          74      4.92%     58.47% |          71      4.72%     63.19% |         100      6.64%     69.83% |          99      6.58%     76.41% |          82      5.45%     81.86% |          76      5.05%     86.91% |         121      8.04%     94.95% |          76      5.05%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1505                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |           7     17.07%     17.07% |           0      0.00%     17.07% |          15     36.59%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |           0      0.00%     53.66% |           1      2.44%     56.10% |           0      0.00%     56.10% |           0      0.00%     56.10% |           0      0.00%     56.10% |          18     43.90%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           41                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            8                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           1      8.33%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |          11     91.67%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           12                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.S_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     11.11%     11.11% |           0      0.00%     11.11% |           2     22.22%     33.33% |           0      0.00%     33.33% |           2     22.22%     55.56% |           1     11.11%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           2     22.22%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total            9                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            7                      
system.ruby.L2Cache_Controller.Unblock   |           8     16.00%     16.00% |           0      0.00%     16.00% |          15     30.00%     46.00% |           1      2.00%     48.00% |           0      0.00%     48.00% |           1      2.00%     50.00% |           0      0.00%     50.00% |           1      2.00%     52.00% |           1      2.00%     54.00% |           0      0.00%     54.00% |           0      0.00%     54.00% |           1      2.00%     56.00% |           0      0.00%     56.00% |           2      4.00%     60.00% |           1      2.00%     62.00% |          19     38.00%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           50                      
system.ruby.L2Cache_Controller.WB_Data   |          26      2.77%      2.77% |          11      1.17%      3.94% |          53      5.64%      9.58% |           0      0.00%      9.58% |           0      0.00%      9.58% |           1      0.11%      9.69% |           4      0.43%     10.12% |           9      0.96%     11.08% |           0      0.00%     11.08% |           1      0.11%     11.18% |          16      1.70%     12.89% |         368     39.19%     52.08% |         397     42.28%     94.36% |          22      2.34%     96.70% |          10      1.06%     97.76% |          21      2.24%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total          939                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           2     28.57%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            7                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        19398                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       19398    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        19398                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        24087                      
system.ruby.LD.latency_hist_seqr::mean      22.593183                      
system.ruby.LD.latency_hist_seqr::gmean      2.390103                      
system.ruby.LD.latency_hist_seqr::stdev     65.602269                      
system.ruby.LD.latency_hist_seqr         |       23759     98.64%     98.64% |         297      1.23%     99.87% |           9      0.04%     99.91% |           1      0.00%     99.91% |           8      0.03%     99.95% |          13      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         24087                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4689                      
system.ruby.LD.miss_latency_hist_seqr::mean   111.922372                      
system.ruby.LD.miss_latency_hist_seqr::gmean    87.880833                      
system.ruby.LD.miss_latency_hist_seqr::stdev   110.456362                      
system.ruby.LD.miss_latency_hist_seqr    |        4361     93.00%     93.00% |         297      6.33%     99.34% |           9      0.19%     99.53% |           1      0.02%     99.55% |           8      0.17%     99.72% |          13      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4689                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          261                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         261    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          261                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          345                      
system.ruby.Load_Linked.latency_hist_seqr::mean    54.127536                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.238743                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   175.582936                      
system.ruby.Load_Linked.latency_hist_seqr |         323     93.62%     93.62% |           2      0.58%     94.20% |           7      2.03%     96.23% |           2      0.58%     96.81% |           1      0.29%     97.10% |           2      0.58%     97.68% |           2      0.58%     98.26% |           1      0.29%     98.55% |           3      0.87%     99.42% |           2      0.58%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          345                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           84                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   219.202381                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   124.792735                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   302.193698                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          62     73.81%     73.81% |           2      2.38%     76.19% |           7      8.33%     84.52% |           2      2.38%     86.90% |           1      1.19%     88.10% |           2      2.38%     90.48% |           2      2.38%     92.86% |           1      1.19%     94.05% |           3      3.57%     97.62% |           2      2.38%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           84                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        16441                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       16441    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        16441                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        18790                      
system.ruby.ST.latency_hist_seqr::mean      21.408356                      
system.ruby.ST.latency_hist_seqr::gmean      1.839020                      
system.ruby.ST.latency_hist_seqr::stdev     71.427685                      
system.ruby.ST.latency_hist_seqr         |       18416     98.01%     98.01% |         342      1.82%     99.83% |          17      0.09%     99.92% |           0      0.00%     99.92% |           2      0.01%     99.93% |          13      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         18790                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2349                      
system.ruby.ST.miss_latency_hist_seqr::mean   164.249468                      
system.ruby.ST.miss_latency_hist_seqr::gmean   130.757607                      
system.ruby.ST.miss_latency_hist_seqr::stdev   132.278158                      
system.ruby.ST.miss_latency_hist_seqr    |        1975     84.08%     84.08% |         342     14.56%     98.64% |          17      0.72%     99.36% |           0      0.00%     99.36% |           2      0.09%     99.45% |          13      0.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2349                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  57150                       # delay histogram for all message
system.ruby.delayHist::mean                 29.522170                       # delay histogram for all message
system.ruby.delayHist::gmean                26.919050                       # delay histogram for all message
system.ruby.delayHist::stdev                12.326892                       # delay histogram for all message
system.ruby.delayHist                    |        8536     14.94%     14.94% |       23289     40.75%     55.69% |       21940     38.39%     94.08% |        2456      4.30%     98.37% |         824      1.44%     99.82% |         105      0.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    57150                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         25112                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        28.638938                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       25.470754                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       14.255167                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        5253     20.92%     20.92% |        9797     39.01%     59.93% |        7713     30.71%     90.65% |        1425      5.67%     96.32% |         819      3.26%     99.58% |         105      0.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           25112                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         29103                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        30.680377                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       28.601800                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       10.530837                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |        2740      9.41%      9.41% |        5657     19.44%     28.85% |        6463     22.21%     51.06% |        7433     25.54%     76.60% |        5783     19.87%     96.47% |         973      3.34%     99.81% |          49      0.17%     99.98% |           4      0.01%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           29103                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          2935                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        25.594549                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       23.683075                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        9.227923                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |         543     18.50%     18.50% |         640     21.81%     40.31% |         732     24.94%     65.25% |         861     29.34%     94.58% |         150      5.11%     99.69% |           8      0.27%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            2935                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000631                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 11518.076581                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.001222                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.706543                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001020                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.692220                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000591                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time 12960.883640                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000674                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 17184.413618                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.001306                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.617742                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001086                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.611058                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000631                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time 17373.054031                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000694                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 17461.808565                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.001344                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.967535                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001115                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.945255                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000650                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time 17874.950035                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000686                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 11176.354038                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.001335                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.903560                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001111                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.866639                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000648                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time 11572.968656                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       178603                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      178603    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       178603                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36560                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30991                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5569                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       124196                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       119756                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4440                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.102886                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   521.347255                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           72                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.023237                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1264.097399                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000917                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time 13728.733896                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.001828                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   967.569488                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.009887                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 17193.832553                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.020696                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62688.693564                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003542                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.749511                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          437                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          337                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses          100                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         1412                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         1364                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.001177                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   117.763514                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000217                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   236.197650                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000098                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3885.068269                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   230.096797                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  3717.028747                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 14735.504172                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   117.714816                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          428                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          328                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses          100                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         1376                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         1325                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           51                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.001148                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    46.177801                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time    93.113753                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   998.004699                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000130                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    85.291307                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1687.182367                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5655.480147                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    46.132923                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          348                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          241                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses          107                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         1084                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         1036                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.000912                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    38.456569                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000232                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    77.952014                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000130                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   846.095768                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000143                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    71.780821                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  1614.721387                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4659.218066                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    38.411691                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          455                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          351                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses          104                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         1493                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         1441                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           52                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.001240                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    30.934264                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    62.542969                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   635.458489                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    54.002794                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1009.777990                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000407                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3691.555641                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    30.874108                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          460                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          360                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses          100                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         1499                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         1451                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.001247                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    23.016332                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    46.874206                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   417.129895                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000128                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    37.338122                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   827.622605                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2686.941809                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000060                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    22.959996                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          489                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          382                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          107                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         1604                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         1559                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.001332                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    15.690090                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000230                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    32.281875                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   239.113773                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    22.105725                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   583.846319                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1695.446338                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    15.637573                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          447                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          353                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           94                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         1758                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         1709                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.001404                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     8.507711                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    18.187340                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   143.879305                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000086                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    11.587420                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   296.267256                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000978                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   806.290375                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     8.455194                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          498                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          390                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses          108                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         1635                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         1586                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.001358                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   109.995494                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000230                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   220.764415                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000147                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  2933.138579                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000145                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   210.904638                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  4181.939301                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000407                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 13814.896736                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   109.950616                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          489                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          384                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses          105                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         1607                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         1559                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.001334                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   102.040005                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   204.824792                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  2666.050272                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   194.818923                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  4446.230209                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 12786.735040                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   101.995127                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          465                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          361                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses          104                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         1518                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         1470                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.001262                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    94.230926                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000228                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   189.313897                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  3181.318010                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000133                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   181.183353                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  2031.997035                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11763.462173                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000062                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    94.178410                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          501                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          389                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses          112                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         1641                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         1593                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.001364                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    86.393521                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000234                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   173.516228                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  2366.876155                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000149                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   167.294110                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  2322.920932                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10794.088657                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    86.344823                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          523                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          414                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses          109                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         1732                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         1684                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.001435                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    78.996937                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000230                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   158.701737                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  2110.041019                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000141                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   150.235085                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  2543.370878                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9860.118419                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    78.952059                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          460                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          358                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses          102                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         1486                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1439                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.001239                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    71.017896                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000220                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   142.743972                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  1526.205235                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   135.415501                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  2674.141046                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8827.149373                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    70.973018                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          505                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          402                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses          103                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         1658                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         1610                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.001377                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    63.203406                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   127.143639                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  1523.167206                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000140                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   115.792386                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1700.171507                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7818.380035                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    63.150890                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          499                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          389                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses          110                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         1639                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         1591                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.001361                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    54.174667                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000237                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   109.254213                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  1295.677154                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000137                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    99.507108                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1720.906068                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000326                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6676.553040                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    54.125969                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000382                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.341653                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   479.467232                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000887                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  8980.560530                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            6                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          662                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          340                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          322                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001187                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   685.323579                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000465                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 14433.270021                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5490.781881                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000367                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   997.052698                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   466.913506                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.000887                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 13101.648548                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L2cache.demand_accesses          855                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          550                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          305                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001573                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   675.570745                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000439                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 14065.151934                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000362                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8246.305376                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   998.321374                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   483.397393                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000654                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 20453.927859                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          647                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          390                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          257                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001149                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   666.423605                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000421                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 17134.642392                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000210                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16449.365591                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000784                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.668667                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000389                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   487.769650                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.004548                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 24944.363442                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          124                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses         1002                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          382                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          620                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           11                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.001829                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   723.087246                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.001128                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 16604.191918                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000449                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19781.354707                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000848                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.547037                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000369                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   483.399621                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.004717                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 19501.083430                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          174                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         1245                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          581                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          664                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           27                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.002353                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   676.058992                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.001183                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 22436.343666                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000665                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 13977.281255                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000260                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.828081                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   472.505742                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001065                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 19308.251864                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses         1041                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          835                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          206                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001770                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   793.238137                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000331                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22273.402412                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000364                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16648.900515                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000393                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.660028                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   467.630598                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000893                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 24889.332288                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses          942                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          632                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          310                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001593                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   731.377568                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000481                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 13937.917586                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000236                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19546.502450                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000248                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.972536                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000085                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   464.447129                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.010959                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 27117.612006                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          121                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          580                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          353                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          227                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           27                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.000945                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   730.863222                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 14209.524250                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000177                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21665.879967                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000274                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.983449                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   471.811884                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000725                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 15151.101158                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          849                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          618                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          231                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001352                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   738.163366                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000368                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 22792.471709                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000231                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11209.537300                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000177                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.818579                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   472.446541                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000649                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 18154.367350                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          617                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          474                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001105                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   718.601998                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000208                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 22444.800468                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000260                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13932.416381                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000171                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.241121                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   459.158536                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000837                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 10945.766775                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          743                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          602                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          141                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001366                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   739.420902                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000198                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 17637.148557                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000372                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8171.791459                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000181                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.976401                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   479.811615                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000896                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 13816.920322                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          932                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          774                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          158                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001551                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   760.065388                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000227                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 17095.320729                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000307                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11081.753595                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000272                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.150184                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   458.607587                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000482                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 17056.707242                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          523                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          303                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          220                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.000924                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   707.394610                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000358                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 20356.136307                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000153                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13928.277422                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   991.762831                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   472.213876                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000579                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 20700.856103                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          628                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          369                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          259                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001116                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   675.829191                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000423                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 17817.212514                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000188                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16382.778831                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000186                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   999.465921                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   572.349592                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000460                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 14266.223846                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          508                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          360                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          148                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000854                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   688.614946                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000232                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 19851.235379                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10746.899922                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   999.311235                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   479.850127                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000461                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 18431.745427                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          523                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          376                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          147                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000867                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   692.256742                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000223                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 19617.344333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13682.079630                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         190890                      
system.ruby.latency_hist_seqr::mean          9.353706                      
system.ruby.latency_hist_seqr::gmean         1.345472                      
system.ruby.latency_hist_seqr::stdev        45.434642                      
system.ruby.latency_hist_seqr            |      189717     99.39%     99.39% |        1037      0.54%     99.93% |          56      0.03%     99.96% |           5      0.00%     99.96% |          25      0.01%     99.97% |          50      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           190890                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        12287                      
system.ruby.miss_latency_hist_seqr::mean   130.782616                      
system.ruby.miss_latency_hist_seqr::gmean   100.505518                      
system.ruby.miss_latency_hist_seqr::stdev   127.721289                      
system.ruby.miss_latency_hist_seqr       |       11114     90.45%     90.45% |        1037      8.44%     98.89% |          56      0.46%     99.35% |           5      0.04%     99.39% |          25      0.20%     99.59% |          50      0.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        12287                      
system.ruby.network.average_flit_latency    29.517440                      
system.ruby.network.average_flit_network_latency    27.879556                      
system.ruby.network.average_flit_queueing_latency     1.637885                      
system.ruby.network.average_flit_vnet_latency |   31.260421                       |   27.261302                       |   23.756889                      
system.ruby.network.average_flit_vqueue_latency |    2.177056                       |    1.531950                       |    1.061128                      
system.ruby.network.average_hops             2.878108                      
system.ruby.network.average_packet_latency    29.910469                      
system.ruby.network.average_packet_network_latency    28.243246                      
system.ruby.network.average_packet_queueing_latency     1.667223                      
system.ruby.network.average_packet_vnet_latency |   28.219356                       |   29.613454                       |   23.756889                      
system.ruby.network.average_packet_vqueue_latency |    2.256147                       |    1.453149                       |    1.061128                      
system.ruby.network.avg_link_utilization     0.472092                      
system.ruby.network.avg_vc_load          |    0.071704     15.19%     15.19% |    0.012981      2.75%     17.94% |    0.002625      0.56%     18.49% |    0.002588      0.55%     19.04% |    0.002565      0.54%     19.59% |    0.002495      0.53%     20.11% |    0.002584      0.55%     20.66% |    0.002457      0.52%     21.18% |    0.252012     53.38%     74.56% |    0.033216      7.04%     81.60% |    0.011988      2.54%     84.14% |    0.009538      2.02%     86.16% |    0.009002      1.91%     88.07% |    0.008625      1.83%     89.89% |    0.008806      1.87%     91.76% |    0.008699      1.84%     93.60% |    0.024183      5.12%     98.72% |    0.001194      0.25%     98.98% |    0.000851      0.18%     99.16% |    0.000812      0.17%     99.33% |    0.000801      0.17%     99.50% |    0.000794      0.17%     99.67% |    0.000788      0.17%     99.83% |    0.000784      0.17%    100.00%
system.ruby.network.avg_vc_load::total       0.472092                      
system.ruby.network.ext_in_link_utilization       152047                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       152007                      
system.ruby.network.flit_network_latency |     1007961                       |     2992773                       |      237070                      
system.ruby.network.flit_queueing_latency |       70197                       |      168179                       |       10589                      
system.ruby.network.flits_injected       |       32247     21.21%     21.21% |      109821     72.23%     93.43% |        9983      6.57%    100.00%
system.ruby.network.flits_injected::total       152051                      
system.ruby.network.flits_received       |       32244     21.21%     21.21% |      109781     72.22%     93.44% |        9979      6.56%    100.00%
system.ruby.network.flits_received::total       152004                      
system.ruby.network.int_link_utilization       437569                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      628953                       |      979080                       |      237070                      
system.ruby.network.packet_queueing_latency |       50285                       |       48044                       |       10589                      
system.ruby.network.packets_injected     |       22291     34.11%     34.11% |       33077     50.61%     84.72% |        9983     15.28%    100.00%
system.ruby.network.packets_injected::total        65351                      
system.ruby.network.packets_received     |       22288     34.12%     34.12% |       33062     50.61%     84.73% |        9979     15.27%    100.00%
system.ruby.network.packets_received::total        65329                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       104778                      
system.ruby.network.routers00.buffer_writes       104778                      
system.ruby.network.routers00.crossbar_activity       104777                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       104985                      
system.ruby.network.routers00.sw_output_arbiter_activity       104777                      
system.ruby.network.routers01.buffer_reads        49423                      
system.ruby.network.routers01.buffer_writes        49423                      
system.ruby.network.routers01.crossbar_activity        49423                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        49497                      
system.ruby.network.routers01.sw_output_arbiter_activity        49423                      
system.ruby.network.routers02.buffer_reads        35259                      
system.ruby.network.routers02.buffer_writes        35259                      
system.ruby.network.routers02.crossbar_activity        35255                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        35343                      
system.ruby.network.routers02.sw_output_arbiter_activity        35255                      
system.ruby.network.routers03.buffer_reads        25279                      
system.ruby.network.routers03.buffer_writes        25279                      
system.ruby.network.routers03.crossbar_activity        25277                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        25388                      
system.ruby.network.routers03.sw_output_arbiter_activity        25277                      
system.ruby.network.routers04.buffer_reads        61217                      
system.ruby.network.routers04.buffer_writes        61217                      
system.ruby.network.routers04.crossbar_activity        61213                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        61489                      
system.ruby.network.routers04.sw_output_arbiter_activity        61213                      
system.ruby.network.routers05.buffer_reads        25665                      
system.ruby.network.routers05.buffer_writes        25665                      
system.ruby.network.routers05.crossbar_activity        25665                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        25693                      
system.ruby.network.routers05.sw_output_arbiter_activity        25665                      
system.ruby.network.routers06.buffer_reads        20324                      
system.ruby.network.routers06.buffer_writes        20324                      
system.ruby.network.routers06.crossbar_activity        20322                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        20351                      
system.ruby.network.routers06.sw_output_arbiter_activity        20322                      
system.ruby.network.routers07.buffer_reads        20449                      
system.ruby.network.routers07.buffer_writes        20449                      
system.ruby.network.routers07.crossbar_activity        20449                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        20612                      
system.ruby.network.routers07.sw_output_arbiter_activity        20449                      
system.ruby.network.routers08.buffer_reads        46298                      
system.ruby.network.routers08.buffer_writes        46298                      
system.ruby.network.routers08.crossbar_activity        46296                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        47232                      
system.ruby.network.routers08.sw_output_arbiter_activity        46296                      
system.ruby.network.routers09.buffer_reads        22914                      
system.ruby.network.routers09.buffer_writes        22914                      
system.ruby.network.routers09.crossbar_activity        22914                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        23005                      
system.ruby.network.routers09.sw_output_arbiter_activity        22914                      
system.ruby.network.routers10.buffer_reads        23836                      
system.ruby.network.routers10.buffer_writes        23836                      
system.ruby.network.routers10.crossbar_activity        23836                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        23965                      
system.ruby.network.routers10.sw_output_arbiter_activity        23836                      
system.ruby.network.routers11.buffer_reads        27399                      
system.ruby.network.routers11.buffer_writes        27399                      
system.ruby.network.routers11.crossbar_activity        27392                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        28835                      
system.ruby.network.routers11.sw_output_arbiter_activity        27392                      
system.ruby.network.routers12.buffer_reads        44229                      
system.ruby.network.routers12.buffer_writes        44229                      
system.ruby.network.routers12.crossbar_activity        44229                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        45806                      
system.ruby.network.routers12.sw_output_arbiter_activity        44229                      
system.ruby.network.routers13.buffer_reads        32220                      
system.ruby.network.routers13.buffer_writes        32220                      
system.ruby.network.routers13.crossbar_activity        32218                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        32356                      
system.ruby.network.routers13.sw_output_arbiter_activity        32218                      
system.ruby.network.routers14.buffer_reads        27469                      
system.ruby.network.routers14.buffer_writes        27469                      
system.ruby.network.routers14.crossbar_activity        27469                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        27601                      
system.ruby.network.routers14.sw_output_arbiter_activity        27469                      
system.ruby.network.routers15.buffer_reads        22852                      
system.ruby.network.routers15.buffer_writes        22852                      
system.ruby.network.routers15.crossbar_activity        22851                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        23315                      
system.ruby.network.routers15.sw_output_arbiter_activity        22851                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       190906                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      190906    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       190906                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    785464000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
