Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jul 23 16:21:11 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digital_clock_top_timing_summary_routed.rpt -pb digital_clock_top_timing_summary_routed.pb -rpx digital_clock_top_timing_summary_routed.rpx -warn_on_violation
| Design       : digital_clock_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: u1/clk_1Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u3/clk_2KHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.939        0.000                      0                   45        0.245        0.000                      0                   45        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.939        0.000                      0                   45        0.245        0.000                      0                   45        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 u1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 2.171ns (53.413%)  route 1.894ns (46.587%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.623     5.144    u1/clk_1Hz_reg_0
    SLICE_X60Y21         FDCE                                         r  u1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  u1/count_reg[6]/Q
                         net (fo=2, routed)           0.730     6.393    u1/count[6]
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.067 r  u1/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.067    u1/count0_carry__0_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  u1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.181    u1/count0_carry__1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  u1/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.295    u1/count0_carry__2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  u1/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.418    u1/count0_carry__3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.752 r  u1/count0_carry__4/O[1]
                         net (fo=1, routed)           1.154     8.906    u1/data0[22]
    SLICE_X60Y25         LUT4 (Prop_lut4_I3_O)        0.303     9.209 r  u1/count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.209    u1/count_0[22]
    SLICE_X60Y25         FDCE                                         r  u1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.501    14.842    u1/clk_1Hz_reg_0
    SLICE_X60Y25         FDCE                                         r  u1/count_reg[22]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.081    15.148    u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.021ns (25.340%)  route 3.008ns (74.660%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.617     5.138    u1/clk_1Hz_reg_0
    SLICE_X60Y24         FDCE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.893     6.509    u1/count[19]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.295     6.804 r  u1/count[26]_i_8/O
                         net (fo=1, routed)           0.658     7.462    u1/count[26]_i_8_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.586 r  u1/count[26]_i_4/O
                         net (fo=27, routed)          1.457     9.043    u1/count[26]_i_4_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I2_O)        0.124     9.167 r  u1/count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.167    u1/count_0[25]
    SLICE_X60Y25         FDCE                                         r  u1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.501    14.842    u1/clk_1Hz_reg_0
    SLICE_X60Y25         FDCE                                         r  u1/count_reg[25]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.079    15.146    u1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 1.050ns (25.874%)  route 3.008ns (74.126%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.617     5.138    u1/clk_1Hz_reg_0
    SLICE_X60Y24         FDCE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.893     6.509    u1/count[19]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.295     6.804 r  u1/count[26]_i_8/O
                         net (fo=1, routed)           0.658     7.462    u1/count[26]_i_8_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.586 r  u1/count[26]_i_4/O
                         net (fo=27, routed)          1.457     9.043    u1/count[26]_i_4_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I2_O)        0.153     9.196 r  u1/count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.196    u1/count_0[26]
    SLICE_X60Y25         FDCE                                         r  u1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.501    14.842    u1/clk_1Hz_reg_0
    SLICE_X60Y25         FDCE                                         r  u1/count_reg[26]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.118    15.185    u1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.021ns (25.672%)  route 2.956ns (74.328%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.617     5.138    u1/clk_1Hz_reg_0
    SLICE_X60Y24         FDCE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.893     6.509    u1/count[19]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.295     6.804 r  u1/count[26]_i_8/O
                         net (fo=1, routed)           0.658     7.462    u1/count[26]_i_8_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.586 r  u1/count[26]_i_4/O
                         net (fo=27, routed)          1.405     8.991    u1/count[26]_i_4_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.124     9.115 r  u1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.115    u1/count_0[2]
    SLICE_X60Y20         FDCE                                         r  u1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    14.848    u1/clk_1Hz_reg_0
    SLICE_X60Y20         FDCE                                         r  u1/count_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.079    15.166    u1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.050ns (26.210%)  route 2.956ns (73.789%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.617     5.138    u1/clk_1Hz_reg_0
    SLICE_X60Y24         FDCE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.893     6.509    u1/count[19]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.295     6.804 r  u1/count[26]_i_8/O
                         net (fo=1, routed)           0.658     7.462    u1/count[26]_i_8_n_0
    SLICE_X60Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.586 r  u1/count[26]_i_4/O
                         net (fo=27, routed)          1.405     8.991    u1/count[26]_i_4_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.153     9.144 r  u1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.144    u1/count_0[4]
    SLICE_X60Y20         FDCE                                         r  u1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    14.848    u1/clk_1Hz_reg_0
    SLICE_X60Y20         FDCE                                         r  u1/count_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.118    15.205    u1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 u1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.890ns (22.849%)  route 3.005ns (77.151%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    u1/clk_1Hz_reg_0
    SLICE_X60Y22         FDCE                                         r  u1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  u1/count_reg[10]/Q
                         net (fo=2, routed)           0.805     6.464    u1/count[10]
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.588 r  u1/count[26]_i_7/O
                         net (fo=1, routed)           0.432     7.020    u1/count[26]_i_7_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.144 r  u1/count[26]_i_3/O
                         net (fo=27, routed)          1.768     8.912    u1/count[26]_i_3_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I1_O)        0.124     9.036 r  u1/count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.036    u1/count_0[21]
    SLICE_X60Y25         FDCE                                         r  u1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.501    14.842    u1/clk_1Hz_reg_0
    SLICE_X60Y25         FDCE                                         r  u1/count_reg[21]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.077    15.144    u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 u1/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.916ns (23.360%)  route 3.005ns (76.640%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    u1/clk_1Hz_reg_0
    SLICE_X60Y22         FDCE                                         r  u1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  u1/count_reg[10]/Q
                         net (fo=2, routed)           0.805     6.464    u1/count[10]
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.588 r  u1/count[26]_i_7/O
                         net (fo=1, routed)           0.432     7.020    u1/count[26]_i_7_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.144 r  u1/count[26]_i_3/O
                         net (fo=27, routed)          1.768     8.912    u1/count[26]_i_3_n_0
    SLICE_X60Y25         LUT4 (Prop_lut4_I1_O)        0.150     9.062 r  u1/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.062    u1/count_0[23]
    SLICE_X60Y25         FDCE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.501    14.842    u1/clk_1Hz_reg_0
    SLICE_X60Y25         FDCE                                         r  u1/count_reg[23]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.118    15.185    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/clk_1Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.022ns (26.205%)  route 2.878ns (73.795%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.624     5.145    u1/clk_1Hz_reg_0
    SLICE_X60Y20         FDCE                                         r  u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  u1/count_reg[4]/Q
                         net (fo=2, routed)           0.708     6.331    u1/count[4]
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.296     6.627 r  u1/count[26]_i_6/O
                         net (fo=1, routed)           0.803     7.431    u1/count[26]_i_6_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.555 r  u1/count[26]_i_2/O
                         net (fo=27, routed)          1.367     8.921    u1/count[26]_i_2_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124     9.045 r  u1/clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000     9.045    u1/clk_1Hz_i_1_n_0
    SLICE_X60Y20         FDCE                                         r  u1/clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    14.848    u1/clk_1Hz_reg_0
    SLICE_X60Y20         FDCE                                         r  u1/clk_1Hz_reg/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.077    15.187    u1/clk_1Hz_reg
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 1.022ns (26.272%)  route 2.868ns (73.728%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.624     5.145    u1/clk_1Hz_reg_0
    SLICE_X60Y20         FDCE                                         r  u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  u1/count_reg[4]/Q
                         net (fo=2, routed)           0.708     6.331    u1/count[4]
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.296     6.627 r  u1/count[26]_i_6/O
                         net (fo=1, routed)           0.803     7.431    u1/count[26]_i_6_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.555 r  u1/count[26]_i_2/O
                         net (fo=27, routed)          1.357     8.911    u1/count[26]_i_2_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124     9.035 r  u1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.035    u1/count_0[1]
    SLICE_X60Y20         FDCE                                         r  u1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    14.848    u1/clk_1Hz_reg_0
    SLICE_X60Y20         FDCE                                         r  u1/count_reg[1]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.081    15.191    u1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 u1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.050ns (26.799%)  route 2.868ns (73.201%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.624     5.145    u1/clk_1Hz_reg_0
    SLICE_X60Y20         FDCE                                         r  u1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.478     5.623 f  u1/count_reg[4]/Q
                         net (fo=2, routed)           0.708     6.331    u1/count[4]
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.296     6.627 r  u1/count[26]_i_6/O
                         net (fo=1, routed)           0.803     7.431    u1/count[26]_i_6_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.555 r  u1/count[26]_i_2/O
                         net (fo=27, routed)          1.357     8.911    u1/count[26]_i_2_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.152     9.063 r  u1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.063    u1/count_0[3]
    SLICE_X60Y20         FDCE                                         r  u1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    14.848    u1/clk_1Hz_reg_0
    SLICE_X60Y20         FDCE                                         r  u1/count_reg[3]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.118    15.228    u1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  6.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u3/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.441    u3/clk_2KHz_reg_0
    SLICE_X57Y21         FDCE                                         r  u3/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  u3/count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.749    u3/count_reg_n_0_[0]
    SLICE_X57Y21         LUT1 (Prop_lut1_I0_O)        0.042     1.791 r  u3/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.791    u3/count[0]
    SLICE_X57Y21         FDCE                                         r  u3/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.825     1.952    u3/clk_2KHz_reg_0
    SLICE_X57Y21         FDCE                                         r  u3/count_reg[0]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y21         FDCE (Hold_fdce_C_D)         0.105     1.546    u3/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u3/clk_2KHz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/clk_2KHz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.554     1.437    u3/clk_2KHz_reg_0
    SLICE_X55Y23         FDCE                                         r  u3/clk_2KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  u3/clk_2KHz_reg/Q
                         net (fo=3, routed)           0.168     1.746    u3/CLK
    SLICE_X55Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.791 r  u3/clk_2KHz_i_1/O
                         net (fo=1, routed)           0.000     1.791    u3/clk_2KHz_i_1_n_0
    SLICE_X55Y23         FDCE                                         r  u3/clk_2KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     1.949    u3/clk_2KHz_reg_0
    SLICE_X55Y23         FDCE                                         r  u3/clk_2KHz_reg/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDCE (Hold_fdce_C_D)         0.091     1.528    u3/clk_2KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u1/clk_1Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/clk_1Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     1.468    u1/clk_1Hz_reg_0
    SLICE_X60Y20         FDCE                                         r  u1/clk_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  u1/clk_1Hz_reg/Q
                         net (fo=17, routed)          0.200     1.832    u1/CLK
    SLICE_X60Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.877 r  u1/clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000     1.877    u1/clk_1Hz_i_1_n_0
    SLICE_X60Y20         FDCE                                         r  u1/clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.853     1.980    u1/clk_1Hz_reg_0
    SLICE_X60Y20         FDCE                                         r  u1/clk_1Hz_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.120     1.588    u1/clk_1Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 u3/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.228%)  route 0.229ns (49.772%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     1.439    u3/clk_2KHz_reg_0
    SLICE_X55Y22         FDCE                                         r  u3/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u3/count_reg[6]/Q
                         net (fo=2, routed)           0.123     1.703    u3/count_reg_n_0_[6]
    SLICE_X57Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.748 r  u3/count[15]_i_2/O
                         net (fo=16, routed)          0.106     1.854    u3/count[15]_i_2_n_0
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.899 r  u3/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.899    u3/count[7]
    SLICE_X57Y22         FDCE                                         r  u3/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.824     1.951    u3/clk_2KHz_reg_0
    SLICE_X57Y22         FDCE                                         r  u3/count_reg[7]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X57Y22         FDCE (Hold_fdce_C_D)         0.092     1.565    u3/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 u3/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.231ns (46.805%)  route 0.263ns (53.195%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.554     1.437    u3/clk_2KHz_reg_0
    SLICE_X55Y23         FDCE                                         r  u3/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  u3/count_reg[12]/Q
                         net (fo=2, routed)           0.123     1.701    u3/count_reg_n_0_[12]
    SLICE_X57Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.746 r  u3/count[15]_i_4/O
                         net (fo=16, routed)          0.140     1.886    u3/count[15]_i_4_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.931 r  u3/count[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.931    u3/count[15]
    SLICE_X57Y24         FDCE                                         r  u3/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.821     1.948    u3/clk_2KHz_reg_0
    SLICE_X57Y24         FDCE                                         r  u3/count_reg[15]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X57Y24         FDCE (Hold_fdce_C_D)         0.092     1.562    u3/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 u3/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.231ns (48.770%)  route 0.243ns (51.230%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.558     1.441    u3/clk_2KHz_reg_0
    SLICE_X57Y21         FDCE                                         r  u3/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u3/count_reg[3]/Q
                         net (fo=2, routed)           0.149     1.731    u3/count_reg_n_0_[3]
    SLICE_X57Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  u3/count[15]_i_3/O
                         net (fo=16, routed)          0.094     1.870    u3/count[15]_i_3_n_0
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.915 r  u3/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.915    u3/count[1]
    SLICE_X57Y21         FDCE                                         r  u3/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.825     1.952    u3/clk_2KHz_reg_0
    SLICE_X57Y21         FDCE                                         r  u3/count_reg[1]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y21         FDCE (Hold_fdce_C_D)         0.092     1.533    u3/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 u3/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.786%)  route 0.285ns (55.214%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     1.439    u3/clk_2KHz_reg_0
    SLICE_X57Y23         FDCE                                         r  u3/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u3/count_reg[10]/Q
                         net (fo=2, routed)           0.145     1.725    u3/count_reg_n_0_[10]
    SLICE_X57Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.770 r  u3/count[15]_i_5/O
                         net (fo=16, routed)          0.140     1.910    u3/count[15]_i_5_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.955 r  u3/count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.955    u3/count[9]
    SLICE_X57Y23         FDCE                                         r  u3/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     1.949    u3/clk_2KHz_reg_0
    SLICE_X57Y23         FDCE                                         r  u3/count_reg[9]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y23         FDCE (Hold_fdce_C_D)         0.092     1.531    u3/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 u3/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.231ns (41.061%)  route 0.332ns (58.939%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     1.439    u3/clk_2KHz_reg_0
    SLICE_X57Y23         FDCE                                         r  u3/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u3/count_reg[10]/Q
                         net (fo=2, routed)           0.145     1.725    u3/count_reg_n_0_[10]
    SLICE_X57Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.770 r  u3/count[15]_i_5/O
                         net (fo=16, routed)          0.187     1.957    u3/count[15]_i_5_n_0
    SLICE_X55Y23         LUT5 (Prop_lut5_I3_O)        0.045     2.002 r  u3/count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.002    u3/count[12]
    SLICE_X55Y23         FDCE                                         r  u3/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     1.949    u3/clk_2KHz_reg_0
    SLICE_X55Y23         FDCE                                         r  u3/count_reg[12]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X55Y23         FDCE (Hold_fdce_C_D)         0.092     1.563    u3/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u1/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.584     1.467    u1/clk_1Hz_reg_0
    SLICE_X60Y22         FDCE                                         r  u1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  u1/count_reg[11]/Q
                         net (fo=2, routed)           0.061     1.692    u1/count[11]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.803 r  u1/count0_carry__1/O[2]
                         net (fo=1, routed)           0.166     1.970    u1/data0[11]
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.108     2.078 r  u1/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.078    u1/count_0[11]
    SLICE_X60Y22         FDCE                                         r  u1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.851     1.978    u1/clk_1Hz_reg_0
    SLICE_X60Y22         FDCE                                         r  u1/count_reg[11]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.121     1.588    u1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 u3/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.231ns (37.632%)  route 0.383ns (62.368%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.556     1.439    u3/clk_2KHz_reg_0
    SLICE_X55Y22         FDCE                                         r  u3/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u3/count_reg[6]/Q
                         net (fo=2, routed)           0.123     1.703    u3/count_reg_n_0_[6]
    SLICE_X57Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.748 r  u3/count[15]_i_2/O
                         net (fo=16, routed)          0.260     2.008    u3/count[15]_i_2_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.053 r  u3/count[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.053    u3/count[14]
    SLICE_X57Y24         FDCE                                         r  u3/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.821     1.948    u3/clk_2KHz_reg_0
    SLICE_X57Y24         FDCE                                         r  u3/count_reg[14]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X57Y24         FDCE (Hold_fdce_C_D)         0.092     1.562    u3/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.491    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   u1/clk_1Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   u1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   u1/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   u1/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   u1/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   u1/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   u1/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   u1/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   u1/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   u1/clk_1Hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   u1/clk_1Hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   u1/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   u1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   u1/clk_1Hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   u1/clk_1Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   u1/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   u1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   u1/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.486ns  (logic 4.428ns (52.188%)  route 4.057ns (47.812%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u4/scan_count_reg[1]/Q
                         net (fo=9, routed)           1.092     1.570    u2/Q[1]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.295     1.865 r  u2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.857     2.722    u2/sel0[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.846 r  u2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.108     4.954    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.486 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.486    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.404ns  (logic 4.653ns (55.374%)  route 3.750ns (44.626%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u4/scan_count_reg[1]/Q
                         net (fo=9, routed)           0.859     1.337    u2/Q[1]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.295     1.632 r  u2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.030     2.662    u2/sel0[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.152     2.814 r  u2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.861     4.675    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728     8.404 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.404    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.364ns  (logic 4.636ns (55.422%)  route 3.729ns (44.578%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u4/scan_count_reg[1]/Q
                         net (fo=9, routed)           1.092     1.570    u2/Q[1]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.295     1.865 r  u2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.830     2.695    u2/sel0[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.148     2.843 r  u2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     4.650    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715     8.364 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.364    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.226ns  (logic 4.663ns (56.683%)  route 3.563ns (43.317%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u4/scan_count_reg[1]/Q
                         net (fo=9, routed)           0.859     1.337    u2/Q[1]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.295     1.632 r  u2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.040     2.672    u2/sel0[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.150     2.822 r  u2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     4.486    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740     8.226 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.226    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.021ns  (logic 4.426ns (55.180%)  route 3.595ns (44.820%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u4/scan_count_reg[1]/Q
                         net (fo=9, routed)           1.092     1.570    u2/Q[1]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.295     1.865 r  u2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.830     2.695    u2/sel0[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.819 r  u2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     4.492    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.021 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.021    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.021ns  (logic 4.417ns (55.069%)  route 3.604ns (44.931%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u4/scan_count_reg[1]/Q
                         net (fo=9, routed)           0.859     1.337    u2/Q[1]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.295     1.632 r  u2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.030     2.662    u2/sel0[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.786 r  u2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714     4.501    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.021 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.021    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.005ns  (logic 4.432ns (55.368%)  route 3.573ns (44.632%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u4/scan_count_reg[1]/Q
                         net (fo=9, routed)           0.859     1.337    u2/Q[1]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.295     1.632 f  u2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.040     2.672    u2/sel0[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.796 r  u2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.673     4.470    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.005 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.005    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 4.519ns (62.724%)  route 2.686ns (37.276%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  u4/scan_count_reg[1]/Q
                         net (fo=9, routed)           1.023     1.501    u4/Q[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.323     1.824 r  u4/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     3.487    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.205 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.205    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.170ns  (logic 4.504ns (62.814%)  route 2.666ns (37.186%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u4/scan_count_reg[1]/Q
                         net (fo=9, routed)           0.801     1.279    u4/Q[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.321     1.600 r  u4/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     3.465    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.170 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.170    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/scan_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.987ns  (logic 4.296ns (61.487%)  route 2.691ns (38.513%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  u4/scan_count_reg[1]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  u4/scan_count_reg[1]/Q
                         net (fo=9, routed)           1.023     1.501    u4/Q[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.295     1.796 r  u4/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.464    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.987 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.987    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/sec_ones_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/sec_ones_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u2/sec_ones_reg[0]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/sec_ones_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    u2/sec_ones_out[0]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.042     0.351 r  u2/sec_ones[2]_i_1/O
                         net (fo=1, routed)           0.000     0.351    u2/sec_ones[2]_i_1_n_0
    SLICE_X65Y21         FDCE                                         r  u2/sec_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/sec_ones_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE                         0.000     0.000 r  u2/sec_ones_reg[1]/C
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/sec_ones_reg[1]/Q
                         net (fo=5, routed)           0.168     0.309    u2/sec_ones_out[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.042     0.351 r  u2/sec_ones[3]_i_1/O
                         net (fo=1, routed)           0.000     0.351    u2/sec_ones[3]_i_1_n_0
    SLICE_X65Y20         FDCE                                         r  u2/sec_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/sec_ones_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u2/sec_ones_reg[0]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u2/sec_ones_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    u2/sec_ones_out[0]
    SLICE_X65Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  u2/sec_ones[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    u2/sec_ones[0]_i_1_n_0
    SLICE_X65Y21         FDCE                                         r  u2/sec_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_ones_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/sec_ones_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE                         0.000     0.000 r  u2/sec_ones_reg[1]/C
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/sec_ones_reg[1]/Q
                         net (fo=5, routed)           0.168     0.309    u2/sec_ones_out[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  u2/sec_ones[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    u2/sec_ones[1]_i_1_n_0
    SLICE_X65Y20         FDCE                                         r  u2/sec_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/min_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/min_tens_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE                         0.000     0.000 r  u2/min_tens_reg[0]/C
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/min_tens_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    u2/min_tens[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.042     0.362 r  u2/min_tens[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    u2/min_tens[2]_i_1_n_0
    SLICE_X65Y19         FDCE                                         r  u2/min_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/min_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/min_tens_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE                         0.000     0.000 r  u2/min_tens_reg[0]/C
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u2/min_tens_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    u2/min_tens[0]
    SLICE_X65Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  u2/min_tens[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    u2/min_tens[0]_i_1_n_0
    SLICE_X65Y19         FDCE                                         r  u2/min_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/min_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/min_tens_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE                         0.000     0.000 r  u2/min_tens_reg[0]/C
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/min_tens_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    u2/min_tens[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.043     0.365 r  u2/min_tens[3]_i_2/O
                         net (fo=1, routed)           0.000     0.365    u2/min_tens[3]_i_2_n_0
    SLICE_X65Y19         FDCE                                         r  u2/min_tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/min_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/min_tens_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE                         0.000     0.000 r  u2/min_tens_reg[0]/C
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/min_tens_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    u2/min_tens[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.367 r  u2/min_tens[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    u2/min_tens[1]_i_1_n_0
    SLICE_X65Y19         FDCE                                         r  u2/min_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/sec_tens_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE                         0.000     0.000 r  u2/sec_tens_reg[0]/C
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/sec_tens_reg[0]/Q
                         net (fo=6, routed)           0.185     0.349    u2/sec_tens_out[0]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.043     0.392 r  u2/sec_tens[2]_i_1/O
                         net (fo=1, routed)           0.000     0.392    u2/p_1_in[2]
    SLICE_X64Y20         FDCE                                         r  u2/sec_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/sec_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u2/sec_tens_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE                         0.000     0.000 r  u2/sec_tens_reg[0]/C
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u2/sec_tens_reg[0]/Q
                         net (fo=6, routed)           0.185     0.349    u2/sec_tens_out[0]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.043     0.392 r  u2/sec_tens[3]_i_2/O
                         net (fo=1, routed)           0.000     0.392    u2/p_1_in[3]
    SLICE_X64Y20         FDCE                                         r  u2/sec_tens_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/clk_1Hz_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.453ns (25.238%)  route 4.304ns (74.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          4.304     5.757    u1/AR[0]
    SLICE_X60Y20         FDCE                                         f  u1/clk_1Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507     4.848    u1/clk_1Hz_reg_0
    SLICE_X60Y20         FDCE                                         r  u1/clk_1Hz_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.453ns (25.238%)  route 4.304ns (74.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          4.304     5.757    u1/AR[0]
    SLICE_X60Y20         FDCE                                         f  u1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507     4.848    u1/clk_1Hz_reg_0
    SLICE_X60Y20         FDCE                                         r  u1/count_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.453ns (25.238%)  route 4.304ns (74.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          4.304     5.757    u1/AR[0]
    SLICE_X60Y20         FDCE                                         f  u1/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507     4.848    u1/clk_1Hz_reg_0
    SLICE_X60Y20         FDCE                                         r  u1/count_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.453ns (25.238%)  route 4.304ns (74.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          4.304     5.757    u1/AR[0]
    SLICE_X60Y20         FDCE                                         f  u1/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507     4.848    u1/clk_1Hz_reg_0
    SLICE_X60Y20         FDCE                                         r  u1/count_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.453ns (25.238%)  route 4.304ns (74.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          4.304     5.757    u1/AR[0]
    SLICE_X60Y20         FDCE                                         f  u1/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507     4.848    u1/clk_1Hz_reg_0
    SLICE_X60Y20         FDCE                                         r  u1/count_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.616ns  (logic 1.453ns (25.872%)  route 4.163ns (74.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          4.163     5.616    u1/AR[0]
    SLICE_X60Y22         FDCE                                         f  u1/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504     4.845    u1/clk_1Hz_reg_0
    SLICE_X60Y22         FDCE                                         r  u1/count_reg[10]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.616ns  (logic 1.453ns (25.872%)  route 4.163ns (74.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          4.163     5.616    u1/AR[0]
    SLICE_X60Y22         FDCE                                         f  u1/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504     4.845    u1/clk_1Hz_reg_0
    SLICE_X60Y22         FDCE                                         r  u1/count_reg[11]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.616ns  (logic 1.453ns (25.872%)  route 4.163ns (74.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          4.163     5.616    u1/AR[0]
    SLICE_X60Y22         FDCE                                         f  u1/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504     4.845    u1/clk_1Hz_reg_0
    SLICE_X60Y22         FDCE                                         r  u1/count_reg[12]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.616ns  (logic 1.453ns (25.872%)  route 4.163ns (74.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          4.163     5.616    u1/AR[0]
    SLICE_X60Y22         FDCE                                         f  u1/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504     4.845    u1/clk_1Hz_reg_0
    SLICE_X60Y22         FDCE                                         r  u1/count_reg[9]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u1/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.477ns  (logic 1.453ns (26.525%)  route 4.024ns (73.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          4.024     5.477    u1/AR[0]
    SLICE_X60Y21         FDCE                                         f  u1/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.506     4.847    u1/clk_1Hz_reg_0
    SLICE_X60Y21         FDCE                                         r  u1/count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/clk_2KHz_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.546ns  (logic 0.221ns (14.296%)  route 1.325ns (85.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          1.325     1.546    u3/AR[0]
    SLICE_X55Y23         FDCE                                         f  u3/clk_2KHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     1.949    u3/clk_2KHz_reg_0
    SLICE_X55Y23         FDCE                                         r  u3/clk_2KHz_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.546ns  (logic 0.221ns (14.296%)  route 1.325ns (85.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          1.325     1.546    u3/AR[0]
    SLICE_X55Y23         FDCE                                         f  u3/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     1.949    u3/clk_2KHz_reg_0
    SLICE_X55Y23         FDCE                                         r  u3/count_reg[12]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.578ns  (logic 0.221ns (14.001%)  route 1.357ns (85.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          1.357     1.578    u3/AR[0]
    SLICE_X57Y23         FDCE                                         f  u3/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     1.949    u3/clk_2KHz_reg_0
    SLICE_X57Y23         FDCE                                         r  u3/count_reg[10]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.578ns  (logic 0.221ns (14.001%)  route 1.357ns (85.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          1.357     1.578    u3/AR[0]
    SLICE_X57Y23         FDCE                                         f  u3/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     1.949    u3/clk_2KHz_reg_0
    SLICE_X57Y23         FDCE                                         r  u3/count_reg[11]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.578ns  (logic 0.221ns (14.001%)  route 1.357ns (85.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          1.357     1.578    u3/AR[0]
    SLICE_X57Y23         FDCE                                         f  u3/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.822     1.949    u3/clk_2KHz_reg_0
    SLICE_X57Y23         FDCE                                         r  u3/count_reg[9]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.221ns (13.543%)  route 1.411ns (86.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          1.411     1.632    u3/AR[0]
    SLICE_X57Y24         FDCE                                         f  u3/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.821     1.948    u3/clk_2KHz_reg_0
    SLICE_X57Y24         FDCE                                         r  u3/count_reg[13]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.221ns (13.543%)  route 1.411ns (86.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          1.411     1.632    u3/AR[0]
    SLICE_X57Y24         FDCE                                         f  u3/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.821     1.948    u3/clk_2KHz_reg_0
    SLICE_X57Y24         FDCE                                         r  u3/count_reg[14]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.221ns (13.543%)  route 1.411ns (86.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          1.411     1.632    u3/AR[0]
    SLICE_X57Y24         FDCE                                         f  u3/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.821     1.948    u3/clk_2KHz_reg_0
    SLICE_X57Y24         FDCE                                         r  u3/count_reg[15]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 0.221ns (12.962%)  route 1.484ns (87.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          1.484     1.705    u3/AR[0]
    SLICE_X57Y21         FDCE                                         f  u3/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.825     1.952    u3/clk_2KHz_reg_0
    SLICE_X57Y21         FDCE                                         r  u3/count_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            u3/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 0.221ns (12.962%)  route 1.484ns (87.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_p_IBUF_inst/O
                         net (fo=63, routed)          1.484     1.705    u3/AR[0]
    SLICE_X57Y21         FDCE                                         f  u3/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.825     1.952    u3/clk_2KHz_reg_0
    SLICE_X57Y21         FDCE                                         r  u3/count_reg[1]/C





