module shiftReg#(N=8)(input Clk,Shift_En, Shift_In, Load, input [N-1:0] Din,
							 output logic [N-1:0], output logic Shift_Out);

always_ff @ (posedge Clk)
begin
	if(Load)
		Dout<=Din;
	else if(Shift_En)
		Dout<={Shift_In,Dout[N-1:1]}
		
end
assign Shift_Out = Dout[0];//bit that was shifted out
endmodule
