# Pipeline-Sim
Pipelined CPU Sim for comp arch taught by Dr. Mukerjee, by Team 2-2
Allows for single cpu-memory cacheless systems to be simulated with a limited RISC-V instruction set including most of RV32I, and selective instructions from RV32M and RV32F. 

### Contributors and Contributions
Patrick Cur, Team Member
- Priority queue for pipelined cpu sim including halts, stalls
- Decode for U, I types
- Memory class
- Memory bus & arbitration
- Assignment adaptation (for ex, decode.cpp for a clean demo of A3, or initalization of data for final)
- Testing & debugging
- Presenting Demos

Joshua Kauffman, Team Member
- Schematic and architecture of decoder
- RISC-V knower
- instruction loading
- Pipeline architecture setup
- Fetch, Execute, Store stages of pipeline
- Decode for R, S, B, J types
- Testing & debugging
- Presenting Demos

Matthew Montano, Team Member
- Presentation of Ice Cream Sim