
25. Printing statistics.

=== adc_clkgen_with_edgedetect ===

   Number of wires:                 96
   Number of wire bits:             96
   Number of public wires:          95
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 93
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__buf_1          3
     sky130_fd_sc_hd__buf_4          2
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__o21ba_2        1
     sky130_mm_sc_hd_dlyPoly6ns     85

   Chip area for module '\adc_clkgen_with_edgedetect': 2707.596800

