// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_33 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_382_p2;
reg   [0:0] icmp_ln86_reg_1350;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1350_pp0_iter1_reg;
wire   [0:0] icmp_ln86_877_fu_388_p2;
reg   [0:0] icmp_ln86_877_reg_1357;
reg   [0:0] icmp_ln86_877_reg_1357_pp0_iter1_reg;
wire   [0:0] icmp_ln86_878_fu_394_p2;
reg   [0:0] icmp_ln86_878_reg_1363;
wire   [0:0] icmp_ln86_879_fu_400_p2;
reg   [0:0] icmp_ln86_879_reg_1369;
reg   [0:0] icmp_ln86_879_reg_1369_pp0_iter1_reg;
wire   [0:0] icmp_ln86_880_fu_406_p2;
reg   [0:0] icmp_ln86_880_reg_1375;
reg   [0:0] icmp_ln86_880_reg_1375_pp0_iter1_reg;
reg   [0:0] icmp_ln86_880_reg_1375_pp0_iter2_reg;
wire   [0:0] icmp_ln86_881_fu_412_p2;
reg   [0:0] icmp_ln86_881_reg_1381;
wire   [0:0] icmp_ln86_882_fu_418_p2;
reg   [0:0] icmp_ln86_882_reg_1387;
reg   [0:0] icmp_ln86_882_reg_1387_pp0_iter1_reg;
reg   [0:0] icmp_ln86_882_reg_1387_pp0_iter2_reg;
reg   [0:0] icmp_ln86_882_reg_1387_pp0_iter3_reg;
reg   [0:0] icmp_ln86_882_reg_1387_pp0_iter4_reg;
wire   [0:0] icmp_ln86_883_fu_424_p2;
reg   [0:0] icmp_ln86_883_reg_1393;
reg   [0:0] icmp_ln86_883_reg_1393_pp0_iter1_reg;
reg   [0:0] icmp_ln86_883_reg_1393_pp0_iter2_reg;
wire   [0:0] icmp_ln86_884_fu_430_p2;
reg   [0:0] icmp_ln86_884_reg_1399;
reg   [0:0] icmp_ln86_884_reg_1399_pp0_iter1_reg;
reg   [0:0] icmp_ln86_884_reg_1399_pp0_iter2_reg;
wire   [0:0] icmp_ln86_885_fu_436_p2;
reg   [0:0] icmp_ln86_885_reg_1405;
reg   [0:0] icmp_ln86_885_reg_1405_pp0_iter1_reg;
reg   [0:0] icmp_ln86_885_reg_1405_pp0_iter2_reg;
reg   [0:0] icmp_ln86_885_reg_1405_pp0_iter3_reg;
wire   [0:0] icmp_ln86_886_fu_442_p2;
reg   [0:0] icmp_ln86_886_reg_1411;
reg   [0:0] icmp_ln86_886_reg_1411_pp0_iter1_reg;
reg   [0:0] icmp_ln86_886_reg_1411_pp0_iter2_reg;
reg   [0:0] icmp_ln86_886_reg_1411_pp0_iter3_reg;
reg   [0:0] icmp_ln86_886_reg_1411_pp0_iter4_reg;
wire   [0:0] icmp_ln86_887_fu_448_p2;
reg   [0:0] icmp_ln86_887_reg_1417;
wire   [0:0] icmp_ln86_888_fu_454_p2;
reg   [0:0] icmp_ln86_888_reg_1423;
reg   [0:0] icmp_ln86_888_reg_1423_pp0_iter1_reg;
wire   [0:0] icmp_ln86_889_fu_460_p2;
reg   [0:0] icmp_ln86_889_reg_1429;
reg   [0:0] icmp_ln86_889_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_889_reg_1429_pp0_iter2_reg;
reg   [0:0] icmp_ln86_889_reg_1429_pp0_iter3_reg;
reg   [0:0] icmp_ln86_889_reg_1429_pp0_iter4_reg;
reg   [0:0] icmp_ln86_889_reg_1429_pp0_iter5_reg;
wire   [0:0] icmp_ln86_890_fu_466_p2;
reg   [0:0] icmp_ln86_890_reg_1435;
reg   [0:0] icmp_ln86_890_reg_1435_pp0_iter1_reg;
reg   [0:0] icmp_ln86_890_reg_1435_pp0_iter2_reg;
reg   [0:0] icmp_ln86_890_reg_1435_pp0_iter3_reg;
reg   [0:0] icmp_ln86_890_reg_1435_pp0_iter4_reg;
reg   [0:0] icmp_ln86_890_reg_1435_pp0_iter5_reg;
reg   [0:0] icmp_ln86_890_reg_1435_pp0_iter6_reg;
wire   [0:0] icmp_ln86_891_fu_472_p2;
reg   [0:0] icmp_ln86_891_reg_1441;
reg   [0:0] icmp_ln86_891_reg_1441_pp0_iter1_reg;
wire   [0:0] icmp_ln86_892_fu_478_p2;
reg   [0:0] icmp_ln86_892_reg_1446;
reg   [0:0] icmp_ln86_892_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_892_reg_1446_pp0_iter2_reg;
wire   [0:0] icmp_ln86_893_fu_484_p2;
reg   [0:0] icmp_ln86_893_reg_1451;
reg   [0:0] icmp_ln86_893_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_893_reg_1451_pp0_iter2_reg;
wire   [0:0] icmp_ln86_894_fu_490_p2;
reg   [0:0] icmp_ln86_894_reg_1456;
reg   [0:0] icmp_ln86_894_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_894_reg_1456_pp0_iter2_reg;
wire   [0:0] icmp_ln86_895_fu_496_p2;
reg   [0:0] icmp_ln86_895_reg_1461;
reg   [0:0] icmp_ln86_895_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_895_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_895_reg_1461_pp0_iter3_reg;
wire   [0:0] icmp_ln86_896_fu_502_p2;
reg   [0:0] icmp_ln86_896_reg_1466;
reg   [0:0] icmp_ln86_896_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_896_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_896_reg_1466_pp0_iter3_reg;
wire   [0:0] icmp_ln86_897_fu_508_p2;
reg   [0:0] icmp_ln86_897_reg_1471;
reg   [0:0] icmp_ln86_897_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_897_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_897_reg_1471_pp0_iter3_reg;
wire   [0:0] icmp_ln86_898_fu_514_p2;
reg   [0:0] icmp_ln86_898_reg_1476;
reg   [0:0] icmp_ln86_898_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_898_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_898_reg_1476_pp0_iter3_reg;
reg   [0:0] icmp_ln86_898_reg_1476_pp0_iter4_reg;
wire   [0:0] icmp_ln86_899_fu_520_p2;
reg   [0:0] icmp_ln86_899_reg_1481;
reg   [0:0] icmp_ln86_899_reg_1481_pp0_iter1_reg;
reg   [0:0] icmp_ln86_899_reg_1481_pp0_iter2_reg;
reg   [0:0] icmp_ln86_899_reg_1481_pp0_iter3_reg;
reg   [0:0] icmp_ln86_899_reg_1481_pp0_iter4_reg;
wire   [0:0] icmp_ln86_900_fu_526_p2;
reg   [0:0] icmp_ln86_900_reg_1486;
reg   [0:0] icmp_ln86_900_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_900_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_900_reg_1486_pp0_iter3_reg;
reg   [0:0] icmp_ln86_900_reg_1486_pp0_iter4_reg;
wire   [0:0] icmp_ln86_901_fu_532_p2;
reg   [0:0] icmp_ln86_901_reg_1491;
reg   [0:0] icmp_ln86_901_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_901_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_901_reg_1491_pp0_iter3_reg;
reg   [0:0] icmp_ln86_901_reg_1491_pp0_iter4_reg;
reg   [0:0] icmp_ln86_901_reg_1491_pp0_iter5_reg;
wire   [0:0] icmp_ln86_902_fu_538_p2;
reg   [0:0] icmp_ln86_902_reg_1496;
reg   [0:0] icmp_ln86_902_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_902_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_902_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_902_reg_1496_pp0_iter4_reg;
reg   [0:0] icmp_ln86_902_reg_1496_pp0_iter5_reg;
wire   [0:0] icmp_ln86_903_fu_544_p2;
reg   [0:0] icmp_ln86_903_reg_1501;
reg   [0:0] icmp_ln86_903_reg_1501_pp0_iter1_reg;
reg   [0:0] icmp_ln86_903_reg_1501_pp0_iter2_reg;
reg   [0:0] icmp_ln86_903_reg_1501_pp0_iter3_reg;
reg   [0:0] icmp_ln86_903_reg_1501_pp0_iter4_reg;
reg   [0:0] icmp_ln86_903_reg_1501_pp0_iter5_reg;
wire   [0:0] icmp_ln86_904_fu_550_p2;
reg   [0:0] icmp_ln86_904_reg_1506;
reg   [0:0] icmp_ln86_904_reg_1506_pp0_iter1_reg;
reg   [0:0] icmp_ln86_904_reg_1506_pp0_iter2_reg;
reg   [0:0] icmp_ln86_904_reg_1506_pp0_iter3_reg;
reg   [0:0] icmp_ln86_904_reg_1506_pp0_iter4_reg;
reg   [0:0] icmp_ln86_904_reg_1506_pp0_iter5_reg;
reg   [0:0] icmp_ln86_904_reg_1506_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_556_p2;
reg   [0:0] xor_ln104_reg_1511;
wire   [0:0] and_ln102_fu_562_p2;
reg   [0:0] and_ln102_reg_1517;
wire   [0:0] and_ln104_171_fu_575_p2;
reg   [0:0] and_ln104_171_reg_1523;
reg   [0:0] and_ln104_171_reg_1523_pp0_iter2_reg;
reg   [0:0] and_ln104_171_reg_1523_pp0_iter3_reg;
reg   [0:0] and_ln104_171_reg_1523_pp0_iter4_reg;
reg   [0:0] and_ln104_171_reg_1523_pp0_iter5_reg;
reg   [0:0] and_ln104_171_reg_1523_pp0_iter6_reg;
reg   [0:0] and_ln104_171_reg_1523_pp0_iter7_reg;
wire   [0:0] and_ln102_844_fu_580_p2;
reg   [0:0] and_ln102_844_reg_1530;
reg   [0:0] and_ln102_844_reg_1530_pp0_iter2_reg;
wire   [0:0] and_ln104_174_fu_595_p2;
reg   [0:0] and_ln104_174_reg_1537;
wire   [0:0] and_ln102_852_fu_601_p2;
reg   [0:0] and_ln102_852_reg_1543;
wire   [0:0] and_ln104_176_fu_611_p2;
reg   [0:0] and_ln104_176_reg_1549;
reg   [0:0] and_ln104_176_reg_1549_pp0_iter2_reg;
reg   [0:0] and_ln104_176_reg_1549_pp0_iter3_reg;
reg   [0:0] and_ln104_176_reg_1549_pp0_iter4_reg;
wire   [0:0] and_ln104_fu_622_p2;
reg   [0:0] and_ln104_reg_1555;
wire   [0:0] and_ln104_172_fu_632_p2;
reg   [0:0] and_ln104_172_reg_1561;
wire   [0:0] and_ln102_849_fu_641_p2;
reg   [0:0] and_ln102_849_reg_1566;
wire   [0:0] and_ln104_177_fu_655_p2;
reg   [0:0] and_ln104_177_reg_1572;
reg   [0:0] and_ln104_177_reg_1572_pp0_iter3_reg;
reg   [0:0] and_ln104_177_reg_1572_pp0_iter4_reg;
wire   [0:0] or_ln117_803_fu_693_p2;
reg   [0:0] or_ln117_803_reg_1578;
wire   [2:0] select_ln117_851_fu_711_p3;
reg   [2:0] select_ln117_851_reg_1583;
wire   [0:0] or_ln117_805_fu_719_p2;
reg   [0:0] or_ln117_805_reg_1588;
wire   [0:0] or_ln117_809_fu_724_p2;
reg   [0:0] or_ln117_809_reg_1595;
reg   [0:0] or_ln117_809_reg_1595_pp0_iter3_reg;
wire   [0:0] or_ln117_817_fu_729_p2;
reg   [0:0] or_ln117_817_reg_1603;
reg   [0:0] or_ln117_817_reg_1603_pp0_iter3_reg;
reg   [0:0] or_ln117_817_reg_1603_pp0_iter4_reg;
wire   [0:0] and_ln102_845_fu_734_p2;
reg   [0:0] and_ln102_845_reg_1610;
wire   [0:0] and_ln104_173_fu_743_p2;
reg   [0:0] and_ln104_173_reg_1616;
reg   [0:0] and_ln104_173_reg_1616_pp0_iter4_reg;
wire   [0:0] and_ln102_850_fu_758_p2;
reg   [0:0] and_ln102_850_reg_1622;
wire   [3:0] select_ln117_857_fu_849_p3;
reg   [3:0] select_ln117_857_reg_1627;
wire   [0:0] or_ln117_811_fu_856_p2;
reg   [0:0] or_ln117_811_reg_1632;
wire   [0:0] or_ln117_815_fu_939_p2;
reg   [0:0] or_ln117_815_reg_1638;
wire   [4:0] select_ln117_863_fu_957_p3;
reg   [4:0] select_ln117_863_reg_1643;
wire   [0:0] and_ln102_847_fu_965_p2;
reg   [0:0] and_ln102_847_reg_1648;
wire   [0:0] and_ln104_175_fu_974_p2;
reg   [0:0] and_ln104_175_reg_1654;
reg   [0:0] and_ln104_175_reg_1654_pp0_iter6_reg;
wire   [0:0] and_ln102_854_fu_984_p2;
reg   [0:0] and_ln102_854_reg_1660;
wire   [0:0] or_ln117_821_fu_1057_p2;
reg   [0:0] or_ln117_821_reg_1665;
reg   [0:0] or_ln117_821_reg_1665_pp0_iter6_reg;
reg   [0:0] or_ln117_821_reg_1665_pp0_iter7_reg;
wire   [4:0] select_ln117_869_fu_1070_p3;
reg   [4:0] select_ln117_869_reg_1672;
wire   [0:0] or_ln117_823_fu_1078_p2;
reg   [0:0] or_ln117_823_reg_1677;
wire   [0:0] or_ln117_827_fu_1162_p2;
reg   [0:0] or_ln117_827_reg_1683;
wire   [4:0] select_ln117_875_fu_1176_p3;
reg   [4:0] select_ln117_875_reg_1688;
wire   [12:0] tmp_fu_1211_p63;
reg   [12:0] tmp_reg_1693;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_421_fu_570_p2;
wire   [0:0] and_ln102_843_fu_566_p2;
wire   [0:0] xor_ln104_424_fu_590_p2;
wire   [0:0] and_ln102_846_fu_585_p2;
wire   [0:0] xor_ln104_430_fu_606_p2;
wire   [0:0] xor_ln104_420_fu_617_p2;
wire   [0:0] xor_ln104_422_fu_627_p2;
wire   [0:0] xor_ln104_431_fu_650_p2;
wire   [0:0] and_ln102_848_fu_637_p2;
wire   [0:0] and_ln102_853_fu_646_p2;
wire   [0:0] xor_ln117_fu_670_p2;
wire   [0:0] or_ln117_fu_665_p2;
wire   [0:0] and_ln102_856_fu_660_p2;
wire   [1:0] zext_ln117_fu_675_p1;
wire   [0:0] or_ln117_802_fu_679_p2;
wire   [1:0] select_ln117_fu_685_p3;
wire   [1:0] select_ln117_850_fu_699_p3;
wire   [2:0] zext_ln117_96_fu_707_p1;
wire   [0:0] xor_ln104_423_fu_738_p2;
wire   [0:0] xor_ln104_426_fu_748_p2;
wire   [0:0] and_ln102_870_fu_763_p2;
wire   [0:0] xor_ln104_427_fu_753_p2;
wire   [0:0] and_ln102_871_fu_777_p2;
wire   [0:0] and_ln102_857_fu_768_p2;
wire   [0:0] or_ln117_804_fu_787_p2;
wire   [0:0] and_ln102_858_fu_773_p2;
wire   [2:0] select_ln117_852_fu_792_p3;
wire   [0:0] or_ln117_806_fu_799_p2;
wire   [2:0] select_ln117_853_fu_804_p3;
wire   [2:0] select_ln117_854_fu_815_p3;
wire   [0:0] or_ln117_807_fu_811_p2;
wire   [0:0] and_ln102_859_fu_782_p2;
wire   [3:0] zext_ln117_97_fu_823_p1;
wire   [0:0] or_ln117_808_fu_827_p2;
wire   [3:0] select_ln117_855_fu_833_p3;
wire   [3:0] select_ln117_856_fu_841_p3;
wire   [0:0] xor_ln104_428_fu_861_p2;
wire   [0:0] and_ln102_872_fu_874_p2;
wire   [0:0] and_ln102_851_fu_866_p2;
wire   [0:0] and_ln102_860_fu_870_p2;
wire   [0:0] or_ln117_810_fu_889_p2;
wire   [0:0] and_ln102_861_fu_879_p2;
wire   [3:0] select_ln117_858_fu_894_p3;
wire   [0:0] or_ln117_812_fu_901_p2;
wire   [3:0] select_ln117_859_fu_906_p3;
wire   [0:0] or_ln117_813_fu_913_p2;
wire   [0:0] and_ln102_862_fu_884_p2;
wire   [3:0] select_ln117_860_fu_917_p3;
wire   [0:0] or_ln117_814_fu_925_p2;
wire   [3:0] select_ln117_861_fu_931_p3;
wire   [3:0] select_ln117_862_fu_945_p3;
wire   [4:0] zext_ln117_98_fu_953_p1;
wire   [0:0] xor_ln104_425_fu_969_p2;
wire   [0:0] xor_ln104_429_fu_979_p2;
wire   [0:0] and_ln102_873_fu_989_p2;
wire   [0:0] and_ln102_863_fu_994_p2;
wire   [0:0] or_ln117_816_fu_1007_p2;
wire   [0:0] and_ln102_864_fu_999_p2;
wire   [4:0] select_ln117_864_fu_1012_p3;
wire   [0:0] or_ln117_818_fu_1019_p2;
wire   [4:0] select_ln117_865_fu_1024_p3;
wire   [0:0] or_ln117_819_fu_1031_p2;
wire   [0:0] and_ln102_865_fu_1003_p2;
wire   [4:0] select_ln117_866_fu_1035_p3;
wire   [0:0] or_ln117_820_fu_1043_p2;
wire   [4:0] select_ln117_867_fu_1049_p3;
wire   [4:0] select_ln117_868_fu_1062_p3;
wire   [0:0] xor_ln104_432_fu_1084_p2;
wire   [0:0] and_ln102_874_fu_1097_p2;
wire   [0:0] and_ln102_855_fu_1089_p2;
wire   [0:0] and_ln102_866_fu_1093_p2;
wire   [0:0] or_ln117_822_fu_1112_p2;
wire   [0:0] and_ln102_867_fu_1102_p2;
wire   [4:0] select_ln117_870_fu_1117_p3;
wire   [0:0] or_ln117_824_fu_1124_p2;
wire   [4:0] select_ln117_871_fu_1129_p3;
wire   [0:0] or_ln117_825_fu_1136_p2;
wire   [0:0] and_ln102_868_fu_1107_p2;
wire   [4:0] select_ln117_872_fu_1140_p3;
wire   [0:0] or_ln117_826_fu_1148_p2;
wire   [4:0] select_ln117_873_fu_1154_p3;
wire   [4:0] select_ln117_874_fu_1168_p3;
wire   [0:0] xor_ln104_433_fu_1184_p2;
wire   [0:0] and_ln102_875_fu_1189_p2;
wire   [0:0] and_ln102_869_fu_1194_p2;
wire   [0:0] or_ln117_828_fu_1199_p2;
wire   [12:0] tmp_fu_1211_p61;
wire   [4:0] tmp_fu_1211_p62;
wire   [0:0] or_ln117_829_fu_1339_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
wire   [4:0] tmp_fu_1211_p1;
wire   [4:0] tmp_fu_1211_p3;
wire   [4:0] tmp_fu_1211_p5;
wire   [4:0] tmp_fu_1211_p7;
wire   [4:0] tmp_fu_1211_p9;
wire   [4:0] tmp_fu_1211_p11;
wire   [4:0] tmp_fu_1211_p13;
wire   [4:0] tmp_fu_1211_p15;
wire   [4:0] tmp_fu_1211_p17;
wire   [4:0] tmp_fu_1211_p19;
wire   [4:0] tmp_fu_1211_p21;
wire   [4:0] tmp_fu_1211_p23;
wire   [4:0] tmp_fu_1211_p25;
wire   [4:0] tmp_fu_1211_p27;
wire   [4:0] tmp_fu_1211_p29;
wire   [4:0] tmp_fu_1211_p31;
wire  signed [4:0] tmp_fu_1211_p33;
wire  signed [4:0] tmp_fu_1211_p35;
wire  signed [4:0] tmp_fu_1211_p37;
wire  signed [4:0] tmp_fu_1211_p39;
wire  signed [4:0] tmp_fu_1211_p41;
wire  signed [4:0] tmp_fu_1211_p43;
wire  signed [4:0] tmp_fu_1211_p45;
wire  signed [4:0] tmp_fu_1211_p47;
wire  signed [4:0] tmp_fu_1211_p49;
wire  signed [4:0] tmp_fu_1211_p51;
wire  signed [4:0] tmp_fu_1211_p53;
wire  signed [4:0] tmp_fu_1211_p55;
wire  signed [4:0] tmp_fu_1211_p57;
wire  signed [4:0] tmp_fu_1211_p59;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_61_5_13_1_1_x3 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_61_5_13_1_1_x3_U1612(
    .din0(13'd746),
    .din1(13'd7796),
    .din2(13'd7878),
    .din3(13'd7006),
    .din4(13'd326),
    .din5(13'd7887),
    .din6(13'd8118),
    .din7(13'd13),
    .din8(13'd7890),
    .din9(13'd8148),
    .din10(13'd7764),
    .din11(13'd8099),
    .din12(13'd339),
    .din13(13'd7612),
    .din14(13'd27),
    .din15(13'd1429),
    .din16(13'd404),
    .din17(13'd7596),
    .din18(13'd7726),
    .din19(13'd366),
    .din20(13'd650),
    .din21(13'd2440),
    .din22(13'd7874),
    .din23(13'd8189),
    .din24(13'd859),
    .din25(13'd7793),
    .din26(13'd8168),
    .din27(13'd359),
    .din28(13'd7842),
    .din29(13'd8127),
    .def(tmp_fu_1211_p61),
    .sel(tmp_fu_1211_p62),
    .dout(tmp_fu_1211_p63)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_844_reg_1530 <= and_ln102_844_fu_580_p2;
        and_ln102_844_reg_1530_pp0_iter2_reg <= and_ln102_844_reg_1530;
        and_ln102_845_reg_1610 <= and_ln102_845_fu_734_p2;
        and_ln102_847_reg_1648 <= and_ln102_847_fu_965_p2;
        and_ln102_849_reg_1566 <= and_ln102_849_fu_641_p2;
        and_ln102_850_reg_1622 <= and_ln102_850_fu_758_p2;
        and_ln102_852_reg_1543 <= and_ln102_852_fu_601_p2;
        and_ln102_854_reg_1660 <= and_ln102_854_fu_984_p2;
        and_ln102_reg_1517 <= and_ln102_fu_562_p2;
        and_ln104_171_reg_1523 <= and_ln104_171_fu_575_p2;
        and_ln104_171_reg_1523_pp0_iter2_reg <= and_ln104_171_reg_1523;
        and_ln104_171_reg_1523_pp0_iter3_reg <= and_ln104_171_reg_1523_pp0_iter2_reg;
        and_ln104_171_reg_1523_pp0_iter4_reg <= and_ln104_171_reg_1523_pp0_iter3_reg;
        and_ln104_171_reg_1523_pp0_iter5_reg <= and_ln104_171_reg_1523_pp0_iter4_reg;
        and_ln104_171_reg_1523_pp0_iter6_reg <= and_ln104_171_reg_1523_pp0_iter5_reg;
        and_ln104_171_reg_1523_pp0_iter7_reg <= and_ln104_171_reg_1523_pp0_iter6_reg;
        and_ln104_172_reg_1561 <= and_ln104_172_fu_632_p2;
        and_ln104_173_reg_1616 <= and_ln104_173_fu_743_p2;
        and_ln104_173_reg_1616_pp0_iter4_reg <= and_ln104_173_reg_1616;
        and_ln104_174_reg_1537 <= and_ln104_174_fu_595_p2;
        and_ln104_175_reg_1654 <= and_ln104_175_fu_974_p2;
        and_ln104_175_reg_1654_pp0_iter6_reg <= and_ln104_175_reg_1654;
        and_ln104_176_reg_1549 <= and_ln104_176_fu_611_p2;
        and_ln104_176_reg_1549_pp0_iter2_reg <= and_ln104_176_reg_1549;
        and_ln104_176_reg_1549_pp0_iter3_reg <= and_ln104_176_reg_1549_pp0_iter2_reg;
        and_ln104_176_reg_1549_pp0_iter4_reg <= and_ln104_176_reg_1549_pp0_iter3_reg;
        and_ln104_177_reg_1572 <= and_ln104_177_fu_655_p2;
        and_ln104_177_reg_1572_pp0_iter3_reg <= and_ln104_177_reg_1572;
        and_ln104_177_reg_1572_pp0_iter4_reg <= and_ln104_177_reg_1572_pp0_iter3_reg;
        and_ln104_reg_1555 <= and_ln104_fu_622_p2;
        icmp_ln86_877_reg_1357 <= icmp_ln86_877_fu_388_p2;
        icmp_ln86_877_reg_1357_pp0_iter1_reg <= icmp_ln86_877_reg_1357;
        icmp_ln86_878_reg_1363 <= icmp_ln86_878_fu_394_p2;
        icmp_ln86_879_reg_1369 <= icmp_ln86_879_fu_400_p2;
        icmp_ln86_879_reg_1369_pp0_iter1_reg <= icmp_ln86_879_reg_1369;
        icmp_ln86_880_reg_1375 <= icmp_ln86_880_fu_406_p2;
        icmp_ln86_880_reg_1375_pp0_iter1_reg <= icmp_ln86_880_reg_1375;
        icmp_ln86_880_reg_1375_pp0_iter2_reg <= icmp_ln86_880_reg_1375_pp0_iter1_reg;
        icmp_ln86_881_reg_1381 <= icmp_ln86_881_fu_412_p2;
        icmp_ln86_882_reg_1387 <= icmp_ln86_882_fu_418_p2;
        icmp_ln86_882_reg_1387_pp0_iter1_reg <= icmp_ln86_882_reg_1387;
        icmp_ln86_882_reg_1387_pp0_iter2_reg <= icmp_ln86_882_reg_1387_pp0_iter1_reg;
        icmp_ln86_882_reg_1387_pp0_iter3_reg <= icmp_ln86_882_reg_1387_pp0_iter2_reg;
        icmp_ln86_882_reg_1387_pp0_iter4_reg <= icmp_ln86_882_reg_1387_pp0_iter3_reg;
        icmp_ln86_883_reg_1393 <= icmp_ln86_883_fu_424_p2;
        icmp_ln86_883_reg_1393_pp0_iter1_reg <= icmp_ln86_883_reg_1393;
        icmp_ln86_883_reg_1393_pp0_iter2_reg <= icmp_ln86_883_reg_1393_pp0_iter1_reg;
        icmp_ln86_884_reg_1399 <= icmp_ln86_884_fu_430_p2;
        icmp_ln86_884_reg_1399_pp0_iter1_reg <= icmp_ln86_884_reg_1399;
        icmp_ln86_884_reg_1399_pp0_iter2_reg <= icmp_ln86_884_reg_1399_pp0_iter1_reg;
        icmp_ln86_885_reg_1405 <= icmp_ln86_885_fu_436_p2;
        icmp_ln86_885_reg_1405_pp0_iter1_reg <= icmp_ln86_885_reg_1405;
        icmp_ln86_885_reg_1405_pp0_iter2_reg <= icmp_ln86_885_reg_1405_pp0_iter1_reg;
        icmp_ln86_885_reg_1405_pp0_iter3_reg <= icmp_ln86_885_reg_1405_pp0_iter2_reg;
        icmp_ln86_886_reg_1411 <= icmp_ln86_886_fu_442_p2;
        icmp_ln86_886_reg_1411_pp0_iter1_reg <= icmp_ln86_886_reg_1411;
        icmp_ln86_886_reg_1411_pp0_iter2_reg <= icmp_ln86_886_reg_1411_pp0_iter1_reg;
        icmp_ln86_886_reg_1411_pp0_iter3_reg <= icmp_ln86_886_reg_1411_pp0_iter2_reg;
        icmp_ln86_886_reg_1411_pp0_iter4_reg <= icmp_ln86_886_reg_1411_pp0_iter3_reg;
        icmp_ln86_887_reg_1417 <= icmp_ln86_887_fu_448_p2;
        icmp_ln86_888_reg_1423 <= icmp_ln86_888_fu_454_p2;
        icmp_ln86_888_reg_1423_pp0_iter1_reg <= icmp_ln86_888_reg_1423;
        icmp_ln86_889_reg_1429 <= icmp_ln86_889_fu_460_p2;
        icmp_ln86_889_reg_1429_pp0_iter1_reg <= icmp_ln86_889_reg_1429;
        icmp_ln86_889_reg_1429_pp0_iter2_reg <= icmp_ln86_889_reg_1429_pp0_iter1_reg;
        icmp_ln86_889_reg_1429_pp0_iter3_reg <= icmp_ln86_889_reg_1429_pp0_iter2_reg;
        icmp_ln86_889_reg_1429_pp0_iter4_reg <= icmp_ln86_889_reg_1429_pp0_iter3_reg;
        icmp_ln86_889_reg_1429_pp0_iter5_reg <= icmp_ln86_889_reg_1429_pp0_iter4_reg;
        icmp_ln86_890_reg_1435 <= icmp_ln86_890_fu_466_p2;
        icmp_ln86_890_reg_1435_pp0_iter1_reg <= icmp_ln86_890_reg_1435;
        icmp_ln86_890_reg_1435_pp0_iter2_reg <= icmp_ln86_890_reg_1435_pp0_iter1_reg;
        icmp_ln86_890_reg_1435_pp0_iter3_reg <= icmp_ln86_890_reg_1435_pp0_iter2_reg;
        icmp_ln86_890_reg_1435_pp0_iter4_reg <= icmp_ln86_890_reg_1435_pp0_iter3_reg;
        icmp_ln86_890_reg_1435_pp0_iter5_reg <= icmp_ln86_890_reg_1435_pp0_iter4_reg;
        icmp_ln86_890_reg_1435_pp0_iter6_reg <= icmp_ln86_890_reg_1435_pp0_iter5_reg;
        icmp_ln86_891_reg_1441 <= icmp_ln86_891_fu_472_p2;
        icmp_ln86_891_reg_1441_pp0_iter1_reg <= icmp_ln86_891_reg_1441;
        icmp_ln86_892_reg_1446 <= icmp_ln86_892_fu_478_p2;
        icmp_ln86_892_reg_1446_pp0_iter1_reg <= icmp_ln86_892_reg_1446;
        icmp_ln86_892_reg_1446_pp0_iter2_reg <= icmp_ln86_892_reg_1446_pp0_iter1_reg;
        icmp_ln86_893_reg_1451 <= icmp_ln86_893_fu_484_p2;
        icmp_ln86_893_reg_1451_pp0_iter1_reg <= icmp_ln86_893_reg_1451;
        icmp_ln86_893_reg_1451_pp0_iter2_reg <= icmp_ln86_893_reg_1451_pp0_iter1_reg;
        icmp_ln86_894_reg_1456 <= icmp_ln86_894_fu_490_p2;
        icmp_ln86_894_reg_1456_pp0_iter1_reg <= icmp_ln86_894_reg_1456;
        icmp_ln86_894_reg_1456_pp0_iter2_reg <= icmp_ln86_894_reg_1456_pp0_iter1_reg;
        icmp_ln86_895_reg_1461 <= icmp_ln86_895_fu_496_p2;
        icmp_ln86_895_reg_1461_pp0_iter1_reg <= icmp_ln86_895_reg_1461;
        icmp_ln86_895_reg_1461_pp0_iter2_reg <= icmp_ln86_895_reg_1461_pp0_iter1_reg;
        icmp_ln86_895_reg_1461_pp0_iter3_reg <= icmp_ln86_895_reg_1461_pp0_iter2_reg;
        icmp_ln86_896_reg_1466 <= icmp_ln86_896_fu_502_p2;
        icmp_ln86_896_reg_1466_pp0_iter1_reg <= icmp_ln86_896_reg_1466;
        icmp_ln86_896_reg_1466_pp0_iter2_reg <= icmp_ln86_896_reg_1466_pp0_iter1_reg;
        icmp_ln86_896_reg_1466_pp0_iter3_reg <= icmp_ln86_896_reg_1466_pp0_iter2_reg;
        icmp_ln86_897_reg_1471 <= icmp_ln86_897_fu_508_p2;
        icmp_ln86_897_reg_1471_pp0_iter1_reg <= icmp_ln86_897_reg_1471;
        icmp_ln86_897_reg_1471_pp0_iter2_reg <= icmp_ln86_897_reg_1471_pp0_iter1_reg;
        icmp_ln86_897_reg_1471_pp0_iter3_reg <= icmp_ln86_897_reg_1471_pp0_iter2_reg;
        icmp_ln86_898_reg_1476 <= icmp_ln86_898_fu_514_p2;
        icmp_ln86_898_reg_1476_pp0_iter1_reg <= icmp_ln86_898_reg_1476;
        icmp_ln86_898_reg_1476_pp0_iter2_reg <= icmp_ln86_898_reg_1476_pp0_iter1_reg;
        icmp_ln86_898_reg_1476_pp0_iter3_reg <= icmp_ln86_898_reg_1476_pp0_iter2_reg;
        icmp_ln86_898_reg_1476_pp0_iter4_reg <= icmp_ln86_898_reg_1476_pp0_iter3_reg;
        icmp_ln86_899_reg_1481 <= icmp_ln86_899_fu_520_p2;
        icmp_ln86_899_reg_1481_pp0_iter1_reg <= icmp_ln86_899_reg_1481;
        icmp_ln86_899_reg_1481_pp0_iter2_reg <= icmp_ln86_899_reg_1481_pp0_iter1_reg;
        icmp_ln86_899_reg_1481_pp0_iter3_reg <= icmp_ln86_899_reg_1481_pp0_iter2_reg;
        icmp_ln86_899_reg_1481_pp0_iter4_reg <= icmp_ln86_899_reg_1481_pp0_iter3_reg;
        icmp_ln86_900_reg_1486 <= icmp_ln86_900_fu_526_p2;
        icmp_ln86_900_reg_1486_pp0_iter1_reg <= icmp_ln86_900_reg_1486;
        icmp_ln86_900_reg_1486_pp0_iter2_reg <= icmp_ln86_900_reg_1486_pp0_iter1_reg;
        icmp_ln86_900_reg_1486_pp0_iter3_reg <= icmp_ln86_900_reg_1486_pp0_iter2_reg;
        icmp_ln86_900_reg_1486_pp0_iter4_reg <= icmp_ln86_900_reg_1486_pp0_iter3_reg;
        icmp_ln86_901_reg_1491 <= icmp_ln86_901_fu_532_p2;
        icmp_ln86_901_reg_1491_pp0_iter1_reg <= icmp_ln86_901_reg_1491;
        icmp_ln86_901_reg_1491_pp0_iter2_reg <= icmp_ln86_901_reg_1491_pp0_iter1_reg;
        icmp_ln86_901_reg_1491_pp0_iter3_reg <= icmp_ln86_901_reg_1491_pp0_iter2_reg;
        icmp_ln86_901_reg_1491_pp0_iter4_reg <= icmp_ln86_901_reg_1491_pp0_iter3_reg;
        icmp_ln86_901_reg_1491_pp0_iter5_reg <= icmp_ln86_901_reg_1491_pp0_iter4_reg;
        icmp_ln86_902_reg_1496 <= icmp_ln86_902_fu_538_p2;
        icmp_ln86_902_reg_1496_pp0_iter1_reg <= icmp_ln86_902_reg_1496;
        icmp_ln86_902_reg_1496_pp0_iter2_reg <= icmp_ln86_902_reg_1496_pp0_iter1_reg;
        icmp_ln86_902_reg_1496_pp0_iter3_reg <= icmp_ln86_902_reg_1496_pp0_iter2_reg;
        icmp_ln86_902_reg_1496_pp0_iter4_reg <= icmp_ln86_902_reg_1496_pp0_iter3_reg;
        icmp_ln86_902_reg_1496_pp0_iter5_reg <= icmp_ln86_902_reg_1496_pp0_iter4_reg;
        icmp_ln86_903_reg_1501 <= icmp_ln86_903_fu_544_p2;
        icmp_ln86_903_reg_1501_pp0_iter1_reg <= icmp_ln86_903_reg_1501;
        icmp_ln86_903_reg_1501_pp0_iter2_reg <= icmp_ln86_903_reg_1501_pp0_iter1_reg;
        icmp_ln86_903_reg_1501_pp0_iter3_reg <= icmp_ln86_903_reg_1501_pp0_iter2_reg;
        icmp_ln86_903_reg_1501_pp0_iter4_reg <= icmp_ln86_903_reg_1501_pp0_iter3_reg;
        icmp_ln86_903_reg_1501_pp0_iter5_reg <= icmp_ln86_903_reg_1501_pp0_iter4_reg;
        icmp_ln86_904_reg_1506 <= icmp_ln86_904_fu_550_p2;
        icmp_ln86_904_reg_1506_pp0_iter1_reg <= icmp_ln86_904_reg_1506;
        icmp_ln86_904_reg_1506_pp0_iter2_reg <= icmp_ln86_904_reg_1506_pp0_iter1_reg;
        icmp_ln86_904_reg_1506_pp0_iter3_reg <= icmp_ln86_904_reg_1506_pp0_iter2_reg;
        icmp_ln86_904_reg_1506_pp0_iter4_reg <= icmp_ln86_904_reg_1506_pp0_iter3_reg;
        icmp_ln86_904_reg_1506_pp0_iter5_reg <= icmp_ln86_904_reg_1506_pp0_iter4_reg;
        icmp_ln86_904_reg_1506_pp0_iter6_reg <= icmp_ln86_904_reg_1506_pp0_iter5_reg;
        icmp_ln86_reg_1350 <= icmp_ln86_fu_382_p2;
        icmp_ln86_reg_1350_pp0_iter1_reg <= icmp_ln86_reg_1350;
        or_ln117_803_reg_1578 <= or_ln117_803_fu_693_p2;
        or_ln117_805_reg_1588 <= or_ln117_805_fu_719_p2;
        or_ln117_809_reg_1595 <= or_ln117_809_fu_724_p2;
        or_ln117_809_reg_1595_pp0_iter3_reg <= or_ln117_809_reg_1595;
        or_ln117_811_reg_1632 <= or_ln117_811_fu_856_p2;
        or_ln117_815_reg_1638 <= or_ln117_815_fu_939_p2;
        or_ln117_817_reg_1603 <= or_ln117_817_fu_729_p2;
        or_ln117_817_reg_1603_pp0_iter3_reg <= or_ln117_817_reg_1603;
        or_ln117_817_reg_1603_pp0_iter4_reg <= or_ln117_817_reg_1603_pp0_iter3_reg;
        or_ln117_821_reg_1665 <= or_ln117_821_fu_1057_p2;
        or_ln117_821_reg_1665_pp0_iter6_reg <= or_ln117_821_reg_1665;
        or_ln117_821_reg_1665_pp0_iter7_reg <= or_ln117_821_reg_1665_pp0_iter6_reg;
        or_ln117_823_reg_1677 <= or_ln117_823_fu_1078_p2;
        or_ln117_827_reg_1683 <= or_ln117_827_fu_1162_p2;
        select_ln117_851_reg_1583 <= select_ln117_851_fu_711_p3;
        select_ln117_857_reg_1627 <= select_ln117_857_fu_849_p3;
        select_ln117_863_reg_1643 <= select_ln117_863_fu_957_p3;
        select_ln117_869_reg_1672 <= select_ln117_869_fu_1070_p3;
        select_ln117_875_reg_1688 <= select_ln117_875_fu_1176_p3;
        tmp_reg_1693 <= tmp_fu_1211_p63;
        xor_ln104_reg_1511 <= xor_ln104_fu_556_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_843_fu_566_p2 = (xor_ln104_reg_1511 & icmp_ln86_878_reg_1363);

assign and_ln102_844_fu_580_p2 = (icmp_ln86_879_reg_1369 & and_ln102_fu_562_p2);

assign and_ln102_845_fu_734_p2 = (icmp_ln86_880_reg_1375_pp0_iter2_reg & and_ln104_reg_1555);

assign and_ln102_846_fu_585_p2 = (icmp_ln86_881_reg_1381 & and_ln102_843_fu_566_p2);

assign and_ln102_847_fu_965_p2 = (icmp_ln86_882_reg_1387_pp0_iter4_reg & and_ln104_171_reg_1523_pp0_iter4_reg);

assign and_ln102_848_fu_637_p2 = (icmp_ln86_883_reg_1393_pp0_iter1_reg & and_ln102_844_reg_1530);

assign and_ln102_849_fu_641_p2 = (icmp_ln86_884_reg_1399_pp0_iter1_reg & and_ln104_172_fu_632_p2);

assign and_ln102_850_fu_758_p2 = (icmp_ln86_885_reg_1405_pp0_iter2_reg & and_ln102_845_fu_734_p2);

assign and_ln102_851_fu_866_p2 = (icmp_ln86_886_reg_1411_pp0_iter3_reg & and_ln104_173_reg_1616);

assign and_ln102_852_fu_601_p2 = (icmp_ln86_887_reg_1417 & and_ln102_846_fu_585_p2);

assign and_ln102_853_fu_646_p2 = (icmp_ln86_888_reg_1423_pp0_iter1_reg & and_ln104_174_reg_1537);

assign and_ln102_854_fu_984_p2 = (icmp_ln86_889_reg_1429_pp0_iter4_reg & and_ln102_847_fu_965_p2);

assign and_ln102_855_fu_1089_p2 = (icmp_ln86_890_reg_1435_pp0_iter5_reg & and_ln104_175_reg_1654);

assign and_ln102_856_fu_660_p2 = (icmp_ln86_891_reg_1441_pp0_iter1_reg & and_ln102_848_fu_637_p2);

assign and_ln102_857_fu_768_p2 = (and_ln102_870_fu_763_p2 & and_ln102_844_reg_1530_pp0_iter2_reg);

assign and_ln102_858_fu_773_p2 = (icmp_ln86_893_reg_1451_pp0_iter2_reg & and_ln102_849_reg_1566);

assign and_ln102_859_fu_782_p2 = (and_ln104_172_reg_1561 & and_ln102_871_fu_777_p2);

assign and_ln102_860_fu_870_p2 = (icmp_ln86_895_reg_1461_pp0_iter3_reg & and_ln102_850_reg_1622);

assign and_ln102_861_fu_879_p2 = (and_ln102_872_fu_874_p2 & and_ln102_845_reg_1610);

assign and_ln102_862_fu_884_p2 = (icmp_ln86_897_reg_1471_pp0_iter3_reg & and_ln102_851_fu_866_p2);

assign and_ln102_863_fu_994_p2 = (and_ln104_173_reg_1616_pp0_iter4_reg & and_ln102_873_fu_989_p2);

assign and_ln102_864_fu_999_p2 = (icmp_ln86_899_reg_1481_pp0_iter4_reg & and_ln104_176_reg_1549_pp0_iter4_reg);

assign and_ln102_865_fu_1003_p2 = (icmp_ln86_900_reg_1486_pp0_iter4_reg & and_ln104_177_reg_1572_pp0_iter4_reg);

assign and_ln102_866_fu_1093_p2 = (icmp_ln86_901_reg_1491_pp0_iter5_reg & and_ln102_854_reg_1660);

assign and_ln102_867_fu_1102_p2 = (and_ln102_874_fu_1097_p2 & and_ln102_847_reg_1648);

assign and_ln102_868_fu_1107_p2 = (icmp_ln86_903_reg_1501_pp0_iter5_reg & and_ln102_855_fu_1089_p2);

assign and_ln102_869_fu_1194_p2 = (and_ln104_175_reg_1654_pp0_iter6_reg & and_ln102_875_fu_1189_p2);

assign and_ln102_870_fu_763_p2 = (xor_ln104_426_fu_748_p2 & icmp_ln86_892_reg_1446_pp0_iter2_reg);

assign and_ln102_871_fu_777_p2 = (xor_ln104_427_fu_753_p2 & icmp_ln86_894_reg_1456_pp0_iter2_reg);

assign and_ln102_872_fu_874_p2 = (xor_ln104_428_fu_861_p2 & icmp_ln86_896_reg_1466_pp0_iter3_reg);

assign and_ln102_873_fu_989_p2 = (xor_ln104_429_fu_979_p2 & icmp_ln86_898_reg_1476_pp0_iter4_reg);

assign and_ln102_874_fu_1097_p2 = (xor_ln104_432_fu_1084_p2 & icmp_ln86_902_reg_1496_pp0_iter5_reg);

assign and_ln102_875_fu_1189_p2 = (xor_ln104_433_fu_1184_p2 & icmp_ln86_904_reg_1506_pp0_iter6_reg);

assign and_ln102_fu_562_p2 = (icmp_ln86_reg_1350 & icmp_ln86_877_reg_1357);

assign and_ln104_171_fu_575_p2 = (xor_ln104_reg_1511 & xor_ln104_421_fu_570_p2);

assign and_ln104_172_fu_632_p2 = (xor_ln104_422_fu_627_p2 & and_ln102_reg_1517);

assign and_ln104_173_fu_743_p2 = (xor_ln104_423_fu_738_p2 & and_ln104_reg_1555);

assign and_ln104_174_fu_595_p2 = (xor_ln104_424_fu_590_p2 & and_ln102_843_fu_566_p2);

assign and_ln104_175_fu_974_p2 = (xor_ln104_425_fu_969_p2 & and_ln104_171_reg_1523_pp0_iter4_reg);

assign and_ln104_176_fu_611_p2 = (xor_ln104_430_fu_606_p2 & and_ln102_846_fu_585_p2);

assign and_ln104_177_fu_655_p2 = (xor_ln104_431_fu_650_p2 & and_ln104_174_reg_1537);

assign and_ln104_fu_622_p2 = (xor_ln104_420_fu_617_p2 & icmp_ln86_reg_1350_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_829_fu_1339_p2[0:0] == 1'b1) ? tmp_reg_1693 : 13'd0);

assign icmp_ln86_877_fu_388_p2 = (($signed(p_read8_int_reg) < $signed(18'd260213)) ? 1'b1 : 1'b0);

assign icmp_ln86_878_fu_394_p2 = (($signed(p_read15_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_879_fu_400_p2 = (($signed(p_read7_int_reg) < $signed(18'd112)) ? 1'b1 : 1'b0);

assign icmp_ln86_880_fu_406_p2 = (($signed(p_read6_int_reg) < $signed(18'd1414)) ? 1'b1 : 1'b0);

assign icmp_ln86_881_fu_412_p2 = (($signed(p_read7_int_reg) < $signed(18'd643)) ? 1'b1 : 1'b0);

assign icmp_ln86_882_fu_418_p2 = (($signed(p_read3_int_reg) < $signed(18'd33846)) ? 1'b1 : 1'b0);

assign icmp_ln86_883_fu_424_p2 = (($signed(p_read6_int_reg) < $signed(18'd321)) ? 1'b1 : 1'b0);

assign icmp_ln86_884_fu_430_p2 = (($signed(p_read2_int_reg) < $signed(18'd1435)) ? 1'b1 : 1'b0);

assign icmp_ln86_885_fu_436_p2 = (($signed(p_read11_int_reg) < $signed(18'd20)) ? 1'b1 : 1'b0);

assign icmp_ln86_886_fu_442_p2 = (($signed(p_read10_int_reg) < $signed(18'd157)) ? 1'b1 : 1'b0);

assign icmp_ln86_887_fu_448_p2 = (($signed(p_read19_int_reg) < $signed(18'd19333)) ? 1'b1 : 1'b0);

assign icmp_ln86_888_fu_454_p2 = (($signed(p_read20_int_reg) < $signed(18'd44329)) ? 1'b1 : 1'b0);

assign icmp_ln86_889_fu_460_p2 = (($signed(p_read3_int_reg) < $signed(18'd30070)) ? 1'b1 : 1'b0);

assign icmp_ln86_890_fu_466_p2 = (($signed(p_read12_int_reg) < $signed(18'd20119)) ? 1'b1 : 1'b0);

assign icmp_ln86_891_fu_472_p2 = (($signed(p_read9_int_reg) < $signed(18'd76)) ? 1'b1 : 1'b0);

assign icmp_ln86_892_fu_478_p2 = (($signed(p_read20_int_reg) < $signed(18'd185565)) ? 1'b1 : 1'b0);

assign icmp_ln86_893_fu_484_p2 = (($signed(p_read1_int_reg) < $signed(18'd88290)) ? 1'b1 : 1'b0);

assign icmp_ln86_894_fu_490_p2 = (($signed(p_read4_int_reg) < $signed(18'd17122)) ? 1'b1 : 1'b0);

assign icmp_ln86_895_fu_496_p2 = (($signed(p_read17_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_896_fu_502_p2 = (($signed(p_read5_int_reg) < $signed(18'd6345)) ? 1'b1 : 1'b0);

assign icmp_ln86_897_fu_508_p2 = (($signed(p_read18_int_reg) < $signed(18'd61)) ? 1'b1 : 1'b0);

assign icmp_ln86_898_fu_514_p2 = (($signed(p_read5_int_reg) < $signed(18'd15439)) ? 1'b1 : 1'b0);

assign icmp_ln86_899_fu_520_p2 = (($signed(p_read9_int_reg) < $signed(18'd155)) ? 1'b1 : 1'b0);

assign icmp_ln86_900_fu_526_p2 = (($signed(p_read14_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_901_fu_532_p2 = (($signed(p_read3_int_reg) < $signed(18'd23095)) ? 1'b1 : 1'b0);

assign icmp_ln86_902_fu_538_p2 = (($signed(p_read6_int_reg) < $signed(18'd361)) ? 1'b1 : 1'b0);

assign icmp_ln86_903_fu_544_p2 = (($signed(p_read13_int_reg) < $signed(18'd486)) ? 1'b1 : 1'b0);

assign icmp_ln86_904_fu_550_p2 = (($signed(p_read18_int_reg) < $signed(18'd195)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_382_p2 = (($signed(p_read16_int_reg) < $signed(18'd1984)) ? 1'b1 : 1'b0);

assign or_ln117_802_fu_679_p2 = (or_ln117_fu_665_p2 | and_ln102_856_fu_660_p2);

assign or_ln117_803_fu_693_p2 = (or_ln117_fu_665_p2 | and_ln102_848_fu_637_p2);

assign or_ln117_804_fu_787_p2 = (or_ln117_803_reg_1578 | and_ln102_857_fu_768_p2);

assign or_ln117_805_fu_719_p2 = (or_ln117_fu_665_p2 | and_ln102_844_reg_1530);

assign or_ln117_806_fu_799_p2 = (or_ln117_805_reg_1588 | and_ln102_858_fu_773_p2);

assign or_ln117_807_fu_811_p2 = (or_ln117_805_reg_1588 | and_ln102_849_reg_1566);

assign or_ln117_808_fu_827_p2 = (or_ln117_807_fu_811_p2 | and_ln102_859_fu_782_p2);

assign or_ln117_809_fu_724_p2 = (or_ln117_fu_665_p2 | and_ln102_reg_1517);

assign or_ln117_810_fu_889_p2 = (or_ln117_809_reg_1595_pp0_iter3_reg | and_ln102_860_fu_870_p2);

assign or_ln117_811_fu_856_p2 = (or_ln117_809_reg_1595 | and_ln102_850_fu_758_p2);

assign or_ln117_812_fu_901_p2 = (or_ln117_811_reg_1632 | and_ln102_861_fu_879_p2);

assign or_ln117_813_fu_913_p2 = (or_ln117_809_reg_1595_pp0_iter3_reg | and_ln102_845_reg_1610);

assign or_ln117_814_fu_925_p2 = (or_ln117_813_fu_913_p2 | and_ln102_862_fu_884_p2);

assign or_ln117_815_fu_939_p2 = (or_ln117_813_fu_913_p2 | and_ln102_851_fu_866_p2);

assign or_ln117_816_fu_1007_p2 = (or_ln117_815_reg_1638 | and_ln102_863_fu_994_p2);

assign or_ln117_817_fu_729_p2 = (or_ln117_fu_665_p2 | icmp_ln86_reg_1350_pp0_iter1_reg);

assign or_ln117_818_fu_1019_p2 = (or_ln117_817_reg_1603_pp0_iter4_reg | and_ln102_864_fu_999_p2);

assign or_ln117_819_fu_1031_p2 = (or_ln117_817_reg_1603_pp0_iter4_reg | and_ln104_176_reg_1549_pp0_iter4_reg);

assign or_ln117_820_fu_1043_p2 = (or_ln117_819_fu_1031_p2 | and_ln102_865_fu_1003_p2);

assign or_ln117_821_fu_1057_p2 = (or_ln117_819_fu_1031_p2 | and_ln104_177_reg_1572_pp0_iter4_reg);

assign or_ln117_822_fu_1112_p2 = (or_ln117_821_reg_1665 | and_ln102_866_fu_1093_p2);

assign or_ln117_823_fu_1078_p2 = (or_ln117_821_fu_1057_p2 | and_ln102_854_fu_984_p2);

assign or_ln117_824_fu_1124_p2 = (or_ln117_823_reg_1677 | and_ln102_867_fu_1102_p2);

assign or_ln117_825_fu_1136_p2 = (or_ln117_821_reg_1665 | and_ln102_847_reg_1648);

assign or_ln117_826_fu_1148_p2 = (or_ln117_825_fu_1136_p2 | and_ln102_868_fu_1107_p2);

assign or_ln117_827_fu_1162_p2 = (or_ln117_825_fu_1136_p2 | and_ln102_855_fu_1089_p2);

assign or_ln117_828_fu_1199_p2 = (or_ln117_827_reg_1683 | and_ln102_869_fu_1194_p2);

assign or_ln117_829_fu_1339_p2 = (or_ln117_821_reg_1665_pp0_iter7_reg | and_ln104_171_reg_1523_pp0_iter7_reg);

assign or_ln117_fu_665_p2 = (and_ln102_853_fu_646_p2 | and_ln102_852_reg_1543);

assign select_ln117_850_fu_699_p3 = ((or_ln117_802_fu_679_p2[0:0] == 1'b1) ? select_ln117_fu_685_p3 : 2'd3);

assign select_ln117_851_fu_711_p3 = ((or_ln117_803_fu_693_p2[0:0] == 1'b1) ? zext_ln117_96_fu_707_p1 : 3'd4);

assign select_ln117_852_fu_792_p3 = ((or_ln117_804_fu_787_p2[0:0] == 1'b1) ? select_ln117_851_reg_1583 : 3'd5);

assign select_ln117_853_fu_804_p3 = ((or_ln117_805_reg_1588[0:0] == 1'b1) ? select_ln117_852_fu_792_p3 : 3'd6);

assign select_ln117_854_fu_815_p3 = ((or_ln117_806_fu_799_p2[0:0] == 1'b1) ? select_ln117_853_fu_804_p3 : 3'd7);

assign select_ln117_855_fu_833_p3 = ((or_ln117_807_fu_811_p2[0:0] == 1'b1) ? zext_ln117_97_fu_823_p1 : 4'd8);

assign select_ln117_856_fu_841_p3 = ((or_ln117_808_fu_827_p2[0:0] == 1'b1) ? select_ln117_855_fu_833_p3 : 4'd9);

assign select_ln117_857_fu_849_p3 = ((or_ln117_809_reg_1595[0:0] == 1'b1) ? select_ln117_856_fu_841_p3 : 4'd10);

assign select_ln117_858_fu_894_p3 = ((or_ln117_810_fu_889_p2[0:0] == 1'b1) ? select_ln117_857_reg_1627 : 4'd11);

assign select_ln117_859_fu_906_p3 = ((or_ln117_811_reg_1632[0:0] == 1'b1) ? select_ln117_858_fu_894_p3 : 4'd12);

assign select_ln117_860_fu_917_p3 = ((or_ln117_812_fu_901_p2[0:0] == 1'b1) ? select_ln117_859_fu_906_p3 : 4'd13);

assign select_ln117_861_fu_931_p3 = ((or_ln117_813_fu_913_p2[0:0] == 1'b1) ? select_ln117_860_fu_917_p3 : 4'd14);

assign select_ln117_862_fu_945_p3 = ((or_ln117_814_fu_925_p2[0:0] == 1'b1) ? select_ln117_861_fu_931_p3 : 4'd15);

assign select_ln117_863_fu_957_p3 = ((or_ln117_815_fu_939_p2[0:0] == 1'b1) ? zext_ln117_98_fu_953_p1 : 5'd16);

assign select_ln117_864_fu_1012_p3 = ((or_ln117_816_fu_1007_p2[0:0] == 1'b1) ? select_ln117_863_reg_1643 : 5'd17);

assign select_ln117_865_fu_1024_p3 = ((or_ln117_817_reg_1603_pp0_iter4_reg[0:0] == 1'b1) ? select_ln117_864_fu_1012_p3 : 5'd18);

assign select_ln117_866_fu_1035_p3 = ((or_ln117_818_fu_1019_p2[0:0] == 1'b1) ? select_ln117_865_fu_1024_p3 : 5'd19);

assign select_ln117_867_fu_1049_p3 = ((or_ln117_819_fu_1031_p2[0:0] == 1'b1) ? select_ln117_866_fu_1035_p3 : 5'd20);

assign select_ln117_868_fu_1062_p3 = ((or_ln117_820_fu_1043_p2[0:0] == 1'b1) ? select_ln117_867_fu_1049_p3 : 5'd21);

assign select_ln117_869_fu_1070_p3 = ((or_ln117_821_fu_1057_p2[0:0] == 1'b1) ? select_ln117_868_fu_1062_p3 : 5'd22);

assign select_ln117_870_fu_1117_p3 = ((or_ln117_822_fu_1112_p2[0:0] == 1'b1) ? select_ln117_869_reg_1672 : 5'd23);

assign select_ln117_871_fu_1129_p3 = ((or_ln117_823_reg_1677[0:0] == 1'b1) ? select_ln117_870_fu_1117_p3 : 5'd24);

assign select_ln117_872_fu_1140_p3 = ((or_ln117_824_fu_1124_p2[0:0] == 1'b1) ? select_ln117_871_fu_1129_p3 : 5'd25);

assign select_ln117_873_fu_1154_p3 = ((or_ln117_825_fu_1136_p2[0:0] == 1'b1) ? select_ln117_872_fu_1140_p3 : 5'd26);

assign select_ln117_874_fu_1168_p3 = ((or_ln117_826_fu_1148_p2[0:0] == 1'b1) ? select_ln117_873_fu_1154_p3 : 5'd27);

assign select_ln117_875_fu_1176_p3 = ((or_ln117_827_fu_1162_p2[0:0] == 1'b1) ? select_ln117_874_fu_1168_p3 : 5'd28);

assign select_ln117_fu_685_p3 = ((or_ln117_fu_665_p2[0:0] == 1'b1) ? zext_ln117_fu_675_p1 : 2'd2);

assign tmp_fu_1211_p61 = 'bx;

assign tmp_fu_1211_p62 = ((or_ln117_828_fu_1199_p2[0:0] == 1'b1) ? select_ln117_875_reg_1688 : 5'd29);

assign xor_ln104_420_fu_617_p2 = (icmp_ln86_877_reg_1357_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_421_fu_570_p2 = (icmp_ln86_878_reg_1363 ^ 1'd1);

assign xor_ln104_422_fu_627_p2 = (icmp_ln86_879_reg_1369_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_423_fu_738_p2 = (icmp_ln86_880_reg_1375_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_424_fu_590_p2 = (icmp_ln86_881_reg_1381 ^ 1'd1);

assign xor_ln104_425_fu_969_p2 = (icmp_ln86_882_reg_1387_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_426_fu_748_p2 = (icmp_ln86_883_reg_1393_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_427_fu_753_p2 = (icmp_ln86_884_reg_1399_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_428_fu_861_p2 = (icmp_ln86_885_reg_1405_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_429_fu_979_p2 = (icmp_ln86_886_reg_1411_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_430_fu_606_p2 = (icmp_ln86_887_reg_1417 ^ 1'd1);

assign xor_ln104_431_fu_650_p2 = (icmp_ln86_888_reg_1423_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_432_fu_1084_p2 = (icmp_ln86_889_reg_1429_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_433_fu_1184_p2 = (icmp_ln86_890_reg_1435_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_556_p2 = (icmp_ln86_fu_382_p2 ^ 1'd1);

assign xor_ln117_fu_670_p2 = (1'd1 ^ and_ln102_852_reg_1543);

assign zext_ln117_96_fu_707_p1 = select_ln117_850_fu_699_p3;

assign zext_ln117_97_fu_823_p1 = select_ln117_854_fu_815_p3;

assign zext_ln117_98_fu_953_p1 = select_ln117_862_fu_945_p3;

assign zext_ln117_fu_675_p1 = xor_ln117_fu_670_p2;

endmodule //conifer_jettag_accelerator_decision_function_33
