// Seed: 3227104338
module module_0 (
    output wire id_0,
    output uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    output supply0 id_5,
    output wand id_6,
    input tri id_7,
    input uwire id_8
    , id_13,
    input tri id_9,
    input wire id_10,
    output wand id_11
);
  logic ['b0 : 1] id_14;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3
    , id_5
);
  wire id_6, id_7, id_8, id_9;
  logic id_10;
  logic id_11 = id_0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_3,
      id_1,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1
  );
endmodule
