/*
    This file was generated automatically by Alchitry Labs 2.0.41-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module seven_seg_digit (
        input wire [3:0] value,
        output reg [7:0] segs,
        input wire period
    );
    logic [7:0] out;
    always @* begin
        
        case (value)
            1'h0: begin
                out = 8'h3f;
            end
            1'h1: begin
                out = 8'h6;
            end
            2'h2: begin
                out = 8'h5b;
            end
            2'h3: begin
                out = 8'h4f;
            end
            3'h4: begin
                out = 8'h66;
            end
            3'h5: begin
                out = 8'h6d;
            end
            3'h6: begin
                out = 8'h7d;
            end
            3'h7: begin
                out = 8'h7;
            end
            4'h8: begin
                out = 8'h7f;
            end
            4'h9: begin
                out = 8'h67;
            end
            4'ha: begin
                out = 8'h77;
            end
            4'hb: begin
                out = 8'h7c;
            end
            4'hc: begin
                out = 8'h39;
            end
            4'hd: begin
                out = 8'h5e;
            end
            4'he: begin
                out = 8'h79;
            end
            4'hf: begin
                out = 8'h71;
            end
            default: begin
                out = 8'h0;
            end
        endcase
        segs = out | (($bits(period)+3'h7)'(period << 3'h7));
    end
    
    
endmodule