#include "uintN_t.h"
#include "compiler.h"

// See pico-ice-sdk/rtl/pico_ice.pcf
#pragma PART "ICE40UP5K-SG48"
// Get clock rate constant PLL_CLK_MHZ from header written by make flow
#include "pll_clk_mhz.h"
// By default PipelineC names clock ports with the rate included
// ex. clk_12p0
// Override this behavior by creating an input with a constant name
// and telling the tool that input signal is a clock of specific rate
DECL_INPUT(uint1_t, pll_clk)
CLK_MHZ(pll_clk, PLL_CLK_MHZ)
// Configure IO direction for each pin used
// Use RMII phy wires attached to pico ice PMOD 0
//  LAN8720 board is not a real standard PMOD
//  so is inserted offset in the PMOD connector
//  Only the required RMII signals are connected
// (VCC and GND pins connected with extra jumper wires)
//  A=top/inner row, pin1-6
//    IO1 = rmii_clk
//    IO2 = rmii_rx0
//    IO3 = rmii_tx_en
//    IO4 = rmii_tx1
#define PMOD_0A_I1
#define RMII_CLK_WIRE pmod_0a_i1
#define PMOD_0A_I2
#define RMII_RX0_WIRE pmod_0a_i2
#define PMOD_0A_O3
#define RMII_TX_EN_WIRE pmod_0a_o3
#define PMOD_0A_O4
#define RMII_TX1_WIRE pmod_0a_o4
//  B=bottom/outter row, pin7-12
//    IO1 = rmii_crs
//    IO2 = rmii_rx1
//    IO3 = rmii_tx0
//    IO4 = NO CONNECT
#define PMOD_0B_I1
#define RMII_CRS_DV_WIRE pmod_0b_i1
#define PMOD_0B_I2
#define RMII_RX1_WIRE pmod_0b_i2
#define PMOD_0B_O3
#define RMII_TX0_WIRE pmod_0b_o3
// UART
#define ICE_25_OUT
#define UART_TX_OUT_WIRE ice_25
#define ICE_27_IN
#define UART_RX_IN_WIRE ice_27
#define UART_CLK_MHZ PLL_CLK_MHZ
#define UART_BAUD 115200
#include "board/pico_ice.h"
#include "net/rmii_wires.c"

// Include ethernet media access controller configured to use RMII wires and 8b AXIS
// with enabled clock crossing fifos (with skid buffers)
#define RMII_ETH_MAC_RX_SKID_IN_FIFO_DEPTH 4
#define RMII_ETH_MAC_TX_SKID_OUT_FIFO_DEPTH 4
#include "net/rmii_eth_mac.c"

// Include logic for parsing/building ethernet frames (8b AXIS)
#include "net/eth_8.h"
// MAC address info we want the fpga to have (shared with software)
#include "examples/net/fpga_mac.h"

// Instead of loopback, can wire up a demo of doing some work
//#define ETH_DEMO_IS_WORK_PIPELINE
#ifdef ETH_DEMO_IS_WORK_PIPELINE
// Include definition of work to compute
#include "examples/net/work.h"
// Global stream pipeline interface looks same as FIFOs
#include "global_func_inst.h"
GLOBAL_VALID_READY_PIPELINE_INST(work_pipeline, work_outputs_t, work, work_inputs_t, 4)
// De/serialize 1 byte at a time to/from the types for the work compute
#include "stream/deserializer.h"
#include "stream/serializer.h"
// axis_packet deserialize variant to handle min eth frame size padding on incoming frames
axis_packet_to_type(work_deserialize, 8, work_inputs_t) 
type_byte_serializer(work_serialize, work_outputs_t, 1)
#else
// Loopback structured as separate RX and TX MAINs
// since typical to have different clocks for RX and TX
// (only one clock in this example though, could write as one MAIN)
// Loopback RX to TX with fifos
//  the FIFOs have valid,ready streaming handshake interfaces
GLOBAL_STREAM_FIFO(axis8_t, loopback_payload_fifo, 32) // One to hold the payload data
#endif
// Work demo and regular loopback use headers FIFO
GLOBAL_STREAM_FIFO(eth_header_t, loopback_headers_fifo, 2) // another one to hold the headers

/*
// Debug probes demo
//  define user debug signals in header shared with software 
#include "eth_debug_probes.h"
//  as probes 0+1 in UART based debug probes module
#define probe0 payload_debug
//#define probe1 work_out_dbg
#include "debug_probes/uart_probes.c"
*/

MAIN_MHZ(rx_main, PLL_CLK_MHZ)
void rx_main()
{  
  // Receive the ETH frame
  #ifdef ETH_DEMO_IS_WORK_PIPELINE
  // Eth rx ready if deser+header fifo ready
  uint1_t deser_ready_for_input;
  #pragma FEEDBACK deser_ready_for_input
  uint1_t eth_rx_out_ready = deser_ready_for_input & loopback_headers_fifo_in_ready;
  #else
  // Eth rx ready if payload fifo+header fifo ready
  uint1_t eth_rx_out_ready = loopback_payload_fifo_in_ready & loopback_headers_fifo_in_ready;
  #endif

  // The rx 'parsing' module
  eth_8_rx_t eth_rx = eth_8_rx(eth_rx_mac_axis_out, eth_rx_out_ready);
  stream(eth8_frame_t) frame = eth_rx.frame;
  // Filter out all but matching destination mac frames
  uint1_t mac_match = frame.data.header.dst_mac == FPGA_MAC;

  // Write DVR handshake if mac match
  uint1_t valid_and_ready = frame.valid & eth_rx_out_ready & mac_match;
  #ifdef ETH_DEMO_IS_WORK_PIPELINE
  // Deserialize and connect to work pipeline input
  stream(axis8_t) deser_in_stream;
  deser_in_stream.data = frame.data.payload;
  deser_in_stream.valid = valid_and_ready;
  uint1_t deser_output_ready = work_pipeline_in_ready;
  work_deserialize_t deser = work_deserialize(
    deser_in_stream,
    deser_output_ready
  );
  deser_ready_for_input = deser.packet_ready; // FEEDBACK
  work_pipeline_in.data = deser.data;
  work_pipeline_in.valid = deser.valid;
  #else
  // Frame payload and headers go into separate fifos
  loopback_payload_fifo_in.data = frame.data.payload;
  loopback_payload_fifo_in.valid = valid_and_ready;
  #endif
  // Header only written once at the start of data packet
  loopback_headers_fifo_in.data = frame.data.header;
  loopback_headers_fifo_in.valid = frame.data.start_of_payload & valid_and_ready;
}

MAIN_MHZ(tx_main, PLL_CLK_MHZ)
void tx_main()
{ 
  // Wire up the ETH frame to send
  stream(eth8_frame_t) frame;
  // Header matches what was sent other than SRC+DST macs
  frame.data.header = loopback_headers_fifo_out.data;
  frame.data.header.dst_mac = frame.data.header.src_mac; // Send back to where came from
  frame.data.header.src_mac = FPGA_MAC; // From FPGA

  #ifdef ETH_DEMO_IS_WORK_PIPELINE
  // Serialize results coming out of work pipeline
  uint1_t ser_output_ready;
  #pragma FEEDBACK ser_output_ready
  work_serialize_t ser = work_serialize(
    work_pipeline_out.data,
    work_pipeline_out.valid,
    ser_output_ready
  );
  // Header and serializer payload need to be valid to send
  work_pipeline_out_ready = ser.in_data_ready;
  frame.data.payload.tdata = ser.out_data;
  frame.data.payload.tlast = ser.last;
  frame.valid = ser.valid & loopback_headers_fifo_out.valid;
  #else
  // Header and loopback payload need to be valid to send
  frame.data.payload = loopback_payload_fifo_out.data;
  frame.valid = loopback_payload_fifo_out.valid & loopback_headers_fifo_out.valid;
  #endif

  // The tx 'building' module
  eth_8_tx_t eth_tx = eth_8_tx(frame, eth_tx_mac_input_ready);
  eth_tx_mac_axis_in = eth_tx.mac_axis;
  
  // Read DVR handshake from inputs
  uint1_t valid_and_ready = frame.valid & eth_tx.frame_ready;
  #ifdef ETH_DEMO_IS_WORK_PIPELINE
  // Read payload from serializer if was ready
  ser_output_ready = valid_and_ready; // FEEDBACK
  #else
  // Read payload from fifo if was ready
  loopback_payload_fifo_out_ready = valid_and_ready;
  #endif
  // Read header if was ready at end of packet
  loopback_headers_fifo_out_ready = frame.data.payload.tlast & valid_and_ready;

  /*// Connect to debug probes
  // Why does removing _reg's and using debug signals directly cause more resource use?
  //static payload_debug_t payload_debug_reg;
  //payload_debug = payload_debug_reg;
  //static mac_debug_t mac_debug_reg;
  //mac_debug = mac_debug_reg;
  if(valid_and_ready){
    //mac_debug.mac_lsb = frame.data.header.dst_mac;
    //mac_debug.mac_msb = frame.data.header.dst_mac >> 32;
    ARRAY_1SHIFT_INTO_TOP(payload_debug.tdata, PAYLOAD_DEBUG_SAMPLES, frame.data.payload.tdata[0])
    ARRAY_1SHIFT_INTO_TOP(payload_debug.tlast, PAYLOAD_DEBUG_SAMPLES, frame.data.payload.tlast)
  }*/
}

// Santy check RMII clock is working with blinking LED
MAIN_MHZ(blinky_main, RMII_CLK_MHZ)
void blinky_main(){
  static uint25_t counter;
  led_r = counter >> 24;
  led_g = 1;
  led_b = 1;
  counter += 1;
}
