// Seed: 1241560766
module module_0;
  wire id_2, id_3;
  module_2 modCall_1 (id_3);
  assign module_1.id_0 = 0;
  assign id_1 = id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output wire id_2,
    input tri0 id_3,
    output supply0 id_4
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2;
  assign module_3.id_1 = 0;
  always if (id_2) id_1 = id_2;
  assign module_0.id_1 = 0;
  wire id_3;
endmodule
module module_3 (
    input tri0 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    id_7,
    input uwire id_4,
    input tri0 id_5
);
  id_8(
      !1'd0
  );
  module_2 modCall_1 (id_7);
  assign id_7 = 1;
  wire id_9;
endmodule
