Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesado1_finalDanielaDelgadoG/procesador1_Daniela/Tb_procesadorFinal_isim_beh.exe -prj C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesado1_finalDanielaDelgadoG/procesador1_Daniela/Tb_procesadorFinal_beh.prj work.Tb_procesadorFinal 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesado1_finalDanielaDelgadoG/procesador1_Daniela/uC.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesado1_finalDanielaDelgadoG/procesador1_Daniela/sumadOR.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesado1_finalDanielaDelgadoG/procesador1_Daniela/rF.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesado1_finalDanielaDelgadoG/procesador1_Daniela/nPC.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesado1_finalDanielaDelgadoG/procesador1_Daniela/iM.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesado1_finalDanielaDelgadoG/procesador1_Daniela/aLU.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesado1_finalDanielaDelgadoG/procesador1_Daniela/procesador_final.vhd" into library work
Parsing VHDL file "C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesado1_finalDanielaDelgadoG/procesador1_Daniela/Tb_procesadorFinal.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture behavioral of entity sumadOR [sumador_default]
Compiling architecture behavioral of entity nPC [npc_default]
Compiling architecture behavioral of entity iM [im_default]
Compiling architecture behavioral of entity uC [uc_default]
Compiling architecture behavioral of entity rF [rf_default]
Compiling architecture behavioral of entity aLU [alu_default]
Compiling architecture behavioral of entity procesador_final [procesador_final_default]
Compiling architecture behavior of entity tb_procesadorfinal
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable C:/Users/Juli/Desktop/Daniela/trabajoxilinx/procesado1_finalDanielaDelgadoG/procesador1_Daniela/Tb_procesadorFinal_isim_beh.exe
Fuse Memory Usage: 33740 KB
Fuse CPU Usage: 640 ms
