Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Feb 17 01:48:57 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               291         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.052     -693.502                    630                 5246        0.040        0.000                      0                 5246        1.100        0.000                       0                  1982  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.770        0.000                      0                  101        0.197        0.000                      0                  101       30.750        0.000                       0                    91  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  993.402        0.000                      0                  434        0.074        0.000                      0                  434      499.500        0.000                       0                   103  
clk_fpga_0                                -3.052     -693.502                    630                 4567        0.040        0.000                      0                 4567        1.520        0.000                       0                  1784  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       58.998        0.000                      0                    1        0.258        0.000                      0                    1  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               25.685        0.000                      0                  144       30.974        0.000                      0                  144  
clk1Mhz                          clk_fpga_0                             2.388        0.000                      0                    1        0.883        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.770ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 2.597ns (31.384%)  route 5.678ns (68.616%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 32.735 - 31.250 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656     1.656    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.112 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.893     3.005    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]
    SLICE_X19Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.129 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.129    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.679    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     3.802    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.916    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.250 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.985     5.234    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[22]
    SLICE_X20Y26         LUT4 (Prop_lut4_I3_O)        0.303     5.537 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.885     6.422    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.546 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.885     7.431    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.150     7.581 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.352     8.933    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X21Y23         LUT6 (Prop_lut6_I2_O)        0.328     9.261 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.670     9.931    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[6]_i_1_n_0
    SLICE_X20Y22         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    32.735    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X20Y22         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.840    
                         clock uncertainty           -0.089    32.751    
    SLICE_X20Y22         FDRE (Setup_fdre_C_D)       -0.051    32.700    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.700    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                 22.770    

Slack (MET) :             23.088ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 2.597ns (32.692%)  route 5.347ns (67.308%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 32.735 - 31.250 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656     1.656    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.112 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.893     3.005    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]
    SLICE_X19Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.129 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.129    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.679    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     3.802    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.916    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.250 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.985     5.234    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[22]
    SLICE_X20Y26         LUT4 (Prop_lut4_I3_O)        0.303     5.537 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.885     6.422    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.546 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.885     7.431    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.150     7.581 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.352     8.933    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X21Y23         LUT6 (Prop_lut6_I2_O)        0.328     9.261 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.339     9.600    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[6]_i_1_n_0
    SLICE_X21Y22         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    32.735    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y22         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.840    
                         clock uncertainty           -0.089    32.751    
    SLICE_X21Y22         FDRE (Setup_fdre_C_D)       -0.064    32.687    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.687    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 23.088    

Slack (MET) :             23.192ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 2.597ns (33.139%)  route 5.240ns (66.861%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 32.732 - 31.250 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656     1.656    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.112 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.893     3.005    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]
    SLICE_X19Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.129 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.129    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.679    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     3.802    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.916    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.250 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.985     5.234    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[22]
    SLICE_X20Y26         LUT4 (Prop_lut4_I3_O)        0.303     5.537 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.885     6.422    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.546 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.885     7.431    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.150     7.581 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.193     8.774    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I4_O)        0.328     9.102 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.391     9.493    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[2]_i_1_n_0
    SLICE_X21Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.482    32.732    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.837    
                         clock uncertainty           -0.089    32.748    
    SLICE_X21Y24         FDRE (Setup_fdre_C_D)       -0.064    32.684    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.684    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                 23.192    

Slack (MET) :             23.229ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 2.597ns (33.349%)  route 5.190ns (66.651%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 32.734 - 31.250 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656     1.656    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.112 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.893     3.005    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]
    SLICE_X19Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.129 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.129    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.679    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     3.802    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.916    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.250 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.985     5.234    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[22]
    SLICE_X20Y26         LUT4 (Prop_lut4_I3_O)        0.303     5.537 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.885     6.422    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.546 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.885     7.431    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.150     7.581 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.193     8.774    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I4_O)        0.328     9.102 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.342     9.443    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[2]_i_1_n_0
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.484    32.734    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.839    
                         clock uncertainty           -0.089    32.750    
    SLICE_X21Y23         FDRE (Setup_fdre_C_D)       -0.078    32.672    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.672    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                 23.229    

Slack (MET) :             23.335ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 2.367ns (30.759%)  route 5.328ns (69.241%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 32.734 - 31.250 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656     1.656    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.112 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.893     3.005    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]
    SLICE_X19Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.129 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.129    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.679    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     3.802    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.916    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.250 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.985     5.234    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[22]
    SLICE_X20Y26         LUT4 (Prop_lut4_I3_O)        0.303     5.537 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.885     6.422    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.546 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.885     7.431    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X20Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.555 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.892     8.447    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124     8.571 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_2/O
                         net (fo=2, routed)           0.780     9.351    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_2_n_0
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.484    32.734    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.839    
                         clock uncertainty           -0.089    32.750    
    SLICE_X21Y23         FDRE (Setup_fdre_C_D)       -0.064    32.686    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                         32.686    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                 23.335    

Slack (MET) :             23.426ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.641ns  (logic 2.597ns (33.988%)  route 5.044ns (66.012%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 32.732 - 31.250 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656     1.656    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.112 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.893     3.005    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]
    SLICE_X19Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.129 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.129    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.679    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     3.802    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.916    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.250 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.985     5.234    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[22]
    SLICE_X20Y26         LUT4 (Prop_lut4_I3_O)        0.303     5.537 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.885     6.422    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.546 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.885     7.431    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.150     7.581 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.498     8.079    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X20Y24         LUT6 (Prop_lut6_I4_O)        0.328     8.407 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.890     9.297    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1_n_0
    SLICE_X20Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.482    32.732    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X20Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.837    
                         clock uncertainty           -0.089    32.748    
    SLICE_X20Y24         FDRE (Setup_fdre_C_D)       -0.026    32.722    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.722    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                 23.426    

Slack (MET) :             23.445ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.582ns  (logic 2.367ns (31.218%)  route 5.215ns (68.782%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 32.735 - 31.250 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656     1.656    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.112 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.893     3.005    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]
    SLICE_X19Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.129 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.129    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.679    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     3.802    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.916    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.250 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.985     5.234    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[22]
    SLICE_X20Y26         LUT4 (Prop_lut4_I3_O)        0.303     5.537 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.885     6.422    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.546 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.885     7.431    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X20Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.555 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.742     8.297    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5_n_0
    SLICE_X20Y23         LUT5 (Prop_lut5_I3_O)        0.124     8.421 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[10]_i_1/O
                         net (fo=2, routed)           0.817     9.238    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[10]_i_1_n_0
    SLICE_X19Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    32.735    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.874    
                         clock uncertainty           -0.089    32.785    
    SLICE_X19Y23         FDRE (Setup_fdre_C_D)       -0.102    32.683    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                         32.683    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                 23.445    

Slack (MET) :             23.495ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 2.367ns (31.424%)  route 5.166ns (68.576%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 32.735 - 31.250 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656     1.656    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.112 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.893     3.005    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]
    SLICE_X19Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.129 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.129    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.679    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     3.802    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.916    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.250 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.985     5.234    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[22]
    SLICE_X20Y26         LUT4 (Prop_lut4_I3_O)        0.303     5.537 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.885     6.422    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.546 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.885     7.431    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X20Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.555 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.691     8.246    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5_n_0
    SLICE_X20Y23         LUT5 (Prop_lut5_I3_O)        0.124     8.370 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[8]_i_1/O
                         net (fo=2, routed)           0.819     9.189    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[8]_i_1_n_0
    SLICE_X19Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.485    32.735    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.874    
                         clock uncertainty           -0.089    32.785    
    SLICE_X19Y23         FDRE (Setup_fdre_C_D)       -0.102    32.683    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]
  -------------------------------------------------------------------
                         required time                         32.683    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                 23.495    

Slack (MET) :             23.595ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.597ns (34.901%)  route 4.844ns (65.099%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 32.734 - 31.250 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656     1.656    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.112 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.893     3.005    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]
    SLICE_X19Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.129 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.129    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.679    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     3.802    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.916    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.250 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.985     5.234    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[22]
    SLICE_X20Y26         LUT4 (Prop_lut4_I3_O)        0.303     5.537 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.885     6.422    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.546 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.885     7.431    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X20Y24         LUT4 (Prop_lut4_I2_O)        0.150     7.581 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.705     8.286    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X21Y24         LUT6 (Prop_lut6_I2_O)        0.328     8.614 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.483     9.097    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1_n_0
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.484    32.734    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.839    
                         clock uncertainty           -0.089    32.750    
    SLICE_X21Y23         FDRE (Setup_fdre_C_D)       -0.058    32.692    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.692    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                 23.595    

Slack (MET) :             23.628ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 2.367ns (31.798%)  route 5.077ns (68.202%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 32.734 - 31.250 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656     1.656    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X18Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.456     2.112 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]/Q
                         net (fo=5, routed)           0.893     3.005    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[10]
    SLICE_X19Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.129 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.129    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_i_3_n_0
    SLICE_X19Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.679    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     3.802    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.916    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.250 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/O[1]
                         net (fo=1, routed)           0.985     5.234    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[22]
    SLICE_X20Y26         LUT4 (Prop_lut4_I3_O)        0.303     5.537 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.885     6.422    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X20Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.546 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.885     7.431    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X20Y24         LUT3 (Prop_lut3_I0_O)        0.124     7.555 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.892     8.447    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5_n_0
    SLICE_X21Y23         LUT5 (Prop_lut5_I3_O)        0.124     8.571 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_2/O
                         net (fo=2, routed)           0.529     9.100    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_2_n_0
    SLICE_X20Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.484    32.734    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X20Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.839    
                         clock uncertainty           -0.089    32.750    
    SLICE_X20Y23         FDRE (Setup_fdre_C_D)       -0.023    32.727    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]
  -------------------------------------------------------------------
                         required time                         32.727    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                 23.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.299ns  (logic 0.191ns (63.843%)  route 0.108ns (36.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns = ( 32.064 - 31.250 ) 
    Source Clock Delay      (SCD):    0.547ns = ( 31.797 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.547    31.797    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.146    31.943 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/Q
                         net (fo=1, routed)           0.108    32.051    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[7]
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.045    32.096 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.000    32.096    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1_n_0
    SLICE_X21Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.814    32.064    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.264    31.800    
    SLICE_X21Y25         FDRE (Hold_fdre_C_D)         0.099    31.899    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]
  -------------------------------------------------------------------
                         required time                        -31.899    
                         arrival time                          32.096    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.349ns  (logic 0.212ns (60.728%)  route 0.137ns (39.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns = ( 32.065 - 31.250 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 31.798 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548    31.798    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X20Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.167    31.965 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[8]/Q
                         net (fo=1, routed)           0.137    32.102    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[8]
    SLICE_X20Y23         LUT5 (Prop_lut5_I0_O)        0.045    32.147 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[8]_i_1/O
                         net (fo=2, routed)           0.000    32.147    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[8]_i_1_n_0
    SLICE_X20Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.815    32.065    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X20Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.264    31.801    
    SLICE_X20Y23         FDRE (Hold_fdre_C_D)         0.125    31.926    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[8]
  -------------------------------------------------------------------
                         required time                        -31.926    
                         arrival time                          32.147    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.572%)  route 0.068ns (20.428%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.557     0.557    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X21Y37         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[28]/Q
                         net (fo=5, routed)           0.068     0.766    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[28]
    SLICE_X21Y37         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.890 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.890    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[28]_i_1_n_6
    SLICE_X21Y37         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.826     0.826    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X21Y37         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[29]/C
                         clock pessimism             -0.269     0.557    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.105     0.662    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.333ns  (logic 0.191ns (57.293%)  route 0.142ns (42.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns = ( 32.064 - 31.250 ) 
    Source Clock Delay      (SCD):    0.547ns = ( 31.797 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.547    31.797    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.146    31.943 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/Q
                         net (fo=1, routed)           0.142    32.085    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[5]
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.045    32.130 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.000    32.130    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[5]_i_1_n_0
    SLICE_X21Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.814    32.064    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.264    31.800    
    SLICE_X21Y25         FDRE (Hold_fdre_C_D)         0.099    31.899    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]
  -------------------------------------------------------------------
                         required time                        -31.899    
                         arrival time                          32.130    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.554     0.554    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X21Y32         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]/Q
                         net (fo=5, routed)           0.079     0.774    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]
    SLICE_X21Y32         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.898 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.898    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[8]_i_1_n_6
    SLICE_X21Y32         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.822     0.822    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X21Y32         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[9]/C
                         clock pessimism             -0.268     0.554    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.105     0.659    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.555     0.555    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X21Y33         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]/Q
                         net (fo=5, routed)           0.079     0.775    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]
    SLICE_X21Y33         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.899 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.899    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[12]_i_1_n_6
    SLICE_X21Y33         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.823     0.823    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X21Y33         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[13]/C
                         clock pessimism             -0.268     0.555    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.105     0.660    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.556     0.556    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X21Y34         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]/Q
                         net (fo=5, routed)           0.079     0.776    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]
    SLICE_X21Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.900 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.900    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[16]_i_1_n_6
    SLICE_X21Y34         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.824     0.824    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X21Y34         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.105     0.661    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.556     0.556    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X21Y35         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]/Q
                         net (fo=5, routed)           0.079     0.776    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]
    SLICE_X21Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.900 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.900    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1_n_6
    SLICE_X21Y35         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.825     0.825    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X21Y35         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.105     0.661    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.556     0.556    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X21Y36         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]/Q
                         net (fo=5, routed)           0.079     0.776    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]
    SLICE_X21Y36         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.900 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.900    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]_i_1_n_6
    SLICE_X21Y36         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.825     0.825    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X21Y36         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[25]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.105     0.661    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.347ns  (logic 0.191ns (55.027%)  route 0.156ns (44.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns = ( 32.064 - 31.250 ) 
    Source Clock Delay      (SCD):    0.547ns = ( 31.797 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.547    31.797    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.146    31.943 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/Q
                         net (fo=1, routed)           0.156    32.099    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[1]
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.045    32.144 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.000    32.144    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[1]_i_1_n_0
    SLICE_X21Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.814    32.064    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.264    31.800    
    SLICE_X21Y25         FDRE (Hold_fdre_C_D)         0.098    31.898    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]
  -------------------------------------------------------------------
                         required time                        -31.898    
                         arrival time                          32.144    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y2    MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X20Y23     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X20Y23     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X20Y23     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X21Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X21Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X21Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X21Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X21Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X20Y23     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X20Y23     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X20Y23     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X20Y23     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X20Y23     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X20Y23     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X21Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X21Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X21Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X21Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X20Y23     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X20Y23     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X20Y23     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X20Y23     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X20Y23     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X20Y23     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X21Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X21Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X21Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X21Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      993.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             993.402ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        6.017ns  (logic 1.705ns (28.335%)  route 4.312ns (71.665%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 1501.494 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 501.669 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.669   501.669    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y4          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.459   502.128 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=17, routed)          1.149   503.277    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X24Y2          LUT1 (Prop_lut1_I0_O)        0.124   503.401 r  MicroBlaze_i/waveParser_0/inst/wave2Address4_carry_i_1/O
                         net (fo=1, routed)           0.000   503.401    MicroBlaze_i/waveParser_0/inst/wave2Address4_carry_i_1_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   503.777 r  MicroBlaze_i/waveParser_0/inst/wave2Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   503.777    MicroBlaze_i/waveParser_0/inst/wave2Address4_carry_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   504.092 r  MicroBlaze_i/waveParser_0/inst/wave2Address4_carry__0/O[3]
                         net (fo=2, routed)           1.161   505.254    MicroBlaze_i/waveParser_0/inst/wave2Address4[9]
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.307   505.561 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_4/O
                         net (fo=1, routed)           0.665   506.226    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_4_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I3_O)        0.124   506.350 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=12, routed)          1.337   507.686    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X24Y8          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.494  1501.494    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X24Y8          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.149  1501.643    
                         clock uncertainty           -0.035  1501.608    
    SLICE_X24Y8          FDRE (Setup_fdre_C_R)       -0.519  1501.089    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[10]
  -------------------------------------------------------------------
                         required time                       1501.089    
                         arrival time                        -507.686    
  -------------------------------------------------------------------
                         slack                                993.402    

Slack (MET) :             993.402ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[11]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        6.017ns  (logic 1.705ns (28.335%)  route 4.312ns (71.665%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 1501.494 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 501.669 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.669   501.669    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y4          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.459   502.128 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=17, routed)          1.149   503.277    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X24Y2          LUT1 (Prop_lut1_I0_O)        0.124   503.401 r  MicroBlaze_i/waveParser_0/inst/wave2Address4_carry_i_1/O
                         net (fo=1, routed)           0.000   503.401    MicroBlaze_i/waveParser_0/inst/wave2Address4_carry_i_1_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   503.777 r  MicroBlaze_i/waveParser_0/inst/wave2Address4_carry/CO[3]
                         net (fo=1, routed)           0.000   503.777    MicroBlaze_i/waveParser_0/inst/wave2Address4_carry_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   504.092 r  MicroBlaze_i/waveParser_0/inst/wave2Address4_carry__0/O[3]
                         net (fo=2, routed)           1.161   505.254    MicroBlaze_i/waveParser_0/inst/wave2Address4[9]
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.307   505.561 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_4/O
                         net (fo=1, routed)           0.665   506.226    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_4_n_0
    SLICE_X25Y2          LUT6 (Prop_lut6_I3_O)        0.124   506.350 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=12, routed)          1.337   507.686    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X24Y8          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.494  1501.494    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X24Y8          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.149  1501.643    
                         clock uncertainty           -0.035  1501.608    
    SLICE_X24Y8          FDSE (Setup_fdse_C_S)       -0.519  1501.089    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[11]
  -------------------------------------------------------------------
                         required time                       1501.089    
                         arrival time                        -507.686    
  -------------------------------------------------------------------
                         slack                                993.402    

Slack (MET) :             993.406ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.985ns  (logic 1.781ns (29.756%)  route 4.204ns (70.245%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 1501.500 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 501.669 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.669   501.669    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.459   502.128 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/Q
                         net (fo=18, routed)          1.283   503.411    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[2]
    SLICE_X28Y6          LUT1 (Prop_lut1_I0_O)        0.124   503.535 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_i_2/O
                         net (fo=1, routed)           0.000   503.535    MicroBlaze_i/waveParser_0/inst/wave3Address4_carry_i_2_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643   504.178 r  MicroBlaze_i/waveParser_0/inst/wave3Address4_carry/O[3]
                         net (fo=2, routed)           0.673   504.851    MicroBlaze_i/waveParser_0/inst/wave3Address4[4]
    SLICE_X29Y6          LUT6 (Prop_lut6_I3_O)        0.307   505.158 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7/O
                         net (fo=1, routed)           0.573   505.730    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_7_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I2_O)        0.124   505.854 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4/O
                         net (fo=1, routed)           0.575   506.429    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_4_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I3_O)        0.124   506.553 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=12, routed)          1.101   507.654    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X28Y2          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.500  1501.500    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X28Y2          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.615    
                         clock uncertainty           -0.035  1501.580    
    SLICE_X28Y2          FDRE (Setup_fdre_C_R)       -0.519  1501.061    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]
  -------------------------------------------------------------------
                         required time                       1501.061    
                         arrival time                        -507.654    
  -------------------------------------------------------------------
                         slack                                993.406    

Slack (MET) :             993.469ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        6.010ns  (logic 1.490ns (24.792%)  route 4.520ns (75.209%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 1501.494 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 501.669 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.669   501.669    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.459   502.128 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/Q
                         net (fo=15, routed)          1.411   503.539    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[3]
    SLICE_X28Y2          LUT1 (Prop_lut1_I0_O)        0.124   503.663 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_2/O
                         net (fo=1, routed)           0.000   503.663    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_2_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   504.015 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/O[3]
                         net (fo=2, routed)           0.673   504.688    MicroBlaze_i/waveParser_0/inst/wave1Address4[4]
    SLICE_X29Y2          LUT6 (Prop_lut6_I3_O)        0.307   504.995 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_7/O
                         net (fo=1, routed)           0.573   505.568    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_7_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I2_O)        0.124   505.692 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_4/O
                         net (fo=1, routed)           0.575   506.267    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_4_n_0
    SLICE_X29Y4          LUT6 (Prop_lut6_I3_O)        0.124   506.391 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          1.288   507.679    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X26Y13         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.494  1501.494    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y13         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.609    
                         clock uncertainty           -0.035  1501.574    
    SLICE_X26Y13         FDRE (Setup_fdre_C_R)       -0.426  1501.148    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[10]
  -------------------------------------------------------------------
                         required time                       1501.148    
                         arrival time                        -507.679    
  -------------------------------------------------------------------
                         slack                                993.469    

Slack (MET) :             993.469ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        6.010ns  (logic 1.490ns (24.792%)  route 4.520ns (75.209%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 1501.494 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 501.669 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.669   501.669    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.459   502.128 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/Q
                         net (fo=15, routed)          1.411   503.539    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[3]
    SLICE_X28Y2          LUT1 (Prop_lut1_I0_O)        0.124   503.663 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_2/O
                         net (fo=1, routed)           0.000   503.663    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_2_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   504.015 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/O[3]
                         net (fo=2, routed)           0.673   504.688    MicroBlaze_i/waveParser_0/inst/wave1Address4[4]
    SLICE_X29Y2          LUT6 (Prop_lut6_I3_O)        0.307   504.995 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_7/O
                         net (fo=1, routed)           0.573   505.568    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_7_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I2_O)        0.124   505.692 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_4/O
                         net (fo=1, routed)           0.575   506.267    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_4_n_0
    SLICE_X29Y4          LUT6 (Prop_lut6_I3_O)        0.124   506.391 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          1.288   507.679    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X26Y13         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.494  1501.494    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y13         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.609    
                         clock uncertainty           -0.035  1501.574    
    SLICE_X26Y13         FDSE (Setup_fdse_C_S)       -0.426  1501.148    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]
  -------------------------------------------------------------------
                         required time                       1501.148    
                         arrival time                        -507.679    
  -------------------------------------------------------------------
                         slack                                993.469    

Slack (MET) :             993.469ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        6.010ns  (logic 1.490ns (24.792%)  route 4.520ns (75.209%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 1501.494 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 501.669 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.669   501.669    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.459   502.128 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/Q
                         net (fo=15, routed)          1.411   503.539    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[3]
    SLICE_X28Y2          LUT1 (Prop_lut1_I0_O)        0.124   503.663 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_2/O
                         net (fo=1, routed)           0.000   503.663    MicroBlaze_i/waveParser_0/inst/wave1Address4_carry_i_2_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   504.015 r  MicroBlaze_i/waveParser_0/inst/wave1Address4_carry/O[3]
                         net (fo=2, routed)           0.673   504.688    MicroBlaze_i/waveParser_0/inst/wave1Address4[4]
    SLICE_X29Y2          LUT6 (Prop_lut6_I3_O)        0.307   504.995 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_7/O
                         net (fo=1, routed)           0.573   505.568    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_7_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I2_O)        0.124   505.692 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_4/O
                         net (fo=1, routed)           0.575   506.267    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_4_n_0
    SLICE_X29Y4          LUT6 (Prop_lut6_I3_O)        0.124   506.391 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1/O
                         net (fo=12, routed)          1.288   507.679    MicroBlaze_i/waveParser_0/inst/waveRef1Address[13]_i_1_n_0
    SLICE_X26Y13         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.494  1501.494    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y13         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.609    
                         clock uncertainty           -0.035  1501.574    
    SLICE_X26Y13         FDRE (Setup_fdre_C_R)       -0.426  1501.148    MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[9]
  -------------------------------------------------------------------
                         required time                       1501.148    
                         arrival time                        -507.679    
  -------------------------------------------------------------------
                         slack                                993.469    

Slack (MET) :             993.558ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.981ns  (logic 0.831ns (13.895%)  route 5.150ns (86.107%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1501.495 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 501.669 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.669   501.669    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.459   502.128 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/Q
                         net (fo=15, routed)          2.451   504.579    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[3]
    SLICE_X27Y8          LUT6 (Prop_lut6_I4_O)        0.124   504.703 r  MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_5/O
                         net (fo=1, routed)           0.876   505.578    MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_5_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I2_O)        0.124   505.702 r  MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_3/O
                         net (fo=2, routed)           0.484   506.186    MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_3_n_0
    SLICE_X26Y8          LUT4 (Prop_lut4_I1_O)        0.124   506.310 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress[13]_i_1/O
                         net (fo=14, routed)          1.339   507.650    MicroBlaze_i/waveParser_0/inst/p_0_in
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.495  1501.495    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.174  1501.669    
                         clock uncertainty           -0.035  1501.634    
    SLICE_X25Y3          FDRE (Setup_fdre_C_R)       -0.426  1501.208    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[1]
  -------------------------------------------------------------------
                         required time                       1501.208    
                         arrival time                        -507.650    
  -------------------------------------------------------------------
                         slack                                993.558    

Slack (MET) :             993.558ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.981ns  (logic 0.831ns (13.895%)  route 5.150ns (86.107%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1501.495 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 501.669 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.669   501.669    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.459   502.128 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/Q
                         net (fo=15, routed)          2.451   504.579    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[3]
    SLICE_X27Y8          LUT6 (Prop_lut6_I4_O)        0.124   504.703 r  MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_5/O
                         net (fo=1, routed)           0.876   505.578    MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_5_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I2_O)        0.124   505.702 r  MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_3/O
                         net (fo=2, routed)           0.484   506.186    MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_3_n_0
    SLICE_X26Y8          LUT4 (Prop_lut4_I1_O)        0.124   506.310 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress[13]_i_1/O
                         net (fo=14, routed)          1.339   507.650    MicroBlaze_i/waveParser_0/inst/p_0_in
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.495  1501.495    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.174  1501.669    
                         clock uncertainty           -0.035  1501.634    
    SLICE_X25Y3          FDRE (Setup_fdre_C_R)       -0.426  1501.208    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[2]
  -------------------------------------------------------------------
                         required time                       1501.208    
                         arrival time                        -507.650    
  -------------------------------------------------------------------
                         slack                                993.558    

Slack (MET) :             993.558ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.981ns  (logic 0.831ns (13.895%)  route 5.150ns (86.107%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1501.495 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 501.669 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.669   501.669    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.459   502.128 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/Q
                         net (fo=15, routed)          2.451   504.579    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[3]
    SLICE_X27Y8          LUT6 (Prop_lut6_I4_O)        0.124   504.703 r  MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_5/O
                         net (fo=1, routed)           0.876   505.578    MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_5_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I2_O)        0.124   505.702 r  MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_3/O
                         net (fo=2, routed)           0.484   506.186    MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_3_n_0
    SLICE_X26Y8          LUT4 (Prop_lut4_I1_O)        0.124   506.310 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress[13]_i_1/O
                         net (fo=14, routed)          1.339   507.650    MicroBlaze_i/waveParser_0/inst/p_0_in
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.495  1501.495    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.174  1501.669    
                         clock uncertainty           -0.035  1501.634    
    SLICE_X25Y3          FDRE (Setup_fdre_C_R)       -0.426  1501.208    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]
  -------------------------------------------------------------------
                         required time                       1501.208    
                         arrival time                        -507.650    
  -------------------------------------------------------------------
                         slack                                993.558    

Slack (MET) :             993.558ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.981ns  (logic 0.831ns (13.895%)  route 5.150ns (86.107%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1501.495 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 501.669 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.669   501.669    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y3          FDRE (Prop_fdre_C_Q)         0.459   502.128 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[3]/Q
                         net (fo=15, routed)          2.451   504.579    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[3]
    SLICE_X27Y8          LUT6 (Prop_lut6_I4_O)        0.124   504.703 r  MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_5/O
                         net (fo=1, routed)           0.876   505.578    MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_5_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I2_O)        0.124   505.702 r  MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_3/O
                         net (fo=2, routed)           0.484   506.186    MicroBlaze_i/waveParser_0/inst/waveRef0Address[13]_i_3_n_0
    SLICE_X26Y8          LUT4 (Prop_lut4_I1_O)        0.124   506.310 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress[13]_i_1/O
                         net (fo=14, routed)          1.339   507.650    MicroBlaze_i/waveParser_0/inst/p_0_in
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.495  1501.495    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y3          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.174  1501.669    
                         clock uncertainty           -0.035  1501.634    
    SLICE_X25Y3          FDRE (Setup_fdre_C_R)       -0.426  1501.208    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[4]
  -------------------------------------------------------------------
                         required time                       1501.208    
                         arrival time                        -507.650    
  -------------------------------------------------------------------
                         slack                                993.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.220%)  route 0.170ns (53.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y4          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/Q
                         net (fo=6, routed)           0.170   500.878    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[2]
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.873   500.873    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.621    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183   500.804    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1
  -------------------------------------------------------------------
                         required time                       -500.804    
                         arrival time                         500.878    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.220%)  route 0.170ns (53.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y4          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[2]/Q
                         net (fo=6, routed)           0.170   500.878    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[2]
    RAMB18_X1Y1          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.873   500.873    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y1          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.621    
    RAMB18_X1Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183   500.804    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1
  -------------------------------------------------------------------
                         required time                       -500.804    
                         arrival time                         500.878    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.964%)  route 0.172ns (54.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y5          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]/Q
                         net (fo=6, routed)           0.172   500.880    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[8]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.872   500.872    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.620    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.803    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0
  -------------------------------------------------------------------
                         required time                       -500.803    
                         arrival time                         500.880    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.370ns  (logic 0.146ns (39.448%)  route 0.224ns (60.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y6          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDRE (Prop_fdre_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[10]/Q
                         net (fo=6, routed)           0.224   500.933    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[10]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.872   500.872    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.620    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.803    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0
  -------------------------------------------------------------------
                         required time                       -500.803    
                         arrival time                         500.933    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.377ns  (logic 0.146ns (38.775%)  route 0.231ns (61.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y5          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[7]/Q
                         net (fo=6, routed)           0.231   500.939    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[7]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.872   500.872    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.620    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.803    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0
  -------------------------------------------------------------------
                         required time                       -500.803    
                         arrival time                         500.939    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.377ns  (logic 0.146ns (38.769%)  route 0.231ns (61.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y5          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/Q
                         net (fo=6, routed)           0.231   500.939    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[6]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.872   500.872    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.620    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.803    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0
  -------------------------------------------------------------------
                         required time                       -500.803    
                         arrival time                         500.939    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.377ns  (logic 0.146ns (38.740%)  route 0.231ns (61.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[5]/Q
                         net (fo=6, routed)           0.231   500.939    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[5]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.872   500.872    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.620    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   500.803    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0
  -------------------------------------------------------------------
                         required time                       -500.803    
                         arrival time                         500.939    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.378ns  (logic 0.146ns (38.589%)  route 0.232ns (61.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y6          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[11]/Q
                         net (fo=6, routed)           0.232   500.941    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[11]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.872   500.872    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.620    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183   500.803    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_0
  -------------------------------------------------------------------
                         required time                       -500.803    
                         arrival time                         500.941    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRARDADDR[3]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.399ns  (logic 0.167ns (41.850%)  route 0.232ns (58.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 500.564 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.564   500.564    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X28Y2          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.167   500.731 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/Q
                         net (fo=6, routed)           0.232   500.963    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[1]
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.873   500.873    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.640    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183   500.823    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1
  -------------------------------------------------------------------
                         required time                       -500.823    
                         arrival time                         500.963    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/ADDRARDADDR[3]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.399ns  (logic 0.167ns (41.850%)  route 0.232ns (58.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 500.564 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.564   500.564    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X28Y2          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.167   500.731 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/Q
                         net (fo=6, routed)           0.232   500.963    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[1]
    RAMB18_X1Y1          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.873   500.873    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y1          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.640    
    RAMB18_X1Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183   500.823    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1
  -------------------------------------------------------------------
                         required time                       -500.823    
                         arrival time                         500.963    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y5   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y12  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y4   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y8   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y4   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y11  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y6   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y10  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y3   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y7   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X18Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X19Y29  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          630  Failing Endpoints,  Worst Slack       -3.052ns,  Total Violation     -693.502ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.052ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.879ns  (logic 2.424ns (49.680%)  route 2.455ns (50.320%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 5.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.670     5.478    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y18          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.524     6.002 f  MicroBlaze_i/CC_0/inst/count_reg[10]/Q
                         net (fo=27, routed)          0.677     6.679    MicroBlaze_i/AddressFixer_0/inst/counter[10]
    SLICE_X9Y18          LUT1 (Prop_lut1_I0_O)        0.124     6.803 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.803    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.204 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.204    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.538 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[1]
                         net (fo=3, routed)           0.680     8.218    MicroBlaze_i/AddressFixer_0/inst/address3[12]
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.303     8.521 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.521    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.901 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.901    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.018    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.751     9.886    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.124    10.010 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.357    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X6Y24          FDRE (Setup_fdre_C_R)       -0.524     7.305    MicroBlaze_i/AddressFixer_0/inst/address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 -3.052    

Slack (VIOLATED) :        -3.052ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.879ns  (logic 2.424ns (49.680%)  route 2.455ns (50.320%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 5.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.670     5.478    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y18          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.524     6.002 f  MicroBlaze_i/CC_0/inst/count_reg[10]/Q
                         net (fo=27, routed)          0.677     6.679    MicroBlaze_i/AddressFixer_0/inst/counter[10]
    SLICE_X9Y18          LUT1 (Prop_lut1_I0_O)        0.124     6.803 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.803    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.204 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.204    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.538 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[1]
                         net (fo=3, routed)           0.680     8.218    MicroBlaze_i/AddressFixer_0/inst/address3[12]
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.303     8.521 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.521    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.901 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.901    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.018    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.751     9.886    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.124    10.010 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.357    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X6Y24          FDRE (Setup_fdre_C_R)       -0.524     7.305    MicroBlaze_i/AddressFixer_0/inst/address_reg[11]
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 -3.052    

Slack (VIOLATED) :        -3.052ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.879ns  (logic 2.424ns (49.680%)  route 2.455ns (50.320%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 5.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.670     5.478    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y18          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.524     6.002 f  MicroBlaze_i/CC_0/inst/count_reg[10]/Q
                         net (fo=27, routed)          0.677     6.679    MicroBlaze_i/AddressFixer_0/inst/counter[10]
    SLICE_X9Y18          LUT1 (Prop_lut1_I0_O)        0.124     6.803 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.803    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.204 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.204    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.538 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[1]
                         net (fo=3, routed)           0.680     8.218    MicroBlaze_i/AddressFixer_0/inst/address3[12]
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.303     8.521 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.521    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.901 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.901    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.018    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.751     9.886    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.124    10.010 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.357    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X6Y24          FDRE (Setup_fdre_C_R)       -0.524     7.305    MicroBlaze_i/AddressFixer_0/inst/address_reg[1]
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 -3.052    

Slack (VIOLATED) :        -3.052ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.879ns  (logic 2.424ns (49.680%)  route 2.455ns (50.320%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 5.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.670     5.478    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y18          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.524     6.002 f  MicroBlaze_i/CC_0/inst/count_reg[10]/Q
                         net (fo=27, routed)          0.677     6.679    MicroBlaze_i/AddressFixer_0/inst/counter[10]
    SLICE_X9Y18          LUT1 (Prop_lut1_I0_O)        0.124     6.803 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.803    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.204 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.204    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.538 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[1]
                         net (fo=3, routed)           0.680     8.218    MicroBlaze_i/AddressFixer_0/inst/address3[12]
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.303     8.521 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.521    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.901 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.901    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.018    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.751     9.886    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.124    10.010 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.357    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X6Y24          FDRE (Setup_fdre_C_R)       -0.524     7.305    MicroBlaze_i/AddressFixer_0/inst/address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 -3.052    

Slack (VIOLATED) :        -3.052ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.879ns  (logic 2.424ns (49.680%)  route 2.455ns (50.320%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 5.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.670     5.478    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y18          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.524     6.002 f  MicroBlaze_i/CC_0/inst/count_reg[10]/Q
                         net (fo=27, routed)          0.677     6.679    MicroBlaze_i/AddressFixer_0/inst/counter[10]
    SLICE_X9Y18          LUT1 (Prop_lut1_I0_O)        0.124     6.803 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.803    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.204 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.204    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.538 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[1]
                         net (fo=3, routed)           0.680     8.218    MicroBlaze_i/AddressFixer_0/inst/address3[12]
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.303     8.521 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.521    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.901 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.901    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.018    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.751     9.886    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.124    10.010 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.357    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[3]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X6Y24          FDRE (Setup_fdre_C_R)       -0.524     7.305    MicroBlaze_i/AddressFixer_0/inst/address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 -3.052    

Slack (VIOLATED) :        -3.052ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.879ns  (logic 2.424ns (49.680%)  route 2.455ns (50.320%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 5.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.670     5.478    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y18          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.524     6.002 f  MicroBlaze_i/CC_0/inst/count_reg[10]/Q
                         net (fo=27, routed)          0.677     6.679    MicroBlaze_i/AddressFixer_0/inst/counter[10]
    SLICE_X9Y18          LUT1 (Prop_lut1_I0_O)        0.124     6.803 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.803    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.204 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.204    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.538 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[1]
                         net (fo=3, routed)           0.680     8.218    MicroBlaze_i/AddressFixer_0/inst/address3[12]
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.303     8.521 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.521    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.901 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.901    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.018    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.751     9.886    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.124    10.010 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.357    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X6Y24          FDRE (Setup_fdre_C_R)       -0.524     7.305    MicroBlaze_i/AddressFixer_0/inst/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 -3.052    

Slack (VIOLATED) :        -3.052ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.879ns  (logic 2.424ns (49.680%)  route 2.455ns (50.320%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 5.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.670     5.478    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y18          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.524     6.002 f  MicroBlaze_i/CC_0/inst/count_reg[10]/Q
                         net (fo=27, routed)          0.677     6.679    MicroBlaze_i/AddressFixer_0/inst/counter[10]
    SLICE_X9Y18          LUT1 (Prop_lut1_I0_O)        0.124     6.803 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.803    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.204 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.204    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.538 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[1]
                         net (fo=3, routed)           0.680     8.218    MicroBlaze_i/AddressFixer_0/inst/address3[12]
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.303     8.521 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.521    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.901 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.901    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.018    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.751     9.886    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.124    10.010 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.357    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X6Y24          FDRE (Setup_fdre_C_R)       -0.524     7.305    MicroBlaze_i/AddressFixer_0/inst/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 -3.052    

Slack (VIOLATED) :        -3.052ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.879ns  (logic 2.424ns (49.680%)  route 2.455ns (50.320%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 5.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.670     5.478    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y18          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.524     6.002 f  MicroBlaze_i/CC_0/inst/count_reg[10]/Q
                         net (fo=27, routed)          0.677     6.679    MicroBlaze_i/AddressFixer_0/inst/counter[10]
    SLICE_X9Y18          LUT1 (Prop_lut1_I0_O)        0.124     6.803 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.803    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.204 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.204    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.538 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[1]
                         net (fo=3, routed)           0.680     8.218    MicroBlaze_i/AddressFixer_0/inst/address3[12]
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.303     8.521 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.521    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.901 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.901    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.018    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.751     9.886    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.124    10.010 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.357    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X6Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X6Y24          FDRE (Setup_fdre_C_R)       -0.524     7.305    MicroBlaze_i/AddressFixer_0/inst/address_reg[6]
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 -3.052    

Slack (VIOLATED) :        -2.957ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.879ns  (logic 2.424ns (49.680%)  route 2.455ns (50.320%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 5.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.670     5.478    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y18          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.524     6.002 f  MicroBlaze_i/CC_0/inst/count_reg[10]/Q
                         net (fo=27, routed)          0.677     6.679    MicroBlaze_i/AddressFixer_0/inst/counter[10]
    SLICE_X9Y18          LUT1 (Prop_lut1_I0_O)        0.124     6.803 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.803    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.204 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.204    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.538 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[1]
                         net (fo=3, routed)           0.680     8.218    MicroBlaze_i/AddressFixer_0/inst/address3[12]
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.303     8.521 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.521    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.901 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.901    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.018    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.751     9.886    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.124    10.010 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.357    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X7Y24          FDRE (Setup_fdre_C_R)       -0.429     7.400    MicroBlaze_i/AddressFixer_0/inst/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 -2.957    

Slack (VIOLATED) :        -2.957ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.879ns  (logic 2.424ns (49.680%)  route 2.455ns (50.320%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 5.478 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.670     5.478    MicroBlaze_i/CC_0/inst/clk
    SLICE_X8Y18          FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.524     6.002 f  MicroBlaze_i/CC_0/inst/count_reg[10]/Q
                         net (fo=27, routed)          0.677     6.679    MicroBlaze_i/AddressFixer_0/inst/counter[10]
    SLICE_X9Y18          LUT1 (Prop_lut1_I0_O)        0.124     6.803 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.803    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_i_1_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.204 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.204    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.538 f  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/O[1]
                         net (fo=3, routed)           0.680     8.218    MicroBlaze_i/AddressFixer_0/inst/address3[12]
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.303     8.521 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.521    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_i_6_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.901 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.901    MicroBlaze_i/AddressFixer_0/inst/address2_carry__0_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.018 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.018    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.751     9.886    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.124    10.010 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.347    10.357    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X7Y24          FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X7Y24          FDRE (Setup_fdre_C_R)       -0.429     7.400    MicroBlaze_i/AddressFixer_0/inst/address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                 -2.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.773%)  route 0.175ns (54.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.584     0.925    <hidden>
    SLICE_X0Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  <hidden>
                         net (fo=2, routed)           0.175     1.248    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.851     1.221    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.016     1.208    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.580%)  route 0.213ns (53.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.559     0.900    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[17]/Q
                         net (fo=1, routed)           0.213     1.254    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[17]
    SLICE_X17Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.299 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3[17]_i_1/O
                         net (fo=1, routed)           0.000     1.299    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[17]
    SLICE_X17Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.830     1.200    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg[17]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.091     1.257    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].reg3_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.224%)  route 0.216ns (53.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.559     0.900    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[21]/Q
                         net (fo=1, routed)           0.216     1.257    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[21]
    SLICE_X15Y39         LUT5 (Prop_lut5_I0_O)        0.045     1.302 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].reg3[21]_i_1/O
                         net (fo=1, routed)           0.000     1.302    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[21]
    SLICE_X15Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X15Y39         FDRE (Hold_fdre_C_D)         0.092     1.257    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].reg3_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.852%)  route 0.175ns (54.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.584     0.925    <hidden>
    SLICE_X0Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  <hidden>
                         net (fo=2, routed)           0.175     1.247    <hidden>
    SLICE_X0Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.851     1.221    <hidden>
    SLICE_X0Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)        -0.001     1.191    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.227ns (54.331%)  route 0.191ns (45.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.586     0.927    <hidden>
    SLICE_X5Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128     1.055 f  <hidden>
                         net (fo=2, routed)           0.191     1.245    <hidden>
    SLICE_X5Y51          LUT6 (Prop_lut6_I1_O)        0.099     1.344 r  <hidden>
                         net (fo=1, routed)           0.000     1.344    <hidden>
    SLICE_X5Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.853     1.223    <hidden>
    SLICE_X5Y51          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.091     1.285    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.440%)  route 0.223ns (63.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.558     0.899    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X22Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.223     1.250    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_io_i_d2[11]
    SLICE_X19Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[11]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.017     1.182    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.360%)  route 0.201ns (57.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.559     0.900    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X24Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.201     1.249    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_io_i_d2[19]
    SLICE_X21Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.829     1.199    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[19]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.016     1.181    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.895%)  route 0.257ns (55.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.565     0.906    <hidden>
    SLICE_X10Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  <hidden>
                         net (fo=1, routed)           0.257     1.326    <hidden>
    SLICE_X10Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.371 r  <hidden>
                         net (fo=1, routed)           0.000     1.371    <hidden>
    SLICE_X10Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.835     1.205    <hidden>
    SLICE_X10Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.176    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.121     1.297    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.360%)  route 0.201ns (57.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.560     0.901    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X24Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.049 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.201     1.250    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_io_i_d2[15]
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.830     1.200    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[15]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.005     1.171    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.758%)  route 0.205ns (59.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.564     0.905    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y49         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.205     1.250    MicroBlaze_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.831     1.201    MicroBlaze_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X19Y51         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X19Y51         FDRE (Hold_fdre_C_R)        -0.018     1.154    MicroBlaze_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y5   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y12  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y4   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y8   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y4   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y11  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y6   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y10  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y3   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y7   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y51  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y51  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y49  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y49  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y24   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y24   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y24   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y24   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y24   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y24   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y51  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X12Y51  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y49  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y49  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y24   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y24   MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y24   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y24   MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y24   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y24   MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       58.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.998ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.181ns  (logic 1.255ns (39.454%)  route 1.926ns (60.546%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 563.989 - 562.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 501.661 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.661   501.661    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X16Y29         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y29         FDRE (Prop_fdre_C_Q)         0.484   502.145 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/Q
                         net (fo=1, routed)           0.685   502.831    MicroBlaze_i/Serializer_0/inst/waveIn[11]
    SLICE_X17Y30         LUT4 (Prop_lut4_I1_O)        0.321   503.152 r  MicroBlaze_i/Serializer_0/inst/MISO_i_14/O
                         net (fo=1, routed)           0.796   503.948    MicroBlaze_i/Serializer_0/inst/MISO_i_14_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I0_O)        0.326   504.274 r  MicroBlaze_i/Serializer_0/inst/MISO_i_6/O
                         net (fo=1, routed)           0.444   504.718    MicroBlaze_i/Serializer_0/inst/MISO_i_6_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I4_O)        0.124   504.842 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   504.842    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X18Y30         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.489   563.989    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X18Y30         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   563.989    
                         clock uncertainty           -0.178   563.811    
    SLICE_X18Y30         FDRE (Setup_fdre_C_D)        0.029   563.840    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.840    
                         arrival time                        -504.842    
  -------------------------------------------------------------------
                         slack                                 58.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.794ns  (logic 0.321ns (40.414%)  route 0.473ns (59.579%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 500.821 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.555   500.555    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X17Y30         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.133   500.688 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[7]/Q
                         net (fo=1, routed)           0.225   500.912    MicroBlaze_i/Serializer_0/inst/waveIn[7]
    SLICE_X17Y30         LUT4 (Prop_lut4_I2_O)        0.098   501.010 r  MicroBlaze_i/Serializer_0/inst/MISO_i_15/O
                         net (fo=1, routed)           0.103   501.113    MicroBlaze_i/Serializer_0/inst/MISO_i_15_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I2_O)        0.045   501.158 r  MicroBlaze_i/Serializer_0/inst/MISO_i_6/O
                         net (fo=1, routed)           0.146   501.304    MicroBlaze_i/Serializer_0/inst/MISO_i_6_n_0
    SLICE_X18Y30         LUT6 (Prop_lut6_I4_O)        0.045   501.349 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.349    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X18Y30         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.821   500.821    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X18Y30         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.821    
                         clock uncertainty            0.178   501.000    
    SLICE_X18Y30         FDRE (Hold_fdre_C_D)         0.091   501.091    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.090    
                         arrival time                         501.349    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       25.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.974ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.685ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.535ns  (logic 0.459ns (10.121%)  route 4.076ns (89.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 470.406 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656   470.406    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.459   470.865 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=12, routed)          4.076   474.941    MicroBlaze_i/BlockRam_0/inst/inWave1[10]
    RAMB18_X1Y1          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.542   501.542    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y1          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.626    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -474.941    
  -------------------------------------------------------------------
                         slack                                 25.685    

Slack (MET) :             25.966ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.254ns  (logic 0.459ns (10.790%)  route 3.795ns (89.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 470.406 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656   470.406    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.459   470.865 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=12, routed)          3.795   474.660    MicroBlaze_i/BlockRam_0/inst/inWave1[10]
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.542   501.542    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.626    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -474.660    
  -------------------------------------------------------------------
                         slack                                 25.966    

Slack (MET) :             26.136ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        4.081ns  (logic 0.459ns (11.248%)  route 3.622ns (88.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 501.537 - 500.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 470.405 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.655   470.405    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.459   470.864 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=12, routed)          3.622   474.486    MicroBlaze_i/BlockRam_0/inst/inWave1[4]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.537   501.537    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.537    
                         clock uncertainty           -0.178   501.358    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737   500.621    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
  -------------------------------------------------------------------
                         required time                        500.621    
                         arrival time                        -474.486    
  -------------------------------------------------------------------
                         slack                                 26.136    

Slack (MET) :             26.222ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.999ns  (logic 0.459ns (11.478%)  route 3.540ns (88.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 470.405 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.655   470.405    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.459   470.864 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=12, routed)          3.540   474.404    MicroBlaze_i/BlockRam_0/inst/inWave1[11]
    RAMB18_X1Y1          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.542   501.542    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y1          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.626    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_3_1
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -474.404    
  -------------------------------------------------------------------
                         slack                                 26.222    

Slack (MET) :             26.457ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.765ns  (logic 0.459ns (12.192%)  route 3.306ns (87.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 501.543 - 500.000 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 470.406 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.656   470.406    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.459   470.865 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=12, routed)          3.306   474.171    MicroBlaze_i/BlockRam_0/inst/inWave1[10]
    RAMB18_X2Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.543   501.543    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X2Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.543    
                         clock uncertainty           -0.178   501.364    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.627    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_1
  -------------------------------------------------------------------
                         required time                        500.627    
                         arrival time                        -474.171    
  -------------------------------------------------------------------
                         slack                                 26.457    

Slack (MET) :             26.505ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.717ns  (logic 0.459ns (12.349%)  route 3.258ns (87.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 470.405 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.655   470.405    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.459   470.864 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=12, routed)          3.258   474.122    MicroBlaze_i/BlockRam_0/inst/inWave1[11]
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.542   501.542    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.626    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_2_1
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -474.122    
  -------------------------------------------------------------------
                         slack                                 26.505    

Slack (MET) :             26.652ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.566ns  (logic 0.459ns (12.870%)  route 3.107ns (87.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 470.405 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.655   470.405    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.459   470.864 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=12, routed)          3.107   473.971    MicroBlaze_i/BlockRam_0/inst/inWave1[4]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.539   501.539    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737   500.623    MicroBlaze_i/BlockRam_0/inst/Ram3_reg_2_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -473.971    
  -------------------------------------------------------------------
                         slack                                 26.652    

Slack (MET) :             26.700ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.510ns  (logic 0.459ns (13.077%)  route 3.051ns (86.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 501.531 - 500.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 470.405 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.655   470.405    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.459   470.864 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=12, routed)          3.051   473.915    MicroBlaze_i/BlockRam_0/inst/inWave1[7]
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.531   501.531    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X2Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.531    
                         clock uncertainty           -0.178   501.352    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737   500.615    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_3_0
  -------------------------------------------------------------------
                         required time                        500.615    
                         arrival time                        -473.915    
  -------------------------------------------------------------------
                         slack                                 26.700    

Slack (MET) :             26.869ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.353ns  (logic 0.459ns (13.688%)  route 2.894ns (86.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 501.543 - 500.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 470.405 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.655   470.405    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.459   470.864 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=12, routed)          2.894   473.758    MicroBlaze_i/BlockRam_0/inst/inWave1[11]
    RAMB18_X2Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.543   501.543    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB18_X2Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.543    
                         clock uncertainty           -0.178   501.364    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.627    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_1_1
  -------------------------------------------------------------------
                         required time                        500.627    
                         arrival time                        -473.758    
  -------------------------------------------------------------------
                         slack                                 26.869    

Slack (MET) :             26.922ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.285ns  (logic 0.459ns (13.972%)  route 2.826ns (86.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 501.528 - 500.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 470.405 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.655   470.405    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.459   470.864 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=12, routed)          2.826   473.690    MicroBlaze_i/BlockRam_0/inst/inWave1[7]
    RAMB36_X2Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.528   501.528    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X2Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.528    
                         clock uncertainty           -0.178   501.349    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737   500.612    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_0
  -------------------------------------------------------------------
                         required time                        500.612    
                         arrival time                        -473.690    
  -------------------------------------------------------------------
                         slack                                 26.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.974ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.506ns  (logic 0.146ns (28.834%)  route 0.360ns (71.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.551   531.801    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X19Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.146   531.947 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=12, routed)          0.360   532.307    MicroBlaze_i/BlockRam_0/inst/inWave1[8]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296   501.333    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0
  -------------------------------------------------------------------
                         required time                       -501.333    
                         arrival time                         532.307    
  -------------------------------------------------------------------
                         slack                                 30.974    

Slack (MET) :             30.981ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.514ns  (logic 0.167ns (32.495%)  route 0.347ns (67.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 531.800 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.550   531.800    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X20Y22         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.167   531.967 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/Q
                         net (fo=12, routed)          0.347   532.313    MicroBlaze_i/BlockRam_0/inst/inWave1[6]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296   501.333    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0
  -------------------------------------------------------------------
                         required time                       -501.333    
                         arrival time                         532.313    
  -------------------------------------------------------------------
                         slack                                 30.981    

Slack (MET) :             30.996ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.531ns  (logic 0.146ns (27.478%)  route 0.385ns (72.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 531.798 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548   531.798    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.146   531.944 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=12, routed)          0.385   532.329    MicroBlaze_i/BlockRam_0/inst/inWave1[4]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296   501.333    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0
  -------------------------------------------------------------------
                         required time                       -501.333    
                         arrival time                         532.329    
  -------------------------------------------------------------------
                         slack                                 30.996    

Slack (MET) :             31.003ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.539ns  (logic 0.146ns (27.101%)  route 0.393ns (72.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 531.798 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548   531.798    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.146   531.944 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=12, routed)          0.393   532.336    MicroBlaze_i/BlockRam_0/inst/inWave1[5]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.333    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0
  -------------------------------------------------------------------
                         required time                       -501.333    
                         arrival time                         532.336    
  -------------------------------------------------------------------
                         slack                                 31.003    

Slack (MET) :             31.007ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.542ns  (logic 0.146ns (26.914%)  route 0.396ns (73.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 531.798 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548   531.798    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.146   531.944 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=12, routed)          0.396   532.340    MicroBlaze_i/BlockRam_0/inst/inWave1[3]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.333    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0
  -------------------------------------------------------------------
                         required time                       -501.333    
                         arrival time                         532.340    
  -------------------------------------------------------------------
                         slack                                 31.007    

Slack (MET) :             31.009ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.544ns  (logic 0.146ns (26.815%)  route 0.398ns (73.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 531.798 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548   531.798    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.146   531.944 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=12, routed)          0.398   532.342    MicroBlaze_i/BlockRam_0/inst/inWave1[7]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.333    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0
  -------------------------------------------------------------------
                         required time                       -501.333    
                         arrival time                         532.342    
  -------------------------------------------------------------------
                         slack                                 31.009    

Slack (MET) :             31.027ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.563ns  (logic 0.146ns (25.940%)  route 0.417ns (74.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 531.798 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548   531.798    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.146   531.944 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=12, routed)          0.417   532.360    MicroBlaze_i/BlockRam_0/inst/inWave1[2]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.333    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0
  -------------------------------------------------------------------
                         required time                       -501.333    
                         arrival time                         532.360    
  -------------------------------------------------------------------
                         slack                                 31.027    

Slack (MET) :             31.063ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.607ns  (logic 0.146ns (24.063%)  route 0.461ns (75.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 531.798 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548   531.798    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.146   531.944 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=12, routed)          0.461   532.404    MicroBlaze_i/BlockRam_0/inst/inWave1[2]
    RAMB36_X1Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.866   500.866    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.866    
                         clock uncertainty            0.178   501.045    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.341    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1_0
  -------------------------------------------------------------------
                         required time                       -501.341    
                         arrival time                         532.404    
  -------------------------------------------------------------------
                         slack                                 31.063    

Slack (MET) :             31.064ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.606ns  (logic 0.146ns (24.110%)  route 0.460ns (75.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 500.864 - 500.000 ) 
    Source Clock Delay      (SCD):    0.548ns = ( 531.798 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548   531.798    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.146   531.944 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=12, routed)          0.460   532.403    MicroBlaze_i/BlockRam_0/inst/inWave1[4]
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.864   500.864    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.864    
                         clock uncertainty            0.178   501.043    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296   501.339    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_2_0
  -------------------------------------------------------------------
                         required time                       -501.339    
                         arrival time                         532.403    
  -------------------------------------------------------------------
                         slack                                 31.064    

Slack (MET) :             31.065ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.601ns  (logic 0.167ns (27.771%)  route 0.434ns (72.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.547ns = ( 531.797 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.547   531.797    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X20Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y24         FDRE (Prop_fdre_C_Q)         0.167   531.964 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=12, routed)          0.434   532.398    MicroBlaze_i/BlockRam_0/inst/inWave1[0]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_3_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   501.333    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_2_0
  -------------------------------------------------------------------
                         required time                       -501.333    
                         arrival time                         532.398    
  -------------------------------------------------------------------
                         slack                                 31.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.883ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.944ns  (logic 0.056ns (5.934%)  route 0.888ns (94.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.897ns = ( 503.397 - 502.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 500.000 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         0.888   500.888    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X23Y60         LUT3 (Prop_lut3_I2_O)        0.056   500.944 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000   500.944    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X23Y60         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   502.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   502.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.556   503.397    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X23Y60         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   503.397    
                         clock uncertainty           -0.083   503.314    
    SLICE_X23Y60         FDRE (Setup_fdre_C_D)        0.018   503.332    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                        503.332    
                         arrival time                        -500.944    
  -------------------------------------------------------------------
                         slack                                  2.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@997.500ns - clk1Mhz rise@1000.000ns)
  Data Path Delay:        1.701ns  (logic 0.100ns (5.877%)  route 1.601ns (94.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 1000.464 - 997.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge) 1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=104, routed)         1.601  1001.602    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X23Y60         LUT3 (Prop_lut3_I2_O)        0.100  1001.701 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000  1001.701    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X23Y60         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    997.500   997.500 f  
    PS7_X0Y0             PS7                          0.000   997.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   998.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   998.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.656  1000.464    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X23Y60         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1000.464    
                         clock uncertainty            0.083  1000.547    
    SLICE_X23Y60         FDRE (Hold_fdre_C_D)         0.272  1000.819    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                      -1000.819    
                         arrival time                        1001.701    
  -------------------------------------------------------------------
                         slack                                  0.883    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.507ns  (logic 0.124ns (4.947%)  route 2.383ns (95.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.950     1.950    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y48         LUT1 (Prop_lut1_I0_O)        0.124     2.074 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.433     2.507    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.501     2.693    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.045ns (4.345%)  route 0.991ns (95.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.856     0.856    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.901 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.135     1.036    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.832     1.202    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y48         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 0.580ns (16.692%)  route 2.895ns (83.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y52         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.122     5.552    <hidden>
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.124     5.676 f  <hidden>
                         net (fo=3, routed)           0.773     6.449    <hidden>
    SLICE_X4Y36          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.546     2.738    <hidden>
    SLICE_X4Y36          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 0.580ns (16.692%)  route 2.895ns (83.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y52         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.122     5.552    <hidden>
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.124     5.676 f  <hidden>
                         net (fo=3, routed)           0.773     6.449    <hidden>
    SLICE_X4Y36          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.546     2.738    <hidden>
    SLICE_X4Y36          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 0.580ns (16.692%)  route 2.895ns (83.308%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y52         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.122     5.552    <hidden>
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.124     5.676 f  <hidden>
                         net (fo=3, routed)           0.773     6.449    <hidden>
    SLICE_X4Y36          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.546     2.738    <hidden>
    SLICE_X4Y36          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.385ns  (logic 0.605ns (17.873%)  route 2.780ns (82.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y52         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.930     5.360    <hidden>
    SLICE_X7Y46          LUT1 (Prop_lut1_I0_O)        0.149     5.509 f  <hidden>
                         net (fo=3, routed)           0.850     6.359    <hidden>
    SLICE_X5Y35          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.546     2.738    <hidden>
    SLICE_X5Y35          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.385ns  (logic 0.605ns (17.873%)  route 2.780ns (82.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y52         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.930     5.360    <hidden>
    SLICE_X7Y46          LUT1 (Prop_lut1_I0_O)        0.149     5.509 f  <hidden>
                         net (fo=3, routed)           0.850     6.359    <hidden>
    SLICE_X5Y35          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.546     2.738    <hidden>
    SLICE_X5Y35          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.385ns  (logic 0.605ns (17.873%)  route 2.780ns (82.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y52         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.930     5.360    <hidden>
    SLICE_X7Y46          LUT1 (Prop_lut1_I0_O)        0.149     5.509 f  <hidden>
                         net (fo=3, routed)           0.850     6.359    <hidden>
    SLICE_X5Y35          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.546     2.738    <hidden>
    SLICE_X5Y35          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.365ns  (logic 0.610ns (18.128%)  route 2.755ns (81.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y52         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.122     5.552    <hidden>
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.154     5.706 f  <hidden>
                         net (fo=3, routed)           0.633     6.339    <hidden>
    SLICE_X6Y39          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.504     2.696    <hidden>
    SLICE_X6Y39          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.365ns  (logic 0.610ns (18.128%)  route 2.755ns (81.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y52         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.122     5.552    <hidden>
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.154     5.706 f  <hidden>
                         net (fo=3, routed)           0.633     6.339    <hidden>
    SLICE_X6Y39          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.504     2.696    <hidden>
    SLICE_X6Y39          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.365ns  (logic 0.610ns (18.128%)  route 2.755ns (81.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y52         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.122     5.552    <hidden>
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.154     5.706 f  <hidden>
                         net (fo=3, routed)           0.633     6.339    <hidden>
    SLICE_X6Y39          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.504     2.696    <hidden>
    SLICE_X6Y39          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.306ns  (logic 0.580ns (17.546%)  route 2.726ns (82.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.666     2.974    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y52         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.925     5.355    <hidden>
    SLICE_X7Y46          LUT1 (Prop_lut1_I0_O)        0.124     5.479 f  <hidden>
                         net (fo=3, routed)           0.801     6.280    <hidden>
    SLICE_X15Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.501     2.693    <hidden>
    SLICE_X15Y46         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.204ns (46.777%)  route 0.232ns (53.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.232     1.379    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[24]
    SLICE_X7Y39          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.832     1.202    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.204ns (46.222%)  route 0.237ns (53.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.237     1.382    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[15]
    SLICE_X7Y33          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.827     1.197    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y33          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.204ns (46.222%)  route 0.237ns (53.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.237     1.384    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[19]
    SLICE_X7Y40          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.833     1.203    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y40          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.204ns (45.602%)  route 0.243ns (54.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.243     1.388    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X6Y33          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.827     1.197    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y33          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.204ns (44.678%)  route 0.253ns (55.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.253     1.397    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X9Y33          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.827     1.197    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y33          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.204ns (44.678%)  route 0.253ns (55.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.253     1.399    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[25]
    SLICE_X9Y41          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.833     1.203    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y41          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.787%)  route 0.273ns (57.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.603     0.944    <hidden>
    RAMB36_X0Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.148 r  <hidden>
                         net (fo=1, routed)           0.273     1.421    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[31]
    SLICE_X8Y42          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.833     1.203    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X8Y42          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.419%)  route 0.277ns (57.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.599     0.940    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.204     1.144 r  <hidden>
                         net (fo=1, routed)           0.277     1.421    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[16]
    SLICE_X24Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.828     1.198    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X24Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.204ns (42.147%)  route 0.280ns (57.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.280     1.427    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[22]
    SLICE_X9Y34          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.828     1.198    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y34          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.204ns (41.380%)  route 0.289ns (58.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.289     1.434    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[17]
    SLICE_X7Y34          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.828     1.198    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y34          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     0.639 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1785, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





