$date
	Thu Sep 25 11:37:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Adder_4_tb $end
$var wire 5 ! s [4:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var integer 32 $ i [31:0] $end
$var integer 32 % j [31:0] $end
$scope module four $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 5 ( s [4:0] $end
$var wire 3 ) c [2:0] $end
$scope module first $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 , bar $end
$var wire 1 - baz $end
$var wire 1 . ci $end
$var wire 1 / co $end
$var wire 1 0 foo $end
$var wire 1 1 quux $end
$var wire 1 2 s $end
$var wire 1 3 temp $end
$upscope $end
$scope module fourth $end
$var wire 1 4 a $end
$var wire 1 5 b $end
$var wire 1 6 bar $end
$var wire 1 7 baz $end
$var wire 1 8 ci $end
$var wire 1 9 co $end
$var wire 1 : foo $end
$var wire 1 ; quux $end
$var wire 1 < s $end
$var wire 1 = temp $end
$upscope $end
$scope module second $end
$var wire 1 > a $end
$var wire 1 ? b $end
$var wire 1 @ bar $end
$var wire 1 A baz $end
$var wire 1 B ci $end
$var wire 1 C co $end
$var wire 1 D foo $end
$var wire 1 E quux $end
$var wire 1 F s $end
$var wire 1 G temp $end
$upscope $end
$scope module third $end
$var wire 1 H a $end
$var wire 1 I b $end
$var wire 1 J bar $end
$var wire 1 K baz $end
$var wire 1 L ci $end
$var wire 1 M co $end
$var wire 1 N foo $end
$var wire 1 O quux $end
$var wire 1 P s $end
$var wire 1 Q temp $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1Q
1P
0O
0N
0M
0L
0K
0J
1I
0H
1G
1F
0E
0D
0C
0B
0A
0@
1?
0>
1=
1<
0;
0:
09
08
07
06
15
04
13
12
01
00
0/
0.
0-
0,
1+
0*
b0 )
b1111 (
b1111 '
b0 &
b10000 %
b0 $
b1111 #
b0 "
b1111 !
$end
#10
19
1;
0<
16
18
1M
1O
0P
1J
1L
1C
1E
0F
1@
1B
b111 )
1/
b10000 !
b10000 (
02
11
03
10
1*
b1111 #
b1111 '
b10000 %
b1 "
b1 &
b1 $
#20
0@
0B
b110 )
0/
12
01
b10001 !
b10001 (
0F
13
00
0G
1D
0A
0*
1>
b1111 #
b1111 '
b10000 %
b10 "
b10 &
b10 $
#30
1F
1@
1A
1B
b111 )
1/
b10010 !
b10010 (
02
11
03
10
1*
b1111 #
b1111 '
b10000 %
b11 "
b11 &
b11 $
#40
0J
0L
0C
0E
0@
0B
b100 )
0/
12
01
1F
b10011 !
b10011 (
0P
13
00
1G
0D
0A
0Q
1N
0K
0*
0>
1H
b1111 #
b1111 '
b10000 %
b100 "
b100 &
b100 $
#50
1P
1J
1K
1L
1C
1E
0F
1@
1B
b111 )
1/
b10100 !
b10100 (
02
11
03
10
1*
b1111 #
b1111 '
b10000 %
b101 "
b101 &
b101 $
#60
0@
0B
b110 )
0/
12
01
b10101 !
b10101 (
0F
13
00
0G
1D
0A
0*
1>
b1111 #
b1111 '
b10000 %
b110 "
b110 &
b110 $
#70
1F
1@
1A
1B
b111 )
1/
b10110 !
b10110 (
02
11
03
10
1*
b1111 #
b1111 '
b10000 %
b111 "
b111 &
b111 $
#80
06
08
0M
0O
0J
0L
0C
0E
0@
0B
b0 )
0/
12
01
1F
1P
b10111 !
b10111 (
0<
13
00
1G
0D
0A
1Q
0N
0K
0=
1:
07
0*
0>
0H
14
b1111 #
b1111 '
b10000 %
b1000 "
b1000 &
b1000 $
#90
1<
16
17
18
1M
1O
0P
1J
1L
1C
1E
0F
1@
1B
b111 )
1/
b11000 !
b11000 (
02
11
03
10
1*
b1111 #
b1111 '
b10000 %
b1001 "
b1001 &
b1001 $
#100
0@
0B
b110 )
0/
12
01
b11001 !
b11001 (
0F
13
00
0G
1D
0A
0*
1>
b1111 #
b1111 '
b10000 %
b1010 "
b1010 &
b1010 $
#110
1F
1@
1A
1B
b111 )
1/
b11010 !
b11010 (
02
11
03
10
1*
b1111 #
b1111 '
b10000 %
b1011 "
b1011 &
b1011 $
#120
0J
0L
0C
0E
0@
0B
b100 )
0/
12
01
1F
b11011 !
b11011 (
0P
13
00
1G
0D
0A
0Q
1N
0K
0*
0>
1H
b1111 #
b1111 '
b10000 %
b1100 "
b1100 &
b1100 $
#130
1P
1J
1K
1L
1C
1E
0F
1@
1B
b111 )
1/
b11100 !
b11100 (
02
11
03
10
1*
b1111 #
b1111 '
b10000 %
b1101 "
b1101 &
b1101 $
#140
0@
0B
b110 )
0/
12
01
b11101 !
b11101 (
0F
13
00
0G
1D
0A
0*
1>
b1111 #
b1111 '
b10000 %
b1110 "
b1110 &
b1110 $
#150
1F
1@
1A
1B
b111 )
1/
b11110 !
b11110 (
02
11
03
10
1*
b1111 #
b1111 '
b10000 %
b1111 "
b1111 &
b1111 $
#160
b10000 $
