Analysis & Elaboration report for 374_Phase1
Tue Mar 29 12:42:02 2016
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for RamMemory:TheMemory|altsyncram:altsyncram_component|altsyncram_e224:auto_generated
  6. Parameter Settings for User Entity Instance: ClockGenerator:TheClockDivider|ClockGenerator_0002:clockgenerator_inst|altera_pll:altera_pll_i
  7. Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|IncDec:Negator|lpm_add_sub:LPM_ADD_SUB_component
  8. Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|IncDec:IncPC|lpm_add_sub:LPM_ADD_SUB_component
  9. Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|AddSub:AdderSubtractor|lpm_add_sub:LPM_ADD_SUB_component
 10. Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|SigDiv:DIVS|lpm_divide:LPM_DIVIDE_component
 11. Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Div:DIVU|lpm_divide:LPM_DIVIDE_component
 12. Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Shifter:SHLR|lpm_clshift:LPM_CLSHIFT_component
 13. Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|ArithShift:SHLRA|lpm_clshift:LPM_CLSHIFT_component
 14. Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Rotator:ROTATE|lpm_clshift:LPM_CLSHIFT_component
 15. Parameter Settings for User Entity Instance: RamMemory:TheMemory|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Analysis & Elaboration Settings
 18. Port Connectivity Checks: "ControlUnit_3Bus:TheControlUnit|SelectDecode_3bus:TheSelector"
 19. Port Connectivity Checks: "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|BoothMultiplier:Mult"
 20. Port Connectivity Checks: "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|IncDec:IncPC"
 21. Port Connectivity Checks: "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|IncDec:Negator"
 22. Port Connectivity Checks: "Datapath_3Bus:TheDatapath|PotatoALU:TheALU"
 23. Port Connectivity Checks: "Datapath_3Bus:TheDatapath"
 24. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                             ;
+-------------------------------+--------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue Mar 29 12:42:02 2016      ;
; Quartus II 64-Bit Version     ; 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name                 ; 374_Phase1                                 ;
; Top-level Entity Name         ; Datapath_3bus_tb                           ;
; Family                        ; Cyclone V                                  ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                  ;
; Total registers               ; N/A until Partition Merge                  ;
; Total pins                    ; N/A until Partition Merge                  ;
; Total virtual pins            ; N/A until Partition Merge                  ;
; Total block memory bits       ; N/A until Partition Merge                  ;
; Total PLLs                    ; N/A until Partition Merge                  ;
; Total DLLs                    ; N/A until Partition Merge                  ;
+-------------------------------+--------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                     ; IP Include File                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Altera ; altera_pll   ; 13.1    ; N/A          ; N/A          ; |Datapath_3bus_tb|ClockGenerator:TheClockDivider                                    ; D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ClockGenerator.vhd ;
; Altera ; LPM_ADD_SUB  ; 13.1    ; N/A          ; N/A          ; |Datapath_3bus_tb|Datapath_3Bus:TheDatapath|PotatoALU:TheALU|AddSub:AdderSubtractor ; D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/AddSub.vhd         ;
; Altera ; LPM_DIVIDE   ; 13.1    ; N/A          ; N/A          ; |Datapath_3bus_tb|Datapath_3Bus:TheDatapath|PotatoALU:TheALU|SigDiv:DIVS            ; D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/SigDiv.vhd         ;
; Altera ; LPM_DIVIDE   ; 13.1    ; N/A          ; N/A          ; |Datapath_3bus_tb|Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Div:DIVU               ; D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Div.vhd            ;
; Altera ; LPM_ADD_SUB  ; 13.1    ; N/A          ; N/A          ; |Datapath_3bus_tb|Datapath_3Bus:TheDatapath|PotatoALU:TheALU|IncDec:IncPC           ; D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/IncDec.vhd         ;
; Altera ; LPM_ADD_SUB  ; 13.1    ; N/A          ; N/A          ; |Datapath_3bus_tb|Datapath_3Bus:TheDatapath|PotatoALU:TheALU|IncDec:Negator         ; D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/IncDec.vhd         ;
; Altera ; LPM_CLSHIFT  ; 13.1    ; N/A          ; N/A          ; |Datapath_3bus_tb|Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Rotator:ROTATE         ; D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Rotator.vhd        ;
; Altera ; LPM_CLSHIFT  ; 13.1    ; N/A          ; N/A          ; |Datapath_3bus_tb|Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Shifter:SHLR           ; D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/Shifter.vhd        ;
; Altera ; LPM_CLSHIFT  ; 13.1    ; N/A          ; N/A          ; |Datapath_3bus_tb|Datapath_3Bus:TheDatapath|PotatoALU:TheALU|ArithShift:SHLRA       ; D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/ArithShift.vhd     ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |Datapath_3bus_tb|RamMemory:TheMemory                                               ; D:/OneDrive/_SchoolStuff/Third Year/Second term/ELEC 374/Lab Project/Phase 1/RamMemory.vhd      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for RamMemory:TheMemory|altsyncram:altsyncram_component|altsyncram_e224:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockGenerator:TheClockDivider|ClockGenerator_0002:clockgenerator_inst|altera_pll:altera_pll_i ;
+--------------------------------------+---------------+--------------------------------------------------------------------------------------+
; Parameter Name                       ; Value         ; Type                                                                                 ;
+--------------------------------------+---------------+--------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz      ; String                                                                               ;
; fractional_vco_multiplier            ; false         ; String                                                                               ;
; pll_type                             ; General       ; String                                                                               ;
; pll_subtype                          ; General       ; String                                                                               ;
; number_of_clocks                     ; 1             ; Signed Integer                                                                       ;
; operation_mode                       ; direct        ; String                                                                               ;
; deserialization_factor               ; 4             ; Signed Integer                                                                       ;
; data_rate                            ; 0             ; Signed Integer                                                                       ;
; sim_additional_refclk_cycles_to_lock ; 0             ; Signed Integer                                                                       ;
; output_clock_frequency0              ; 10.000000 MHz ; String                                                                               ;
; phase_shift0                         ; 0 ps          ; String                                                                               ;
; duty_cycle0                          ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency1              ; 0 MHz         ; String                                                                               ;
; phase_shift1                         ; 0 ps          ; String                                                                               ;
; duty_cycle1                          ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency2              ; 0 MHz         ; String                                                                               ;
; phase_shift2                         ; 0 ps          ; String                                                                               ;
; duty_cycle2                          ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency3              ; 0 MHz         ; String                                                                               ;
; phase_shift3                         ; 0 ps          ; String                                                                               ;
; duty_cycle3                          ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency4              ; 0 MHz         ; String                                                                               ;
; phase_shift4                         ; 0 ps          ; String                                                                               ;
; duty_cycle4                          ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency5              ; 0 MHz         ; String                                                                               ;
; phase_shift5                         ; 0 ps          ; String                                                                               ;
; duty_cycle5                          ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency6              ; 0 MHz         ; String                                                                               ;
; phase_shift6                         ; 0 ps          ; String                                                                               ;
; duty_cycle6                          ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency7              ; 0 MHz         ; String                                                                               ;
; phase_shift7                         ; 0 ps          ; String                                                                               ;
; duty_cycle7                          ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency8              ; 0 MHz         ; String                                                                               ;
; phase_shift8                         ; 0 ps          ; String                                                                               ;
; duty_cycle8                          ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency9              ; 0 MHz         ; String                                                                               ;
; phase_shift9                         ; 0 ps          ; String                                                                               ;
; duty_cycle9                          ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency10             ; 0 MHz         ; String                                                                               ;
; phase_shift10                        ; 0 ps          ; String                                                                               ;
; duty_cycle10                         ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency11             ; 0 MHz         ; String                                                                               ;
; phase_shift11                        ; 0 ps          ; String                                                                               ;
; duty_cycle11                         ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency12             ; 0 MHz         ; String                                                                               ;
; phase_shift12                        ; 0 ps          ; String                                                                               ;
; duty_cycle12                         ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency13             ; 0 MHz         ; String                                                                               ;
; phase_shift13                        ; 0 ps          ; String                                                                               ;
; duty_cycle13                         ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency14             ; 0 MHz         ; String                                                                               ;
; phase_shift14                        ; 0 ps          ; String                                                                               ;
; duty_cycle14                         ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency15             ; 0 MHz         ; String                                                                               ;
; phase_shift15                        ; 0 ps          ; String                                                                               ;
; duty_cycle15                         ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency16             ; 0 MHz         ; String                                                                               ;
; phase_shift16                        ; 0 ps          ; String                                                                               ;
; duty_cycle16                         ; 50            ; Signed Integer                                                                       ;
; output_clock_frequency17             ; 0 MHz         ; String                                                                               ;
; phase_shift17                        ; 0 ps          ; String                                                                               ;
; duty_cycle17                         ; 50            ; Signed Integer                                                                       ;
; m_cnt_hi_div                         ; 1             ; Signed Integer                                                                       ;
; m_cnt_lo_div                         ; 1             ; Signed Integer                                                                       ;
; m_cnt_bypass_en                      ; false         ; String                                                                               ;
; m_cnt_odd_div_duty_en                ; false         ; String                                                                               ;
; n_cnt_hi_div                         ; 1             ; Signed Integer                                                                       ;
; n_cnt_lo_div                         ; 1             ; Signed Integer                                                                       ;
; n_cnt_bypass_en                      ; false         ; String                                                                               ;
; n_cnt_odd_div_duty_en                ; false         ; String                                                                               ;
; c_cnt_hi_div0                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div0                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en0                     ; false         ; String                                                                               ;
; c_cnt_in_src0                        ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en0               ; false         ; String                                                                               ;
; c_cnt_prst0                          ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst0                   ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div1                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div1                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en1                     ; false         ; String                                                                               ;
; c_cnt_in_src1                        ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en1               ; false         ; String                                                                               ;
; c_cnt_prst1                          ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst1                   ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div2                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div2                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en2                     ; false         ; String                                                                               ;
; c_cnt_in_src2                        ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en2               ; false         ; String                                                                               ;
; c_cnt_prst2                          ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst2                   ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div3                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div3                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en3                     ; false         ; String                                                                               ;
; c_cnt_in_src3                        ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en3               ; false         ; String                                                                               ;
; c_cnt_prst3                          ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst3                   ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div4                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div4                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en4                     ; false         ; String                                                                               ;
; c_cnt_in_src4                        ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en4               ; false         ; String                                                                               ;
; c_cnt_prst4                          ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst4                   ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div5                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div5                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en5                     ; false         ; String                                                                               ;
; c_cnt_in_src5                        ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en5               ; false         ; String                                                                               ;
; c_cnt_prst5                          ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst5                   ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div6                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div6                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en6                     ; false         ; String                                                                               ;
; c_cnt_in_src6                        ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en6               ; false         ; String                                                                               ;
; c_cnt_prst6                          ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst6                   ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div7                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div7                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en7                     ; false         ; String                                                                               ;
; c_cnt_in_src7                        ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en7               ; false         ; String                                                                               ;
; c_cnt_prst7                          ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst7                   ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div8                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div8                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en8                     ; false         ; String                                                                               ;
; c_cnt_in_src8                        ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en8               ; false         ; String                                                                               ;
; c_cnt_prst8                          ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst8                   ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div9                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div9                        ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en9                     ; false         ; String                                                                               ;
; c_cnt_in_src9                        ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en9               ; false         ; String                                                                               ;
; c_cnt_prst9                          ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst9                   ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div10                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div10                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en10                    ; false         ; String                                                                               ;
; c_cnt_in_src10                       ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en10              ; false         ; String                                                                               ;
; c_cnt_prst10                         ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst10                  ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div11                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div11                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en11                    ; false         ; String                                                                               ;
; c_cnt_in_src11                       ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en11              ; false         ; String                                                                               ;
; c_cnt_prst11                         ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst11                  ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div12                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div12                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en12                    ; false         ; String                                                                               ;
; c_cnt_in_src12                       ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en12              ; false         ; String                                                                               ;
; c_cnt_prst12                         ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst12                  ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div13                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div13                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en13                    ; false         ; String                                                                               ;
; c_cnt_in_src13                       ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en13              ; false         ; String                                                                               ;
; c_cnt_prst13                         ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst13                  ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div14                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div14                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en14                    ; false         ; String                                                                               ;
; c_cnt_in_src14                       ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en14              ; false         ; String                                                                               ;
; c_cnt_prst14                         ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst14                  ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div15                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div15                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en15                    ; false         ; String                                                                               ;
; c_cnt_in_src15                       ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en15              ; false         ; String                                                                               ;
; c_cnt_prst15                         ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst15                  ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div16                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div16                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en16                    ; false         ; String                                                                               ;
; c_cnt_in_src16                       ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en16              ; false         ; String                                                                               ;
; c_cnt_prst16                         ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst16                  ; 0             ; Signed Integer                                                                       ;
; c_cnt_hi_div17                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_lo_div17                       ; 1             ; Signed Integer                                                                       ;
; c_cnt_bypass_en17                    ; false         ; String                                                                               ;
; c_cnt_in_src17                       ; ph_mux_clk    ; String                                                                               ;
; c_cnt_odd_div_duty_en17              ; false         ; String                                                                               ;
; c_cnt_prst17                         ; 1             ; Signed Integer                                                                       ;
; c_cnt_ph_mux_prst17                  ; 0             ; Signed Integer                                                                       ;
; pll_vco_div                          ; 1             ; Signed Integer                                                                       ;
; pll_slf_rst                          ; false         ; String                                                                               ;
; pll_output_clk_frequency             ; 0 MHz         ; String                                                                               ;
; pll_cp_current                       ; 0             ; Signed Integer                                                                       ;
; pll_bwctrl                           ; 0             ; Signed Integer                                                                       ;
; pll_fractional_division              ; 1             ; Signed Integer                                                                       ;
; pll_fractional_cout                  ; 24            ; Signed Integer                                                                       ;
; pll_dsm_out_sel                      ; 1st_order     ; String                                                                               ;
; mimic_fbclk_type                     ; gclk          ; String                                                                               ;
; pll_fbclk_mux_1                      ; glb           ; String                                                                               ;
; pll_fbclk_mux_2                      ; fb_1          ; String                                                                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk    ; String                                                                               ;
; pll_vcoph_div                        ; 1             ; Signed Integer                                                                       ;
; refclk1_frequency                    ; 0 MHz         ; String                                                                               ;
; pll_clkin_0_src                      ; clk_0         ; String                                                                               ;
; pll_clkin_1_src                      ; clk_0         ; String                                                                               ;
; pll_clk_loss_sw_en                   ; false         ; String                                                                               ;
; pll_auto_clk_sw_en                   ; false         ; String                                                                               ;
; pll_manu_clk_sw_en                   ; false         ; String                                                                               ;
; pll_clk_sw_dly                       ; 0             ; Signed Integer                                                                       ;
+--------------------------------------+---------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|IncDec:Negator|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                           ;
; CBXI_PARAMETER         ; add_sub_tih ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|IncDec:IncPC|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                            ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                         ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                              ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                                                         ;
; STYLE                  ; FAST        ; Untyped                                                                                         ;
; CBXI_PARAMETER         ; add_sub_tih ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|AddSub:AdderSubtractor|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                   ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                   ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                   ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                   ;
; USE_WYS                ; OFF         ; Untyped                                                                                                   ;
; STYLE                  ; FAST        ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_8lh ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|SigDiv:DIVS|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                      ;
+------------------------+----------------+-------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                            ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                   ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_j0r ; Untyped                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                            ;
+------------------------+----------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Div:DIVU|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                         ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_per ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Shifter:SHLR|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                                             ;
; LPM_SHIFTTYPE  ; LOGICAL         ; Untyped                                                                                             ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                                                      ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                                                      ;
; CBXI_PARAMETER ; lpm_clshift_9ge ; Untyped                                                                                             ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|ArithShift:SHLRA|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                    ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                                                 ;
; LPM_SHIFTTYPE  ; ARITHMETIC      ; Untyped                                                                                                 ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                                                          ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                                                          ;
; CBXI_PARAMETER ; lpm_clshift_oqe ; Untyped                                                                                                 ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Rotator:ROTATE|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                  ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                                               ;
; LPM_SHIFTTYPE  ; ROTATE          ; Untyped                                                                                               ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                                                        ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                                                        ;
; CBXI_PARAMETER ; lpm_clshift_jhc ; Untyped                                                                                               ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamMemory:TheMemory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                       ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                       ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                       ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; test.mif             ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_e224      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 1                                                   ;
; Entity Instance                           ; RamMemory:TheMemory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 32                                                  ;
;     -- NUMWORDS_A                         ; 512                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 0                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                         ;
+---------------------------------------------------------------------------------+------------------+--------------------+
; Option                                                                          ; Setting          ; Default Value      ;
+---------------------------------------------------------------------------------+------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6     ;                    ;
; Top-level entity name                                                           ; Datapath_3Bus_tb ; 374_Phase1         ;
; Family name                                                                     ; Cyclone V        ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On               ; Off                ;
; VHDL Show LMF Mapping Messages                                                  ; Off              ;                    ;
; Optimization Technique                                                          ; Speed            ; Balanced           ;
; PowerPlay Power Optimization                                                    ; Off              ; Normal compilation ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On               ; On                 ;
; Enable compact report table                                                     ; Off              ; Off                ;
; Restructure Multiplexers                                                        ; Auto             ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off              ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off              ; Off                ;
; Preserve fewer node names                                                       ; On               ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off              ; Off                ;
; Verilog Version                                                                 ; Verilog_2001     ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993        ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto             ; Auto               ;
; Safe State Machine                                                              ; Off              ; Off                ;
; Extract Verilog State Machines                                                  ; On               ; On                 ;
; Extract VHDL State Machines                                                     ; On               ; On                 ;
; Ignore Verilog initial constructs                                               ; Off              ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000             ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250              ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On               ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On               ; On                 ;
; Parallel Synthesis                                                              ; On               ; On                 ;
; DSP Block Balancing                                                             ; Auto             ; Auto               ;
; NOT Gate Push-Back                                                              ; On               ; On                 ;
; Power-Up Don't Care                                                             ; On               ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off              ; Off                ;
; Remove Duplicate Registers                                                      ; On               ; On                 ;
; Ignore CARRY Buffers                                                            ; Off              ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off              ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off              ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off              ; Off                ;
; Ignore LCELL Buffers                                                            ; Off              ; Off                ;
; Ignore SOFT Buffers                                                             ; On               ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off              ; Off                ;
; Carry Chain Length                                                              ; 70               ; 70                 ;
; Auto Carry Chains                                                               ; On               ; On                 ;
; Auto Open-Drain Pins                                                            ; On               ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off              ; Off                ;
; Auto ROM Replacement                                                            ; On               ; On                 ;
; Auto RAM Replacement                                                            ; On               ; On                 ;
; Auto DSP Block Replacement                                                      ; On               ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto             ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto             ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On               ; On                 ;
; Strict RAM Replacement                                                          ; Off              ; Off                ;
; Allow Synchronous Control Signals                                               ; On               ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off              ; Off                ;
; Auto Resource Sharing                                                           ; Off              ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off              ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off              ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off              ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On               ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off              ; Off                ;
; Timing-Driven Synthesis                                                         ; On               ; On                 ;
; Report Parameter Settings                                                       ; On               ; On                 ;
; Report Source Assignments                                                       ; On               ; On                 ;
; Report Connectivity Checks                                                      ; On               ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off              ; Off                ;
; Synchronization Register Chain Length                                           ; 3                ; 3                  ;
; HDL message level                                                               ; Level2           ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off              ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000             ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000             ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100              ; 100                ;
; Clock MUX Protection                                                            ; On               ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off              ; Off                ;
; Block Design Naming                                                             ; Auto             ; Auto               ;
; SDC constraint protection                                                       ; Off              ; Off                ;
; Synthesis Effort                                                                ; Auto             ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On               ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off              ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium           ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto             ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On               ; On                 ;
; Synthesis Seed                                                                  ; 1                ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On               ; On                 ;
+---------------------------------------------------------------------------------+------------------+--------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ControlUnit_3Bus:TheControlUnit|SelectDecode_3bus:TheSelector" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; garc ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|BoothMultiplier:Mult"                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; n_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; t_z_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; t_o_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|IncDec:IncPC" ;
+--------------+-------+----------+---------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                           ;
+--------------+-------+----------+---------------------------------------------------+
; datab[31..1] ; Input ; Info     ; Stuck at GND                                      ;
; datab[0]     ; Input ; Info     ; Stuck at VCC                                      ;
+--------------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|IncDec:Negator" ;
+--------------+-------+----------+-----------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                             ;
+--------------+-------+----------+-----------------------------------------------------+
; datab[31..1] ; Input ; Info     ; Stuck at GND                                        ;
; datab[0]     ; Input ; Info     ; Stuck at VCC                                        ;
+--------------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath_3Bus:TheDatapath|PotatoALU:TheALU"                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; carry_in      ; Input  ; Info     ; Stuck at GND                                                                        ;
; overflow_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; underflow_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; carry_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath_3Bus:TheDatapath"                                                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_out            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_out            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dp_ma_out[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r0_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r1_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r2_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r3_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r4_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r5_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r6_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r7_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r8_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r9_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r10_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r11_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r12_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r13_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r14_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r15_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rhi_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rlo_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; in_port[31..8]   ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Tue Mar 29 12:41:57 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 374_Phase1 -c 374_Phase1 --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file reg32.vhd
    Info (12022): Found design unit 1: reg32-cardgames
    Info (12023): Found entity 1: reg32
Info (12021): Found 2 design units, including 1 entities, in source file memdatareg.vhd
    Info (12022): Found design unit 1: MemDataReg-jesus
    Info (12023): Found entity 1: MemDataReg
Info (12021): Found 2 design units, including 1 entities, in source file boothmultiplier.vhd
    Info (12022): Found design unit 1: BoothMultiplier-operation
    Info (12023): Found entity 1: BoothMultiplier
Info (12021): Found 2 design units, including 1 entities, in source file sigdiv.vhd
    Info (12022): Found design unit 1: sigdiv-SYN
    Info (12023): Found entity 1: SigDiv
Info (12021): Found 2 design units, including 1 entities, in source file div.vhd
    Info (12022): Found design unit 1: div-SYN
    Info (12023): Found entity 1: Div
Info (12021): Found 2 design units, including 1 entities, in source file addsub.vhd
    Info (12022): Found design unit 1: addsub-SYN
    Info (12023): Found entity 1: AddSub
Info (12021): Found 2 design units, including 1 entities, in source file shifter.vhd
    Info (12022): Found design unit 1: shifter-SYN
    Info (12023): Found entity 1: Shifter
Info (12021): Found 2 design units, including 1 entities, in source file arithshift.vhd
    Info (12022): Found design unit 1: arithshift-SYN
    Info (12023): Found entity 1: ArithShift
Info (12021): Found 2 design units, including 1 entities, in source file rotator.vhd
    Info (12022): Found design unit 1: rotator-SYN
    Info (12023): Found entity 1: Rotator
Info (12021): Found 2 design units, including 1 entities, in source file incdec.vhd
    Info (12022): Found design unit 1: incdec-SYN
    Info (12023): Found entity 1: IncDec
Info (12021): Found 2 design units, including 1 entities, in source file potatoalu.vhd
    Info (12022): Found design unit 1: PotatoALU-potato
    Info (12023): Found entity 1: PotatoALU
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant0.vhd
    Info (12022): Found design unit 1: lpm_constant0-SYN
    Info (12023): Found entity 1: lpm_constant0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd
    Info (12022): Found design unit 1: lpm_add_sub1-SYN
    Info (12023): Found entity 1: lpm_add_sub1
Info (12021): Found 2 design units, including 1 entities, in source file boothmultiplier_tb.vhd
    Info (12022): Found design unit 1: boothMultiplier_tb-testbench
    Info (12023): Found entity 1: BoothMultiplier_tb
Info (12021): Found 2 design units, including 1 entities, in source file potatoalu_tb.vhd
    Info (12022): Found design unit 1: PotatoALU_tb-yoloswag
    Info (12023): Found entity 1: PotatoALU_tb
Info (12021): Found 2 design units, including 1 entities, in source file datapath_3bus.vhd
    Info (12022): Found design unit 1: Datapath_3Bus-structure
    Info (12023): Found entity 1: Datapath_3Bus
Info (12021): Found 2 design units, including 1 entities, in source file datapath_3bus_tb.vhd
    Info (12022): Found design unit 1: Datapath_3bus_tb-yolo
    Info (12023): Found entity 1: Datapath_3bus_tb
Info (12021): Found 2 design units, including 1 entities, in source file reg32_r0.vhd
    Info (12022): Found design unit 1: reg32_r0-cardgames
    Info (12023): Found entity 1: reg32_r0
Info (12021): Found 2 design units, including 1 entities, in source file rammemory.vhd
    Info (12022): Found design unit 1: rammemory-SYN
    Info (12023): Found entity 1: RamMemory
Info (12021): Found 2 design units, including 1 entities, in source file selectdecode_3bus.vhd
    Info (12022): Found design unit 1: SelectDecode_3bus-swag
    Info (12023): Found entity 1: SelectDecode_3bus
Info (12021): Found 2 design units, including 1 entities, in source file conff_3bus.vhd
    Info (12022): Found design unit 1: ConFF_3Bus-swag
    Info (12023): Found entity 1: ConFF_3Bus
Info (12021): Found 2 design units, including 1 entities, in source file controlunit_3bus.vhd
    Info (12022): Found design unit 1: ControlUnit_3Bus-finally
    Info (12023): Found entity 1: ControlUnit_3Bus
Info (12021): Found 2 design units, including 1 entities, in source file reg32_asc.vhd
    Info (12022): Found design unit 1: reg32_asc-cardgames
    Info (12023): Found entity 1: reg32_asc
Info (12021): Found 2 design units, including 1 entities, in source file sevensegment.vhd
    Info (12022): Found design unit 1: SevenSegment-behav
    Info (12023): Found entity 1: SevenSegment
Info (12021): Found 2 design units, including 1 entities, in source file clockgenerator.vhd
    Info (12022): Found design unit 1: ClockGenerator-rtl
    Info (12023): Found entity 1: ClockGenerator
Info (12021): Found 1 design units, including 1 entities, in source file clockgenerator/clockgenerator_0002.v
    Info (12023): Found entity 1: ClockGenerator_0002
Info (12127): Elaborating entity "Datapath_3Bus_tb" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(28): object "b" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(28): object "c" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r5" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r6" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r7" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r8" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r9" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r10" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r11" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r12" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r13" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r14" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "r15" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "rHI" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Datapath_3Bus_tb.vhd(38): object "rLO" assigned a value but never read
Info (12128): Elaborating entity "ClockGenerator" for hierarchy "ClockGenerator:TheClockDivider"
Info (12128): Elaborating entity "ClockGenerator_0002" for hierarchy "ClockGenerator:TheClockDivider|ClockGenerator_0002:clockgenerator_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "ClockGenerator:TheClockDivider|ClockGenerator_0002:clockgenerator_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(399): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(401): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(296) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(297) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "ClockGenerator:TheClockDivider|ClockGenerator_0002:clockgenerator_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "ClockGenerator:TheClockDivider|ClockGenerator_0002:clockgenerator_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Datapath_3Bus" for hierarchy "Datapath_3Bus:TheDatapath"
Info (12128): Elaborating entity "PotatoALU" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU"
Info (12128): Elaborating entity "IncDec" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|IncDec:Negator"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|IncDec:Negator|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|IncDec:Negator|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|IncDec:Negator|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tih.tdf
    Info (12023): Found entity 1: add_sub_tih
Info (12128): Elaborating entity "add_sub_tih" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|IncDec:Negator|lpm_add_sub:LPM_ADD_SUB_component|add_sub_tih:auto_generated"
Info (12128): Elaborating entity "AddSub" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|AddSub:AdderSubtractor"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|AddSub:AdderSubtractor|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|AddSub:AdderSubtractor|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|AddSub:AdderSubtractor|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8lh.tdf
    Info (12023): Found entity 1: add_sub_8lh
Info (12128): Elaborating entity "add_sub_8lh" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|AddSub:AdderSubtractor|lpm_add_sub:LPM_ADD_SUB_component|add_sub_8lh:auto_generated"
Info (12128): Elaborating entity "BoothMultiplier" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|BoothMultiplier:Mult"
Info (12128): Elaborating entity "SigDiv" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|SigDiv:DIVS"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|SigDiv:DIVS|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|SigDiv:DIVS|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|SigDiv:DIVS|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j0r.tdf
    Info (12023): Found entity 1: lpm_divide_j0r
Info (12128): Elaborating entity "lpm_divide_j0r" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|SigDiv:DIVS|lpm_divide:LPM_DIVIDE_component|lpm_divide_j0r:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_49h.tdf
    Info (12023): Found entity 1: sign_div_unsign_49h
Info (12128): Elaborating entity "sign_div_unsign_49h" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|SigDiv:DIVS|lpm_divide:LPM_DIVIDE_component|lpm_divide_j0r:auto_generated|sign_div_unsign_49h:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf
    Info (12023): Found entity 1: alt_u_div_p2f
Info (12128): Elaborating entity "alt_u_div_p2f" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|SigDiv:DIVS|lpm_divide:LPM_DIVIDE_component|lpm_divide_j0r:auto_generated|sign_div_unsign_49h:divider|alt_u_div_p2f:divider"
Info (12128): Elaborating entity "Div" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Div:DIVU"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Div:DIVU|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Div:DIVU|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Div:DIVU|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_per.tdf
    Info (12023): Found entity 1: lpm_divide_per
Info (12128): Elaborating entity "lpm_divide_per" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Div:DIVU|lpm_divide:LPM_DIVIDE_component|lpm_divide_per:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh
Info (12128): Elaborating entity "sign_div_unsign_anh" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Div:DIVU|lpm_divide:LPM_DIVIDE_component|lpm_divide_per:auto_generated|sign_div_unsign_anh:divider"
Info (12128): Elaborating entity "Shifter" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Shifter:SHLR"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Shifter:SHLR|lpm_clshift:LPM_CLSHIFT_component"
Info (12130): Elaborated megafunction instantiation "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Shifter:SHLR|lpm_clshift:LPM_CLSHIFT_component"
Info (12133): Instantiated megafunction "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Shifter:SHLR|lpm_clshift:LPM_CLSHIFT_component" with the following parameter:
    Info (12134): Parameter "lpm_shifttype" = "LOGICAL"
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthdist" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_9ge.tdf
    Info (12023): Found entity 1: lpm_clshift_9ge
Info (12128): Elaborating entity "lpm_clshift_9ge" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Shifter:SHLR|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_9ge:auto_generated"
Info (12128): Elaborating entity "ArithShift" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|ArithShift:SHLRA"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|ArithShift:SHLRA|lpm_clshift:LPM_CLSHIFT_component"
Info (12130): Elaborated megafunction instantiation "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|ArithShift:SHLRA|lpm_clshift:LPM_CLSHIFT_component"
Info (12133): Instantiated megafunction "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|ArithShift:SHLRA|lpm_clshift:LPM_CLSHIFT_component" with the following parameter:
    Info (12134): Parameter "lpm_shifttype" = "ARITHMETIC"
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthdist" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_oqe.tdf
    Info (12023): Found entity 1: lpm_clshift_oqe
Info (12128): Elaborating entity "lpm_clshift_oqe" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|ArithShift:SHLRA|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_oqe:auto_generated"
Info (12128): Elaborating entity "Rotator" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Rotator:ROTATE"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Rotator:ROTATE|lpm_clshift:LPM_CLSHIFT_component"
Info (12130): Elaborated megafunction instantiation "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Rotator:ROTATE|lpm_clshift:LPM_CLSHIFT_component"
Info (12133): Instantiated megafunction "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Rotator:ROTATE|lpm_clshift:LPM_CLSHIFT_component" with the following parameter:
    Info (12134): Parameter "lpm_shifttype" = "ROTATE"
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthdist" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_jhc.tdf
    Info (12023): Found entity 1: lpm_clshift_jhc
Info (12128): Elaborating entity "lpm_clshift_jhc" for hierarchy "Datapath_3Bus:TheDatapath|PotatoALU:TheALU|Rotator:ROTATE|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_jhc:auto_generated"
Info (12128): Elaborating entity "reg32_r0" for hierarchy "Datapath_3Bus:TheDatapath|reg32_r0:Register0"
Info (12128): Elaborating entity "reg32" for hierarchy "Datapath_3Bus:TheDatapath|reg32:Register1"
Info (12128): Elaborating entity "reg32_asc" for hierarchy "Datapath_3Bus:TheDatapath|reg32_asc:RegisterIR"
Warning (10631): VHDL Process Statement warning at reg32_asc.vhd(13): inferring latch(es) for signal or variable "output", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "output[0]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[1]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[2]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[3]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[4]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[5]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[6]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[7]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[8]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[9]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[10]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[11]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[12]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[13]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[14]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[15]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[16]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[17]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[18]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[19]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[20]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[21]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[22]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[23]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[24]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[25]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[26]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[27]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[28]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[29]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[30]" at reg32_asc.vhd(13)
Info (10041): Inferred latch for "output[31]" at reg32_asc.vhd(13)
Info (12128): Elaborating entity "MemDataReg" for hierarchy "Datapath_3Bus:TheDatapath|MemDataReg:MemoryAddressReg"
Warning (10631): VHDL Process Statement warning at MemDataReg.vhd(25): inferring latch(es) for signal or variable "MDR_out", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "MDR_out[0]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[1]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[2]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[3]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[4]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[5]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[6]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[7]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[8]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[9]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[10]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[11]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[12]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[13]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[14]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[15]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[16]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[17]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[18]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[19]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[20]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[21]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[22]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[23]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[24]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[25]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[26]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[27]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[28]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[29]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[30]" at MemDataReg.vhd(25)
Info (10041): Inferred latch for "MDR_out[31]" at MemDataReg.vhd(25)
Info (12128): Elaborating entity "RamMemory" for hierarchy "RamMemory:TheMemory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RamMemory:TheMemory|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RamMemory:TheMemory|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RamMemory:TheMemory|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "test.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e224.tdf
    Info (12023): Found entity 1: altsyncram_e224
Info (12128): Elaborating entity "altsyncram_e224" for hierarchy "RamMemory:TheMemory|altsyncram:altsyncram_component|altsyncram_e224:auto_generated"
Info (12128): Elaborating entity "ControlUnit_3Bus" for hierarchy "ControlUnit_3Bus:TheControlUnit"
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(896): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(898): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(900): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(1103): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(1105): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(1152): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(1154): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(1264): signal "branch_result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(1419): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(1421): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(1423): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(1425): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(1427): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(1429): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(1431): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(1433): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(1435): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ControlUnit_3Bus.vhd(1437): signal "ir_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ConFF_3Bus" for hierarchy "ControlUnit_3Bus:TheControlUnit|ConFF_3Bus:TheConFF"
Info (12128): Elaborating entity "SelectDecode_3bus" for hierarchy "ControlUnit_3Bus:TheControlUnit|SelectDecode_3bus:TheSelector"
Info (12128): Elaborating entity "SevenSegment" for hierarchy "SevenSegment:TheSevenSegment"
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 646 megabytes
    Info: Processing ended: Tue Mar 29 12:42:02 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


