0PPB
16-nm FinFET
28 GHz
3-port inductors
40nm CMOS
5G
60 GHz
60-GHz CMOS
6G
ABCD parameters
adversarial multi-agent RL
Adversarial Reinforcement Learning
AI-enabled layout automation
AI-rooted EDA
analog and mixed-signal circuit layout synthesis
analog automation
analog circuit design
analog circuit sizing
analog circuit synthesis
analog circuits
analog DFT
analog IC placement
analog layout automation
analog sizing
Analog-to-digital conversion
analytical extraction
Antiphase technique
approximate graph matching
ASAP 7nm
ASK modulator
AutoCkt
Automated design
automation
automation of analog design
automotive IC testing
Balun
Berkeley Analog Generator
broadband
cascode
cell-aware test
Circuit Design Automation
circuit optimization
CMOS
compact modeling
complex impedance
complex receptive field
complex source and load impedances
constraint annotation
current-controlled ring oscillator
deep learning
Deep reinforcement learning (RL)
Design methodology
device-aware test
distributed active transformer (DAT)
domain knowledge
Double- π
dual-band
duel-play scheme
edge attention
electro-osmotic velocity
electronic design automation
Electronic skin
electrophoretic velocity
EM simulation extraction
embedded processing
end-to-end design
equivalent circuit
equivalent lumped-circuit model
equivalent-circuit model
fingertip-scale
GED prediction
graph neural network
hierarchical symmetry
high-density e-skins
impedance conversion
implicit space mapping
interpolation
inverse design
inverse spiral inductor design
knowledge transfer
large circuit models (LCMs)
large language model
latent defect detection
layout parasitics
layout symmetry
layout synthesis
level crossing
level-crossing sampling
low-power CMOS
M:N transformer
machine learning for EDA
Markov Decision Process
microwave networks
millimeter wave
millimeter-wave (mm-wave)
millimeter-wave circuits
millimeter-wave modeling
mixer
MMIC
Model-based Policy Optimization
monolithic microwave integrated circuit (MMIC)
multimodal circuit representation learning
nanopore field-effect transistor
neural network classifier
neural networks
neuromorphic
neuromorphic LCS
neuromorphic tactile sensor
optimization
P2S optimization
parameter conversion
Parametric macromodeling
parasitic modeling
passive modeling
passivity
PEA network
performance prediction
PEX simulation
physical model
pinhole defect
Pipeline ADC
power amplifier
power amplifier (PA)
power converter
power efficiency
PPO
PPO (Proximal Policy Optimization)
PVDF piezoelectric
PVT-Robustness
rational approximation
reinforcement learning
RF circuits
RF embedded passive
RF/mm-Wave
RFIC
RRAM
RRAM Computing Circuits
S parameters
SBST
scattering manipulation
scattering parameters
second-order equivalent circuits
self-learning
sensitivity
Sensitivity analysis
SiGe
SiGe BiCMOS
signal-to-noise ratio
silicon
simulated annealing
single-protein detection
six-port
six-port transformer
six-port transformer modeling
slip detection
Soft Actor-Critic
space mapping
spike readout
spiking neural network
spiking readout
spiral inductors
spiral transformer balun (STB)
statistical
STT-MRAM
sub-millimeter resolution
surrogate
surrogate assisted models
surrogate functions
surrogate modeling
surrogate-assisted optimization
symmetric inductors
symmetry constraint extraction
synthesis
tactile sensing
tactile sensor readout
test transistor insertion
texture classification
texture sensing
thin-film technology
time encoding
time-domain simulation
tolerances
topology generation
topology selection
total harmonic distortion
transfer function
Transfer Learning
transformer
transformer modeling
Transistor modeling
transmitter
trust region
TSMC 40nm Process
TSMC 65 nm
tunable filter
two-port parameters
uncertainty quantification
UNet
up-converter
VCO Inductors
Verilog-A
visual inspection
Voltage-Controlled Oscillator
W-band
wireless sensor networks (WSNs)
yield
参数到规格优化
图神经网络
模拟电路设计自动化
深度强化学习
领域知识
