{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519421204442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519421204442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 13:26:44 2018 " "Processing started: Fri Feb 23 13:26:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519421204442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519421204442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PI_Controller_Test -c PI_Controller_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off PI_Controller_Test -c PI_Controller_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519421204442 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1519421204989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cole/downloads/mars rover decal/fpga/library/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/cole/downloads/mars rover decal/fpga/library/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "../Library/uart_transmitter.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/uart_transmitter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421205064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519421205064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cole/downloads/mars rover decal/fpga/library/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/cole/downloads/mars rover decal/fpga/library/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "../Library/uart_receiver.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/uart_receiver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421205072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519421205072 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "iob ../Library/uart.v(26) " "Unrecognized synthesis attribute \"iob\" at ../Library/uart.v(26)" {  } { { "../Library/uart.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/uart.v" 26 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519421205088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cole/downloads/mars rover decal/fpga/library/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/cole/downloads/mars rover decal/fpga/library/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../Library/uart.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421205088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519421205088 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "PWM_UTILITIES.v(295) " "Verilog HDL Module Instantiation warning at PWM_UTILITIES.v(295): ignored dangling comma in List of Port Connections" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 295 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1519421205100 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int PWM_UTILITIES.v(316) " "Verilog HDL Declaration warning at PWM_UTILITIES.v(316): \"int\" is SystemVerilog-2005 keyword" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 316 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1519421205100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_NORM int_norm PWM_UTILITIES.v(306) " "Verilog HDL Declaration information at PWM_UTILITIES.v(306): object \"INT_NORM\" differs only in case from object \"int_norm\" in the same scope" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519421205100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cole/downloads/mars rover decal/fpga/library/pwm_utilities.v 9 9 " "Found 9 design units, including 9 entities, in source file /users/cole/downloads/mars rover decal/fpga/library/pwm_utilities.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Gen " "Found entity 1: PWM_Gen" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421205100 ""} { "Info" "ISGN_ENTITY_NAME" "2 PWM_Counter " "Found entity 2: PWM_Counter" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421205100 ""} { "Info" "ISGN_ENTITY_NAME" "3 pulse_counter " "Found entity 3: pulse_counter" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421205100 ""} { "Info" "ISGN_ENTITY_NAME" "4 averager " "Found entity 4: averager" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421205100 ""} { "Info" "ISGN_ENTITY_NAME" "5 differentiator " "Found entity 5: differentiator" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421205100 ""} { "Info" "ISGN_ENTITY_NAME" "6 PI " "Found entity 6: PI" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421205100 ""} { "Info" "ISGN_ENTITY_NAME" "7 Step_Controller " "Found entity 7: Step_Controller" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421205100 ""} { "Info" "ISGN_ENTITY_NAME" "8 Servo_Controller " "Found entity 8: Servo_Controller" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421205100 ""} { "Info" "ISGN_ENTITY_NAME" "9 PID " "Found entity 9: PID" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421205100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519421205100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pi_controller_test.v 1 1 " "Found 1 design units, including 1 entities, in source file pi_controller_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 PI_Controller_Test " "Found entity 1: PI_Controller_Test" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421205104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519421205104 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sample PWM_UTILITIES.v(164) " "Verilog HDL Implicit Net warning at PWM_UTILITIES.v(164): created implicit net for \"sample\"" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421205104 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "output_value PWM_UTILITIES.v(272) " "Verilog HDL Implicit Net warning at PWM_UTILITIES.v(272): created implicit net for \"output_value\"" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421205104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PI_Controller_Test " "Elaborating entity \"PI_Controller_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519421205190 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK PI_Controller_Test.v(21) " "Output port \"I2C_SCLK\" at PI_Controller_Test.v(21) has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1519421205205 "|PI_Controller_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:on_chip_uart " "Elaborating entity \"uart\" for hierarchy \"uart:on_chip_uart\"" {  } { { "PI_Controller_Test.v" "on_chip_uart" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519421205227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart:on_chip_uart\|uart_transmitter:uatransmit " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart:on_chip_uart\|uart_transmitter:uatransmit\"" {  } { { "../Library/uart.v" "uatransmit" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/uart.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519421205227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_transmitter.v(48) " "Verilog HDL assignment warning at uart_transmitter.v(48): truncated value with size 32 to match size of target (13)" {  } { { "../Library/uart_transmitter.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/uart_transmitter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205227 "|PI_Controller_Test|uart:on_chip_uart|uart_transmitter:uatransmit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.v(58) " "Verilog HDL assignment warning at uart_transmitter.v(58): truncated value with size 32 to match size of target (4)" {  } { { "../Library/uart_transmitter.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/uart_transmitter.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205227 "|PI_Controller_Test|uart:on_chip_uart|uart_transmitter:uatransmit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_transmitter.v(69) " "Verilog HDL assignment warning at uart_transmitter.v(69): truncated value with size 32 to match size of target (1)" {  } { { "../Library/uart_transmitter.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/uart_transmitter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205227 "|PI_Controller_Test|uart:on_chip_uart|uart_transmitter:uatransmit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart:on_chip_uart\|uart_receiver:uareceive " "Elaborating entity \"uart_receiver\" for hierarchy \"uart:on_chip_uart\|uart_receiver:uareceive\"" {  } { { "../Library/uart.v" "uareceive" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/uart.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519421205243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_receiver.v(53) " "Verilog HDL assignment warning at uart_receiver.v(53): truncated value with size 32 to match size of target (13)" {  } { { "../Library/uart_receiver.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/uart_receiver.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205243 "|PI_Controller_Test|uart:on_chip_uart|uart_receiver:uareceive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.v(63) " "Verilog HDL assignment warning at uart_receiver.v(63): truncated value with size 32 to match size of target (4)" {  } { { "../Library/uart_receiver.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/uart_receiver.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205243 "|PI_Controller_Test|uart:on_chip_uart|uart_receiver:uareceive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Counter PWM_Counter:cnt1 " "Elaborating entity \"PWM_Counter\" for hierarchy \"PWM_Counter:cnt1\"" {  } { { "PI_Controller_Test.v" "cnt1" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519421205243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 PWM_UTILITIES.v(53) " "Verilog HDL assignment warning at PWM_UTILITIES.v(53): truncated value with size 32 to match size of target (30)" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205258 "|PI_Controller_Test|PWM_Counter:cnt1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM_UTILITIES.v(56) " "Verilog HDL assignment warning at PWM_UTILITIES.v(56): truncated value with size 32 to match size of target (8)" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205258 "|PI_Controller_Test|PWM_Counter:cnt1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM_UTILITIES.v(57) " "Verilog HDL assignment warning at PWM_UTILITIES.v(57): truncated value with size 32 to match size of target (8)" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205258 "|PI_Controller_Test|PWM_Counter:cnt1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Counter PWM_Counter:cnt2 " "Elaborating entity \"PWM_Counter\" for hierarchy \"PWM_Counter:cnt2\"" {  } { { "PI_Controller_Test.v" "cnt2" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519421205258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 PWM_UTILITIES.v(53) " "Verilog HDL assignment warning at PWM_UTILITIES.v(53): truncated value with size 32 to match size of target (30)" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205258 "|PI_Controller_Test|PWM_Counter:cnt2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM_UTILITIES.v(56) " "Verilog HDL assignment warning at PWM_UTILITIES.v(56): truncated value with size 32 to match size of target (8)" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205258 "|PI_Controller_Test|PWM_Counter:cnt2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM_UTILITIES.v(57) " "Verilog HDL assignment warning at PWM_UTILITIES.v(57): truncated value with size 32 to match size of target (8)" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205258 "|PI_Controller_Test|PWM_Counter:cnt2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PI PI:Controller " "Elaborating entity \"PI\" for hierarchy \"PI:Controller\"" {  } { { "PI_Controller_Test.v" "Controller" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519421205274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM_UTILITIES.v(201) " "Verilog HDL assignment warning at PWM_UTILITIES.v(201): truncated value with size 32 to match size of target (8)" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205274 "|PI_Controller_Test|PI:Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "averager PI:Controller\|averager:average1 " "Elaborating entity \"averager\" for hierarchy \"PI:Controller\|averager:average1\"" {  } { { "../Library/PWM_UTILITIES.v" "average1" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519421205274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 PWM_UTILITIES.v(117) " "Verilog HDL assignment warning at PWM_UTILITIES.v(117): truncated value with size 11 to match size of target (8)" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205274 "|PI_Controller_Test|PI:Controller|averager:average1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "data PWM_UTILITIES.v(121) " "Verilog HDL warning at PWM_UTILITIES.v(121): initial value for variable data should be constant" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 121 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1519421205274 "|PI_Controller_Test|PI:Controller|averager:average1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 PWM_UTILITIES.v(130) " "Verilog HDL assignment warning at PWM_UTILITIES.v(130): truncated value with size 32 to match size of target (30)" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205274 "|PI_Controller_Test|PI:Controller|averager:average1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Gen PWM_Gen:gen1 " "Elaborating entity \"PWM_Gen\" for hierarchy \"PWM_Gen:gen1\"" {  } { { "PI_Controller_Test.v" "gen1" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519421205274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 PWM_UTILITIES.v(25) " "Verilog HDL assignment warning at PWM_UTILITIES.v(25): truncated value with size 32 to match size of target (30)" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205274 "|PI_Controller_Test|PWM_Gen:gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PWM_UTILITIES.v(27) " "Verilog HDL assignment warning at PWM_UTILITIES.v(27): truncated value with size 32 to match size of target (1)" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205274 "|PI_Controller_Test|PWM_Gen:gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM_UTILITIES.v(28) " "Verilog HDL assignment warning at PWM_UTILITIES.v(28): truncated value with size 32 to match size of target (8)" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519421205274 "|PI_Controller_Test|PWM_Gen:gen1"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "PI:Controller\|averager:average1\|data_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"PI:Controller\|averager:average1\|data_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1519421205723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1519421205723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1519421205723 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421205723 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1519421205723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PI:Controller\|averager:average1\|altshift_taps:data_rtl_0 " "Elaborated megafunction instantiation \"PI:Controller\|averager:average1\|altshift_taps:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421205827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PI:Controller\|averager:average1\|altshift_taps:data_rtl_0 " "Instantiated megafunction \"PI:Controller\|averager:average1\|altshift_taps:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519421205828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519421205828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519421205828 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1519421205828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_15m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_15m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_15m " "Found entity 1: shift_taps_15m" {  } { { "db/shift_taps_15m.tdf" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/db/shift_taps_15m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421205891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519421205891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ab81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ab81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ab81 " "Found entity 1: altsyncram_ab81" {  } { { "db/altsyncram_ab81.tdf" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/db/altsyncram_ab81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421205991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519421205991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9pf " "Found entity 1: cntr_9pf" {  } { { "db/cntr_9pf.tdf" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/db/cntr_9pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421206091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519421206091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519421206200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519421206200 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIOH0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIOH0\[0\]\" and its non-tri-state driver." {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIOH0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIOH0\[5\]\" and its non-tri-state driver." {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1519421206492 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1519421206492 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[1\] " "Bidir \"GPIOH0\[1\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[3\] " "Bidir \"GPIOH0\[3\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "Bidir \"GPIO_2\[0\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "Bidir \"GPIO_2\[1\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "Bidir \"GPIO_2\[2\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "Bidir \"GPIO_2\[3\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "Bidir \"GPIO_2\[4\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "Bidir \"GPIO_2\[5\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "Bidir \"GPIO_2\[6\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "Bidir \"GPIO_2\[7\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "Bidir \"GPIO_2\[8\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "Bidir \"GPIO_2\[9\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "Bidir \"GPIO_2\[10\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "Bidir \"GPIO_2\[11\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "Bidir \"GPIO_2\[12\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[2\] " "Bidir \"GPIOH0\[2\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[4\] " "Bidir \"GPIOH0\[4\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[6\] " "Bidir \"GPIOH0\[6\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[7\] " "Bidir \"GPIOH0\[7\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[8\] " "Bidir \"GPIOH0\[8\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[9\] " "Bidir \"GPIOH0\[9\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[10\] " "Bidir \"GPIOH0\[10\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[11\] " "Bidir \"GPIOH0\[11\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[12\] " "Bidir \"GPIOH0\[12\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[13\] " "Bidir \"GPIOH0\[13\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[14\] " "Bidir \"GPIOH0\[14\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[15\] " "Bidir \"GPIOH0\[15\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[16\] " "Bidir \"GPIOH0\[16\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[17\] " "Bidir \"GPIOH0\[17\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[18\] " "Bidir \"GPIOH0\[18\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[19\] " "Bidir \"GPIOH0\[19\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[20\] " "Bidir \"GPIOH0\[20\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[21\] " "Bidir \"GPIOH0\[21\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[22\] " "Bidir \"GPIOH0\[22\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[23\] " "Bidir \"GPIOH0\[23\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[24\] " "Bidir \"GPIOH0\[24\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[25\] " "Bidir \"GPIOH0\[25\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[26\] " "Bidir \"GPIOH0\[26\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[27\] " "Bidir \"GPIOH0\[27\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[28\] " "Bidir \"GPIOH0\[28\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[29\] " "Bidir \"GPIOH0\[29\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[30\] " "Bidir \"GPIOH0\[30\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[31\] " "Bidir \"GPIOH0\[31\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[32\] " "Bidir \"GPIOH0\[32\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH0\[33\] " "Bidir \"GPIOH0\[33\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[0\] " "Bidir \"GPIOH1\[0\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[1\] " "Bidir \"GPIOH1\[1\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[2\] " "Bidir \"GPIOH1\[2\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[3\] " "Bidir \"GPIOH1\[3\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[4\] " "Bidir \"GPIOH1\[4\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[5\] " "Bidir \"GPIOH1\[5\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[6\] " "Bidir \"GPIOH1\[6\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[7\] " "Bidir \"GPIOH1\[7\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[8\] " "Bidir \"GPIOH1\[8\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[9\] " "Bidir \"GPIOH1\[9\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[10\] " "Bidir \"GPIOH1\[10\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[11\] " "Bidir \"GPIOH1\[11\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[12\] " "Bidir \"GPIOH1\[12\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[13\] " "Bidir \"GPIOH1\[13\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[14\] " "Bidir \"GPIOH1\[14\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[15\] " "Bidir \"GPIOH1\[15\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[16\] " "Bidir \"GPIOH1\[16\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[17\] " "Bidir \"GPIOH1\[17\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[18\] " "Bidir \"GPIOH1\[18\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[19\] " "Bidir \"GPIOH1\[19\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[20\] " "Bidir \"GPIOH1\[20\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[21\] " "Bidir \"GPIOH1\[21\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[22\] " "Bidir \"GPIOH1\[22\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[23\] " "Bidir \"GPIOH1\[23\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[24\] " "Bidir \"GPIOH1\[24\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[25\] " "Bidir \"GPIOH1\[25\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[26\] " "Bidir \"GPIOH1\[26\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[27\] " "Bidir \"GPIOH1\[27\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[28\] " "Bidir \"GPIOH1\[28\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[29\] " "Bidir \"GPIOH1\[29\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[30\] " "Bidir \"GPIOH1\[30\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[31\] " "Bidir \"GPIOH1\[31\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[32\] " "Bidir \"GPIOH1\[32\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOH1\[33\] " "Bidir \"GPIOH1\[33\]\" has no driver" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1519421206492 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1519421206492 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIOH0\[0\]~synth " "Node \"GPIOH0\[0\]~synth\"" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421206630 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIOH0\[5\]~synth " "Node \"GPIOH0\[5\]~synth\"" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421206630 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1519421206630 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519421206630 "|PI_Controller_Test|I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1519421206630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1519421206808 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.map.smsg " "Generated suppressed messages file C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1519421207130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1519421207282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421207282 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421207409 "|PI_Controller_Test|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421207409 "|PI_Controller_Test|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421207409 "|PI_Controller_Test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421207409 "|PI_Controller_Test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421207409 "|PI_Controller_Test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421207409 "|PI_Controller_Test|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421207409 "|PI_Controller_Test|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421207409 "|PI_Controller_Test|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH0_IN\[0\] " "No output dependent on input pin \"GPIOH0_IN\[0\]\"" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421207409 "|PI_Controller_Test|GPIOH0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH0_IN\[1\] " "No output dependent on input pin \"GPIOH0_IN\[1\]\"" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421207409 "|PI_Controller_Test|GPIOH0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH1_IN\[0\] " "No output dependent on input pin \"GPIOH1_IN\[0\]\"" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421207409 "|PI_Controller_Test|GPIOH1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIOH1_IN\[1\] " "No output dependent on input pin \"GPIOH1_IN\[1\]\"" {  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519421207409 "|PI_Controller_Test|GPIOH1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1519421207409 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1519421207409 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1519421207409 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "82 " "Implemented 82 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1519421207409 ""} { "Info" "ICUT_CUT_TM_LCELLS" "307 " "Implemented 307 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1519421207409 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1519421207409 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1519421207409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519421207446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 13:26:47 2018 " "Processing ended: Fri Feb 23 13:26:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519421207446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519421207446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519421207446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519421207446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519421208863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519421208863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 13:26:48 2018 " "Processing started: Fri Feb 23 13:26:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519421208863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1519421208863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PI_Controller_Test -c PI_Controller_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PI_Controller_Test -c PI_Controller_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1519421208863 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1519421209032 ""}
{ "Info" "0" "" "Project  = PI_Controller_Test" {  } {  } 0 0 "Project  = PI_Controller_Test" 0 0 "Fitter" 0 0 1519421209032 ""}
{ "Info" "0" "" "Revision = PI_Controller_Test" {  } {  } 0 0 "Revision = PI_Controller_Test" 0 0 "Fitter" 0 0 1519421209032 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1519421209110 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PI_Controller_Test EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"PI_Controller_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1519421209132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519421209179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519421209179 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1519421209345 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1519421209353 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1519421209664 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1519421209664 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1519421209664 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1519421209664 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 1159 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519421209680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 1161 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519421209680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 1163 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519421209680 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 1165 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519421209680 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1519421209680 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1519421209680 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1519421209680 ""}
{ "Info" "ISTA_SDC_FOUND" "PI_Controller_Test.sdc " "Reading SDC File: 'PI_Controller_Test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1519421210751 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1519421210751 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PI:Controller\|averager:average1\|clk_counter\[0\] " "Node: PI:Controller\|averager:average1\|clk_counter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1519421210751 "|PI_Controller_Test|PI:Controller|averager:average1|clk_counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Node: uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1519421210751 "|PI_Controller_Test|uart:on_chip_uart|uart_transmitter:uatransmit|clock_counter[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1519421210751 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1519421210751 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1519421210751 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1519421210751 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1519421210751 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1519421210751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1519421210782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PI:Controller\|averager:average1\|clk_counter\[0\] " "Destination node PI:Controller\|averager:average1\|clk_counter\[0\]" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 129 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PI:Controller|averager:average1|clk_counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519421210782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PI:Controller\|averager:average1\|clk_counter\[1\] " "Destination node PI:Controller\|averager:average1\|clk_counter\[1\]" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 129 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PI:Controller|averager:average1|clk_counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519421210782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PI:Controller\|averager:average1\|clk_counter\[2\] " "Destination node PI:Controller\|averager:average1\|clk_counter\[2\]" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 129 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PI:Controller|averager:average1|clk_counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519421210782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PI:Controller\|averager:average1\|clk_counter\[3\] " "Destination node PI:Controller\|averager:average1\|clk_counter\[3\]" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 129 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PI:Controller|averager:average1|clk_counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519421210782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PI:Controller\|averager:average1\|clk_counter\[4\] " "Destination node PI:Controller\|averager:average1\|clk_counter\[4\]" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 129 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PI:Controller|averager:average1|clk_counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519421210782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PI:Controller\|averager:average1\|clk_counter\[5\] " "Destination node PI:Controller\|averager:average1\|clk_counter\[5\]" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 129 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PI:Controller|averager:average1|clk_counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519421210782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PI:Controller\|averager:average1\|clk_counter\[6\] " "Destination node PI:Controller\|averager:average1\|clk_counter\[6\]" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 129 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PI:Controller|averager:average1|clk_counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519421210782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PI:Controller\|averager:average1\|clk_counter\[7\] " "Destination node PI:Controller\|averager:average1\|clk_counter\[7\]" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 129 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PI:Controller|averager:average1|clk_counter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519421210782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PI:Controller\|averager:average1\|clk_counter\[8\] " "Destination node PI:Controller\|averager:average1\|clk_counter\[8\]" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 129 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PI:Controller|averager:average1|clk_counter[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519421210782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PI:Controller\|averager:average1\|clk_counter\[9\] " "Destination node PI:Controller\|averager:average1\|clk_counter\[9\]" {  } { { "../Library/PWM_UTILITIES.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/Library/PWM_UTILITIES.v" 129 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PI:Controller|averager:average1|clk_counter[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519421210782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1519421210782 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1519421210782 ""}  } { { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 1153 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519421210782 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1519421210782 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519421210782 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1519421211267 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519421211267 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519421211267 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519421211267 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519421211267 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1519421211267 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1519421211267 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1519421211267 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1519421211283 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1519421211283 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1519421211283 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519421211368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1519421213084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519421213288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1519421213303 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1519421213688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519421213688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1519421214242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1519421215342 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1519421215342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519421215661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1519421215665 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1519421215665 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1519421215665 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1519421215681 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519421215761 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519421216061 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519421216124 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519421216647 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519421217211 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "96 Cyclone IV E " "96 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIOH0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0_IN[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0_IN\[0\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIOH0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0_IN[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0_IN\[1\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIOH1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1_IN[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1_IN\[0\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIOH1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1_IN[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1_IN\[1\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[2\] 3.3-V LVTTL A2 " "Pin GPIOH0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[2\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[4\] 3.3-V LVTTL B3 " "Pin GPIOH0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[4\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[6\] 3.3-V LVTTL A4 " "Pin GPIOH0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[6\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[7\] 3.3-V LVTTL B5 " "Pin GPIOH0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[7\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[8\] 3.3-V LVTTL A5 " "Pin GPIOH0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[8\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[9\] 3.3-V LVTTL D5 " "Pin GPIOH0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[9\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[10\] 3.3-V LVTTL B6 " "Pin GPIOH0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[10\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[11\] 3.3-V LVTTL A6 " "Pin GPIOH0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[11\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[12\] 3.3-V LVTTL B7 " "Pin GPIOH0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[12\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[13\] 3.3-V LVTTL D6 " "Pin GPIOH0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[13\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[14\] 3.3-V LVTTL A7 " "Pin GPIOH0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[14\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[15\] 3.3-V LVTTL C6 " "Pin GPIOH0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[15\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[16\] 3.3-V LVTTL C8 " "Pin GPIOH0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[16\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[17\] 3.3-V LVTTL E6 " "Pin GPIOH0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[17\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[18\] 3.3-V LVTTL E7 " "Pin GPIOH0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[18\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[19\] 3.3-V LVTTL D8 " "Pin GPIOH0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[19\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[20\] 3.3-V LVTTL E8 " "Pin GPIOH0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[20\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[21\] 3.3-V LVTTL F8 " "Pin GPIOH0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[21\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[22\] 3.3-V LVTTL F9 " "Pin GPIOH0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[22\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[23\] 3.3-V LVTTL E9 " "Pin GPIOH0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[23\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[24\] 3.3-V LVTTL C9 " "Pin GPIOH0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[24\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[25\] 3.3-V LVTTL D9 " "Pin GPIOH0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[25\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[26\] 3.3-V LVTTL E11 " "Pin GPIOH0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[26\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[27\] 3.3-V LVTTL E10 " "Pin GPIOH0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[27\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[28\] 3.3-V LVTTL C11 " "Pin GPIOH0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[28\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[29\] 3.3-V LVTTL B11 " "Pin GPIOH0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[29\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[30\] 3.3-V LVTTL A12 " "Pin GPIOH0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[30\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[31\] 3.3-V LVTTL D11 " "Pin GPIOH0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[31\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[32\] 3.3-V LVTTL D12 " "Pin GPIOH0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[32] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[32\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[33\] 3.3-V LVTTL B12 " "Pin GPIOH0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[33] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[33\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[0\] 3.3-V LVTTL F13 " "Pin GPIOH1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[0\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[1\] 3.3-V LVTTL T15 " "Pin GPIOH1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[1\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[2\] 3.3-V LVTTL T14 " "Pin GPIOH1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[2\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[3\] 3.3-V LVTTL T13 " "Pin GPIOH1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[3\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[4\] 3.3-V LVTTL R13 " "Pin GPIOH1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[4\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[5\] 3.3-V LVTTL T12 " "Pin GPIOH1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[5\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[6\] 3.3-V LVTTL R12 " "Pin GPIOH1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[6\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[7\] 3.3-V LVTTL T11 " "Pin GPIOH1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[7\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[8\] 3.3-V LVTTL T10 " "Pin GPIOH1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[8\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[9\] 3.3-V LVTTL R11 " "Pin GPIOH1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[9\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[10\] 3.3-V LVTTL P11 " "Pin GPIOH1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[10\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[11\] 3.3-V LVTTL R10 " "Pin GPIOH1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[11\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[12\] 3.3-V LVTTL N12 " "Pin GPIOH1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[12\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[13\] 3.3-V LVTTL P9 " "Pin GPIOH1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[13\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[14\] 3.3-V LVTTL N9 " "Pin GPIOH1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[14\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[15\] 3.3-V LVTTL N11 " "Pin GPIOH1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[15\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[16\] 3.3-V LVTTL L16 " "Pin GPIOH1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[16\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[17\] 3.3-V LVTTL K16 " "Pin GPIOH1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[17\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[18\] 3.3-V LVTTL R16 " "Pin GPIOH1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[18\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[19\] 3.3-V LVTTL L15 " "Pin GPIOH1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[19\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[20\] 3.3-V LVTTL P15 " "Pin GPIOH1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[20\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[21\] 3.3-V LVTTL P16 " "Pin GPIOH1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[21\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[22\] 3.3-V LVTTL R14 " "Pin GPIOH1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[22\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[23\] 3.3-V LVTTL N16 " "Pin GPIOH1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[23\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[24\] 3.3-V LVTTL N15 " "Pin GPIOH1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[24\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[25\] 3.3-V LVTTL P14 " "Pin GPIOH1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[25\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[26\] 3.3-V LVTTL L14 " "Pin GPIOH1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[26\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[27\] 3.3-V LVTTL N14 " "Pin GPIOH1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[27\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[28\] 3.3-V LVTTL M10 " "Pin GPIOH1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[28\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[29\] 3.3-V LVTTL L13 " "Pin GPIOH1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[29\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[30\] 3.3-V LVTTL J16 " "Pin GPIOH1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[30\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[31\] 3.3-V LVTTL K15 " "Pin GPIOH1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[31\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[32\] 3.3-V LVTTL J13 " "Pin GPIOH1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[32] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[32\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[33\] 3.3-V LVTTL J14 " "Pin GPIOH1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[33] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[33\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[0\] 3.3-V LVTTL D3 " "Pin GPIOH0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[0\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[1\] 3.3-V LVTTL C3 " "Pin GPIOH0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[1\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[3\] 3.3-V LVTTL A3 " "Pin GPIOH0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[3\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[5\] 3.3-V LVTTL B4 " "Pin GPIOH0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[5\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1519421217817 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1519421217817 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "82 " "Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[2\] a permanently disabled " "Pin GPIOH0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[2\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[4\] a permanently disabled " "Pin GPIOH0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[4\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[6\] a permanently disabled " "Pin GPIOH0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[6\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[7\] a permanently disabled " "Pin GPIOH0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[7\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[8\] a permanently disabled " "Pin GPIOH0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[8\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[9\] a permanently disabled " "Pin GPIOH0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[9\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[10\] a permanently disabled " "Pin GPIOH0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[10\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[11\] a permanently disabled " "Pin GPIOH0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[11\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[12\] a permanently disabled " "Pin GPIOH0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[12\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[13\] a permanently disabled " "Pin GPIOH0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[13\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[14\] a permanently disabled " "Pin GPIOH0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[14\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[15\] a permanently disabled " "Pin GPIOH0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[15\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[16\] a permanently disabled " "Pin GPIOH0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[16\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[17\] a permanently disabled " "Pin GPIOH0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[17\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[18\] a permanently disabled " "Pin GPIOH0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[18\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[19\] a permanently disabled " "Pin GPIOH0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[19\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[20\] a permanently disabled " "Pin GPIOH0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[20\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[21\] a permanently disabled " "Pin GPIOH0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[21\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[22\] a permanently disabled " "Pin GPIOH0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[22\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[23\] a permanently disabled " "Pin GPIOH0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[23\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[24\] a permanently disabled " "Pin GPIOH0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[24\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[25\] a permanently disabled " "Pin GPIOH0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[25\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[26\] a permanently disabled " "Pin GPIOH0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[26\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[27\] a permanently disabled " "Pin GPIOH0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[27\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[28\] a permanently disabled " "Pin GPIOH0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[28\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[29\] a permanently disabled " "Pin GPIOH0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[29\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[30\] a permanently disabled " "Pin GPIOH0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[30\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[31\] a permanently disabled " "Pin GPIOH0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[31\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[32\] a permanently disabled " "Pin GPIOH0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[32] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[32\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[33\] a permanently disabled " "Pin GPIOH0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[33] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[33\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[0\] a permanently disabled " "Pin GPIOH1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[0\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[1\] a permanently disabled " "Pin GPIOH1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[1\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[2\] a permanently disabled " "Pin GPIOH1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[2\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[3\] a permanently disabled " "Pin GPIOH1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[3\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[4\] a permanently disabled " "Pin GPIOH1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[4\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[5\] a permanently disabled " "Pin GPIOH1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[5\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[6\] a permanently disabled " "Pin GPIOH1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[6\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[7\] a permanently disabled " "Pin GPIOH1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[7\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[8\] a permanently disabled " "Pin GPIOH1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[8\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[9\] a permanently disabled " "Pin GPIOH1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[9\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[10\] a permanently disabled " "Pin GPIOH1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[10\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[11\] a permanently disabled " "Pin GPIOH1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[11\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[12\] a permanently disabled " "Pin GPIOH1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[12\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[13\] a permanently disabled " "Pin GPIOH1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[13\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[14\] a permanently disabled " "Pin GPIOH1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[14\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[15\] a permanently disabled " "Pin GPIOH1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[15\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[16\] a permanently disabled " "Pin GPIOH1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[16\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[17\] a permanently disabled " "Pin GPIOH1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[17\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[18\] a permanently disabled " "Pin GPIOH1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[18\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[19\] a permanently disabled " "Pin GPIOH1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[19\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[20\] a permanently disabled " "Pin GPIOH1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[20\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[21\] a permanently disabled " "Pin GPIOH1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[21\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[22\] a permanently disabled " "Pin GPIOH1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[22\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[23\] a permanently disabled " "Pin GPIOH1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[23\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[24\] a permanently disabled " "Pin GPIOH1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[24\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[25\] a permanently disabled " "Pin GPIOH1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[25\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[26\] a permanently disabled " "Pin GPIOH1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[26\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[27\] a permanently disabled " "Pin GPIOH1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[27\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[28\] a permanently disabled " "Pin GPIOH1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[28\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[29\] a permanently disabled " "Pin GPIOH1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[29\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[30\] a permanently disabled " "Pin GPIOH1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[30\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[31\] a permanently disabled " "Pin GPIOH1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[31\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[32\] a permanently disabled " "Pin GPIOH1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[32] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[32\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[33\] a permanently disabled " "Pin GPIOH1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH1[33] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[33\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[0\] a permanently enabled " "Pin GPIOH0\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[0\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[1\] a permanently disabled " "Pin GPIOH0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[1\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[3\] a permanently disabled " "Pin GPIOH0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[3\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[5\] a permanently enabled " "Pin GPIOH0\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIOH0[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[5\]" } } } } { "PI_Controller_Test.v" "" { Text "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.v" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIOH0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1519421217833 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1519421217833 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.fit.smsg " "Generated suppressed messages file C:/Users/Cole/Downloads/Mars Rover Decal/FPGA/PI Controller Test/PI_Controller_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1519421217997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "789 " "Peak virtual memory: 789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519421218418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 13:26:58 2018 " "Processing ended: Fri Feb 23 13:26:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519421218418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519421218418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519421218418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1519421218418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1519421219815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519421219815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 13:26:59 2018 " "Processing started: Fri Feb 23 13:26:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519421219815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1519421219815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PI_Controller_Test -c PI_Controller_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PI_Controller_Test -c PI_Controller_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1519421219815 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1519421221388 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1519421221419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519421221904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 13:27:01 2018 " "Processing ended: Fri Feb 23 13:27:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519421221904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519421221904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519421221904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1519421221904 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1519421222602 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1519421223356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519421223357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 13:27:02 2018 " "Processing started: Fri Feb 23 13:27:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519421223357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519421223357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PI_Controller_Test -c PI_Controller_Test " "Command: quartus_sta PI_Controller_Test -c PI_Controller_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519421223357 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1519421223523 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1519421223731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1519421223808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1519421223808 ""}
{ "Info" "ISTA_SDC_FOUND" "PI_Controller_Test.sdc " "Reading SDC File: 'PI_Controller_Test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1519421224177 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1519421224181 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PI:Controller\|averager:average1\|clk_counter\[0\] " "Node: PI:Controller\|averager:average1\|clk_counter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1519421224185 "|PI_Controller_Test|PI:Controller|averager:average1|clk_counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Node: uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1519421224185 "|PI_Controller_Test|uart:on_chip_uart|uart_transmitter:uatransmit|clock_counter[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1519421224361 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1519421224361 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1519421224377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.547 " "Worst-case setup slack is 12.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421224424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421224424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.547         0.000 CLOCK_50  " "   12.547         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421224424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1519421224424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421224440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421224440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 CLOCK_50  " "    0.358         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421224440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1519421224440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519421224440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519421224455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.570 " "Worst-case minimum pulse width slack is 9.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421224459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421224459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.570         0.000 CLOCK_50  " "    9.570         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421224459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1519421224459 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1519421224540 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1519421224577 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1519421225159 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PI:Controller\|averager:average1\|clk_counter\[0\] " "Node: PI:Controller\|averager:average1\|clk_counter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1519421225222 "|PI_Controller_Test|PI:Controller|averager:average1|clk_counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Node: uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1519421225226 "|PI_Controller_Test|uart:on_chip_uart|uart_transmitter:uatransmit|clock_counter[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.376 " "Worst-case setup slack is 13.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.376         0.000 CLOCK_50  " "   13.376         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1519421225262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 CLOCK_50  " "    0.312         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1519421225278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519421225278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519421225278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.563 " "Worst-case minimum pulse width slack is 9.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.563         0.000 CLOCK_50  " "    9.563         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1519421225294 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1519421225394 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PI:Controller\|averager:average1\|clk_counter\[0\] " "Node: PI:Controller\|averager:average1\|clk_counter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1519421225663 "|PI_Controller_Test|PI:Controller|averager:average1|clk_counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Node: uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1519421225663 "|PI_Controller_Test|uart:on_chip_uart|uart_transmitter:uatransmit|clock_counter[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.812 " "Worst-case setup slack is 15.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.812         0.000 CLOCK_50  " "   15.812         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1519421225663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 CLOCK_50  " "    0.187         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1519421225679 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519421225695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519421225695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.271 " "Worst-case minimum pulse width slack is 9.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.271         0.000 CLOCK_50  " "    9.271         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1519421225710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1519421225710 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1519421226332 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1519421226332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519421226442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 13:27:06 2018 " "Processing ended: Fri Feb 23 13:27:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519421226442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519421226442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519421226442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519421226442 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 141 s " "Quartus II Full Compilation was successful. 0 errors, 141 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519421227312 ""}
