/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#ifndef __TSREC_FLASH_E1A_C_HEADER_H__
#define __TSREC_FLASH_E1A_C_HEADER_H__

#define TSREC_FLASH_TSREC_FLASH_CFG 0x0000
#define TSREC_FLASH_INT_WCLR_EN_SHIFT 0
#define TSREC_FLASH_INT_WCLR_EN_MASK (0x1 << 0)
#define TSREC_FLASH_DL_EN_SHIFT 4
#define TSREC_FLASH_DL_EN_MASK (0x1 << 4)

#define TSREC_FLASH_TSREC_FLASH_SENINF_CFG 0x0004
#define TSREC_FLASH_VSYNC_VC_SEL_SHIFT 0
#define TSREC_FLASH_VSYNC_VC_SEL_MASK (0x1f << 0)
#define TSREC_FLASH_SENINF_MUX_SRC_SEL_SHIFT 8
#define TSREC_FLASH_SENINF_MUX_SRC_SEL_MASK (0xf << 8)

#define TSREC_FLASH_TSREC_XENON_FLASH_CTL 0x0008
#define TSREC_FLASH_XENON_FLASH_EN_SHIFT 0
#define TSREC_FLASH_XENON_FLASH_EN_MASK (0x1 << 0)
#define TSREC_FLASH_XENON_FLASH_HW_RESET_SHIFT 1
#define TSREC_FLASH_XENON_FLASH_HW_RESET_MASK (0x1 << 1)
#define TSREC_FLASH_XENON_FLASH_MODE_SHIFT 3
#define TSREC_FLASH_XENON_FLASH_MODE_MASK (0x3 << 3)
#define TSREC_FLASH_XENON_FLASH_POL_SHIFT 5
#define TSREC_FLASH_XENON_FLASH_POL_MASK (0x1 << 5)
#define TSREC_FLASH_XENON_FLASH_ERR_MODE_SHIFT 6
#define TSREC_FLASH_XENON_FLASH_ERR_MODE_MASK (0x1 << 6)
#define TSREC_FLASH_XENON_FLASH_PULSE_NUMBER_SHIFT 8
#define TSREC_FLASH_XENON_FLASH_PULSE_NUMBER_MASK (0xffffff << 8)

#define TSREC_FLASH_TSREC_XENON_FLASH_OFFSET 0x000c
#define TSREC_FLASH_XENON_FLASH_OFFSET_SHIFT 0
#define TSREC_FLASH_XENON_FLASH_OFFSET_MASK (0xffffffff << 0)

#define TSREC_FLASH_TSREC_XENON_FLASH_HIGH_WIDTH 0x0010
#define TSREC_FLASH_XENON_FLASH_HIGH_WIDTH_SHIFT 0
#define TSREC_FLASH_XENON_FLASH_HIGH_WIDTH_MASK (0xffffffff << 0)

#define TSREC_FLASH_TSREC_XENON_FLASH_LOW_WIDTH 0x0014
#define TSREC_FLASH_XENON_FLASH_LOW_WIDTH_SHIFT 0
#define TSREC_FLASH_XENON_FLASH_LOW_WIDTH_MASK (0xffffffff << 0)

#define TSREC_FLASH_TSREC_XENON_FLASH_COUNTER_ST 0x0018
#define TSREC_FLASH_XENON_FLASH_COUNTER_ST_SHIFT 0
#define TSREC_FLASH_XENON_FLASH_COUNTER_ST_MASK (0xffffffff << 0)

#define TSREC_FLASH_TSREC_XENON_FLASH_STATUS 0x001c
#define TSREC_FLASH_XENON_FLASH_CURRENT_ST_SHIFT 0
#define TSREC_FLASH_XENON_FLASH_CURRENT_ST_MASK (0x3f << 0)
#define TSREC_FLASH_XENON_FLASH_DONE_ST_SHIFT 7
#define TSREC_FLASH_XENON_FLASH_DONE_ST_MASK (0x1 << 7)
#define TSREC_FLASH_XENON_FLASH_PULSE_NUMBER_ST_SHIFT 8
#define TSREC_FLASH_XENON_FLASH_PULSE_NUMBER_ST_MASK (0xffffff << 8)

#define TSREC_FLASH_TSREC_FLASH_INT_EN 0x0020
#define TSREC_FLASH_VSYNC_INT_EN_SHIFT 0
#define TSREC_FLASH_VSYNC_INT_EN_MASK (0x1 << 0)

#define TSREC_FLASH_TSREC_FLASH_INT_STATUS 0x0024
#define TSREC_FLASH_VSYNC_INT_SHIFT 0
#define TSREC_FLASH_VSYNC_INT_MASK (0x1 << 0)

#define TSREC_FLASH_TSREC_FLASH_INT_TRIG 0x0028
#define TSREC_FLASH_VSYNC_INT_TRIG_SHIFT 0
#define TSREC_FLASH_VSYNC_INT_TRIG_MASK (0x1 << 0)

#define TSREC_FLASH_TSREC_FLASH_SW_VALID_MODE 0x002c
#define TSREC_FLASH_SW_VALID_MODE_SHIFT 0
#define TSREC_FLASH_SW_VALID_MODE_MASK (0x1 << 0)

#define TSREC_FLASH_TSREC_FLASH_INT_CCU_EN 0x0030
#define TSREC_FLASH_VSYNC_INT_CCU_EN_SHIFT 0
#define TSREC_FLASH_VSYNC_INT_CCU_EN_MASK (0x1 << 0)

#define TSREC_FLASH_TSREC_FLASH_INT_CCU_STATUS 0x0034
#define TSREC_FLASH_VSYNC_INT_CCU_SHIFT 0
#define TSREC_FLASH_VSYNC_INT_CCU_MASK (0x1 << 0)

#define TSREC_FLASH_CID_VIO_INT_STATUS 0x0038
#define TSREC_FLASH_APB_CID_VIO_INT_SHIFT 0
#define TSREC_FLASH_APB_CID_VIO_INT_MASK (0x1 << 0)
#define TSREC_FLASH_SENINF_CID_VIO_INT_SHIFT 1
#define TSREC_FLASH_SENINF_CID_VIO_INT_MASK (0x1 << 1)

#define TSREC_FLASH_CID_VIO_INT_TRIG 0x003c
#define TSREC_FLASH_APB_CID_VIO_INT_TRIG_SHIFT 0
#define TSREC_FLASH_APB_CID_VIO_INT_TRIG_MASK (0x1 << 0)
#define TSREC_FLASH_SENINF_CID_VIO_INT_TRIG_SHIFT 1
#define TSREC_FLASH_SENINF_CID_VIO_INT_TRIG_MASK (0x1 << 1)

#define TSREC_FLASH_CID_DBG 0x0040
#define TSREC_FLASH_APB_CID_VIO_DBG_SHIFT 0
#define TSREC_FLASH_APB_CID_VIO_DBG_MASK (0x1f << 0)
#define TSREC_FLASH_SENINF_CID_VIO_DBG_SHIFT 8
#define TSREC_FLASH_SENINF_CID_VIO_DBG_MASK (0x1f << 8)

#endif
