# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../sfp_test_1.srcs/sources_1/ip/clk_wiz_1" \
"gtwizard_0_TB_func_synth.v" \
"../../../../../sfp_test_1.srcs/sim_1/imports/simulation/gtwizard_0_tb.v" \

# Do not sort compile order
nosort
