###############################################################
#  Generated by:      Cadence Encounter 13.10-p003_1
#  OS:                Linux x86_64(Host ID bluestar)
#  Generated on:      Mon Jun  2 12:03:55 2014
#  Design:            fpu
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: gclk
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : my_analysis_view_setup
# Delay Corner Name   : my_delay_corner_typ
# RC Corner Name      : my_rc_corner_typ
# Analysis View       : my_analysis_view_hold
# Delay Corner Name   : my_delay_corner_fast
# RC Corner Name      : my_rc_corner_typ
###############################################################


Nr. of Subtrees                : 14
Nr. of Sinks                   : 4645
Nr. of Buffer                  : 203
Nr. of Level (including gates) : 10
Root Rise Input Tran           : 100(ps)
Root Fall Input Tran           : 100(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[0]/CK 348.5(ps)
Min trig. edge delay at sink(R): cluster_header/I0/rst_repeater/lockup/so_l_reg/GN 247.1(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 247.1~348.5(ps)        0~10(ps)            
Fall Phase Delay               : 243.6~358.5(ps)        0~10(ps)            
Trig. Edge Skew                : 101.4(ps)              160(ps)             
Rise Skew                      : 101.4(ps)              
Fall Skew                      : 114.9(ps)              
Max. Rise Buffer Tran          : 61.9(ps)               100(ps)             
Max. Fall Buffer Tran          : 61.4(ps)               100(ps)             
Max. Rise Sink Tran            : 89.6(ps)               100(ps)             
Max. Fall Sink Tran            : 44.8(ps)               100(ps)             
Min. Rise Buffer Tran          : 4(ps)                  0(ps)               
Min. Fall Buffer Tran          : 4(ps)                  0(ps)               
Min. Rise Sink Tran            : 15.3(ps)               0(ps)               
Min. Fall Sink Tran            : 9.4(ps)                0(ps)               

view my_analysis_view_setup : skew = 101.4ps (required = 160ps)
view my_analysis_view_hold : skew = 74.1ps (required = 160ps)



***** NO Max Transition Time Violation *****

***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: gclk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 4645
     Rise Delay	   : [247.1(ps)  348.5(ps)]
     Rise Skew	   : 101.4(ps)
     Fall Delay	   : [243.6(ps)  358.5(ps)]
     Fall Skew	   : 114.9(ps)


  Child Tree 1 from cluster_header/I0/g8/A2: 
     nrSink : 4639
     Rise Delay [248.6(ps)  348.5(ps)] Skew [99.9(ps)]
     Fall Delay[260.1(ps)  358.5(ps)] Skew=[98.4(ps)]


  Main Tree from gclk w/o tracing through gates: 
     nrSink : 6
     nrGate : 1
     Rise Delay [247.1(ps)  249.4(ps)] Skew [2.3(ps)]
     Fall Delay [243.6(ps)  245.5(ps)] Skew=[1.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: cluster_header/I0/g8/A2 [23.1(ps) 44.4(ps)]
OUTPUT_TERM: cluster_header/I0/g8/ZN [65.8(ps) 81(ps)]

Main Tree: 
     nrSink         : 4639
     Rise Delay	   : [248.6(ps)  348.5(ps)]
     Rise Skew	   : 99.9(ps)
     Fall Delay	   : [260.1(ps)  358.5(ps)]
     Fall Skew	   : 98.4(ps)


  Child Tree 1 from fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/g16/A1: 
     nrSink : 1167
     Rise Delay [286.8(ps)  314.1(ps)] Skew [27.3(ps)]
     Fall Delay[313.2(ps)  337.3(ps)] Skew=[24.1(ps)]


  Child Tree 2 from fpu_out/fpu_out_dp/ckbuf_out_dp/g16/A1: 
     nrSink : 85
     Rise Delay [288.5(ps)  300.5(ps)] Skew [12(ps)]
     Fall Delay[317.5(ps)  329.8(ps)] Skew=[12.3(ps)]


  Child Tree 3 from fpu_in/fpu_in_dp/ckbuf_in_dp/g16/A1: 
     nrSink : 305
     Rise Delay [293.4(ps)  322.9(ps)] Skew [29.5(ps)]
     Fall Delay[327.8(ps)  355.6(ps)] Skew=[27.8(ps)]


  Child Tree 4 from fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/g16/A1: 
     nrSink : 155
     Rise Delay [295.2(ps)  307.7(ps)] Skew [12.5(ps)]
     Fall Delay[308(ps)  319.4(ps)] Skew=[11.4(ps)]


  Child Tree 5 from fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/g16/A1: 
     nrSink : 262
     Rise Delay [306.3(ps)  348.5(ps)] Skew [42.2(ps)]
     Fall Delay[303(ps)  342(ps)] Skew=[39(ps)]


  Child Tree 6 from fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/g16/A1: 
     nrSink : 48
     Rise Delay [310.9(ps)  317.8(ps)] Skew [6.9(ps)]
     Fall Delay[351.4(ps)  358.5(ps)] Skew=[7.1(ps)]


  Child Tree 7 from fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/g16/A1: 
     nrSink : 503
     Rise Delay [274.8(ps)  304.8(ps)] Skew [30(ps)]
     Fall Delay[301.4(ps)  329.3(ps)] Skew=[27.9(ps)]


  Child Tree 8 from fpu_mul/i_m4stg_frac/ckbuf_1/g16/A1: 
     nrSink : 64
     Rise Delay [270.7(ps)  274.6(ps)] Skew [3.9(ps)]
     Fall Delay[300.5(ps)  304.4(ps)] Skew=[3.9(ps)]


  Child Tree 9 from fpu_mul/i_m4stg_frac/booth/ckbuf_0/g16/A1: 
     nrSink : 49
     Rise Delay [274.2(ps)  277.1(ps)] Skew [2.9(ps)]
     Fall Delay[308.2(ps)  311.4(ps)] Skew=[3.2(ps)]


  Child Tree 10 from fpu_mul/i_m4stg_frac/booth/ckbuf_1/g16/A1: 
     nrSink : 33
     Rise Delay [266.2(ps)  269.5(ps)] Skew [3.3(ps)]
     Fall Delay[299.8(ps)  303.4(ps)] Skew=[3.6(ps)]


  Child Tree 11 from fpu_mul/i_m4stg_frac/ckbuf_0/g16/A1: 
     nrSink : 717
     Rise Delay [300.8(ps)  317.3(ps)] Skew [16.5(ps)]
     Fall Delay[320.4(ps)  338.1(ps)] Skew=[17.7(ps)]


  Child Tree 12 from fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/g16/A1: 
     nrSink : 396
     Rise Delay [277.4(ps)  301.3(ps)] Skew [23.9(ps)]
     Fall Delay[288.7(ps)  321.9(ps)] Skew=[33.2(ps)]


  Main Tree from cluster_header/I0/g8/ZN w/o tracing through gates: 
     nrSink : 855
     nrGate : 12
     Rise Delay [248.6(ps)  326.9(ps)] Skew [78.3(ps)]
     Fall Delay [260.1(ps)  340.7(ps)] Skew=[80.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/g16/A1 [118.4(ps) 135.3(ps)]
OUTPUT_TERM: fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/g16/ZN [147.6(ps) 162.1(ps)]

Main Tree: 
     nrSink         : 1167
     Rise Delay	   : [286.8(ps)  314.1(ps)]
     Rise Skew	   : 27.3(ps)
     Fall Delay	   : [313.2(ps)  337.3(ps)]
     Fall Skew	   : 24.1(ps)


  Main Tree from fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/g16/ZN w/o tracing through gates: 
     nrSink : 1167
     nrGate : 0
     Rise Delay [286.8(ps)  314.1(ps)] Skew [27.3(ps)]
     Fall Delay [313.2(ps)  337.3(ps)] Skew=[24.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_out/fpu_out_dp/ckbuf_out_dp/g16/A1 [184.3(ps) 214.5(ps)]
OUTPUT_TERM: fpu_out/fpu_out_dp/ckbuf_out_dp/g16/ZN [227.3(ps) 250(ps)]

Main Tree: 
     nrSink         : 85
     Rise Delay	   : [288.5(ps)  300.5(ps)]
     Rise Skew	   : 12(ps)
     Fall Delay	   : [317.5(ps)  329.8(ps)]
     Fall Skew	   : 12.3(ps)


  Main Tree from fpu_out/fpu_out_dp/ckbuf_out_dp/g16/ZN w/o tracing through gates: 
     nrSink : 85
     nrGate : 0
     Rise Delay [288.5(ps)  300.5(ps)] Skew [12(ps)]
     Fall Delay [317.5(ps)  329.8(ps)] Skew=[12.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_in/fpu_in_dp/ckbuf_in_dp/g16/A1 [165.2(ps) 192.6(ps)]
OUTPUT_TERM: fpu_in/fpu_in_dp/ckbuf_in_dp/g16/ZN [196.5(ps) 220.5(ps)]

Main Tree: 
     nrSink         : 305
     Rise Delay	   : [293.4(ps)  322.9(ps)]
     Rise Skew	   : 29.5(ps)
     Fall Delay	   : [327.8(ps)  355.6(ps)]
     Fall Skew	   : 27.8(ps)


  Main Tree from fpu_in/fpu_in_dp/ckbuf_in_dp/g16/ZN w/o tracing through gates: 
     nrSink : 305
     nrGate : 0
     Rise Delay [293.4(ps)  322.9(ps)] Skew [29.5(ps)]
     Fall Delay [327.8(ps)  355.6(ps)] Skew=[27.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/g16/A1 [182.8(ps) 212.7(ps)]
OUTPUT_TERM: fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/g16/ZN [225.7(ps) 248.1(ps)]

Main Tree: 
     nrSink         : 155
     Rise Delay	   : [295.2(ps)  307.7(ps)]
     Rise Skew	   : 12.5(ps)
     Fall Delay	   : [308(ps)  319.4(ps)]
     Fall Skew	   : 11.4(ps)


  Main Tree from fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/g16/ZN w/o tracing through gates: 
     nrSink : 155
     nrGate : 0
     Rise Delay [295.2(ps)  307.7(ps)] Skew [12.5(ps)]
     Fall Delay [308(ps)  319.4(ps)] Skew=[11.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/g16/A1 [167.9(ps) 195.4(ps)]
OUTPUT_TERM: fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/g16/ZN [211.8(ps) 231.1(ps)]

Main Tree: 
     nrSink         : 262
     Rise Delay	   : [306.3(ps)  348.5(ps)]
     Rise Skew	   : 42.2(ps)
     Fall Delay	   : [303(ps)  342(ps)]
     Fall Skew	   : 39(ps)


  Main Tree from fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/g16/ZN w/o tracing through gates: 
     nrSink : 262
     nrGate : 0
     Rise Delay [306.3(ps)  348.5(ps)] Skew [42.2(ps)]
     Fall Delay [303(ps)  342(ps)] Skew=[39(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/g16/A1 [219.7(ps) 260.3(ps)]
OUTPUT_TERM: fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/g16/ZN [254(ps) 292.5(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [310.9(ps)  317.8(ps)]
     Rise Skew	   : 6.9(ps)
     Fall Delay	   : [351.4(ps)  358.5(ps)]
     Fall Skew	   : 7.1(ps)


  Main Tree from fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/g16/ZN w/o tracing through gates: 
     nrSink : 48
     nrGate : 0
     Rise Delay [310.9(ps)  317.8(ps)] Skew [6.9(ps)]
     Fall Delay [351.4(ps)  358.5(ps)] Skew=[7.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/g16/A1 [130.2(ps) 149.1(ps)]
OUTPUT_TERM: fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/g16/ZN [159.9(ps) 176.1(ps)]

Main Tree: 
     nrSink         : 503
     Rise Delay	   : [274.8(ps)  304.8(ps)]
     Rise Skew	   : 30(ps)
     Fall Delay	   : [301.4(ps)  329.3(ps)]
     Fall Skew	   : 27.9(ps)


  Main Tree from fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/g16/ZN w/o tracing through gates: 
     nrSink : 503
     nrGate : 0
     Rise Delay [274.8(ps)  304.8(ps)] Skew [30(ps)]
     Fall Delay [301.4(ps)  329.3(ps)] Skew=[27.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_mul/i_m4stg_frac/ckbuf_1/g16/A1 [183.3(ps) 217.8(ps)]
OUTPUT_TERM: fpu_mul/i_m4stg_frac/ckbuf_1/g16/ZN [225.7(ps) 254.8(ps)]

Main Tree: 
     nrSink         : 64
     Rise Delay	   : [270.7(ps)  274.6(ps)]
     Rise Skew	   : 3.9(ps)
     Fall Delay	   : [300.5(ps)  304.4(ps)]
     Fall Skew	   : 3.9(ps)


  Main Tree from fpu_mul/i_m4stg_frac/ckbuf_1/g16/ZN w/o tracing through gates: 
     nrSink : 64
     nrGate : 0
     Rise Delay [270.7(ps)  274.6(ps)] Skew [3.9(ps)]
     Fall Delay [300.5(ps)  304.4(ps)] Skew=[3.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_mul/i_m4stg_frac/booth/ckbuf_0/g16/A1 [183.7(ps) 218.1(ps)]
OUTPUT_TERM: fpu_mul/i_m4stg_frac/booth/ckbuf_0/g16/ZN [218(ps) 250.2(ps)]

Main Tree: 
     nrSink         : 49
     Rise Delay	   : [274.2(ps)  277.1(ps)]
     Rise Skew	   : 2.9(ps)
     Fall Delay	   : [308.2(ps)  311.4(ps)]
     Fall Skew	   : 3.2(ps)


  Main Tree from fpu_mul/i_m4stg_frac/booth/ckbuf_0/g16/ZN w/o tracing through gates: 
     nrSink : 49
     nrGate : 0
     Rise Delay [274.2(ps)  277.1(ps)] Skew [2.9(ps)]
     Fall Delay [308.2(ps)  311.4(ps)] Skew=[3.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_mul/i_m4stg_frac/booth/ckbuf_1/g16/A1 [182.6(ps) 217.1(ps)]
OUTPUT_TERM: fpu_mul/i_m4stg_frac/booth/ckbuf_1/g16/ZN [216.7(ps) 249(ps)]

Main Tree: 
     nrSink         : 33
     Rise Delay	   : [266.2(ps)  269.5(ps)]
     Rise Skew	   : 3.3(ps)
     Fall Delay	   : [299.8(ps)  303.4(ps)]
     Fall Skew	   : 3.6(ps)


  Main Tree from fpu_mul/i_m4stg_frac/booth/ckbuf_1/g16/ZN w/o tracing through gates: 
     nrSink : 33
     nrGate : 0
     Rise Delay [266.2(ps)  269.5(ps)] Skew [3.3(ps)]
     Fall Delay [299.8(ps)  303.4(ps)] Skew=[3.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_mul/i_m4stg_frac/ckbuf_0/g16/A1 [139.8(ps) 161(ps)]
OUTPUT_TERM: fpu_mul/i_m4stg_frac/ckbuf_0/g16/ZN [180.3(ps) 194.8(ps)]

Main Tree: 
     nrSink         : 717
     Rise Delay	   : [300.8(ps)  317.3(ps)]
     Rise Skew	   : 16.5(ps)
     Fall Delay	   : [320.4(ps)  338.1(ps)]
     Fall Skew	   : 17.7(ps)


  Main Tree from fpu_mul/i_m4stg_frac/ckbuf_0/g16/ZN w/o tracing through gates: 
     nrSink : 717
     nrGate : 0
     Rise Delay [300.8(ps)  317.3(ps)] Skew [16.5(ps)]
     Fall Delay [320.4(ps)  338.1(ps)] Skew=[17.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/g16/A1 [132.7(ps) 152.1(ps)]
OUTPUT_TERM: fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/g16/ZN [182.6(ps) 191.3(ps)]

Main Tree: 
     nrSink         : 396
     Rise Delay	   : [277.4(ps)  301.3(ps)]
     Rise Skew	   : 23.9(ps)
     Fall Delay	   : [288.7(ps)  321.9(ps)]
     Fall Skew	   : 33.2(ps)


  Main Tree from fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/g16/ZN w/o tracing through gates: 
     nrSink : 396
     nrGate : 0
     Rise Delay [277.4(ps)  301.3(ps)] Skew [23.9(ps)]
     Fall Delay [288.7(ps)  321.9(ps)] Skew=[33.2(ps)]


**** Detail Clock Tree Report ****

gclk (0 0) load=0.0594063(pf) 

gclk__L1_I0/A (0.0072 0.0072) slew=(0.1 0.1)
gclk__L1_I0/ZN (0.0368 0.0096) load=0.0213339(pf) 

gclk__L2_I1/A (0.0391 0.0119) slew=(0.0187 0.017)
gclk__L2_I1/Z (0.1317 0.1105) load=0.0259535(pf) 

gclk__L2_I0/A (0.0388 0.0116) slew=(0.0187 0.017)
gclk__L2_I0/ZN (0.0231 0.0444) load=0.00107686(pf) 

gclk__L3_I0/A (0.1363 0.1151) slew=(0.0619 0.0614)
gclk__L3_I0/Z (0.2222 0.2082) load=0.0179345(pf) 

cluster_header/I0/g8/A2 (0.0231 0.0444) slew=(0.0062 0.0046)
cluster_header/I0/g8/ZN (0.0658 0.081) load=0.00634663(pf) 

gclk__L4_I1/A (0.2241 0.2101) slew=(0.0438 0.0434)
gclk__L4_I1/ZN (0.2471 0.2436) load=0.00517564(pf) 

gclk__L4_I0/A (0.2249 0.2109) slew=(0.0438 0.0434)
gclk__L4_I0/ZN (0.2493 0.2454) load=0.0056314(pf) 

rclk__I1/A (0.0659 0.0811) slew=(0.0182 0.0106)
rclk__I1/Z (0.1022 0.1161) load=0.00694864(pf) 

rclk__L1_I1/A (0.0659 0.0811) slew=(0.0182 0.0106)
rclk__L1_I1/Z (0.1435 0.1612) load=0.0566797(pf) 

rclk__I0/A (0.0659 0.0811) slew=(0.0182 0.0106)
rclk__I0/Z (0.1094 0.124) load=0.0149429(pf) 

rclk__L1_I0/A (0.0659 0.0811) slew=(0.0182 0.0106)
rclk__L1_I0/Z (0.1111 0.1258) load=0.0168471(pf) 

cluster_header/I0/dbginit_repeater/repeater/i0/q_reg/CK (0.2472 0.2437) RiseTrig slew=(0.0206 0.0146)

cluster_header/I0/rst_repeater/lockup/so_l_reg/GN (0.2471 0.2436) RiseTrig slew=(0.0206 0.0146)

cluster_header/I0/rst_repeater/repeater/i0/q_reg/CK (0.2472 0.2437) RiseTrig slew=(0.0206 0.0146)

cluster_header/I0/dbginit_repeater/lockup/so_l_reg/GN (0.2472 0.2437) RiseTrig slew=(0.0206 0.0146)

cluster_header/I0/sync_cluster_master/q_r_reg/CK (0.2494 0.2455) RiseTrig slew=(0.0213 0.0151)

cluster_header/I0/sync_cluster_slave/so_l_reg/GN (0.2494 0.2455) RiseTrig slew=(0.0213 0.0151)

rclk__L2_I2/A (0.1024 0.1163) slew=(0.0098 0.0094)
rclk__L2_I2/ZN (0.1297 0.1104) load=0.00722837(pf) 

rclk__L2_I9/A (0.1477 0.1654) slew=(0.0462 0.0457)
rclk__L2_I9/ZN (0.2035 0.1677) load=0.0207276(pf) 

rclk__L2_I8/A (0.149 0.1667) slew=(0.0462 0.0457)
rclk__L2_I8/ZN (0.1871 0.1557) load=0.00330098(pf) 

rclk__L2_I7/A (0.1477 0.1654) slew=(0.0462 0.0457)
rclk__L2_I7/ZN (0.202 0.1666) load=0.018957(pf) 

rclk__L2_I6/A (0.1511 0.1688) slew=(0.0462 0.0457)
rclk__L2_I6/ZN (0.1897 0.1582) load=0.00367677(pf) 

rclk__L2_I5/A (0.1519 0.1696) slew=(0.0462 0.0457)
rclk__L2_I5/ZN (0.2528 0.2017) load=0.0915972(pf) 

rclk__L2_I0/A (0.1098 0.1244) slew=(0.0153 0.0149)
rclk__L2_I0/ZN (0.1425 0.1206) load=0.0103242(pf) 

rclk__L2_I1/A (0.1097 0.1243) slew=(0.0153 0.0149)
rclk__L2_I1/ZN (0.187 0.1447) load=0.0842307(pf) 

rclk__L2_I4/A (0.112 0.1267) slew=(0.0166 0.0162)
rclk__L2_I4/ZN (0.1521 0.1276) load=0.020847(pf) 

rclk__L2_I3/A (0.1119 0.1266) slew=(0.0166 0.0162)
rclk__L2_I3/ZN (0.1458 0.1233) load=0.0108856(pf) 

rclk__L3_I10/A (0.1302 0.1109) slew=(0.0075 0.0043)
rclk__L3_I10/ZN (0.1184 0.1353) load=0.000968229(pf) 

rclk__L3_I29/A (0.2085 0.1727) slew=(0.0212 0.0152)
rclk__L3_I29/ZN (0.1843 0.2145) load=0.000968229(pf) 

rclk__L3_I28/A (0.1871 0.1557) slew=(0.0119 0.0097)
rclk__L3_I28/ZN (0.1652 0.1926) load=0.000968229(pf) 

rclk__L3_I27/A (0.2065 0.1711) slew=(0.0204 0.0148)
rclk__L3_I27/ZN (0.1828 0.2127) load=0.00112209(pf) 

rclk__L3_I26/A (0.1898 0.1583) slew=(0.0122 0.0099)
rclk__L3_I26/ZN (0.1679 0.1954) load=0.000969261(pf) 

rclk__L3_I25/A (0.2555 0.2044) slew=(0.0556 0.0297)
rclk__L3_I25/ZN (0.2197 0.2603) load=0.00104542(pf) 

rclk__L3_I24/A (0.2604 0.2093) slew=(0.0556 0.0297)
rclk__L3_I24/ZN (0.3187 0.3325) load=0.074803(pf) 

rclk__L3_I23/A (0.2613 0.2102) slew=(0.0556 0.0297)
rclk__L3_I23/ZN (0.3176 0.3324) load=0.0731341(pf) 

rclk__L3_I22/A (0.254 0.2029) slew=(0.0556 0.0296)
rclk__L3_I22/ZN (0.3091 0.3245) load=0.0722375(pf) 

rclk__L3_I21/A (0.256 0.2049) slew=(0.0556 0.0296)
rclk__L3_I21/ZN (0.3145 0.3283) load=0.0750677(pf) 

rclk__L3_I20/A (0.2553 0.2042) slew=(0.0556 0.0296)
rclk__L3_I20/ZN (0.3081 0.3246) load=0.0703126(pf) 

rclk__L3_I19/A (0.2602 0.209) slew=(0.0556 0.0297)
rclk__L3_I19/ZN (0.3072 0.3266) load=0.0654919(pf) 

rclk__L3_I18/A (0.2563 0.2052) slew=(0.0556 0.0296)
rclk__L3_I18/ZN (0.3128 0.3275) load=0.0733863(pf) 

rclk__L3_I17/A (0.259 0.2079) slew=(0.0556 0.0297)
rclk__L3_I17/ZN (0.312 0.3284) load=0.0703801(pf) 

rclk__L3_I16/A (0.2564 0.2053) slew=(0.0556 0.0296)
rclk__L3_I16/ZN (0.3164 0.3294) load=0.0762984(pf) 

rclk__L3_I15/A (0.2572 0.2061) slew=(0.0556 0.0296)
rclk__L3_I15/ZN (0.307 0.325) load=0.0678173(pf) 

rclk__L3_I14/A (0.2615 0.2104) slew=(0.0556 0.0297)
rclk__L3_I14/ZN (0.3203 0.3339) load=0.0752342(pf) 

rclk__L3_I13/A (0.2578 0.2067) slew=(0.0556 0.0296)
rclk__L3_I13/ZN (0.3146 0.3292) load=0.0736616(pf) 

rclk__L3_I0/A (0.1436 0.1217) slew=(0.0099 0.0063)
rclk__L3_I0/ZN (0.1302 0.1491) load=0.00115851(pf) 

rclk__L3_I9/A (0.2043 0.1604) slew=(0.0517 0.0261)
rclk__L3_I9/ZN (0.2507 0.266) load=0.0604524(pf) 

rclk__L3_I8/A (0.2128 0.1685) slew=(0.0519 0.0275)
rclk__L3_I8/ZN (0.1833 0.2178) load=0.00101986(pf) 

rclk__L3_I7/A (0.2109 0.1667) slew=(0.0519 0.0275)
rclk__L3_I7/ZN (0.2531 0.27) load=0.0566065(pf) 

rclk__L3_I6/A (0.2037 0.1598) slew=(0.0518 0.0261)
rclk__L3_I6/ZN (0.259 0.27) load=0.0678794(pf) 

rclk__L3_I5/A (0.2101 0.166) slew=(0.0518 0.0274)
rclk__L3_I5/ZN (0.2683 0.2777) load=0.0698994(pf) 

rclk__L3_I4/A (0.205 0.1611) slew=(0.0517 0.026)
rclk__L3_I4/ZN (0.2538 0.268) load=0.0624607(pf) 

rclk__L3_I3/A (0.1943 0.151) slew=(0.0515 0.025)
rclk__L3_I3/ZN (0.2483 0.2598) load=0.0667889(pf) 

rclk__L3_I2/A (0.2124 0.1682) slew=(0.0519 0.0275)
rclk__L3_I2/ZN (0.1837 0.2181) load=0.00135212(pf) 

rclk__L3_I1/A (0.2121 0.1678) slew=(0.0519 0.0275)
rclk__L3_I1/ZN (0.1826 0.2171) load=0.00104594(pf) 

rclk__L3_I12/A (0.1551 0.1306) slew=(0.0149 0.0088)
rclk__L3_I12/ZN (0.1398 0.161) load=0.000993272(pf) 

rclk__L3_I11/A (0.1467 0.1242) slew=(0.0103 0.0068)
rclk__L3_I11/ZN (0.1327 0.1521) load=0.000968229(pf) 

fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/g16/A1 (0.1184 0.1353) slew=(0.004 0.004)
fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/g16/ZN (0.1476 0.1621) load=0.00203455(pf) 

fpu_out/fpu_out_dp/ckbuf_out_dp/g16/A1 (0.1843 0.2145) slew=(0.0062 0.0053)
fpu_out/fpu_out_dp/ckbuf_out_dp/g16/ZN (0.2273 0.25) load=0.00693327(pf) 

fpu_in/fpu_in_dp/ckbuf_in_dp/g16/A1 (0.1652 0.1926) slew=(0.0049 0.004)
fpu_in/fpu_in_dp/ckbuf_in_dp/g16/ZN (0.1965 0.2205) load=0.00264758(pf) 

fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/g16/A1 (0.1828 0.2127) slew=(0.0063 0.0053)
fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/g16/ZN (0.2257 0.2481) load=0.00690772(pf) 

fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/g16/A1 (0.1679 0.1954) slew=(0.005 0.004)
fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/g16/ZN (0.2118 0.2311) load=0.00748531(pf) 

fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/g16/A1 (0.2197 0.2603) slew=(0.0087 0.0106)
fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/g16/ZN (0.254 0.2925) load=0.00318492(pf) 

fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[2]/CK (0.3257 0.3395) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[3]/CK (0.3266 0.3404) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3astg_rnd_mode/q_reg[0]/CK (0.3242 0.338) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg[0]/CK (0.3229 0.3367) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m5stg_fmulda/q_reg[0]/CK (0.3227 0.3365) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_div_rnd_mode/q_reg[1]/CK (0.3229 0.3367) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[0]/CK (0.3228 0.3366) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[5]/CK (0.3227 0.3365) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_div_cnt/q_reg[5]/CK (0.3229 0.3367) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_div_rnd_mode/q_reg[0]/CK (0.3228 0.3366) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[0]/CK (0.3226 0.3364) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_div_cnt/q_reg[1]/CK (0.3268 0.3406) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3stg_of_mask/q_reg[0]/CK (0.3242 0.338) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_div_cnt/q_reg[3]/CK (0.3268 0.3406) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_divs_cnt_lt_23a/q_reg[0]/CK (0.3268 0.3406) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_div_nv_out/q_reg[0]/CK (0.3268 0.3406) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_div_cnt/q_reg[2]/CK (0.3204 0.3342) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_div_dz_out/q_reg[0]/CK (0.3193 0.3331) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m2stg_rnd_mode/q_reg[0]/CK (0.3242 0.338) RiseTrig slew=(0.0879 0.0441)

fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CK (0.3262 0.34) RiseTrig slew=(0.0879 0.0441)

fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[2]/CK (0.3264 0.3402) RiseTrig slew=(0.0879 0.0441)

fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[1]/CK (0.3203 0.3341) RiseTrig slew=(0.0879 0.0441)

fpu_out/fpu_out_ctl/i_add_dest_rdy/q_reg[0]/CK (0.3268 0.3406) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/CK (0.3256 0.3394) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[1]/CK (0.323 0.3368) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[3]/CK (0.3257 0.3395) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[2]/CK (0.3236 0.3374) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]/CK (0.3241 0.3379) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[0]/CK (0.3242 0.338) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[3]/CK (0.3259 0.3397) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[2]/CK (0.3254 0.3392) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[1]/CK (0.3252 0.339) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m4stg_opdec/q_reg[0]/CK (0.3254 0.3392) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[3]/CK (0.3265 0.3403) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[2]/CK (0.3255 0.3393) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[1]/CK (0.3255 0.3393) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[3]/CK (0.3266 0.3404) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[2]/CK (0.3256 0.3394) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3bstg_of_mask/q_reg[0]/CK (0.3217 0.3355) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3astg_rnd_mode/q_reg[1]/CK (0.3242 0.338) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m2stg_rnd_mode/q_reg[1]/CK (0.3244 0.3382) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode/q_reg[1]/CK (0.3249 0.3387) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode/q_reg[0]/CK (0.325 0.3388) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_div_cnt/q_reg[4]/CK (0.3208 0.3346) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_div_cnt/q_reg[0]/CK (0.3217 0.3355) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_d1stg_rnd_mode/q_reg[1]/CK (0.3203 0.3341) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_d1stg_rnd_mode/q_reg[0]/CK (0.3218 0.3356) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_divd_cnt_lt_52a/q_reg[0]/CK (0.3268 0.3406) RiseTrig slew=(0.0879 0.0441)

fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg[1]/CK (0.3269 0.3407) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[2]/CK (0.3227 0.3365) RiseTrig slew=(0.0879 0.0441)

fpu_out/fpu_out_ctl/i_add_req/q_reg[0]/CK (0.3268 0.3406) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3stg_opdec/q_reg[0]/CK (0.3255 0.3393) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[0]/CK (0.3256 0.3394) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/q_reg[1]/CK (0.3256 0.3394) RiseTrig slew=(0.0879 0.0441)

fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[1]/CK (0.3257 0.3395) RiseTrig slew=(0.0879 0.0441)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]/CK (0.3206 0.3355) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[2]/CK (0.319 0.3338) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[1]/CK (0.3192 0.334) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[0]/CK (0.3188 0.3336) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[2]/CK (0.3191 0.3339) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[3]/CK (0.3191 0.3339) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[4]/CK (0.3191 0.3339) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[3]/CK (0.319 0.3338) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[4]/CK (0.3195 0.3343) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[2]/CK (0.3194 0.3342) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[3]/CK (0.3195 0.3343) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[4]/CK (0.3187 0.3335) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[5]/CK (0.319 0.3338) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[6]/CK (0.3187 0.3335) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[8]/CK (0.3191 0.3339) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[9]/CK (0.3195 0.3343) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[2]/CK (0.3194 0.3342) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[3]/CK (0.3191 0.3339) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[4]/CK (0.3188 0.3336) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[5]/CK (0.3188 0.3336) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[6]/CK (0.3189 0.3337) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[7]/CK (0.3185 0.3333) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[8]/CK (0.319 0.3338) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[9]/CK (0.3195 0.3344) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[0]/CK (0.3191 0.3339) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[1]/CK (0.3191 0.3339) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[2]/CK (0.3202 0.335) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[3]/CK (0.3205 0.3353) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[4]/CK (0.3191 0.3339) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[5]/CK (0.3192 0.334) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[6]/CK (0.3189 0.3337) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[7]/CK (0.3191 0.3339) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[8]/CK (0.3188 0.3336) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_add_id_out/q_reg[9]/CK (0.3199 0.3347) RiseTrig slew=(0.086 0.0434)

fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[2]/CK (0.3217 0.3365) RiseTrig slew=(0.086 0.0434)

fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[3]/CK (0.3216 0.3364) RiseTrig slew=(0.086 0.0434)

fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[4]/CK (0.3217 0.3365) RiseTrig slew=(0.086 0.0434)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[3]/CK (0.3214 0.3362) RiseTrig slew=(0.086 0.0434)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[4]/CK (0.3215 0.3363) RiseTrig slew=(0.086 0.0434)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[5]/CK (0.3192 0.334) RiseTrig slew=(0.086 0.0434)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[6]/CK (0.3191 0.3339) RiseTrig slew=(0.086 0.0434)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[7]/CK (0.3217 0.3365) RiseTrig slew=(0.086 0.0434)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[8]/CK (0.3192 0.334) RiseTrig slew=(0.086 0.0434)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[9]/CK (0.3217 0.3365) RiseTrig slew=(0.086 0.0434)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]/CK (0.3212 0.336) RiseTrig slew=(0.086 0.0434)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]/CK (0.3211 0.3359) RiseTrig slew=(0.086 0.0434)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]/CK (0.3213 0.3361) RiseTrig slew=(0.086 0.0434)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]/CK (0.3211 0.3359) RiseTrig slew=(0.086 0.0434)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]/CK (0.3209 0.3357) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[7]/CK (0.3189 0.3337) RiseTrig slew=(0.086 0.0434)

fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[0]/CK (0.3189 0.3337) RiseTrig slew=(0.086 0.0434)

fpu_out/fpu_out_ctl/i_dest_rdy/q_reg[0]/CK (0.3192 0.334) RiseTrig slew=(0.086 0.0434)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[6]/CK (0.311 0.3264) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a5stg_id/q_reg[0]/CK (0.3108 0.3262) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_add_fcc_out/q_reg[0]/CK (0.3107 0.3261) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[0]/CK (0.3108 0.3262) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_add_cc_out/q_reg[1]/CK (0.3107 0.3261) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a4stg_fcc/q_reg[1]/CK (0.3106 0.326) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[0]/CK (0.3105 0.3259) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a4stg_cc/q_reg[1]/CK (0.3108 0.3262) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a4stg_nv/q_reg[0]/CK (0.3116 0.327) RiseTrig slew=(0.085 0.043)

fpu_div/fpu_div_ctl/i_div_pipe_active/q_reg[0]/CK (0.3116 0.327) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[2]/CK (0.311 0.3264) RiseTrig slew=(0.085 0.043)

fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[2]/CK (0.3111 0.3265) RiseTrig slew=(0.085 0.043)

fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[1]/CK (0.3111 0.3265) RiseTrig slew=(0.085 0.043)

fpu_mul/fpu_mul_ctl/i_m5stg_nv/q_reg[0]/CK (0.3112 0.3266) RiseTrig slew=(0.085 0.043)

fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[3]/CK (0.3109 0.3263) RiseTrig slew=(0.085 0.043)

fpu_mul/fpu_mul_ctl/i_mul_pipe_active/q_reg[0]/CK (0.3106 0.326) RiseTrig slew=(0.085 0.043)

fpu_mul/fpu_mul_ctl/i_m4stg_nv/q_reg[0]/CK (0.3106 0.326) RiseTrig slew=(0.085 0.043)

fpu_mul/fpu_mul_ctl/i_m3stg_nv/q_reg[0]/CK (0.3107 0.3261) RiseTrig slew=(0.085 0.043)

fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[0]/CK (0.3111 0.3265) RiseTrig slew=(0.085 0.043)

fpu_mul/fpu_mul_ctl/i_m2stg_of_mask/q_reg[0]/CK (0.3116 0.327) RiseTrig slew=(0.085 0.043)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[6]/CK (0.311 0.3264) RiseTrig slew=(0.085 0.043)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[3]/CK (0.311 0.3264) RiseTrig slew=(0.085 0.043)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[2]/CK (0.311 0.3264) RiseTrig slew=(0.085 0.043)

fpu_div/fpu_div_ctl/i_d1stg_div/q_reg[0]/CK (0.3116 0.327) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_add_cc_out/q_reg[0]/CK (0.3111 0.3265) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a4stg_fcc/q_reg[0]/CK (0.3105 0.3259) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a3stg_fcc/q_reg[1]/CK (0.3105 0.3259) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a3stg_fcc/q_reg[0]/CK (0.3103 0.3257) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a2stg_fcc/q_reg[1]/CK (0.3107 0.3261) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a2stg_fcc/q_reg[0]/CK (0.3107 0.3261) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[4]/CK (0.3105 0.3259) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[3]/CK (0.311 0.3264) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[1]/CK (0.3105 0.3259) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a1stg_fcc/q_reg[1]/CK (0.3109 0.3263) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a1stg_fcc/q_reg[0]/CK (0.3109 0.3263) RiseTrig slew=(0.085 0.043)

fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CK (0.3116 0.327) RiseTrig slew=(0.085 0.043)

fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/GN (0.3116 0.327) RiseTrig slew=(0.085 0.043)

fpu_div/fpu_div_ctl/i_divs_cnt_lt_23/q_reg[0]/CK (0.3115 0.3269) RiseTrig slew=(0.085 0.043)

fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg[0]/CK (0.3111 0.3265) RiseTrig slew=(0.085 0.043)

fpu_div/fpu_div_ctl/i_divd_cnt_lt_52/q_reg[0]/CK (0.3115 0.3269) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a4stg_cc/q_reg[0]/CK (0.3108 0.3262) RiseTrig slew=(0.085 0.043)

fpu_mul/fpu_mul_ctl/i_m2stg_opdec/q_reg[4]/CK (0.3114 0.3268) RiseTrig slew=(0.085 0.043)

fpu_mul/fpu_mul_ctl/i_mul_nv_out/q_reg[0]/CK (0.3115 0.3269) RiseTrig slew=(0.085 0.043)

fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[0]/CK (0.311 0.3264) RiseTrig slew=(0.085 0.043)

fpu_mul/fpu_mul_ctl/i_m3astg_of_mask/q_reg[0]/CK (0.3114 0.3268) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_add_nv_out/q_reg[0]/CK (0.3116 0.327) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a3stg_id/q_reg[1]/CK (0.3107 0.3261) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_add_fcc_out/q_reg[1]/CK (0.3107 0.3261) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a2stg_id/q_reg[1]/CK (0.3105 0.3259) RiseTrig slew=(0.085 0.043)

fpu_add/fpu_add_ctl/i_a4stg_id/q_reg[1]/CK (0.3108 0.3262) RiseTrig slew=(0.085 0.043)

fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[2]/CK (0.317 0.3308) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[15]/CK (0.3163 0.3301) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[12]/CK (0.3157 0.3295) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[2]/CK (0.3158 0.3296) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[9]/CK (0.3162 0.33) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[8]/CK (0.3161 0.3299) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[3]/CK (0.3171 0.3309) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[2]/CK (0.3174 0.3312) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[11]/CK (0.3162 0.33) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[10]/CK (0.3157 0.3295) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[2]/CK (0.3157 0.3295) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[2]/CK (0.3169 0.3307) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[1]/CK (0.3156 0.3295) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[0]/CK (0.3168 0.3307) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[2]/CK (0.3165 0.3303) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[2]/CK (0.3163 0.3301) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[1]/CK (0.3155 0.3293) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[0]/CK (0.3157 0.3295) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[2]/CK (0.3162 0.33) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[1]/CK (0.3162 0.33) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[0]/CK (0.3179 0.3317) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[2]/CK (0.3175 0.3313) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[1]/CK (0.3175 0.3313) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[0]/CK (0.3174 0.3312) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[2]/CK (0.3168 0.3306) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[1]/CK (0.3174 0.3312) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[0]/CK (0.3174 0.3312) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[2]/CK (0.3157 0.3295) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[1]/CK (0.3156 0.3294) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[0]/CK (0.3156 0.3294) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[2]/CK (0.3156 0.3295) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[1]/CK (0.3159 0.3297) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg[0]/CK (0.3156 0.3294) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[2]/CK (0.3163 0.3301) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[1]/CK (0.3164 0.3302) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[0]/CK (0.3166 0.3304) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[2]/CK (0.3165 0.3303) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[1]/CK (0.3156 0.3294) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[0]/CK (0.3167 0.3305) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[4]/CK (0.3163 0.3301) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[3]/CK (0.3163 0.3301) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[2]/CK (0.3162 0.33) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[1]/CK (0.3169 0.3307) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg[0]/CK (0.3169 0.3307) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[1]/CK (0.3179 0.3317) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[1]/CK (0.3179 0.3318) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[7]/CK (0.3179 0.3317) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[5]/CK (0.3179 0.3317) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[0]/CK (0.3174 0.3312) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[1]/CK (0.3177 0.3315) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[4]/CK (0.3178 0.3316) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[1]/CK (0.3174 0.3312) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[2]/CK (0.3175 0.3314) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[4]/CK (0.3178 0.3316) RiseTrig slew=(0.0882 0.0443)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[1]/CK (0.3108 0.3273) RiseTrig slew=(0.0828 0.0421)

fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg[1]/CK (0.3102 0.3267) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_div_rd/q_reg[0]/CK (0.3108 0.3273) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[5]/CK (0.3115 0.328) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[7]/CK (0.3114 0.3279) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[0]/CK (0.3107 0.3272) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[1]/CK (0.3107 0.3272) RiseTrig slew=(0.0828 0.0421)

fpu_add/fpu_add_ctl/dffrl_add_ctl/q_reg[0]/CK (0.3104 0.3269) RiseTrig slew=(0.0828 0.0421)

fpu_add/fpu_add_ctl/i_a1stg_rnd_mode/q_reg[0]/CK (0.3097 0.3262) RiseTrig slew=(0.0828 0.0421)

fpu_add/fpu_add_ctl/i_a1stg_rnd_mode/q_reg[1]/CK (0.3098 0.3263) RiseTrig slew=(0.0828 0.0421)

fpu_add/fpu_add_ctl/i_a2stg_rnd_mode/q_reg[0]/CK (0.31 0.3265) RiseTrig slew=(0.0828 0.0421)

fpu_add/fpu_add_ctl/i_a2stg_rnd_mode/q_reg[1]/CK (0.3099 0.3264) RiseTrig slew=(0.0828 0.0421)

fpu_add/fpu_add_ctl/i_a3stg_cc/q_reg[0]/CK (0.3101 0.3266) RiseTrig slew=(0.0828 0.0421)

fpu_add/fpu_add_ctl/i_a3stg_cc/q_reg[1]/CK (0.3101 0.3266) RiseTrig slew=(0.0828 0.0421)

fpu_add/fpu_add_ctl/i_add_pipe_active/q_reg[0]/CK (0.3103 0.3268) RiseTrig slew=(0.0828 0.0421)

fpu_div/fpu_div_ctl/dffrl_div_ctl/q_reg[0]/CK (0.3115 0.328) RiseTrig slew=(0.0828 0.0421)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[0]/CK (0.3101 0.3266) RiseTrig slew=(0.0828 0.0421)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[1]/CK (0.3101 0.3266) RiseTrig slew=(0.0828 0.0421)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[2]/CK (0.3091 0.3256) RiseTrig slew=(0.0828 0.0421)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[3]/CK (0.3102 0.3267) RiseTrig slew=(0.0828 0.0421)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[4]/CK (0.3101 0.3266) RiseTrig slew=(0.0828 0.0421)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[5]/CK (0.3087 0.3252) RiseTrig slew=(0.0828 0.0421)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[6]/CK (0.3102 0.3267) RiseTrig slew=(0.0828 0.0421)

fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[7]/CK (0.3097 0.3262) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/dffrl_in_ctl/q_reg[0]/CK (0.3105 0.327) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_d1stg_step_dly/q_reg[0]/CK (0.311 0.3275) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_adda_dly/q_reg[0]/CK (0.3103 0.3268) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_diva_dly/q_reg[0]/CK (0.3114 0.3279) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_mula_dly/q_reg[0]/CK (0.3114 0.328) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[0]/CK (0.3111 0.3276) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[2]/CK (0.3106 0.3271) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg[3]/CK (0.3105 0.327) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[0]/CK (0.3114 0.3279) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg[1]/CK (0.3113 0.3278) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[3]/CK (0.3108 0.3273) RiseTrig slew=(0.0828 0.0421)

fpu_mul/fpu_mul_ctl/dffrl_mul_ctl/q_reg[0]/CK (0.3104 0.3269) RiseTrig slew=(0.0828 0.0421)

fpu_mul/fpu_mul_ctl/i_m1stg_mul/q_reg[0]/CK (0.3115 0.328) RiseTrig slew=(0.0828 0.0421)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[0]/CK (0.3095 0.326) RiseTrig slew=(0.0828 0.0421)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[1]/CK (0.3097 0.3262) RiseTrig slew=(0.0828 0.0421)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/CK (0.3107 0.3272) RiseTrig slew=(0.0828 0.0421)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[3]/CK (0.3105 0.327) RiseTrig slew=(0.0828 0.0421)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[4]/CK (0.3106 0.3271) RiseTrig slew=(0.0828 0.0421)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[5]/CK (0.3104 0.3269) RiseTrig slew=(0.0828 0.0421)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[6]/CK (0.3101 0.3266) RiseTrig slew=(0.0828 0.0421)

fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[7]/CK (0.3102 0.3267) RiseTrig slew=(0.0828 0.0421)

fpu_mul/fpu_mul_ctl/i_m1stg_sngop/q_reg[0]/CK (0.3097 0.3262) RiseTrig slew=(0.0828 0.0421)

fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg[0]/CK (0.3115 0.328) RiseTrig slew=(0.0828 0.0421)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[6]/CK (0.3103 0.3268) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CK (0.3107 0.3272) RiseTrig slew=(0.0828 0.0421)

fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg[0]/CK (0.3102 0.3267) RiseTrig slew=(0.0828 0.0421)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[0]/CK (0.3108 0.3273) RiseTrig slew=(0.0828 0.0421)

fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[3]/CK (0.3091 0.3285) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m4stg_rnd_mode/q_reg[0]/CK (0.3091 0.3285) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_mul_uf_out/q_reg[0]/CK (0.3085 0.3279) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_mul_sign_out/q_reg[0]/CK (0.3088 0.3282) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp1/q_reg[0]/CK (0.3092 0.3286) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m5stg_sign/q_reg[0]/CK (0.3089 0.3283) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m5stg_rnd_mode/q_reg[1]/CK (0.309 0.3284) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m5stg_rnd_mode/q_reg[0]/CK (0.3088 0.3282) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m5stg_of_mask/q_reg[0]/CK (0.3093 0.3287) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m4stg_sign/q_reg[0]/CK (0.3081 0.3275) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m4stg_rnd_mode/q_reg[1]/CK (0.3092 0.3286) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m4stg_right_shift/q_reg[0]/CK (0.3094 0.3288) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m4stg_of_mask/q_reg[0]/CK (0.3091 0.3285) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m4stg_expadd_eq_0/q_reg[0]/CK (0.3094 0.3288) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m3stg_sign/q_reg[0]/CK (0.3079 0.3273) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m3stg_rnd_mode/q_reg[1]/CK (0.3093 0.3287) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m3stg_rnd_mode/q_reg[0]/CK (0.3092 0.3286) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m3bstg_rnd_mode/q_reg[1]/CK (0.3093 0.3287) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m3bstg_rnd_mode/q_reg[0]/CK (0.3094 0.3288) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[6]/CK (0.309 0.3284) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[4]/CK (0.3091 0.3285) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_m3bstg_ld0_inv/q_reg[1]/CK (0.309 0.3284) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_div_uf_out/q_reg[0]/CK (0.3086 0.328) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_div_of_out_tmp1/q_reg[0]/CK (0.3087 0.3281) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_div_expadd2_in1_exp_out/q_reg[0]/CK (0.3089 0.3283) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg[2]/CK (0.309 0.3284) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg[1]/CK (0.3087 0.3281) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg[2]/CK (0.3083 0.3277) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg[1]/CK (0.3086 0.328) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg[0]/CK (0.3086 0.328) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg[2]/CK (0.3086 0.328) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg[1]/CK (0.3085 0.3279) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg[0]/CK (0.3082 0.3276) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_d5stg_fdivb/q_reg[0]/CK (0.309 0.3284) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_d7stg_grd/q_reg[0]/CK (0.3092 0.3286) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_d7stg_stk/q_reg[0]/CK (0.3092 0.3286) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg[0]/CK (0.3088 0.3282) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_div_nx_out/q_reg[0]/CK (0.3089 0.3283) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_div_of_out_tmp2/q_reg[0]/CK (0.3088 0.3282) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_div_out_52_inv/q_reg[0]/CK (0.3089 0.3283) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_mul_nx_out/q_reg[0]/CK (0.3089 0.3283) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_mul_of_out_cout/q_reg[0]/CK (0.3092 0.3286) RiseTrig slew=(0.0773 0.0398)

fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp2/q_reg[0]/CK (0.3092 0.3286) RiseTrig slew=(0.0773 0.0398)

fpu_div/fpu_div_ctl/i_d7stg_lsb/q_reg[0]/CK (0.3092 0.3286) RiseTrig slew=(0.0773 0.0398)

fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[2]/CK (0.3151 0.3298) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[0]/CK (0.3148 0.3295) RiseTrig slew=(0.0863 0.0435)

bw_r_rf16x160/wrdata_d1_reg[153]/CK (0.3157 0.3304) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[7]/CK (0.3148 0.3295) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[1]/CK (0.3149 0.3296) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[0]/CK (0.3149 0.3296) RiseTrig slew=(0.0863 0.0435)

bw_r_rf16x160/wrdata_d1_reg[151]/CK (0.3158 0.3305) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[6]/CK (0.3149 0.3296) RiseTrig slew=(0.0863 0.0435)

bw_r_rf16x160/wrptr_d1_reg[2]/CK (0.315 0.3297) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[3]/CK (0.3151 0.3298) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[3]/CK (0.3144 0.3291) RiseTrig slew=(0.0863 0.0435)

bw_r_rf16x160/wrdata_d1_reg[147]/CK (0.3156 0.3304) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg[5]/CK (0.3147 0.3294) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[14]/CK (0.3148 0.3295) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[3]/CK (0.3151 0.3298) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[3]/CK (0.3141 0.3288) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg[13]/CK (0.3148 0.3295) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[0]/CK (0.3151 0.3298) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[1]/CK (0.3146 0.3293) RiseTrig slew=(0.0863 0.0435)

bw_r_rf16x160/wrdata_d1_reg[149]/CK (0.3158 0.3306) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[1]/CK (0.3152 0.3299) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_valid_packet_dly/q_reg[0]/CK (0.314 0.3287) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[2]/CK (0.314 0.3287) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[1]/CK (0.3141 0.3288) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg[0]/CK (0.3146 0.3293) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[2]/CK (0.3143 0.329) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg[1]/CK (0.3144 0.3291) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[2]/CK (0.315 0.3297) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[1]/CK (0.315 0.3297) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg[0]/CK (0.3146 0.3293) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg[1]/CK (0.315 0.3297) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[2]/CK (0.3152 0.3299) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[1]/CK (0.3152 0.3299) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[0]/CK (0.3151 0.3298) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg[0]/CK (0.3152 0.3299) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[2]/CK (0.3143 0.329) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg[0]/CK (0.3138 0.3285) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg[2]/CK (0.3141 0.3288) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_fp_vld_in/q_reg[0]/CK (0.3151 0.3298) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[4]/CK (0.3151 0.3298) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[3]/CK (0.3151 0.3298) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[2]/CK (0.3151 0.3298) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/CK (0.3151 0.3298) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[0]/CK (0.3149 0.3296) RiseTrig slew=(0.0863 0.0435)

fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CK (0.315 0.3297) RiseTrig slew=(0.0863 0.0435)

cluster_header/I0/rst_repeater/syncff/i0/q_reg/CK (0.315 0.3297) RiseTrig slew=(0.0863 0.0435)

cluster_header/I0/dbginit_repeater/syncff/i0/q_reg/CK (0.3151 0.3298) RiseTrig slew=(0.0863 0.0435)

bw_r_rf16x160/wrdata_d1_reg[154]/CK (0.3158 0.3305) RiseTrig slew=(0.0863 0.0435)

bw_r_rf16x160/wrdata_d1_reg[152]/CK (0.3158 0.3305) RiseTrig slew=(0.0863 0.0435)

bw_r_rf16x160/wrdata_d1_reg[148]/CK (0.3158 0.3305) RiseTrig slew=(0.0863 0.0435)

bw_r_rf16x160/wr_en_d1_reg/CK (0.3153 0.3301) RiseTrig slew=(0.0863 0.0435)

fpu_out/fpu_out_ctl/i_div_dest_rdy/q_reg[0]/CK (0.3144 0.3308) RiseTrig slew=(0.0829 0.0421)

fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg[2]/CK (0.3144 0.3308) RiseTrig slew=(0.0829 0.0421)

fpu_div/fpu_div_ctl/i_div_expadd2_no_decr_inv/q_reg[0]/CK (0.3143 0.3307) RiseTrig slew=(0.0829 0.0421)

fpu_div/fpu_div_ctl/i_d5stg_fdiva/q_reg[0]/CK (0.3142 0.3306) RiseTrig slew=(0.0829 0.0421)

fpu_div/fpu_div_ctl/i_div_of_mask/q_reg[0]/CK (0.3133 0.3297) RiseTrig slew=(0.0829 0.0421)

fpu_mul/fpu_mul_ctl/i_m3bstg_sign/q_reg[0]/CK (0.3126 0.329) RiseTrig slew=(0.0829 0.0421)

fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[6]/CK (0.3141 0.3305) RiseTrig slew=(0.0829 0.0421)

fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[5]/CK (0.3136 0.33) RiseTrig slew=(0.0829 0.0421)

fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[4]/CK (0.3135 0.3299) RiseTrig slew=(0.0829 0.0421)

fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[3]/CK (0.314 0.3304) RiseTrig slew=(0.0829 0.0421)

fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[2]/CK (0.3131 0.3295) RiseTrig slew=(0.0829 0.0421)

fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[1]/CK (0.3139 0.3303) RiseTrig slew=(0.0829 0.0421)

fpu_mul/fpu_mul_ctl/i_m3astg_ld0_inv/q_reg[0]/CK (0.3138 0.3302) RiseTrig slew=(0.0829 0.0421)

fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg[2]/CK (0.3136 0.33) RiseTrig slew=(0.0829 0.0421)

fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg[1]/CK (0.3138 0.3302) RiseTrig slew=(0.0829 0.0421)

fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg[0]/CK (0.3139 0.3303) RiseTrig slew=(0.0829 0.0421)

fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg[0]/CK (0.3136 0.33) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_add_uf_out/q_reg[0]/CK (0.3126 0.329) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/CK (0.3133 0.3297) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[4]/CK (0.3128 0.3292) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[3]/CK (0.3127 0.3291) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[2]/CK (0.3142 0.3306) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[1]/CK (0.3129 0.3293) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[0]/CK (0.3131 0.3295) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[8]/CK (0.3134 0.3298) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[7]/CK (0.3128 0.3292) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[6]/CK (0.315 0.3314) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[5]/CK (0.315 0.3314) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[4]/CK (0.3144 0.3308) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[3]/CK (0.3134 0.3298) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[2]/CK (0.3144 0.3308) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[1]/CK (0.3145 0.3309) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg[0]/CK (0.3143 0.3308) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a4stg_sign/q_reg[0]/CK (0.3147 0.3311) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a4stg_rnd_mode/q_reg[1]/CK (0.3148 0.3312) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a4stg_rnd_mode/q_reg[0]/CK (0.3149 0.3313) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[7]/CK (0.315 0.3314) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[16]/CK (0.3134 0.3298) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[14]/CK (0.315 0.3314) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[13]/CK (0.315 0.3314) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a4stg_of_mask/q_reg[0]/CK (0.3149 0.3313) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a4stg_nx/q_reg[0]/CK (0.3147 0.3311) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_add_nx_out/q_reg[0]/CK (0.3138 0.3302) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_add_of_out_tmp1/q_reg[0]/CK (0.314 0.3304) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_add_of_out_tmp2/q_reg[0]/CK (0.314 0.3304) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_add_sign_out/q_reg[0]/CK (0.314 0.3304) RiseTrig slew=(0.0829 0.0421)

fpu_div/fpu_div_ctl/i_div_sign_out/q_reg[0]/CK (0.3136 0.33) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[0]/CK (0.315 0.3314) RiseTrig slew=(0.0829 0.0421)

fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg[1]/CK (0.3144 0.3308) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[6]/CK (0.3149 0.3313) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[12]/CK (0.3149 0.3314) RiseTrig slew=(0.0829 0.0421)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[12]/CK (0.3221 0.3351) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[8]/CK (0.3207 0.3337) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[6]/CK (0.3212 0.3342) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a4stg_sign2/q_reg[0]/CK (0.3214 0.3344) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[4]/CK (0.3214 0.3344) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[8]/CK (0.3216 0.3346) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[15]/CK (0.3212 0.3342) RiseTrig slew=(0.0896 0.0448)

fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg/GN (0.3207 0.3337) RiseTrig slew=(0.0896 0.0448)

fpu_div/fpu_div_ctl/i_div_expadd1_in1_dbl/q_reg[0]/CK (0.3175 0.3305) RiseTrig slew=(0.0896 0.0448)

fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg[2]/CK (0.3206 0.3336) RiseTrig slew=(0.0896 0.0448)

fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg[2]/CK (0.3174 0.3304) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg/GN (0.3183 0.3313) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a4stg_rnd_mode2/q_reg[1]/CK (0.3207 0.3337) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a4stg_rnd_mode2/q_reg[0]/CK (0.3196 0.3326) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[15]/CK (0.3207 0.3337) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a4stg_of_mask2/q_reg[0]/CK (0.3212 0.3342) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a4stg_nv2/q_reg[0]/CK (0.3205 0.3335) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_rnd_mode/q_reg[1]/CK (0.3176 0.3306) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_rnd_mode/q_reg[0]/CK (0.3172 0.3302) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[9]/CK (0.3187 0.3317) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[7]/CK (0.3209 0.3339) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[1]/CK (0.3211 0.3341) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[17]/CK (0.3206 0.3336) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[16]/CK (0.3207 0.3337) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[14]/CK (0.3209 0.3338) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_of_mask/q_reg[0]/CK (0.3209 0.3339) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_nv/q_reg[0]/CK (0.3175 0.3305) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[7]/CK (0.3172 0.3302) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[29]/CK (0.3172 0.3302) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[28]/CK (0.3171 0.3301) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[27]/CK (0.3183 0.3313) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[26]/CK (0.3219 0.3349) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[1]/CK (0.3218 0.3348) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[18]/CK (0.3222 0.3351) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[13]/CK (0.3222 0.3352) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[7]/CK (0.3178 0.3308) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[3]/CK (0.3178 0.3308) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[2]/CK (0.3178 0.3308) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[1]/CK (0.3174 0.3304) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[0]/CK (0.3174 0.3304) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[8]/CK (0.3219 0.3348) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[10]/CK (0.3221 0.3351) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[0]/CK (0.322 0.335) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[25]/CK (0.322 0.335) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[5]/CK (0.3217 0.3347) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[6]/CK (0.3218 0.3348) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[4]/CK (0.3178 0.3308) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[1]/CK (0.3212 0.3342) RiseTrig slew=(0.0896 0.0448)

fpu_div/fpu_div_ctl/i_div_expadd1_in1_sng/q_reg[0]/CK (0.3176 0.3306) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[5]/CK (0.3177 0.3307) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[4]/CK (0.3219 0.3349) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_sign/q_reg[0]/CK (0.3218 0.3348) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[0]/CK (0.3212 0.3342) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[5]/CK (0.3212 0.3342) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[5]/CK (0.3212 0.3342) RiseTrig slew=(0.0896 0.0448)

fpu_add/fpu_add_ctl/i_a2stg_fracadd_frac2/q_reg[0]/CK (0.3108 0.3288) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[9]/CK (0.3102 0.3282) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[14]/CK (0.3101 0.3281) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[23]/CK (0.3102 0.3282) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[11]/CK (0.3085 0.3265) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[19]/CK (0.3099 0.3279) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[22]/CK (0.31 0.328) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[2]/CK (0.3103 0.3283) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[30]/CK (0.3103 0.3283) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[3]/CK (0.3094 0.3274) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11/q_reg[0]/CK (0.3102 0.3282) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a3stg_faddsubopa/q_reg[1]/CK (0.3103 0.3283) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a3stg_nx_tmp1/q_reg[0]/CK (0.3107 0.3287) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2/q_reg[0]/CK (0.3107 0.3287) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a3stg_nx_tmp3/q_reg[0]/CK (0.3107 0.3287) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[10]/CK (0.3109 0.3289) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[11]/CK (0.3109 0.3289) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[12]/CK (0.3103 0.3283) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[13]/CK (0.3103 0.3283) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[18]/CK (0.3107 0.3287) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[2]/CK (0.3107 0.3287) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg[3]/CK (0.3106 0.3286) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a4stg_nx2/q_reg[0]/CK (0.3109 0.3289) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[10]/CK (0.3109 0.3289) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[11]/CK (0.3109 0.3289) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[17]/CK (0.3109 0.3289) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[2]/CK (0.3108 0.3288) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[3]/CK (0.3109 0.3289) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[4]/CK (0.3109 0.3289) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a4stg_opdec/q_reg[9]/CK (0.3109 0.3289) RiseTrig slew=(0.0799 0.0409)

fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/GN (0.3102 0.3282) RiseTrig slew=(0.0799 0.0409)

fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/GN (0.3106 0.3286) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a3stg_faddsubopa/q_reg[0]/CK (0.3103 0.3283) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[20]/CK (0.3099 0.3279) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_nv/q_reg[0]/CK (0.3108 0.3288) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[24]/CK (0.3099 0.3279) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[15]/CK (0.31 0.328) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[16]/CK (0.3093 0.3273) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[21]/CK (0.3101 0.3281) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_sub/q_reg[0]/CK (0.3108 0.3288) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_2inf_in/q_reg[0]/CK (0.3108 0.3288) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_of_mask/q_reg[0]/CK (0.3104 0.3284) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_sign2/q_reg[0]/CK (0.3106 0.3286) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg[17]/CK (0.3094 0.3274) RiseTrig slew=(0.0799 0.0409)

fpu_add/fpu_add_ctl/i_a2stg_nan_in/q_reg[0]/CK (0.3107 0.3287) RiseTrig slew=(0.0799 0.0409)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]/CK (0.326 0.3396) RiseTrig slew=(0.0884 0.0443)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[2]/CK (0.326 0.3396) RiseTrig slew=(0.0884 0.0443)

fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]/CK (0.326 0.3396) RiseTrig slew=(0.0884 0.0443)

fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[1]/CK (0.3254 0.339) RiseTrig slew=(0.0884 0.0443)

fpu_out/fpu_out_ctl/i_req_thread/q_reg[0]/CK (0.326 0.3396) RiseTrig slew=(0.0884 0.0443)

fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[0]/CK (0.3258 0.3394) RiseTrig slew=(0.0884 0.0443)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[1]/CK (0.3258 0.3394) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[0]/CK (0.3258 0.3394) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[1]/CK (0.3253 0.3389) RiseTrig slew=(0.0884 0.0443)

fpu_out/fpu_out_ctl/i_req_thread/q_reg[1]/CK (0.3259 0.3395) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[5]/CK (0.326 0.3396) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[7]/CK (0.3257 0.3393) RiseTrig slew=(0.0884 0.0443)

fpu_div/fpu_div_ctl/i_div_id_out/q_reg[0]/CK (0.3259 0.3395) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[9]/CK (0.3236 0.3372) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[8]/CK (0.3236 0.3372) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[6]/CK (0.3259 0.3395) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[4]/CK (0.3254 0.339) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[1]/CK (0.3245 0.3381) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[3]/CK (0.3209 0.3345) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[2]/CK (0.3236 0.3372) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[1]/CK (0.3209 0.3345) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg[0]/CK (0.3251 0.3387) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[4]/CK (0.3235 0.3371) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[3]/CK (0.3235 0.3371) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[2]/CK (0.3209 0.3345) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[1]/CK (0.3246 0.3382) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg[0]/CK (0.3245 0.3381) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[4]/CK (0.3247 0.3383) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[3]/CK (0.3234 0.3369) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[2]/CK (0.3224 0.336) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[1]/CK (0.3216 0.3352) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg[0]/CK (0.3235 0.3371) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[4]/CK (0.3247 0.3383) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[3]/CK (0.3247 0.3383) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[2]/CK (0.3246 0.3382) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m3stg_id/q_reg[0]/CK (0.3245 0.3381) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[4]/CK (0.324 0.3376) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[3]/CK (0.3237 0.3373) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[2]/CK (0.3242 0.3378) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[1]/CK (0.3246 0.3381) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg[0]/CK (0.3245 0.3381) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[4]/CK (0.3248 0.3384) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[3]/CK (0.3235 0.3371) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[2]/CK (0.3248 0.3383) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[1]/CK (0.3247 0.3383) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg[0]/CK (0.3247 0.3383) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[4]/CK (0.3248 0.3384) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[3]/CK (0.3248 0.3384) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[2]/CK (0.324 0.3376) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[1]/CK (0.3242 0.3378) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg[0]/CK (0.3253 0.3389) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[4]/CK (0.3253 0.3389) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[3]/CK (0.3252 0.3388) RiseTrig slew=(0.0884 0.0443)

fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[2]/CK (0.3252 0.3387) RiseTrig slew=(0.0884 0.0443)

fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]/CK (0.3166 0.3312) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[1]/CK (0.3163 0.3309) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[2]/CK (0.3163 0.3308) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[3]/CK (0.3164 0.331) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_in1_exp_eq_0/q_reg[0]/CK (0.3166 0.3312) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_in2_51/q_reg[0]/CK (0.3163 0.3309) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/CK (0.3163 0.3309) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[0]/CK (0.3166 0.3312) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[1]/CK (0.3166 0.3311) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[2]/CK (0.3165 0.3311) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg[3]/CK (0.3166 0.3312) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a2stg_in2_neq_in1_frac/q_reg[0]/CK (0.3166 0.3311) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a2stg_nan_in2/q_reg[0]/CK (0.3165 0.3311) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a2stg_snan_in1/q_reg[0]/CK (0.3164 0.331) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a2stg_snan_in2/q_reg[0]/CK (0.3163 0.3309) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_in1_50_0_neq_0/q_reg[0]/CK (0.3162 0.3308) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_in2_53_32_neq_0/q_reg[0]/CK (0.3162 0.3307) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_in1_53_32_neq_0/q_reg[0]/CK (0.316 0.3306) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_frac/q_reg[0]/CK (0.316 0.3306) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg[0]/CK (0.316 0.3306) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_in1_54/q_reg[0]/CK (0.3157 0.3303) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_in1_exp_neq_ffs/q_reg[0]/CK (0.3157 0.3303) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_dblop/q_reg[0]/CK (0.3157 0.3303) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d1stg_dblop/q_reg[0]/CK (0.3155 0.3301) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d2stg_zero_in/q_reg[0]/CK (0.3158 0.3304) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d2stg_snan_in2/q_reg[0]/CK (0.316 0.3306) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d2stg_snan_in1/q_reg[0]/CK (0.316 0.3306) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d2stg_qnan_in2/q_reg[0]/CK (0.3159 0.3305) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d2stg_nan_in2/q_reg[0]/CK (0.3157 0.3303) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d2stg_infnan_in/q_reg[0]/CK (0.3158 0.3304) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d2stg_inf_in1/q_reg[0]/CK (0.3158 0.3304) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d2stg_2zero_in/q_reg[0]/CK (0.3157 0.3303) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d2stg_2inf_in/q_reg[0]/CK (0.3157 0.3303) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d1stg_sign2/q_reg[0]/CK (0.3156 0.3302) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d1stg_sign1/q_reg[0]/CK (0.3156 0.3302) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a2stg_sign1/q_reg[0]/CK (0.3163 0.3309) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_exp/q_reg[0]/CK (0.3164 0.331) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_in2_63/q_reg[0]/CK (0.3164 0.331) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_in1_63/q_reg[0]/CK (0.3164 0.331) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_in2_54/q_reg[0]/CK (0.3161 0.3307) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_in1_51/q_reg[0]/CK (0.3162 0.3308) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a1stg_in2_50_0_neq_0/q_reg[0]/CK (0.3162 0.3308) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a2stg_qnan_in2/q_reg[0]/CK (0.316 0.3306) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a2stg_in2_eq_in1_exp/q_reg[0]/CK (0.3161 0.3307) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a2stg_2zero_in/q_reg[0]/CK (0.3165 0.3311) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_ctl/i_a2stg_qnan_in1/q_reg[0]/CK (0.3165 0.3311) RiseTrig slew=(0.0866 0.0436)

fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/GN (0.3166 0.3312) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d2stg_nan_in/q_reg[0]/CK (0.3158 0.3304) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d2stg_qnan_in1/q_reg[0]/CK (0.3161 0.3307) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_div_frac_in1_53_32_neq_0/q_reg[0]/CK (0.3161 0.3307) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[3]/CK (0.3158 0.3304) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[1]/CK (0.3161 0.3307) RiseTrig slew=(0.0866 0.0436)

fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/g16/A1 (0.1302 0.1491) slew=(0.0043 0.004)
fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/g16/ZN (0.1599 0.1761) load=0.00217268(pf) 

bw_r_rf16x160/wrdata_d1_reg[56]/CK (0.2556 0.2709) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[127]/CK (0.2555 0.2708) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[59]/CK (0.2555 0.2708) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[60]/CK (0.2522 0.2675) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[129]/CK (0.2521 0.2675) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[62]/CK (0.2561 0.2714) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrptr_d1_reg[3]/CK (0.259 0.2744) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrptr_d1_reg[0]/CK (0.259 0.2743) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[67]/CK (0.2521 0.2674) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[66]/CK (0.2522 0.2675) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[65]/CK (0.2521 0.2674) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[64]/CK (0.2558 0.2712) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[63]/CK (0.2536 0.2689) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[61]/CK (0.253 0.2683) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[159]/CK (0.2589 0.2742) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[158]/CK (0.2587 0.274) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[157]/CK (0.2587 0.274) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[156]/CK (0.2587 0.274) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[155]/CK (0.2589 0.2742) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[146]/CK (0.2589 0.2743) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[145]/CK (0.2589 0.2742) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[143]/CK (0.2549 0.2702) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[136]/CK (0.2534 0.2687) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[135]/CK (0.2522 0.2675) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[134]/CK (0.2554 0.2707) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[133]/CK (0.2547 0.27) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[132]/CK (0.255 0.2703) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[131]/CK (0.2546 0.2699) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[130]/CK (0.2522 0.2675) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/ren_d1_reg/CK (0.259 0.2743) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/rdptr_d1_reg[3]/CK (0.2589 0.2743) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/rdptr_d1_reg[2]/CK (0.2589 0.2742) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrptr_d1_reg[1]/CK (0.2591 0.2744) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/rdptr_d1_reg[0]/CK (0.2591 0.2744) RiseTrig slew=(0.0715 0.0366)

fpu_mul/fpu_mul_ctl/i_m3bstg_nv/q_reg[0]/CK (0.2591 0.2744) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/rdptr_d1_reg[1]/CK (0.2591 0.2744) RiseTrig slew=(0.0715 0.0366)

bw_r_rf16x160/wrdata_d1_reg[144]/CK (0.2554 0.2707) RiseTrig slew=(0.0715 0.0366)

fpu_mul/i_m4stg_frac/ckbuf_1/g16/A1 (0.1833 0.2178) slew=(0.0084 0.0101)
fpu_mul/i_m4stg_frac/ckbuf_1/g16/ZN (0.2257 0.2548) load=0.00638708(pf) 

fpu_mul/i_m4stg_frac/ckbuf_0/clken_reg/GN (0.2553 0.2722) RiseTrig slew=(0.0672 0.0351)

fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg/GN (0.255 0.2719) RiseTrig slew=(0.0672 0.0351)

fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg/GN (0.2547 0.2716) RiseTrig slew=(0.0672 0.0351)

bw_r_rf16x160/wrdata_d1_reg[100]/CK (0.259 0.2759) RiseTrig slew=(0.0672 0.0351)

bw_r_rf16x160/wrdata_d1_reg[13]/CK (0.2591 0.276) RiseTrig slew=(0.0672 0.0351)

bw_r_rf16x160/wrdata_d1_reg[29]/CK (0.259 0.2759) RiseTrig slew=(0.0672 0.0351)

bw_r_rf16x160/wrdata_d1_reg[31]/CK (0.2591 0.276) RiseTrig slew=(0.0672 0.0351)

bw_r_rf16x160/wrdata_d1_reg[76]/CK (0.2591 0.276) RiseTrig slew=(0.0672 0.0351)

bw_r_rf16x160/wrdata_d1_reg[7]/CK (0.2588 0.2757) RiseTrig slew=(0.0672 0.0351)

bw_r_rf16x160/wrdata_d1_reg[82]/CK (0.2579 0.2748) RiseTrig slew=(0.0672 0.0351)

bw_r_rf16x160/wrdata_d1_reg[83]/CK (0.2575 0.2744) RiseTrig slew=(0.0672 0.0351)

bw_r_rf16x160/wrdata_d1_reg[91]/CK (0.2589 0.2759) RiseTrig slew=(0.0672 0.0351)

bw_r_rf16x160/wrdata_d1_reg[98]/CK (0.2586 0.2755) RiseTrig slew=(0.0672 0.0351)

bw_r_rf16x160/wrdata_d1_reg[99]/CK (0.2582 0.2751) RiseTrig slew=(0.0672 0.0351)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[1]/CK (0.2597 0.2766) RiseTrig slew=(0.0672 0.0351)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[2]/CK (0.2598 0.2767) RiseTrig slew=(0.0672 0.0351)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[3]/CK (0.2597 0.2766) RiseTrig slew=(0.0672 0.0351)

bw_r_rf16x160/wrdata_d1_reg[30]/CK (0.2589 0.2758) RiseTrig slew=(0.0672 0.0351)

bw_r_rf16x160/wrdata_d1_reg[84]/CK (0.2568 0.2737) RiseTrig slew=(0.0672 0.0351)

fpu_mul/i_m4stg_frac/ckbuf_1/clken_reg/GN (0.2555 0.2724) RiseTrig slew=(0.0672 0.0351)

bw_r_rf16x160/wrdata_d1_reg[77]/CK (0.2568 0.2737) RiseTrig slew=(0.0672 0.0351)

bw_r_rf16x160/wrdata_d1_reg[137]/CK (0.2623 0.2733) RiseTrig slew=(0.08 0.0401)

bw_r_rf16x160/wrdata_d1_reg[138]/CK (0.2626 0.2736) RiseTrig slew=(0.08 0.0401)

bw_r_rf16x160/wrdata_d1_reg[140]/CK (0.2624 0.2734) RiseTrig slew=(0.08 0.0401)

bw_r_rf16x160/wrdata_d1_reg[141]/CK (0.2619 0.2729) RiseTrig slew=(0.08 0.0401)

bw_r_rf16x160/wrdata_d1_reg[142]/CK (0.2616 0.2726) RiseTrig slew=(0.08 0.0401)

bw_r_rf16x160/wrdata_d1_reg[57]/CK (0.2617 0.2727) RiseTrig slew=(0.08 0.0401)

bw_r_rf16x160/wrdata_d1_reg[68]/CK (0.2622 0.2732) RiseTrig slew=(0.08 0.0401)

bw_r_rf16x160/wrdata_d1_reg[69]/CK (0.2627 0.2737) RiseTrig slew=(0.08 0.0401)

bw_r_rf16x160/wrdata_d1_reg[71]/CK (0.2625 0.2735) RiseTrig slew=(0.08 0.0401)

bw_r_rf16x160/wrdata_d1_reg[73]/CK (0.2617 0.2727) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]/CK (0.2618 0.2728) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[1]/CK (0.2618 0.2728) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[2]/CK (0.2615 0.2725) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[3]/CK (0.2618 0.2728) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[0]/CK (0.2618 0.2728) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[1]/CK (0.2618 0.2728) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m2stg_inf_in1/q_reg[0]/CK (0.2616 0.2727) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[3]/CK (0.2618 0.2728) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[4]/CK (0.2617 0.2727) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[5]/CK (0.2618 0.2728) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m2stg_zero_in2/q_reg[0]/CK (0.2616 0.2727) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_eq_0/q_reg[0]/CK (0.2616 0.2726) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_neq_ffs/q_reg[0]/CK (0.2616 0.2726) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_eq_0/q_reg[0]/CK (0.2616 0.2726) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg[0]/CK (0.2615 0.2725) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_mul_frac_in1_50_0_neq_0/q_reg[0]/CK (0.2613 0.2723) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_mul_frac_in1_51/q_reg[0]/CK (0.2605 0.2715) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_0_neq_0/q_reg[0]/CK (0.2616 0.2726) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_32_neq_0/q_reg[0]/CK (0.2614 0.2724) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_mul_frac_in1_54/q_reg[0]/CK (0.2605 0.2715) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_mul_frac_in2_50_0_neq_0/q_reg[0]/CK (0.2612 0.2722) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/q_reg[0]/CK (0.2613 0.2723) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_0_neq_0/q_reg[0]/CK (0.2614 0.2724) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_32_neq_0/q_reg[0]/CK (0.2614 0.2724) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_mul_frac_in2_54/q_reg[0]/CK (0.2611 0.2721) RiseTrig slew=(0.08 0.0401)

bw_r_rf16x160/wrdata_d1_reg[72]/CK (0.262 0.273) RiseTrig slew=(0.08 0.0401)

bw_r_rf16x160/wrdata_d1_reg[139]/CK (0.2628 0.2738) RiseTrig slew=(0.08 0.0401)

bw_r_rf16x160/wrdata_d1_reg[70]/CK (0.2628 0.2738) RiseTrig slew=(0.08 0.0401)

bw_r_rf16x160/wrdata_d1_reg[22]/CK (0.2628 0.2738) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[0]/CK (0.2618 0.2728) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[2]/CK (0.2618 0.2728) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[1]/CK (0.2618 0.2728) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[0]/CK (0.2617 0.2727) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[4]/CK (0.2618 0.2728) RiseTrig slew=(0.08 0.0401)

fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg[5]/CK (0.2618 0.2728) RiseTrig slew=(0.08 0.0401)

bw_r_rf16x160/wrdata_d1_reg[8]/CK (0.2731 0.2825) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[14]/CK (0.2731 0.2825) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[36]/CK (0.2731 0.2825) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[34]/CK (0.273 0.2824) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[105]/CK (0.2732 0.2826) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[104]/CK (0.2732 0.2826) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[103]/CK (0.2732 0.2826) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[88]/CK (0.2741 0.2835) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[94]/CK (0.2732 0.2826) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[90]/CK (0.2736 0.283) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[89]/CK (0.274 0.2834) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[86]/CK (0.2741 0.2835) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[5]/CK (0.2732 0.2826) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[25]/CK (0.2734 0.2828) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[21]/CK (0.2735 0.2829) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[20]/CK (0.274 0.2834) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[19]/CK (0.274 0.2834) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[17]/CK (0.274 0.2834) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[16]/CK (0.2738 0.2831) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[11]/CK (0.2737 0.2831) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[101]/CK (0.2719 0.2813) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[102]/CK (0.2729 0.2823) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[10]/CK (0.2716 0.281) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[12]/CK (0.2727 0.2821) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[15]/CK (0.273 0.2824) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[18]/CK (0.2702 0.2796) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[23]/CK (0.2711 0.2805) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[24]/CK (0.2695 0.2789) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[26]/CK (0.2721 0.2815) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[27]/CK (0.2725 0.2819) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[32]/CK (0.2714 0.2808) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[33]/CK (0.2719 0.2813) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[35]/CK (0.2729 0.2823) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[6]/CK (0.2727 0.2821) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[74]/CK (0.2731 0.2825) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[75]/CK (0.2726 0.282) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[78]/CK (0.271 0.2804) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[79]/CK (0.2724 0.2818) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[80]/CK (0.2721 0.2815) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[81]/CK (0.2718 0.2812) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[85]/CK (0.2725 0.2818) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[87]/CK (0.2724 0.2818) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[92]/CK (0.271 0.2804) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[93]/CK (0.2721 0.2815) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[95]/CK (0.2718 0.2812) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[96]/CK (0.2718 0.2812) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[97]/CK (0.2713 0.2807) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[9]/CK (0.2729 0.2823) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[28]/CK (0.2701 0.2795) RiseTrig slew=(0.0823 0.0411)

bw_r_rf16x160/wrdata_d1_reg[122]/CK (0.2577 0.2719) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[55]/CK (0.2577 0.2719) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[54]/CK (0.2562 0.2704) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[53]/CK (0.2554 0.2696) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[52]/CK (0.2576 0.2718) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[51]/CK (0.2575 0.2717) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[50]/CK (0.2551 0.2693) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[49]/CK (0.2577 0.2719) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[47]/CK (0.2559 0.2701) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[46]/CK (0.2548 0.269) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[45]/CK (0.2559 0.2701) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[42]/CK (0.2564 0.2706) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[40]/CK (0.2573 0.2715) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[39]/CK (0.2575 0.2717) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[37]/CK (0.2568 0.271) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[150]/CK (0.2559 0.2701) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[128]/CK (0.2559 0.2701) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[126]/CK (0.2559 0.2701) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[125]/CK (0.2559 0.2701) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[124]/CK (0.2575 0.2717) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[121]/CK (0.2576 0.2718) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[120]/CK (0.2577 0.2719) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[119]/CK (0.2549 0.2691) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[118]/CK (0.2574 0.2716) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[116]/CK (0.2577 0.2719) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[115]/CK (0.2549 0.2691) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[114]/CK (0.2577 0.2719) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[111]/CK (0.2573 0.2715) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[109]/CK (0.2573 0.2715) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[108]/CK (0.2573 0.2715) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[106]/CK (0.2576 0.2718) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[107]/CK (0.2581 0.2723) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[110]/CK (0.2579 0.2721) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[112]/CK (0.2584 0.2726) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[113]/CK (0.2582 0.2724) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[117]/CK (0.2584 0.2726) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[123]/CK (0.2577 0.2719) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[38]/CK (0.2581 0.2723) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[41]/CK (0.2583 0.2725) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[43]/CK (0.2584 0.2726) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[44]/CK (0.2582 0.2724) RiseTrig slew=(0.0738 0.0375)

bw_r_rf16x160/wrdata_d1_reg[48]/CK (0.2584 0.2726) RiseTrig slew=(0.0738 0.0375)

fpu_div/fpu_div_ctl/i_div_frac_in1_50_0_neq_0/q_reg[0]/CK (0.2494 0.2609) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m2stg_snan_in1/q_reg[0]/CK (0.2551 0.2666) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_div_exp_in2_exp_neq_ffs/q_reg[0]/CK (0.252 0.2635) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m3astg_sign/q_reg[0]/CK (0.2539 0.2654) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m2stg_nan_in2/q_reg[0]/CK (0.2545 0.266) RiseTrig slew=(0.0788 0.0395)

fpu_add/fpu_add_ctl/i_a1stg_sngop/q_reg[0]/CK (0.2553 0.2668) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_d2stg_denorm_dbl_in2/q_reg[0]/CK (0.2542 0.2657) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_d2stg_denorm_sng_in2/q_reg[0]/CK (0.2541 0.2656) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_d2stg_norm_dbl_in2/q_reg[0]/CK (0.253 0.2645) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_d2stg_norm_sng_in2/q_reg[0]/CK (0.2536 0.2651) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_div_exp_in1_exp_eq_0/q_reg[0]/CK (0.2486 0.2601) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_div_exp_in2_exp_eq_0/q_reg[0]/CK (0.2538 0.2653) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_div_frac_in1_53_0_neq_0/q_reg[0]/CK (0.2538 0.2653) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_div_frac_in2_50_0_neq_0/q_reg[0]/CK (0.2529 0.2644) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_div_frac_in2_53_0_neq_0/q_reg[0]/CK (0.2538 0.2653) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_div_frac_in2_54/q_reg[0]/CK (0.2526 0.2641) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m1stg_sign1/q_reg[0]/CK (0.2548 0.2663) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m1stg_sign2/q_reg[0]/CK (0.2544 0.2659) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m2stg_qnan_in1/q_reg[0]/CK (0.2545 0.266) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m2stg_qnan_in2/q_reg[0]/CK (0.2553 0.2668) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m2stg_sign1/q_reg[0]/CK (0.2549 0.2664) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m2stg_sign2/q_reg[0]/CK (0.2545 0.266) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[3]/CK (0.2553 0.2668) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m2stg_snan_in2/q_reg[0]/CK (0.2553 0.2667) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m2stg_zero_in1/q_reg[0]/CK (0.2549 0.2664) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m2stg_inf_in/q_reg[0]/CK (0.2549 0.2664) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_div_frac_in2_51/q_reg[0]/CK (0.2523 0.2638) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m2stg_zero_in/q_reg[0]/CK (0.255 0.2665) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CK (0.2539 0.2654) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m3astg_nv/q_reg[0]/CK (0.254 0.2655) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m2stg_inf_in2/q_reg[0]/CK (0.2551 0.2666) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg[2]/CK (0.2553 0.2667) RiseTrig slew=(0.0788 0.0395)

fpu_mul/fpu_mul_ctl/i_m1stg_dblop_inv/q_reg[0]/CK (0.2549 0.2664) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_div_frac_in2_53_32_neq_0/q_reg[0]/CK (0.2494 0.2609) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_div_frac_in1_54/q_reg[0]/CK (0.2515 0.263) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_div_exp_in1_exp_neq_ffs/q_reg[0]/CK (0.251 0.2625) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_d2stg_zero_in2/q_reg[0]/CK (0.2518 0.2633) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[3]/CK (0.2517 0.2632) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[2]/CK (0.2516 0.2631) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[1]/CK (0.2514 0.2629) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[0]/CK (0.2513 0.2628) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[4]/CK (0.2518 0.2633) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[2]/CK (0.2515 0.263) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]/CK (0.2518 0.2633) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_div_frac_in1_51/q_reg[0]/CK (0.2502 0.2617) RiseTrig slew=(0.0788 0.0395)

bw_r_rf16x160/wrdata_d1_reg[58]/CK (0.254 0.2655) RiseTrig slew=(0.0788 0.0395)

fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg[4]/CK (0.2518 0.2633) RiseTrig slew=(0.0788 0.0395)

fpu_mul/i_m4stg_frac/booth/ckbuf_0/g16/A1 (0.1837 0.2181) slew=(0.0087 0.0103)
fpu_mul/i_m4stg_frac/booth/ckbuf_0/g16/ZN (0.218 0.2502) load=0.00321048(pf) 

fpu_mul/i_m4stg_frac/booth/ckbuf_1/g16/A1 (0.1826 0.2171) slew=(0.0084 0.0101)
fpu_mul/i_m4stg_frac/booth/ckbuf_1/g16/ZN (0.2167 0.249) load=0.00316172(pf) 

fpu_mul/i_m4stg_frac/ckbuf_0/g16/A1 (0.1398 0.161) slew=(0.0047 0.0042)
fpu_mul/i_m4stg_frac/ckbuf_0/g16/ZN (0.1803 0.1948) load=0.00621447(pf) 

fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/g16/A1 (0.1327 0.1521) slew=(0.0042 0.004)
fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/g16/ZN (0.1826 0.1913) load=0.0100805(pf) 

fpu_add/fpu_add_frac_dp/clk__L1_I0/A (0.1477 0.1622) slew=(0.0092 0.0062)
fpu_add/fpu_add_frac_dp/clk__L1_I0/Z (0.1963 0.2126) load=0.0255037(pf) 

fpu_out/fpu_out_dp/clk__L1_I0/A (0.2275 0.2502) slew=(0.0195 0.011)
fpu_out/fpu_out_dp/clk__L1_I0/ZN (0.29 0.2536) load=0.0493552(pf) 

fpu_in/fpu_in_dp/clk__L1_I0/A (0.1966 0.2206) slew=(0.0104 0.0068)
fpu_in/fpu_in_dp/clk__L1_I0/Z (0.2353 0.2599) load=0.0131322(pf) 

fpu_mul/fpu_mul_exp_dp/clk__L1_I0/A (0.2259 0.2483) slew=(0.0194 0.0109)
fpu_mul/fpu_mul_exp_dp/clk__L1_I0/ZN (0.2737 0.244) load=0.0255292(pf) 

fpu_add/fpu_add_exp_dp/clk__L1_I0/A (0.2121 0.2314) slew=(0.0207 0.0115)
fpu_add/fpu_add_exp_dp/clk__L1_I0/ZN (0.2571 0.2304) load=0.0254524(pf) 

fpu_div/fpu_div_exp_dp/clk__L1_I0/A (0.2541 0.2926) slew=(0.0115 0.0074)
fpu_div/fpu_div_exp_dp/clk__L1_I0/Z (0.3123 0.353) load=0.0362052(pf) 

fpu_div/fpu_div_exp_dp/clk__L1_I1/A (0.2541 0.2926) slew=(0.0115 0.0074)
fpu_div/fpu_div_exp_dp/clk__L1_I1/Z (0.3101 0.3506) load=0.0334544(pf) 

fpu_div/fpu_div_frac_dp/clk__L1_I0/A (0.16 0.1762) slew=(0.0094 0.0064)
fpu_div/fpu_div_frac_dp/clk__L1_I0/Z (0.1978 0.2148) load=0.0126031(pf) 

fpu_mul/i_m4stg_frac/clk_enb1__L1_I0/A (0.2258 0.2549) slew=(0.0183 0.0104)
fpu_mul/i_m4stg_frac/clk_enb1__L1_I0/ZN (0.2806 0.244) load=0.0264352(pf) 

fpu_mul/i_m4stg_frac/booth/clk_enb0__L1_I0/A (0.2181 0.2503) slew=(0.0116 0.0074)
fpu_mul/i_m4stg_frac/booth/clk_enb0__L1_I0/Z (0.2731 0.3071) load=0.0321397(pf) 

fpu_mul/i_m4stg_frac/booth/clk_enb0__L1_I1/A (0.2181 0.2503) slew=(0.0116 0.0074)
fpu_mul/i_m4stg_frac/booth/clk_enb0__L1_I1/Z (0.2753 0.3096) load=0.0348839(pf) 

fpu_mul/i_m4stg_frac/booth/clk_enb1__L1_I0/A (0.2167 0.249) slew=(0.0115 0.0074)
fpu_mul/i_m4stg_frac/booth/clk_enb1__L1_I0/Z (0.2658 0.2994) load=0.0249064(pf) 

fpu_mul/i_m4stg_frac/booth/clk_enb1__L1_I1/A (0.2168 0.2491) slew=(0.0115 0.0074)
fpu_mul/i_m4stg_frac/booth/clk_enb1__L1_I1/Z (0.268 0.3019) load=0.0275729(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L1_I0/A (0.1803 0.1948) slew=(0.0179 0.0103)
fpu_mul/i_m4stg_frac/clk_enb0__L1_I0/Z (0.2392 0.2545) load=0.0337362(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L1_I1/A (0.1803 0.1948) slew=(0.0179 0.0103)
fpu_mul/i_m4stg_frac/clk_enb0__L1_I1/Z (0.2354 0.2504) load=0.0290351(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L1_I2/A (0.1803 0.1948) slew=(0.0179 0.0103)
fpu_mul/i_m4stg_frac/clk_enb0__L1_I2/Z (0.2399 0.2552) load=0.0345362(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L1_I3/A (0.1803 0.1948) slew=(0.0179 0.0103)
fpu_mul/i_m4stg_frac/clk_enb0__L1_I3/Z (0.2412 0.2567) load=0.0361411(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L1_I0/A (0.1827 0.1914) slew=(0.0264 0.014)
fpu_mul/fpu_mul_frac_dp/clk__L1_I0/ZN (0.2419 0.2163) load=0.0324536(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L1_I1/A (0.1826 0.1913) slew=(0.0264 0.014)
fpu_mul/fpu_mul_frac_dp/clk__L1_I1/ZN (0.2538 0.2224) load=0.0424503(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L1_I2/A (0.1827 0.1914) slew=(0.0264 0.014)
fpu_mul/fpu_mul_frac_dp/clk__L1_I2/ZN (0.2599 0.2255) load=0.0474118(pf) 

fpu_add/fpu_add_frac_dp/clk__L2_I0/A (0.197 0.2133) slew=(0.0228 0.0224)
fpu_add/fpu_add_frac_dp/clk__L2_I0/ZN (0.2683 0.2292) load=0.257171(pf) 

fpu_out/fpu_out_dp/clk__L2_I0/A (0.291 0.2546) slew=(0.0307 0.0152)
fpu_out/fpu_out_dp/clk__L2_I0/ZN (0.278 0.3078) load=0.138848(pf) 

fpu_in/fpu_in_dp/clk__L2_I0/A (0.236 0.2606) slew=(0.014 0.0136)
fpu_in/fpu_in_dp/clk__L2_I0/ZN (0.3026 0.2606) load=0.0993018(pf) 

fpu_mul/fpu_mul_exp_dp/clk__L2_I0/A (0.2744 0.2447) slew=(0.0172 0.0101)
fpu_mul/fpu_mul_exp_dp/clk__L2_I0/ZN (0.2884 0.3018) load=0.223991(pf) 

fpu_add/fpu_add_exp_dp/clk__L2_I0/A (0.2577 0.231) slew=(0.0172 0.0104)
fpu_add/fpu_add_exp_dp/clk__L2_I0/ZN (0.2973 0.2963) load=0.372332(pf) 

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[3]/CK (0.3178 0.3585) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[0]/CK (0.3177 0.3584) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[2]/CK (0.3178 0.3585) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[1]/CK (0.3177 0.3584) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[12]/CK (0.3175 0.3582) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[4]/CK (0.3176 0.3583) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[5]/CK (0.3177 0.3584) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[6]/CK (0.3174 0.3581) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[7]/CK (0.3174 0.3581) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[10]/CK (0.3173 0.358) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[9]/CK (0.3169 0.3576) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[8]/CK (0.317 0.3577) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg[11]/CK (0.3168 0.3575) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[8]/CK (0.3152 0.3559) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[12]/CK (0.3149 0.3556) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[3]/CK (0.3147 0.3554) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[10]/CK (0.3155 0.3562) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[4]/CK (0.3147 0.3554) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[6]/CK (0.3147 0.3554) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[5]/CK (0.3147 0.3554) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[7]/CK (0.3144 0.3551) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[11]/CK (0.3154 0.3561) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[9]/CK (0.3156 0.3563) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[2]/CK (0.3147 0.3554) RiseTrig slew=(0.0308 0.0303)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[1]/CK (0.3114 0.3519) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg[0]/CK (0.3114 0.3519) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[10]/CK (0.3114 0.3519) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[7]/CK (0.3113 0.3518) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[8]/CK (0.3113 0.3518) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[9]/CK (0.3114 0.3519) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[6]/CK (0.3112 0.3517) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[5]/CK (0.311 0.3515) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[3]/CK (0.3109 0.3514) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[4]/CK (0.3113 0.3518) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[2]/CK (0.3115 0.352) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[1]/CK (0.3117 0.3522) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[9]/CK (0.3118 0.3523) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[0]/CK (0.3118 0.3523) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[8]/CK (0.3118 0.3523) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[10]/CK (0.3119 0.3524) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[6]/CK (0.3122 0.3527) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[5]/CK (0.3123 0.3528) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[7]/CK (0.3121 0.3526) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[0]/CK (0.312 0.3525) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[3]/CK (0.3122 0.3527) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[4]/CK (0.3122 0.3527) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[2]/CK (0.3123 0.3528) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[1]/CK (0.3122 0.3527) RiseTrig slew=(0.0287 0.0283)

fpu_div/fpu_div_frac_dp/clk__L2_I0/A (0.1983 0.2153) slew=(0.0136 0.0132)
fpu_div/fpu_div_frac_dp/clk__L2_I0/ZN (0.2646 0.2265) load=0.124221(pf) 

fpu_mul/i_m4stg_frac/clk_enb1__L2_I0/A (0.2818 0.2452) slew=(0.0177 0.01)
fpu_mul/i_m4stg_frac/clk_enb1__L2_I0/ZN (0.268 0.298) load=0.0863011(pf) 

fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg[1]/CK (0.2742 0.3082) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff2/q_reg[0]/CK (0.2748 0.3088) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff6/q_reg[2]/CK (0.2748 0.3088) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff2/q_reg[2]/CK (0.2752 0.3092) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg[0]/CK (0.2752 0.3092) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg[1]/CK (0.2754 0.3094) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[2]/CK (0.2754 0.3094) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg[0]/CK (0.275 0.309) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff1/q_reg[0]/CK (0.275 0.309) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff7/q_reg[2]/CK (0.275 0.309) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg[1]/CK (0.275 0.309) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff7/q_reg[0]/CK (0.275 0.309) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff1/q_reg[2]/CK (0.2749 0.3089) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff1/q_reg[1]/CK (0.2749 0.3089) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff2/q_reg[1]/CK (0.2749 0.3089) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff7/q_reg[1]/CK (0.275 0.309) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg[2]/CK (0.2749 0.3089) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff5/q_reg[2]/CK (0.275 0.309) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff6/q_reg[0]/CK (0.2751 0.3091) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff6/q_reg[1]/CK (0.2752 0.3092) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff5/q_reg[0]/CK (0.2754 0.3094) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff5/q_reg[1]/CK (0.2753 0.3093) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[1]/CK (0.2753 0.3093) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg[0]/CK (0.2753 0.3093) RiseTrig slew=(0.0277 0.0273)

fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg[0]/CK (0.2762 0.3105) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg[0]/CK (0.2763 0.3106) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg[1]/CK (0.2763 0.3106) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[0]/CK (0.276 0.3103) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg[2]/CK (0.2763 0.3106) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg[2]/CK (0.2763 0.3106) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg[2]/CK (0.276 0.3103) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[1]/CK (0.2759 0.3102) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff16/q_reg[0]/CK (0.2763 0.3106) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg[2]/CK (0.2758 0.3101) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg[2]/CK (0.2758 0.3101) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg[0]/CK (0.2766 0.3109) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg[1]/CK (0.2765 0.3108) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg[0]/CK (0.2765 0.3108) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff15/q_reg[2]/CK (0.2765 0.3108) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff15/q_reg[1]/CK (0.2765 0.3108) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff15/q_reg[0]/CK (0.2766 0.3109) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg[2]/CK (0.277 0.3113) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff12/q_reg[0]/CK (0.2769 0.3112) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg[2]/CK (0.2768 0.3111) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg[1]/CK (0.2769 0.3112) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg[0]/CK (0.2771 0.3114) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff12/q_reg[1]/CK (0.277 0.3113) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff12/q_reg[2]/CK (0.277 0.3113) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg[1]/CK (0.2771 0.3114) RiseTrig slew=(0.0298 0.0294)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[10]/CK (0.2666 0.3002) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[12]/CK (0.2666 0.3002) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[5]/CK (0.2665 0.3001) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[14]/CK (0.2672 0.3008) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[13]/CK (0.2672 0.3008) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[6]/CK (0.2672 0.3008) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[15]/CK (0.2672 0.3008) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[2]/CK (0.2665 0.3001) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[16]/CK (0.2671 0.3007) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[17]/CK (0.267 0.3006) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[20]/CK (0.2671 0.3007) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[18]/CK (0.2671 0.3007) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[3]/CK (0.2663 0.2999) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[19]/CK (0.2669 0.3005) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[0]/CK (0.2662 0.2998) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[1]/CK (0.2664 0.3) RiseTrig slew=(0.0224 0.022)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[11]/CK (0.2694 0.3033) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[7]/CK (0.2694 0.3033) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[8]/CK (0.2695 0.3034) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[21]/CK (0.2689 0.3028) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[25]/CK (0.2689 0.3028) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[9]/CK (0.2695 0.3034) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[4]/CK (0.2692 0.3031) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff0/q_reg[0]/CK (0.2689 0.3028) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[22]/CK (0.2689 0.3028) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[23]/CK (0.2688 0.3027) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[24]/CK (0.2689 0.3028) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[26]/CK (0.269 0.3029) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[29]/CK (0.2692 0.3031) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[27]/CK (0.2691 0.303) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[28]/CK (0.2691 0.303) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[31]/CK (0.2692 0.3031) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg[30]/CK (0.2692 0.3031) RiseTrig slew=(0.0243 0.024)

fpu_mul/i_m4stg_frac/clk_enb0__L2_I7/A (0.2488 0.2641) slew=(0.0292 0.0288)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I7/Z (0.3103 0.3307) load=0.0317133(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I6/A (0.2489 0.2642) slew=(0.0292 0.0288)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I6/Z (0.3141 0.3349) load=0.036331(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I5/A (0.248 0.2633) slew=(0.0292 0.0288)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I5/Z (0.311 0.3315) load=0.033513(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I4/A (0.2493 0.2646) slew=(0.0292 0.0288)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I4/Z (0.3116 0.3321) load=0.0326946(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I3/A (0.2488 0.2641) slew=(0.0292 0.0288)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I3/Z (0.3132 0.3339) load=0.0353453(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I2/A (0.2489 0.2642) slew=(0.0292 0.0288)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I2/Z (0.3148 0.3356) load=0.0370852(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I1/A (0.2479 0.2632) slew=(0.0292 0.0288)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I1/Z (0.312 0.3326) load=0.0348924(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I0/A (0.2493 0.2646) slew=(0.0292 0.0288)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I0/Z (0.3138 0.3345) load=0.035393(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I13/A (0.2407 0.2557) slew=(0.0255 0.0251)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I13/Z (0.3016 0.3215) load=0.0326096(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I12/A (0.2429 0.2579) slew=(0.0255 0.0251)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I12/Z (0.2999 0.3195) load=0.0278894(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I11/A (0.2427 0.2577) slew=(0.0255 0.0251)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I11/Z (0.3018 0.3215) load=0.0304381(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I10/A (0.2407 0.2557) slew=(0.0255 0.0251)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I10/Z (0.3035 0.3236) load=0.0350322(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I9/A (0.2429 0.2579) slew=(0.0255 0.0251)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I9/Z (0.3031 0.323) load=0.0318294(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I8/A (0.2427 0.2577) slew=(0.0255 0.0251)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I8/Z (0.3023 0.3221) load=0.0310983(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I23/A (0.2442 0.2595) slew=(0.0295 0.0291)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I23/Z (0.3084 0.329) load=0.0348828(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I22/A (0.2457 0.261) slew=(0.0295 0.0291)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I22/Z (0.3117 0.3325) load=0.0371226(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I21/A (0.2447 0.26) slew=(0.0295 0.0291)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I21/Z (0.3077 0.3283) load=0.0334556(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I20/A (0.2426 0.2579) slew=(0.0295 0.0291)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I20/Z (0.3043 0.3247) load=0.031744(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I19/A (0.2458 0.2611) slew=(0.0295 0.0291)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I19/Z (0.304 0.3241) load=0.0275007(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I18/A (0.2442 0.2595) slew=(0.0295 0.0291)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I18/Z (0.3081 0.3288) load=0.0345564(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I17/A (0.2457 0.261) slew=(0.0295 0.0291)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I17/Z (0.3113 0.3321) load=0.0366681(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I16/A (0.245 0.2603) slew=(0.0295 0.0291)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I16/Z (0.3083 0.3289) load=0.0338375(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I15/A (0.2426 0.2579) slew=(0.0295 0.0291)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I15/Z (0.3061 0.3267) load=0.033991(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I14/A (0.2459 0.2612) slew=(0.0295 0.0291)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I14/Z (0.3068 0.3271) load=0.0307664(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I31/A (0.2476 0.2631) slew=(0.0308 0.0304)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I31/Z (0.3075 0.328) load=0.0289202(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I30/A (0.2503 0.2658) slew=(0.0308 0.0304)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I30/Z (0.3094 0.3299) load=0.0280268(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I29/A (0.2496 0.2651) slew=(0.0308 0.0304)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I29/Z (0.3116 0.3323) load=0.0315985(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I28/A (0.2488 0.2643) slew=(0.0308 0.0305)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I28/Z (0.3086 0.3291) load=0.028818(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I27/A (0.2476 0.2631) slew=(0.0308 0.0304)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I27/Z (0.3108 0.3316) load=0.0330556(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I26/A (0.2503 0.2658) slew=(0.0308 0.0304)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I26/Z (0.3096 0.3301) load=0.0282962(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I25/A (0.2496 0.2651) slew=(0.0308 0.0304)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I25/Z (0.3137 0.3346) load=0.0342025(pf) 

fpu_mul/i_m4stg_frac/clk_enb0__L2_I24/A (0.2488 0.2643) slew=(0.0308 0.0305)
fpu_mul/i_m4stg_frac/clk_enb0__L2_I24/Z (0.3106 0.3313) load=0.0313221(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I7/A (0.2438 0.2182) slew=(0.0396 0.0201)
fpu_mul/fpu_mul_frac_dp/clk__L2_I7/ZN (0.2821 0.2882) load=0.0410065(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I6/A (0.2441 0.2185) slew=(0.0396 0.0201)
fpu_mul/fpu_mul_frac_dp/clk__L2_I6/ZN (0.2799 0.2871) load=0.0388893(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I5/A (0.2442 0.2186) slew=(0.0396 0.0201)
fpu_mul/fpu_mul_frac_dp/clk__L2_I5/ZN (0.2712 0.2825) load=0.031584(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I4/A (0.2432 0.2176) slew=(0.0396 0.0201)
fpu_mul/fpu_mul_frac_dp/clk__L2_I4/ZN (0.2765 0.2849) load=0.0368283(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I3/A (0.2439 0.2183) slew=(0.0396 0.0201)
fpu_mul/fpu_mul_frac_dp/clk__L2_I3/ZN (0.2838 0.2892) load=0.0423462(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I2/A (0.2442 0.2186) slew=(0.0396 0.0201)
fpu_mul/fpu_mul_frac_dp/clk__L2_I2/ZN (0.2757 0.2849) load=0.0353115(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I1/A (0.2442 0.2186) slew=(0.0396 0.0201)
fpu_mul/fpu_mul_frac_dp/clk__L2_I1/ZN (0.2729 0.2835) load=0.0330007(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I0/A (0.2432 0.2176) slew=(0.0396 0.0201)
fpu_mul/fpu_mul_frac_dp/clk__L2_I0/ZN (0.2799 0.2867) load=0.0396414(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I13/A (0.2652 0.2335) slew=(0.0511 0.0257)
fpu_mul/fpu_mul_frac_dp/clk__L2_I13/ZN (0.2893 0.3065) load=0.0317666(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I12/A (0.267 0.2354) slew=(0.0511 0.0257)
fpu_mul/fpu_mul_frac_dp/clk__L2_I12/ZN (0.2881 0.3062) load=0.0291852(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I11/A (0.2665 0.2349) slew=(0.0511 0.0257)
fpu_mul/fpu_mul_frac_dp/clk__L2_I11/ZN (0.291 0.308) load=0.0320444(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I10/A (0.2652 0.2335) slew=(0.0511 0.0257)
fpu_mul/fpu_mul_frac_dp/clk__L2_I10/ZN (0.2885 0.306) load=0.0311163(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I9/A (0.267 0.2354) slew=(0.0511 0.0257)
fpu_mul/fpu_mul_frac_dp/clk__L2_I9/ZN (0.2881 0.3062) load=0.0292162(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I8/A (0.2665 0.2348) slew=(0.0511 0.0257)
fpu_mul/fpu_mul_frac_dp/clk__L2_I8/ZN (0.2903 0.3076) load=0.0314811(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I19/A (0.2774 0.2422) slew=(0.057 0.029)
fpu_mul/fpu_mul_frac_dp/clk__L2_I19/ZN (0.2993 0.3197) load=0.0313647(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I18/A (0.278 0.2427) slew=(0.057 0.0289)
fpu_mul/fpu_mul_frac_dp/clk__L2_I18/ZN (0.2995 0.3202) load=0.0311944(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I17/A (0.278 0.2427) slew=(0.057 0.0289)
fpu_mul/fpu_mul_frac_dp/clk__L2_I17/ZN (0.2971 0.3184) load=0.0292204(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I16/A (0.2774 0.2421) slew=(0.057 0.029)
fpu_mul/fpu_mul_frac_dp/clk__L2_I16/ZN (0.2998 0.3201) load=0.0319291(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I15/A (0.278 0.2427) slew=(0.057 0.0289)
fpu_mul/fpu_mul_frac_dp/clk__L2_I15/ZN (0.2991 0.3199) load=0.0308257(pf) 

fpu_mul/fpu_mul_frac_dp/clk__L2_I14/A (0.278 0.2427) slew=(0.057 0.0289)
fpu_mul/fpu_mul_frac_dp/clk__L2_I14/ZN (0.2977 0.3189) load=0.0296425(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I47/A (0.2787 0.2393) slew=(0.0399 0.0202)
fpu_add/fpu_add_frac_dp/clk__L3_I47/ZN (0.2858 0.3131) load=0.0264572(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I46/A (0.2747 0.2352) slew=(0.0399 0.0201)
fpu_add/fpu_add_frac_dp/clk__L3_I46/ZN (0.2851 0.3115) load=0.0293613(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I45/A (0.2785 0.239) slew=(0.0399 0.0202)
fpu_add/fpu_add_frac_dp/clk__L3_I45/ZN (0.2908 0.3165) load=0.0308409(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I44/A (0.2767 0.2371) slew=(0.0399 0.0201)
fpu_add/fpu_add_frac_dp/clk__L3_I44/ZN (0.2889 0.3147) load=0.0309239(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I43/A (0.2755 0.2357) slew=(0.0401 0.0205)
fpu_add/fpu_add_frac_dp/clk__L3_I43/ZN (0.2898 0.3148) load=0.0327048(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I42/A (0.2846 0.2432) slew=(0.0416 0.0233)
fpu_add/fpu_add_frac_dp/clk__L3_I42/ZN (0.3014 0.3257) load=0.034827(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I41/A (0.283 0.2431) slew=(0.0402 0.0213)
fpu_add/fpu_add_frac_dp/clk__L3_I41/ZN (0.2995 0.3233) load=0.0342543(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I40/A (0.2838 0.2438) slew=(0.0402 0.0215)
fpu_add/fpu_add_frac_dp/clk__L3_I40/ZN (0.3 0.3239) load=0.0339533(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I39/A (0.2902 0.2485) slew=(0.0418 0.0245)
fpu_add/fpu_add_frac_dp/clk__L3_I39/ZN (0.3063 0.3308) load=0.0339664(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I38/A (0.2852 0.2452) slew=(0.0402 0.0218)
fpu_add/fpu_add_frac_dp/clk__L3_I38/ZN (0.3014 0.3253) load=0.0338592(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I37/A (0.2834 0.2434) slew=(0.0402 0.0215)
fpu_add/fpu_add_frac_dp/clk__L3_I37/ZN (0.3001 0.3238) load=0.034413(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I36/A (0.2771 0.2364) slew=(0.0412 0.0215)
fpu_add/fpu_add_frac_dp/clk__L3_I36/ZN (0.2937 0.3182) load=0.0349177(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I35/A (0.2927 0.251) slew=(0.042 0.0245)
fpu_add/fpu_add_frac_dp/clk__L3_I35/ZN (0.3099 0.334) load=0.0348753(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I34/A (0.2863 0.2463) slew=(0.0402 0.0219)
fpu_add/fpu_add_frac_dp/clk__L3_I34/ZN (0.3036 0.3269) load=0.0347138(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I33/A (0.2929 0.2513) slew=(0.042 0.0245)
fpu_add/fpu_add_frac_dp/clk__L3_I33/ZN (0.3102 0.3342) load=0.0349245(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I32/A (0.2795 0.2397) slew=(0.0402 0.0208)
fpu_add/fpu_add_frac_dp/clk__L3_I32/ZN (0.2959 0.3199) load=0.0343221(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I31/A (0.2932 0.2516) slew=(0.042 0.0246)
fpu_add/fpu_add_frac_dp/clk__L3_I31/ZN (0.3124 0.3355) load=0.0364537(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I30/A (0.2933 0.2517) slew=(0.042 0.0246)
fpu_add/fpu_add_frac_dp/clk__L3_I30/ZN (0.3109 0.3347) load=0.0350745(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I29/A (0.2903 0.2485) slew=(0.0418 0.0247)
fpu_add/fpu_add_frac_dp/clk__L3_I29/ZN (0.3075 0.3315) load=0.0348564(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I28/A (0.2906 0.2489) slew=(0.0418 0.0245)
fpu_add/fpu_add_frac_dp/clk__L3_I28/ZN (0.3088 0.3324) load=0.035715(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I27/A (0.2775 0.2377) slew=(0.0402 0.0207)
fpu_add/fpu_add_frac_dp/clk__L3_I27/ZN (0.2961 0.319) load=0.0361803(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I26/A (0.2913 0.2496) slew=(0.0419 0.0244)
fpu_add/fpu_add_frac_dp/clk__L3_I26/ZN (0.3104 0.3336) load=0.0365126(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I25/A (0.2869 0.2469) slew=(0.0402 0.0219)
fpu_add/fpu_add_frac_dp/clk__L3_I25/ZN (0.3071 0.329) load=0.0370963(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I24/A (0.2809 0.2411) slew=(0.0402 0.0208)
fpu_add/fpu_add_frac_dp/clk__L3_I24/ZN (0.3023 0.3239) load=0.0384798(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I23/A (0.2788 0.2393) slew=(0.0399 0.0202)
fpu_add/fpu_add_frac_dp/clk__L3_I23/ZN (0.2912 0.3169) load=0.0309656(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I22/A (0.2747 0.2352) slew=(0.0399 0.0201)
fpu_add/fpu_add_frac_dp/clk__L3_I22/ZN (0.2891 0.3139) load=0.032687(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I21/A (0.2785 0.2389) slew=(0.0399 0.0202)
fpu_add/fpu_add_frac_dp/clk__L3_I21/ZN (0.2902 0.3162) load=0.0304361(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I20/A (0.2767 0.2371) slew=(0.0399 0.0201)
fpu_add/fpu_add_frac_dp/clk__L3_I20/ZN (0.2935 0.3172) load=0.0347897(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I19/A (0.2755 0.2357) slew=(0.0401 0.0205)
fpu_add/fpu_add_frac_dp/clk__L3_I19/ZN (0.2915 0.3156) load=0.0340662(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I18/A (0.2842 0.243) slew=(0.0416 0.0231)
fpu_add/fpu_add_frac_dp/clk__L3_I18/ZN (0.3009 0.3253) load=0.03471(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I17/A (0.2831 0.2431) slew=(0.0402 0.0213)
fpu_add/fpu_add_frac_dp/clk__L3_I17/ZN (0.2994 0.3234) load=0.0341694(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I16/A (0.2837 0.2437) slew=(0.0402 0.0215)
fpu_add/fpu_add_frac_dp/clk__L3_I16/ZN (0.301 0.3244) load=0.0348627(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I15/A (0.2902 0.2485) slew=(0.0418 0.0245)
fpu_add/fpu_add_frac_dp/clk__L3_I15/ZN (0.306 0.3307) load=0.0337194(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I14/A (0.2852 0.2452) slew=(0.0402 0.0218)
fpu_add/fpu_add_frac_dp/clk__L3_I14/ZN (0.3034 0.3263) load=0.0355257(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I13/A (0.2835 0.2435) slew=(0.0402 0.0215)
fpu_add/fpu_add_frac_dp/clk__L3_I13/ZN (0.3005 0.324) load=0.0346081(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I12/A (0.2771 0.2364) slew=(0.0412 0.0215)
fpu_add/fpu_add_frac_dp/clk__L3_I12/ZN (0.2942 0.3184) load=0.0352864(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I11/A (0.2927 0.251) slew=(0.042 0.0245)
fpu_add/fpu_add_frac_dp/clk__L3_I11/ZN (0.3106 0.3344) load=0.0354903(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I10/A (0.2866 0.2465) slew=(0.0402 0.0219)
fpu_add/fpu_add_frac_dp/clk__L3_I10/ZN (0.3036 0.3271) load=0.0345053(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I9/A (0.2929 0.2513) slew=(0.042 0.0245)
fpu_add/fpu_add_frac_dp/clk__L3_I9/ZN (0.312 0.3352) load=0.0363855(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I8/A (0.2794 0.2397) slew=(0.0402 0.0208)
fpu_add/fpu_add_frac_dp/clk__L3_I8/ZN (0.2964 0.32) load=0.0346593(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I7/A (0.2933 0.2516) slew=(0.042 0.0246)
fpu_add/fpu_add_frac_dp/clk__L3_I7/ZN (0.311 0.3348) load=0.0352928(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I6/A (0.2933 0.2517) slew=(0.042 0.0246)
fpu_add/fpu_add_frac_dp/clk__L3_I6/ZN (0.3117 0.3351) load=0.0357461(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I5/A (0.2899 0.2482) slew=(0.0418 0.0247)
fpu_add/fpu_add_frac_dp/clk__L3_I5/ZN (0.3083 0.3317) load=0.0357711(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I4/A (0.2906 0.2489) slew=(0.0418 0.0245)
fpu_add/fpu_add_frac_dp/clk__L3_I4/ZN (0.3101 0.3331) load=0.0368375(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I3/A (0.2779 0.2381) slew=(0.0402 0.0207)
fpu_add/fpu_add_frac_dp/clk__L3_I3/ZN (0.2963 0.3193) load=0.0359722(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I2/A (0.2914 0.2497) slew=(0.0419 0.0244)
fpu_add/fpu_add_frac_dp/clk__L3_I2/ZN (0.311 0.334) load=0.0369193(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I1/A (0.287 0.2469) slew=(0.0402 0.0219)
fpu_add/fpu_add_frac_dp/clk__L3_I1/ZN (0.3053 0.3282) load=0.035661(pf) 

fpu_add/fpu_add_frac_dp/clk__L3_I0/A (0.2809 0.2411) slew=(0.0402 0.0208)
fpu_add/fpu_add_frac_dp/clk__L3_I0/ZN (0.3055 0.3256) load=0.0410811(pf) 

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]/CK (0.2902 0.3194) RiseTrig slew=(0.0184 0.0175)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]/CK (0.29 0.3191) RiseTrig slew=(0.0183 0.0173)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]/CK (0.2892 0.3182) RiseTrig slew=(0.018 0.0165)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]/CK (0.2916 0.3207) RiseTrig slew=(0.0188 0.0184)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]/CK (0.2918 0.321) RiseTrig slew=(0.0191 0.0186)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]/CK (0.2915 0.3206) RiseTrig slew=(0.0187 0.0183)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]/CK (0.2901 0.3192) RiseTrig slew=(0.0183 0.0173)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]/CK (0.2908 0.3199) RiseTrig slew=(0.0186 0.0179)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]/CK (0.291 0.3202) RiseTrig slew=(0.0186 0.018)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]/CK (0.2904 0.3196) RiseTrig slew=(0.0185 0.0176)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]/CK (0.29 0.3191) RiseTrig slew=(0.0183 0.0172)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]/CK (0.2901 0.3192) RiseTrig slew=(0.0183 0.0173)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]/CK (0.2898 0.3189) RiseTrig slew=(0.0182 0.0171)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]/CK (0.2898 0.3189) RiseTrig slew=(0.0182 0.0171)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]/CK (0.289 0.3181) RiseTrig slew=(0.0179 0.0163)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]/CK (0.2887 0.3177) RiseTrig slew=(0.0177 0.016)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]/CK (0.2885 0.3175) RiseTrig slew=(0.0176 0.0159)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]/CK (0.2895 0.3186) RiseTrig slew=(0.0182 0.017)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]/CK (0.2944 0.3237) RiseTrig slew=(0.0199 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]/CK (0.2956 0.3248) RiseTrig slew=(0.0199 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]/CK (0.2941 0.3233) RiseTrig slew=(0.0198 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]/CK (0.2941 0.3233) RiseTrig slew=(0.0198 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]/CK (0.2951 0.3244) RiseTrig slew=(0.0199 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]/CK (0.2963 0.3254) RiseTrig slew=(0.0197 0.0191)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]/CK (0.2912 0.3203) RiseTrig slew=(0.0186 0.018)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]/CK (0.2914 0.3206) RiseTrig slew=(0.0187 0.0181)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]/CK (0.2914 0.3206) RiseTrig slew=(0.0187 0.0181)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]/CK (0.2917 0.3209) RiseTrig slew=(0.0189 0.0183)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]/CK (0.2919 0.321) RiseTrig slew=(0.019 0.0184)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]/CK (0.2928 0.322) RiseTrig slew=(0.0195 0.0188)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]/CK (0.2962 0.3254) RiseTrig slew=(0.0198 0.0191)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]/CK (0.2962 0.3253) RiseTrig slew=(0.0198 0.0191)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]/CK (0.2963 0.3254) RiseTrig slew=(0.0197 0.0191)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]/CK (0.2961 0.3252) RiseTrig slew=(0.0198 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]/CK (0.2959 0.3251) RiseTrig slew=(0.0198 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]/CK (0.2962 0.3253) RiseTrig slew=(0.0198 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]/CK (0.2942 0.3235) RiseTrig slew=(0.0198 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]/CK (0.2942 0.3235) RiseTrig slew=(0.0198 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]/CK (0.291 0.3202) RiseTrig slew=(0.0186 0.018)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]/CK (0.2957 0.3249) RiseTrig slew=(0.0199 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]/CK (0.2958 0.325) RiseTrig slew=(0.0199 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]/CK (0.2973 0.3264) RiseTrig slew=(0.0196 0.019)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]/CK (0.2963 0.3254) RiseTrig slew=(0.0198 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]/CK (0.2967 0.3258) RiseTrig slew=(0.0197 0.0191)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]/CK (0.2969 0.326) RiseTrig slew=(0.0197 0.0191)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]/CK (0.2972 0.3263) RiseTrig slew=(0.0196 0.019)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]/CK (0.2972 0.3263) RiseTrig slew=(0.0196 0.019)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]/CK (0.2966 0.3257) RiseTrig slew=(0.0197 0.0191)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]/CK (0.2958 0.325) RiseTrig slew=(0.0199 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]/CK (0.2958 0.325) RiseTrig slew=(0.0198 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]/CK (0.2942 0.3235) RiseTrig slew=(0.0198 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]/CK (0.2961 0.3253) RiseTrig slew=(0.0198 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]/CK (0.296 0.3252) RiseTrig slew=(0.0198 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]/CK (0.2943 0.3235) RiseTrig slew=(0.0198 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]/CK (0.2974 0.3265) RiseTrig slew=(0.0196 0.019)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]/CK (0.2965 0.3256) RiseTrig slew=(0.0198 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]/CK (0.2958 0.325) RiseTrig slew=(0.0198 0.0192)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]/CK (0.2968 0.3259) RiseTrig slew=(0.0197 0.0191)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]/CK (0.2969 0.326) RiseTrig slew=(0.0197 0.0191)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]/CK (0.2973 0.3264) RiseTrig slew=(0.0196 0.019)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]/CK (0.2972 0.3264) RiseTrig slew=(0.0196 0.019)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]/CK (0.2972 0.3264) RiseTrig slew=(0.0196 0.019)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]/CK (0.2972 0.3264) RiseTrig slew=(0.0196 0.019)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]/CK (0.2974 0.3265) RiseTrig slew=(0.0196 0.019)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]/CK (0.2973 0.3265) RiseTrig slew=(0.0196 0.019)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]/CK (0.2973 0.3264) RiseTrig slew=(0.0196 0.019)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]/CK (0.2973 0.3265) RiseTrig slew=(0.0196 0.019)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[64]/CK (0.2954 0.3246) RiseTrig slew=(0.0206 0.0202)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]/CK (0.3003 0.3296) RiseTrig slew=(0.0216 0.0208)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]/CK (0.3003 0.3296) RiseTrig slew=(0.0216 0.0208)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]/CK (0.3003 0.3296) RiseTrig slew=(0.0216 0.0208)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]/CK (0.3005 0.3298) RiseTrig slew=(0.0216 0.0208)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[70]/CK (0.2953 0.3245) RiseTrig slew=(0.0206 0.0201)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[71]/CK (0.296 0.3251) RiseTrig slew=(0.0207 0.0202)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]/CK (0.3001 0.3294) RiseTrig slew=(0.0216 0.0208)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]/CK (0.2999 0.3292) RiseTrig slew=(0.0216 0.0208)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]/CK (0.299 0.3282) RiseTrig slew=(0.0214 0.0206)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]/CK (0.2989 0.3282) RiseTrig slew=(0.0214 0.0207)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[2]/CK (0.2952 0.3244) RiseTrig slew=(0.0206 0.0201)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[3]/CK (0.2958 0.3249) RiseTrig slew=(0.0207 0.0202)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[4]/CK (0.2949 0.3241) RiseTrig slew=(0.0206 0.0201)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]/CK (0.296 0.3252) RiseTrig slew=(0.0207 0.0202)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]/CK (0.2989 0.3282) RiseTrig slew=(0.0214 0.0207)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[7]/CK (0.299 0.3282) RiseTrig slew=(0.0214 0.0207)

fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]/CK (0.3003 0.3296) RiseTrig slew=(0.0216 0.0208)

fpu_in/fpu_in_dp/clk__L3_I1/A (0.3047 0.2627) slew=(0.031 0.0147)
fpu_in/fpu_in_dp/clk__L3_I1/ZN (0.2927 0.3271) load=0.228514(pf) 

fpu_in/fpu_in_dp/clk__L3_I0/A (0.3054 0.2634) slew=(0.031 0.0147)
fpu_in/fpu_in_dp/clk__L3_I0/ZN (0.2943 0.3284) load=0.239638(pf) 

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[1]/CK (0.2959 0.3087) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[0]/CK (0.2958 0.3086) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[3]/CK (0.2959 0.3087) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[7]/CK (0.2958 0.3087) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[2]/CK (0.2958 0.3087) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[8]/CK (0.2957 0.3085) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[5]/CK (0.2958 0.3087) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[6]/CK (0.2958 0.3086) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[4]/CK (0.2959 0.3087) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[2]/CK (0.2957 0.3085) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[0]/CK (0.2957 0.3086) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[9]/CK (0.2956 0.3084) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[10]/CK (0.2955 0.3083) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[1]/CK (0.2957 0.3085) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[6]/CK (0.2954 0.3082) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[4]/CK (0.2953 0.3081) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[3]/CK (0.2956 0.3084) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[5]/CK (0.2954 0.3083) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[8]/CK (0.2952 0.308) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[10]/CK (0.2954 0.3083) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[7]/CK (0.2954 0.3083) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[9]/CK (0.2954 0.3083) RiseTrig slew=(0.0352 0.0171)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[9]/CK (0.2967 0.3093) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[7]/CK (0.2967 0.3093) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[8]/CK (0.2967 0.3093) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[12]/CK (0.2966 0.3092) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[10]/CK (0.2965 0.3091) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[0]/CK (0.2965 0.3092) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[11]/CK (0.2964 0.3091) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[3]/CK (0.2963 0.3089) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[1]/CK (0.2962 0.3088) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[4]/CK (0.296 0.3086) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[6]/CK (0.2959 0.3086) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[5]/CK (0.2959 0.3085) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg[2]/CK (0.2956 0.3083) RiseTrig slew=(0.0353 0.0175)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[7]/CK (0.2957 0.3083) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[9]/CK (0.2957 0.3083) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[12]/CK (0.2957 0.3083) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[0]/CK (0.2975 0.31) RiseTrig slew=(0.0354 0.0177)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[2]/CK (0.2997 0.3122) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[11]/CK (0.2957 0.3084) RiseTrig slew=(0.0353 0.0174)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[4]/CK (0.2978 0.3104) RiseTrig slew=(0.0354 0.0177)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[6]/CK (0.2997 0.3122) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[10]/CK (0.3 0.3125) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[3]/CK (0.2989 0.3115) RiseTrig slew=(0.0354 0.0178)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[1]/CK (0.2995 0.3121) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[5]/CK (0.2996 0.3121) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg[8]/CK (0.2998 0.3123) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[0]/CK (0.2999 0.3124) RiseTrig slew=(0.0354 0.018)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[7]/CK (0.3 0.3125) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[10]/CK (0.3 0.3125) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[6]/CK (0.3 0.3125) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[4]/CK (0.3004 0.3129) RiseTrig slew=(0.0354 0.018)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[1]/CK (0.301 0.3134) RiseTrig slew=(0.0354 0.0181)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[9]/CK (0.3001 0.3126) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[5]/CK (0.3001 0.3126) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[11]/CK (0.3001 0.3126) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[3]/CK (0.3016 0.314) RiseTrig slew=(0.0354 0.0184)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[2]/CK (0.3019 0.3143) RiseTrig slew=(0.0353 0.0185)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[8]/CK (0.3002 0.3127) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg[12]/CK (0.3002 0.3127) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[4]/CK (0.3019 0.3143) RiseTrig slew=(0.0353 0.0185)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[2]/CK (0.3021 0.3145) RiseTrig slew=(0.0353 0.0186)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[9]/CK (0.3001 0.3126) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[1]/CK (0.3022 0.3145) RiseTrig slew=(0.0353 0.0186)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[5]/CK (0.3002 0.3127) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[10]/CK (0.3003 0.3128) RiseTrig slew=(0.0354 0.018)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[6]/CK (0.3002 0.3128) RiseTrig slew=(0.0354 0.018)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[3]/CK (0.3025 0.3149) RiseTrig slew=(0.0353 0.0187)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[11]/CK (0.3001 0.3126) RiseTrig slew=(0.0354 0.0179)

fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[1]/CK (0.3015 0.3135) RiseTrig slew=(0.0357 0.0188)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[0]/CK (0.3029 0.3152) RiseTrig slew=(0.0353 0.0188)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[8]/CK (0.3047 0.317) RiseTrig slew=(0.0354 0.019)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[12]/CK (0.3049 0.3172) RiseTrig slew=(0.0354 0.019)

fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg[7]/CK (0.3045 0.3168) RiseTrig slew=(0.0353 0.019)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[0]/CK (0.3032 0.3155) RiseTrig slew=(0.0353 0.0189)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[9]/CK (0.3027 0.3146) RiseTrig slew=(0.0357 0.0193)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[1]/CK (0.3045 0.3168) RiseTrig slew=(0.0353 0.019)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[9]/CK (0.3048 0.3171) RiseTrig slew=(0.0354 0.019)

fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[4]/CK (0.3021 0.3141) RiseTrig slew=(0.0357 0.0192)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[8]/CK (0.3025 0.3145) RiseTrig slew=(0.0357 0.0193)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[8]/CK (0.3046 0.317) RiseTrig slew=(0.0354 0.019)

fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[0]/CK (0.3019 0.3139) RiseTrig slew=(0.0357 0.0191)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[3]/CK (0.3028 0.3148) RiseTrig slew=(0.0357 0.0194)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[5]/CK (0.3044 0.3167) RiseTrig slew=(0.0353 0.019)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[12]/CK (0.3049 0.3172) RiseTrig slew=(0.0354 0.019)

fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[3]/CK (0.3021 0.3141) RiseTrig slew=(0.0357 0.0192)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[6]/CK (0.3029 0.3149) RiseTrig slew=(0.0357 0.0194)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[2]/CK (0.3033 0.3157) RiseTrig slew=(0.0353 0.0189)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[5]/CK (0.3032 0.3151) RiseTrig slew=(0.0357 0.0195)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[0]/CK (0.3032 0.3151) RiseTrig slew=(0.0357 0.0195)

fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg[2]/CK (0.3048 0.3166) RiseTrig slew=(0.0358 0.0199)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[4]/CK (0.3031 0.3151) RiseTrig slew=(0.0357 0.0194)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[12]/CK (0.305 0.3168) RiseTrig slew=(0.0358 0.02)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[6]/CK (0.3041 0.3164) RiseTrig slew=(0.0353 0.019)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[11]/CK (0.305 0.3174) RiseTrig slew=(0.0354 0.019)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[12]/CK (0.3047 0.3166) RiseTrig slew=(0.0358 0.0199)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[7]/CK (0.3031 0.315) RiseTrig slew=(0.0357 0.0194)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[0]/CK (0.305 0.3168) RiseTrig slew=(0.0358 0.02)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[3]/CK (0.3037 0.316) RiseTrig slew=(0.0353 0.0189)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[4]/CK (0.3039 0.3162) RiseTrig slew=(0.0353 0.019)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[7]/CK (0.304 0.3163) RiseTrig slew=(0.0353 0.019)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[10]/CK (0.3031 0.3151) RiseTrig slew=(0.0357 0.0194)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[12]/CK (0.304 0.3159) RiseTrig slew=(0.0357 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[11]/CK (0.3036 0.3155) RiseTrig slew=(0.0357 0.0198)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[12]/CK (0.3041 0.3159) RiseTrig slew=(0.0357 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[11]/CK (0.3042 0.3161) RiseTrig slew=(0.0357 0.0199)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[2]/CK (0.3032 0.3151) RiseTrig slew=(0.0357 0.0194)

fpu_mul/fpu_mul_exp_dp/i_m3stg_expa/q_reg[10]/CK (0.3052 0.3175) RiseTrig slew=(0.0354 0.019)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[1]/CK (0.3047 0.3166) RiseTrig slew=(0.0358 0.02)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[1]/CK (0.3049 0.3168) RiseTrig slew=(0.0358 0.02)

fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg[1]/CK (0.3032 0.3151) RiseTrig slew=(0.0357 0.0195)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[0]/CK (0.3047 0.3166) RiseTrig slew=(0.0358 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[11]/CK (0.3047 0.3166) RiseTrig slew=(0.0358 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[1]/CK (0.3049 0.3168) RiseTrig slew=(0.0358 0.02)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[3]/CK (0.3053 0.3171) RiseTrig slew=(0.0358 0.02)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[10]/CK (0.3047 0.3165) RiseTrig slew=(0.0358 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[0]/CK (0.3045 0.3163) RiseTrig slew=(0.0357 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[10]/CK (0.3043 0.3162) RiseTrig slew=(0.0357 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[10]/CK (0.3044 0.3162) RiseTrig slew=(0.0357 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[0]/CK (0.3046 0.3165) RiseTrig slew=(0.0358 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[2]/CK (0.3057 0.3175) RiseTrig slew=(0.0358 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[8]/CK (0.3047 0.3166) RiseTrig slew=(0.0358 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[1]/CK (0.3047 0.3166) RiseTrig slew=(0.0358 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[9]/CK (0.3047 0.3166) RiseTrig slew=(0.0358 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[5]/CK (0.3033 0.3152) RiseTrig slew=(0.0357 0.0195)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[2]/CK (0.3033 0.3152) RiseTrig slew=(0.0357 0.0195)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[6]/CK (0.3047 0.3165) RiseTrig slew=(0.0358 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[6]/CK (0.3076 0.3194) RiseTrig slew=(0.0359 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[11]/CK (0.3054 0.3177) RiseTrig slew=(0.0354 0.019)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[4]/CK (0.306 0.3178) RiseTrig slew=(0.0358 0.0201)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[6]/CK (0.3076 0.3194) RiseTrig slew=(0.0359 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[2]/CK (0.3072 0.3189) RiseTrig slew=(0.0358 0.02)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[5]/CK (0.3056 0.3179) RiseTrig slew=(0.0354 0.019)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[6]/CK (0.3056 0.3179) RiseTrig slew=(0.0354 0.019)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[7]/CK (0.3056 0.3179) RiseTrig slew=(0.0354 0.019)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[8]/CK (0.3056 0.3179) RiseTrig slew=(0.0354 0.019)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[9]/CK (0.3056 0.3179) RiseTrig slew=(0.0354 0.019)

fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg[10]/CK (0.3055 0.3178) RiseTrig slew=(0.0354 0.019)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[8]/CK (0.3073 0.319) RiseTrig slew=(0.0359 0.02)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[3]/CK (0.3071 0.3189) RiseTrig slew=(0.0358 0.02)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[7]/CK (0.3076 0.3194) RiseTrig slew=(0.0359 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[3]/CK (0.3072 0.319) RiseTrig slew=(0.0359 0.02)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[4]/CK (0.3077 0.3194) RiseTrig slew=(0.0359 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[3]/CK (0.3077 0.3194) RiseTrig slew=(0.0359 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg[7]/CK (0.3076 0.3194) RiseTrig slew=(0.0359 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[9]/CK (0.3075 0.3192) RiseTrig slew=(0.0359 0.0199)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[7]/CK (0.3074 0.3192) RiseTrig slew=(0.0359 0.02)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[9]/CK (0.3074 0.3191) RiseTrig slew=(0.0359 0.02)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[8]/CK (0.3072 0.319) RiseTrig slew=(0.0359 0.02)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[2]/CK (0.3069 0.3187) RiseTrig slew=(0.0358 0.02)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[4]/CK (0.3068 0.3186) RiseTrig slew=(0.0358 0.02)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[4]/CK (0.3066 0.3184) RiseTrig slew=(0.0358 0.02)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg[5]/CK (0.3065 0.3183) RiseTrig slew=(0.0358 0.02)

fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg[5]/CK (0.3064 0.3182) RiseTrig slew=(0.0358 0.02)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[2]/CK (0.3277 0.3215) RiseTrig slew=(0.0611 0.0346)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[11]/CK (0.3229 0.3168) RiseTrig slew=(0.0609 0.034)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[11]/CK (0.3236 0.3174) RiseTrig slew=(0.0609 0.0342)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[11]/CK (0.3248 0.3186) RiseTrig slew=(0.061 0.0345)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[2]/CK (0.3484 0.3419) RiseTrig slew=(0.0647 0.0431)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[7]/CK (0.3278 0.3217) RiseTrig slew=(0.0611 0.0346)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[6]/CK (0.3464 0.3398) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[5]/CK (0.346 0.3395) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[4]/CK (0.3469 0.3404) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[3]/CK (0.3479 0.3414) RiseTrig slew=(0.0648 0.0431)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[1]/CK (0.3482 0.3417) RiseTrig slew=(0.0648 0.0431)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[0]/CK (0.3456 0.3391) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[7]/CK (0.3279 0.3217) RiseTrig slew=(0.0612 0.0346)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[6]/CK (0.3278 0.3217) RiseTrig slew=(0.0612 0.0346)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[5]/CK (0.3461 0.3395) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[4]/CK (0.3473 0.3407) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[3]/CK (0.3479 0.3414) RiseTrig slew=(0.0648 0.0431)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[2]/CK (0.3479 0.3414) RiseTrig slew=(0.0648 0.0431)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[1]/CK (0.3484 0.3419) RiseTrig slew=(0.0647 0.0431)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[0]/CK (0.3457 0.3392) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[7]/CK (0.3463 0.3397) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[6]/CK (0.3462 0.3396) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[5]/CK (0.3462 0.3396) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[4]/CK (0.3466 0.3401) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[3]/CK (0.3475 0.3409) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[2]/CK (0.3481 0.3416) RiseTrig slew=(0.0648 0.0431)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[1]/CK (0.3482 0.3417) RiseTrig slew=(0.0648 0.0431)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[0]/CK (0.3459 0.3394) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[7]/CK (0.3278 0.3217) RiseTrig slew=(0.0611 0.0346)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[6]/CK (0.3279 0.3217) RiseTrig slew=(0.0612 0.0346)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[5]/CK (0.3461 0.3396) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[4]/CK (0.3471 0.3406) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[3]/CK (0.3478 0.3412) RiseTrig slew=(0.0648 0.0431)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[2]/CK (0.3483 0.3418) RiseTrig slew=(0.0648 0.0431)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[1]/CK (0.3484 0.3419) RiseTrig slew=(0.0647 0.0431)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[0]/CK (0.3459 0.3394) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[1]/CK (0.3484 0.342) RiseTrig slew=(0.0647 0.0431)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[0]/CK (0.3485 0.342) RiseTrig slew=(0.0647 0.0431)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[3]/CK (0.3468 0.3402) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[2]/CK (0.3467 0.3402) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[1]/CK (0.343 0.3364) RiseTrig slew=(0.0645 0.0426)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[9]/CK (0.3362 0.3292) RiseTrig slew=(0.0627 0.0416)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[8]/CK (0.3389 0.3322) RiseTrig slew=(0.0635 0.0421)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[7]/CK (0.3409 0.3343) RiseTrig slew=(0.0641 0.0424)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[6]/CK (0.3409 0.3344) RiseTrig slew=(0.0641 0.0424)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[5]/CK (0.3431 0.3365) RiseTrig slew=(0.0645 0.0426)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[4]/CK (0.3409 0.3343) RiseTrig slew=(0.0641 0.0424)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[3]/CK (0.343 0.3365) RiseTrig slew=(0.0645 0.0426)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[2]/CK (0.3427 0.3362) RiseTrig slew=(0.0644 0.0425)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[10]/CK (0.3374 0.3305) RiseTrig slew=(0.0629 0.0417)

fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg[0]/CK (0.3429 0.3364) RiseTrig slew=(0.0644 0.0426)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[9]/CK (0.3426 0.3361) RiseTrig slew=(0.0645 0.0429)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[8]/CK (0.3329 0.3257) RiseTrig slew=(0.0624 0.0404)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[7]/CK (0.3415 0.3349) RiseTrig slew=(0.0642 0.0424)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[6]/CK (0.341 0.3345) RiseTrig slew=(0.0641 0.0424)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[5]/CK (0.3431 0.3366) RiseTrig slew=(0.0645 0.0426)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[4]/CK (0.3401 0.3335) RiseTrig slew=(0.0639 0.0423)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[3]/CK (0.342 0.3354) RiseTrig slew=(0.0643 0.0425)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[2]/CK (0.3424 0.3358) RiseTrig slew=(0.0644 0.0425)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[1]/CK (0.3423 0.3357) RiseTrig slew=(0.0644 0.0425)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[10]/CK (0.3343 0.3271) RiseTrig slew=(0.0625 0.0411)

fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg[0]/CK (0.3429 0.3363) RiseTrig slew=(0.0644 0.0426)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[9]/CK (0.342 0.3355) RiseTrig slew=(0.0644 0.0427)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[8]/CK (0.3418 0.3352) RiseTrig slew=(0.0643 0.0427)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[7]/CK (0.3411 0.3345) RiseTrig slew=(0.0642 0.0425)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[6]/CK (0.3411 0.3345) RiseTrig slew=(0.0642 0.0424)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[5]/CK (0.3431 0.3366) RiseTrig slew=(0.0645 0.0426)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[4]/CK (0.3408 0.3342) RiseTrig slew=(0.0641 0.0423)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[3]/CK (0.3426 0.3361) RiseTrig slew=(0.0644 0.0425)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[2]/CK (0.3425 0.336) RiseTrig slew=(0.0644 0.0425)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[1]/CK (0.3423 0.3358) RiseTrig slew=(0.0644 0.0425)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[10]/CK (0.3363 0.3293) RiseTrig slew=(0.0627 0.0416)

fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg[0]/CK (0.3429 0.3363) RiseTrig slew=(0.0644 0.0426)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[9]/CK (0.3448 0.3383) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[8]/CK (0.3442 0.3377) RiseTrig slew=(0.0647 0.0431)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[7]/CK (0.3423 0.3358) RiseTrig slew=(0.0644 0.0425)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[5]/CK (0.3423 0.3358) RiseTrig slew=(0.0644 0.0425)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[4]/CK (0.3427 0.3362) RiseTrig slew=(0.0645 0.0429)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[1]/CK (0.3423 0.3357) RiseTrig slew=(0.0644 0.0425)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[10]/CK (0.3435 0.337) RiseTrig slew=(0.0646 0.043)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[0]/CK (0.3427 0.3362) RiseTrig slew=(0.0645 0.0429)

fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg[6]/CK (0.3424 0.3358) RiseTrig slew=(0.0644 0.0425)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[1]/CK (0.3298 0.3237) RiseTrig slew=(0.0612 0.0346)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[10]/CK (0.3111 0.3067) RiseTrig slew=(0.0591 0.0298)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[2]/CK (0.3287 0.3225) RiseTrig slew=(0.0612 0.0346)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[8]/CK (0.3093 0.3053) RiseTrig slew=(0.0589 0.0293)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[3]/CK (0.3288 0.3226) RiseTrig slew=(0.0612 0.0346)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[9]/CK (0.3063 0.303) RiseTrig slew=(0.0584 0.0286)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[3]/CK (0.3276 0.3214) RiseTrig slew=(0.0611 0.0346)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[7]/CK (0.3464 0.3398) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[10]/CK (0.3096 0.3054) RiseTrig slew=(0.0591 0.0295)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[9]/CK (0.3245 0.3181) RiseTrig slew=(0.0613 0.0352)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[8]/CK (0.3241 0.3177) RiseTrig slew=(0.0612 0.0349)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[11]/CK (0.3456 0.3391) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre4/q_reg[10]/CK (0.3456 0.3391) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[9]/CK (0.327 0.3203) RiseTrig slew=(0.0616 0.0364)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[8]/CK (0.3266 0.3199) RiseTrig slew=(0.0616 0.0363)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[10]/CK (0.3264 0.3197) RiseTrig slew=(0.0616 0.0362)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[9]/CK (0.3283 0.3214) RiseTrig slew=(0.0618 0.037)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[8]/CK (0.329 0.3221) RiseTrig slew=(0.0619 0.0376)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre2/q_reg[10]/CK (0.3455 0.339) RiseTrig slew=(0.0648 0.0432)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[9]/CK (0.324 0.3177) RiseTrig slew=(0.0612 0.0349)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[8]/CK (0.3241 0.3177) RiseTrig slew=(0.0612 0.0349)

fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre1/q_reg[10]/CK (0.3231 0.3168) RiseTrig slew=(0.061 0.0343)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[9]/CK (0.3263 0.3201) RiseTrig slew=(0.0611 0.0346)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[8]/CK (0.3264 0.3202) RiseTrig slew=(0.0611 0.0346)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[6]/CK (0.3272 0.321) RiseTrig slew=(0.0611 0.0347)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[5]/CK (0.3274 0.3212) RiseTrig slew=(0.0611 0.0346)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[4]/CK (0.3274 0.3213) RiseTrig slew=(0.0611 0.0346)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[11]/CK (0.326 0.3198) RiseTrig slew=(0.0611 0.0347)

fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg[10]/CK (0.3268 0.3206) RiseTrig slew=(0.0611 0.0347)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[9]/CK (0.3264 0.3203) RiseTrig slew=(0.0611 0.0346)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[8]/CK (0.3264 0.3202) RiseTrig slew=(0.0611 0.0346)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[7]/CK (0.3273 0.3212) RiseTrig slew=(0.0611 0.0347)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[6]/CK (0.3272 0.321) RiseTrig slew=(0.0611 0.0347)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[5]/CK (0.3283 0.3222) RiseTrig slew=(0.0612 0.0346)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[4]/CK (0.3273 0.3211) RiseTrig slew=(0.0611 0.0346)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[3]/CK (0.3286 0.3225) RiseTrig slew=(0.0612 0.0346)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[2]/CK (0.3273 0.3211) RiseTrig slew=(0.0611 0.0346)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[1]/CK (0.3272 0.321) RiseTrig slew=(0.0611 0.0347)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[11]/CK (0.3263 0.3202) RiseTrig slew=(0.0611 0.0346)

fpu_add/fpu_add_exp_dp/i_a3stg_exp/q_reg[0]/CK (0.3278 0.3216) RiseTrig slew=(0.0612 0.0347)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[4]/CK (0.3252 0.3192) RiseTrig slew=(0.0607 0.0347)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[4]/CK (0.3305 0.3244) RiseTrig slew=(0.0611 0.0363)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[0]/CK (0.3251 0.3192) RiseTrig slew=(0.0607 0.0347)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[2]/CK (0.3251 0.3191) RiseTrig slew=(0.0607 0.0347)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[1]/CK (0.3251 0.3191) RiseTrig slew=(0.0607 0.0347)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[9]/CK (0.3305 0.3244) RiseTrig slew=(0.0611 0.0363)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[1]/CK (0.325 0.3191) RiseTrig slew=(0.0607 0.0347)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[10]/CK (0.3314 0.3253) RiseTrig slew=(0.0613 0.0351)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[11]/CK (0.3175 0.3122) RiseTrig slew=(0.0598 0.031)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[1]/CK (0.3313 0.3252) RiseTrig slew=(0.0613 0.035)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[2]/CK (0.3311 0.325) RiseTrig slew=(0.0613 0.035)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[3]/CK (0.3313 0.3252) RiseTrig slew=(0.0613 0.035)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[4]/CK (0.3313 0.3252) RiseTrig slew=(0.0613 0.035)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[5]/CK (0.3314 0.3253) RiseTrig slew=(0.0613 0.0351)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[6]/CK (0.3314 0.3253) RiseTrig slew=(0.0613 0.0351)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[7]/CK (0.3175 0.3122) RiseTrig slew=(0.0598 0.031)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[8]/CK (0.3176 0.3122) RiseTrig slew=(0.0598 0.031)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[9]/CK (0.3176 0.3122) RiseTrig slew=(0.0598 0.031)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[0]/CK (0.3309 0.3247) RiseTrig slew=(0.0613 0.0349)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[12]/CK (0.329 0.3229) RiseTrig slew=(0.0612 0.0345)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[1]/CK (0.3307 0.3246) RiseTrig slew=(0.0613 0.0349)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[2]/CK (0.3304 0.3243) RiseTrig slew=(0.0613 0.0348)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[3]/CK (0.331 0.3249) RiseTrig slew=(0.0613 0.035)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[4]/CK (0.3303 0.3242) RiseTrig slew=(0.0613 0.0348)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[5]/CK (0.3307 0.3246) RiseTrig slew=(0.0613 0.0349)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[6]/CK (0.3309 0.3248) RiseTrig slew=(0.0613 0.0349)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[7]/CK (0.3175 0.3121) RiseTrig slew=(0.0598 0.031)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[9]/CK (0.3307 0.3246) RiseTrig slew=(0.0613 0.0349)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[0]/CK (0.3307 0.3246) RiseTrig slew=(0.0613 0.0349)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[11]/CK (0.3301 0.324) RiseTrig slew=(0.0612 0.0347)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[12]/CK (0.329 0.3228) RiseTrig slew=(0.0612 0.0346)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[4]/CK (0.3289 0.3227) RiseTrig slew=(0.0612 0.0346)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[6]/CK (0.3307 0.3246) RiseTrig slew=(0.0613 0.0349)

fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg[0]/CK (0.329 0.3229) RiseTrig slew=(0.0612 0.0345)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[10]/CK (0.3165 0.3112) RiseTrig slew=(0.0597 0.0309)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[11]/CK (0.3307 0.3246) RiseTrig slew=(0.0613 0.0349)

fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg[8]/CK (0.3164 0.3112) RiseTrig slew=(0.0597 0.0309)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[7]/CK (0.3143 0.3094) RiseTrig slew=(0.0594 0.0305)

fpu_add/fpu_add_exp_dp/i_a2stg_expadd2_in2/q_reg[5]/CK (0.3136 0.3088) RiseTrig slew=(0.0593 0.0303)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[10]/CK (0.3222 0.3164) RiseTrig slew=(0.0604 0.0334)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[3]/CK (0.3231 0.3173) RiseTrig slew=(0.0605 0.0339)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[0]/CK (0.3234 0.3175) RiseTrig slew=(0.0605 0.034)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[2]/CK (0.3237 0.3178) RiseTrig slew=(0.0606 0.0342)

fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[3]/CK (0.3333 0.3272) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[6]/CK (0.3331 0.327) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[0]/CK (0.3333 0.3272) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[1]/CK (0.3332 0.3271) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[5]/CK (0.333 0.3269) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[1]/CK (0.3327 0.3265) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[3]/CK (0.3327 0.3265) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[10]/CK (0.3366 0.3307) RiseTrig slew=(0.0614 0.0379)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[5]/CK (0.3304 0.3243) RiseTrig slew=(0.0611 0.0363)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[8]/CK (0.3275 0.3214) RiseTrig slew=(0.0609 0.0353)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[7]/CK (0.3305 0.3244) RiseTrig slew=(0.0611 0.0363)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[6]/CK (0.3306 0.3244) RiseTrig slew=(0.0611 0.0363)

fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[5]/CK (0.3305 0.3243) RiseTrig slew=(0.0611 0.0363)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[9]/CK (0.3353 0.3293) RiseTrig slew=(0.0613 0.0379)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[8]/CK (0.3348 0.3288) RiseTrig slew=(0.0613 0.0378)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[7]/CK (0.3338 0.3277) RiseTrig slew=(0.0613 0.0377)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[6]/CK (0.3285 0.3224) RiseTrig slew=(0.061 0.0355)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[5]/CK (0.3306 0.3245) RiseTrig slew=(0.0611 0.0363)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[3]/CK (0.3277 0.3216) RiseTrig slew=(0.0609 0.0354)

fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[10]/CK (0.3307 0.3245) RiseTrig slew=(0.0611 0.0363)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[9]/CK (0.337 0.3312) RiseTrig slew=(0.0614 0.0378)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[7]/CK (0.3327 0.3265) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[7]/CK (0.3305 0.3243) RiseTrig slew=(0.0611 0.0363)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[6]/CK (0.3305 0.3243) RiseTrig slew=(0.0611 0.0363)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[4]/CK (0.3302 0.3241) RiseTrig slew=(0.0611 0.0364)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[3]/CK (0.3304 0.3243) RiseTrig slew=(0.0611 0.0363)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[2]/CK (0.3311 0.325) RiseTrig slew=(0.0611 0.0368)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[1]/CK (0.3302 0.324) RiseTrig slew=(0.0611 0.0363)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[0]/CK (0.3291 0.323) RiseTrig slew=(0.061 0.0357)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]/CK (0.3335 0.3274) RiseTrig slew=(0.0613 0.0376)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]/CK (0.3362 0.3303) RiseTrig slew=(0.0614 0.0379)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[7]/CK (0.3336 0.3275) RiseTrig slew=(0.0613 0.0376)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]/CK (0.333 0.3269) RiseTrig slew=(0.0612 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]/CK (0.3333 0.3272) RiseTrig slew=(0.0613 0.0376)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[4]/CK (0.3326 0.3265) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]/CK (0.3324 0.3262) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]/CK (0.3322 0.326) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[1]/CK (0.332 0.3258) RiseTrig slew=(0.0612 0.0371)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]/CK (0.3335 0.3274) RiseTrig slew=(0.0613 0.0376)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]/CK (0.3321 0.3259) RiseTrig slew=(0.0612 0.0371)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[2]/CK (0.333 0.3269) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[8]/CK (0.3366 0.3307) RiseTrig slew=(0.0614 0.0379)

fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[4]/CK (0.333 0.3269) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[2]/CK (0.3334 0.3274) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg[0]/CK (0.3335 0.3274) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[3]/CK (0.3336 0.3275) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[0]/CK (0.3336 0.3275) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[3]/CK (0.3389 0.3331) RiseTrig slew=(0.0618 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[0]/CK (0.3388 0.3331) RiseTrig slew=(0.0618 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[4]/CK (0.3386 0.3329) RiseTrig slew=(0.0618 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[6]/CK (0.3378 0.332) RiseTrig slew=(0.0615 0.0377)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[5]/CK (0.338 0.3322) RiseTrig slew=(0.0616 0.0377)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[10]/CK (0.3386 0.3329) RiseTrig slew=(0.0617 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[7]/CK (0.3382 0.3325) RiseTrig slew=(0.0616 0.0376)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[1]/CK (0.339 0.3332) RiseTrig slew=(0.0618 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[2]/CK (0.3392 0.3334) RiseTrig slew=(0.0619 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[8]/CK (0.3387 0.3329) RiseTrig slew=(0.0618 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg[9]/CK (0.3387 0.3329) RiseTrig slew=(0.0618 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[1]/CK (0.3389 0.3331) RiseTrig slew=(0.0618 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[2]/CK (0.3336 0.3276) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[4]/CK (0.3336 0.3275) RiseTrig slew=(0.0612 0.0372)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[5]/CK (0.3392 0.3335) RiseTrig slew=(0.0619 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[6]/CK (0.3385 0.3328) RiseTrig slew=(0.0617 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg[7]/CK (0.3383 0.3326) RiseTrig slew=(0.0617 0.0376)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[0]/CK (0.3398 0.3341) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[10]/CK (0.3387 0.3329) RiseTrig slew=(0.0618 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[1]/CK (0.3398 0.3341) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[2]/CK (0.3398 0.334) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[3]/CK (0.3398 0.334) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[4]/CK (0.3398 0.3341) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[5]/CK (0.3396 0.3339) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[6]/CK (0.3396 0.3339) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[7]/CK (0.3396 0.3338) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[8]/CK (0.3394 0.3336) RiseTrig slew=(0.0619 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[9]/CK (0.3395 0.3338) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[0]/CK (0.3398 0.3341) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[10]/CK (0.3387 0.3329) RiseTrig slew=(0.0618 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[1]/CK (0.3395 0.3338) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[2]/CK (0.3397 0.3339) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]/CK (0.3397 0.3339) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[4]/CK (0.3396 0.3339) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[5]/CK (0.3396 0.3339) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[6]/CK (0.3393 0.3336) RiseTrig slew=(0.0619 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[7]/CK (0.3395 0.3337) RiseTrig slew=(0.062 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[8]/CK (0.3389 0.3332) RiseTrig slew=(0.0618 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[9]/CK (0.3387 0.3329) RiseTrig slew=(0.0618 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[0]/CK (0.3392 0.3335) RiseTrig slew=(0.0619 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[10]/CK (0.3385 0.3327) RiseTrig slew=(0.0617 0.0376)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[2]/CK (0.3393 0.3336) RiseTrig slew=(0.0619 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[3]/CK (0.3393 0.3335) RiseTrig slew=(0.0619 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[4]/CK (0.3393 0.3335) RiseTrig slew=(0.0619 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[5]/CK (0.3392 0.3335) RiseTrig slew=(0.0619 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[6]/CK (0.3392 0.3335) RiseTrig slew=(0.0619 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[7]/CK (0.3394 0.3337) RiseTrig slew=(0.0619 0.0374)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[8]/CK (0.339 0.3333) RiseTrig slew=(0.0619 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[9]/CK (0.3393 0.3336) RiseTrig slew=(0.0619 0.0375)

fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg[1]/CK (0.3393 0.3336) RiseTrig slew=(0.0619 0.0374)

fpu_div/fpu_div_frac_dp/clk__L3_I23/A (0.2658 0.2275) slew=(0.0383 0.0179)
fpu_div/fpu_div_frac_dp/clk__L3_I23/ZN (0.2734 0.3) load=0.0269655(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I22/A (0.2751 0.2353) slew=(0.0395 0.0201)
fpu_div/fpu_div_frac_dp/clk__L3_I22/ZN (0.2822 0.3096) load=0.0268351(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I21/A (0.2875 0.2472) slew=(0.0399 0.0227)
fpu_div/fpu_div_frac_dp/clk__L3_I21/ZN (0.2983 0.3242) load=0.0292112(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I20/A (0.2867 0.2464) slew=(0.0399 0.0226)
fpu_div/fpu_div_frac_dp/clk__L3_I20/ZN (0.2972 0.3232) load=0.0289857(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I19/A (0.2775 0.2384) slew=(0.0388 0.0192)
fpu_div/fpu_div_frac_dp/clk__L3_I19/ZN (0.2882 0.3142) load=0.0296942(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I18/A (0.2867 0.2465) slew=(0.0399 0.0227)
fpu_div/fpu_div_frac_dp/clk__L3_I18/ZN (0.2994 0.3246) load=0.0306973(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I17/A (0.2862 0.2459) slew=(0.0399 0.0225)
fpu_div/fpu_div_frac_dp/clk__L3_I17/ZN (0.2965 0.3226) load=0.0288546(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I16/A (0.2828 0.2426) slew=(0.0397 0.0219)
fpu_div/fpu_div_frac_dp/clk__L3_I16/ZN (0.2946 0.3203) load=0.0302626(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I15/A (0.2778 0.2387) slew=(0.0388 0.0191)
fpu_div/fpu_div_frac_dp/clk__L3_I15/ZN (0.2905 0.3157) load=0.0313301(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I14/A (0.2873 0.247) slew=(0.0399 0.0227)
fpu_div/fpu_div_frac_dp/clk__L3_I14/ZN (0.3016 0.3261) load=0.0320755(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I13/A (0.278 0.2389) slew=(0.0388 0.0191)
fpu_div/fpu_div_frac_dp/clk__L3_I13/ZN (0.2928 0.317) load=0.0331091(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I12/A (0.2738 0.2347) slew=(0.0389 0.0192)
fpu_div/fpu_div_frac_dp/clk__L3_I12/ZN (0.2896 0.3133) load=0.0338807(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I11/A (0.2658 0.2275) slew=(0.0383 0.0179)
fpu_div/fpu_div_frac_dp/clk__L3_I11/ZN (0.2767 0.3023) load=0.0297494(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I10/A (0.2751 0.2353) slew=(0.0395 0.0201)
fpu_div/fpu_div_frac_dp/clk__L3_I10/ZN (0.2839 0.3109) load=0.0282723(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I9/A (0.2875 0.2472) slew=(0.0399 0.0227)
fpu_div/fpu_div_frac_dp/clk__L3_I9/ZN (0.2986 0.3244) load=0.0294644(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I8/A (0.2867 0.2464) slew=(0.0399 0.0226)
fpu_div/fpu_div_frac_dp/clk__L3_I8/ZN (0.2965 0.3227) load=0.0284115(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I7/A (0.2775 0.2384) slew=(0.0388 0.0191)
fpu_div/fpu_div_frac_dp/clk__L3_I7/ZN (0.2884 0.3143) load=0.0298806(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I6/A (0.2867 0.2465) slew=(0.0399 0.0227)
fpu_div/fpu_div_frac_dp/clk__L3_I6/ZN (0.2978 0.3235) load=0.0293422(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I5/A (0.2862 0.2459) slew=(0.0399 0.0225)
fpu_div/fpu_div_frac_dp/clk__L3_I5/ZN (0.3007 0.3252) load=0.0323456(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I4/A (0.2828 0.2425) slew=(0.0397 0.0219)
fpu_div/fpu_div_frac_dp/clk__L3_I4/ZN (0.2968 0.3216) load=0.0321842(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I3/A (0.2778 0.2387) slew=(0.0388 0.0191)
fpu_div/fpu_div_frac_dp/clk__L3_I3/ZN (0.2917 0.3163) load=0.0323616(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I2/A (0.2873 0.247) slew=(0.0399 0.0227)
fpu_div/fpu_div_frac_dp/clk__L3_I2/ZN (0.3002 0.3254) load=0.0309503(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I1/A (0.278 0.2389) slew=(0.0388 0.0191)
fpu_div/fpu_div_frac_dp/clk__L3_I1/ZN (0.291 0.3161) load=0.0316462(pf) 

fpu_div/fpu_div_frac_dp/clk__L3_I0/A (0.2738 0.2347) slew=(0.0389 0.0192)
fpu_div/fpu_div_frac_dp/clk__L3_I0/ZN (0.2862 0.3116) load=0.0310916(pf) 

fpu_mul/i_m4stg_frac/ffrs1/q_reg[1]/CK (0.2738 0.3036) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/CK (0.2738 0.3036) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[0]/CK (0.2738 0.3036) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]/CK (0.2738 0.3036) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[3]/CK (0.2738 0.3036) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[5]/CK (0.2737 0.3035) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]/CK (0.2736 0.3034) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[7]/CK (0.2738 0.3036) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/CK (0.2734 0.3033) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[10]/CK (0.2734 0.3032) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[9]/CK (0.2734 0.3032) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[11]/CK (0.273 0.3028) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CK (0.2731 0.3029) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[17]/CK (0.2731 0.3029) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[16]/CK (0.273 0.3028) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[13]/CK (0.2729 0.3028) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[12]/CK (0.273 0.3028) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[19]/CK (0.273 0.3028) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[15]/CK (0.273 0.3028) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[20]/CK (0.2729 0.3028) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]/CK (0.2729 0.3028) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/CK (0.2727 0.3025) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]/CK (0.2727 0.3025) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[22]/CK (0.2727 0.3025) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[27]/CK (0.2726 0.3025) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]/CK (0.2728 0.3026) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[29]/CK (0.2726 0.3024) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/CK (0.2728 0.3026) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/CK (0.2723 0.3021) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/CK (0.2728 0.3026) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[28]/CK (0.2719 0.3017) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[34]/CK (0.2715 0.3013) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]/CK (0.2716 0.3015) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[32]/CK (0.2715 0.3013) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[31]/CK (0.2728 0.3027) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]/CK (0.2708 0.3006) RiseTrig slew=(0.0153 0.0094)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/CK (0.2709 0.3008) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[36]/CK (0.2707 0.3005) RiseTrig slew=(0.0153 0.0094)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/CK (0.2711 0.3009) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/CK (0.2716 0.3014) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[41]/CK (0.2718 0.3016) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[37]/CK (0.2717 0.3016) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[40]/CK (0.2718 0.3016) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[44]/CK (0.2724 0.3022) RiseTrig slew=(0.0153 0.0096)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[43]/CK (0.2723 0.3021) RiseTrig slew=(0.0153 0.0096)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[48]/CK (0.2725 0.3023) RiseTrig slew=(0.0153 0.0096)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CK (0.2727 0.3025) RiseTrig slew=(0.0153 0.0096)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[47]/CK (0.273 0.3027) RiseTrig slew=(0.0153 0.0096)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/CK (0.2731 0.3029) RiseTrig slew=(0.0153 0.0096)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[49]/CK (0.2733 0.3031) RiseTrig slew=(0.0153 0.0096)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[50]/CK (0.2734 0.3032) RiseTrig slew=(0.0153 0.0096)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CK (0.2736 0.3034) RiseTrig slew=(0.0153 0.0096)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/CK (0.2737 0.3035) RiseTrig slew=(0.0153 0.0096)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[54]/CK (0.2746 0.3044) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[53]/CK (0.2746 0.3044) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[55]/CK (0.2746 0.3044) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[56]/CK (0.2746 0.3044) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/CK (0.2745 0.3043) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]/CK (0.2745 0.3043) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[58]/CK (0.2743 0.3041) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[59]/CK (0.2744 0.3041) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]/CK (0.2743 0.304) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[61]/CK (0.2744 0.3042) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/ffrs1/q_reg[57]/CK (0.2743 0.304) RiseTrig slew=(0.0153 0.0095)

fpu_mul/i_m4stg_frac/out_dff/q_reg[22]/CK (0.3123 0.3327) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[20]/CK (0.3123 0.3327) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[21]/CK (0.3122 0.3326) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[44]/CK (0.3117 0.3321) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[43]/CK (0.3115 0.3319) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[41]/CK (0.312 0.3324) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[39]/CK (0.312 0.3324) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[38]/CK (0.3117 0.3321) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[37]/CK (0.3119 0.3323) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[36]/CK (0.312 0.3324) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[35]/CK (0.3123 0.3327) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[34]/CK (0.3122 0.3326) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[19]/CK (0.3122 0.3326) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[18]/CK (0.3121 0.3325) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[17]/CK (0.3119 0.3323) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[16]/CK (0.3118 0.3322) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[15]/CK (0.312 0.3324) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[14]/CK (0.3113 0.3317) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]/CK (0.3108 0.3312) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[0]/CK (0.3109 0.3313) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[16]/CK (0.312 0.3324) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[45]/CK (0.3123 0.3327) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[42]/CK (0.3115 0.3319) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/out_dff/q_reg[40]/CK (0.3115 0.3319) RiseTrig slew=(0.0275 0.0271)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[19]/CK (0.3173 0.3381) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[22]/CK (0.3163 0.3371) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[49]/CK (0.3172 0.338) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[49]/CK (0.3172 0.338) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[48]/CK (0.3172 0.338) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[31]/CK (0.3171 0.3379) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[17]/CK (0.3149 0.3357) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[18]/CK (0.3152 0.336) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[19]/CK (0.3155 0.3363) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[20]/CK (0.3158 0.3366) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[32]/CK (0.3171 0.3379) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[46]/CK (0.3173 0.3381) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[17]/CK (0.3149 0.3357) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[18]/CK (0.3148 0.3356) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[19]/CK (0.3152 0.336) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[20]/CK (0.3155 0.3363) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[21]/CK (0.3158 0.3366) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[22]/CK (0.316 0.3368) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[32]/CK (0.317 0.3378) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[33]/CK (0.3172 0.338) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[34]/CK (0.3173 0.3381) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[47]/CK (0.3173 0.3381) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/cyc3_dff/q_reg[0]/CK (0.3173 0.3381) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[0]/CK (0.3165 0.3373) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[0]/CK (0.3167 0.3375) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[33]/CK (0.3172 0.338) RiseTrig slew=(0.0309 0.0305)

fpu_mul/i_m4stg_frac/out_dff/q_reg[23]/CK (0.3124 0.3329) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[25]/CK (0.3123 0.3328) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[26]/CK (0.3123 0.3328) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[27]/CK (0.3123 0.3328) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[28]/CK (0.3125 0.333) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[31]/CK (0.3124 0.3329) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[32]/CK (0.3124 0.3329) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[33]/CK (0.3124 0.3329) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[51]/CK (0.3123 0.3328) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[52]/CK (0.312 0.3325) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[53]/CK (0.3123 0.3328) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[54]/CK (0.3127 0.3332) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[55]/CK (0.3127 0.3332) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[56]/CK (0.3132 0.3337) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[57]/CK (0.313 0.3335) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[58]/CK (0.3132 0.3337) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[59]/CK (0.3131 0.3336) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[60]/CK (0.3131 0.3336) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[61]/CK (0.3132 0.3337) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[62]/CK (0.3131 0.3336) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[63]/CK (0.3131 0.3336) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[64]/CK (0.3129 0.3334) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[66]/CK (0.3123 0.3328) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[67]/CK (0.3123 0.3328) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/out_dff/q_reg[65]/CK (0.3125 0.333) RiseTrig slew=(0.0289 0.0284)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[22]/CK (0.312 0.3325) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[19]/CK (0.312 0.3325) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[18]/CK (0.312 0.3325) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[16]/CK (0.3121 0.3326) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[14]/CK (0.3121 0.3326) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[10]/CK (0.3127 0.3332) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[72]/CK (0.3125 0.333) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[7]/CK (0.3127 0.3332) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/out_dff/q_reg[8]/CK (0.3127 0.3332) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[0]/CK (0.3135 0.334) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[10]/CK (0.3136 0.3341) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[11]/CK (0.3136 0.3341) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[12]/CK (0.3123 0.3328) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[13]/CK (0.3124 0.3329) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[1]/CK (0.3135 0.334) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[3]/CK (0.3134 0.3339) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[4]/CK (0.3133 0.3338) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[5]/CK (0.3132 0.3337) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[6]/CK (0.3136 0.3341) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[7]/CK (0.3129 0.3334) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[8]/CK (0.3127 0.3332) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[9]/CK (0.3136 0.3341) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[15]/CK (0.3119 0.3324) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[2]/CK (0.3132 0.3337) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[23]/CK (0.312 0.3325) RiseTrig slew=(0.0283 0.0278)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[8]/CK (0.3163 0.337) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[9]/CK (0.3161 0.3368) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[8]/CK (0.316 0.3367) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[7]/CK (0.3157 0.3364) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[9]/CK (0.3164 0.3371) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[7]/CK (0.316 0.3367) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[10]/CK (0.3165 0.3372) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[6]/CK (0.3154 0.3361) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[10]/CK (0.3164 0.3371) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[6]/CK (0.314 0.3347) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[11]/CK (0.3165 0.3372) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[5]/CK (0.314 0.3347) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[11]/CK (0.3165 0.3372) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[4]/CK (0.3139 0.3346) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[5]/CK (0.315 0.3357) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[12]/CK (0.3165 0.3372) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[4]/CK (0.3139 0.3346) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/out_dff/q_reg[2]/CK (0.3149 0.3356) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[0]/CK (0.3148 0.3355) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[3]/CK (0.3139 0.3346) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[3]/CK (0.3138 0.3345) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[2]/CK (0.3138 0.3345) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[2]/CK (0.3142 0.3349) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[1]/CK (0.314 0.3347) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]/CK (0.3144 0.3351) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[38]/CK (0.3164 0.3372) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[4]/CK (0.3159 0.3367) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[1]/CK (0.3159 0.3367) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[37]/CK (0.3159 0.3367) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[0]/CK (0.3159 0.3367) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[12]/CK (0.3162 0.337) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[37]/CK (0.3164 0.3372) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[4]/CK (0.3161 0.3369) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[13]/CK (0.3162 0.337) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[36]/CK (0.3162 0.337) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[13]/CK (0.3162 0.337) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[36]/CK (0.3164 0.3372) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[3]/CK (0.316 0.3368) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[14]/CK (0.3162 0.337) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[3]/CK (0.3161 0.3369) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[2]/CK (0.3158 0.3366) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[14]/CK (0.3162 0.337) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[1]/CK (0.3157 0.3365) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[15]/CK (0.3161 0.3369) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[35]/CK (0.3164 0.3372) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[1]/CK (0.3157 0.3365) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[15]/CK (0.316 0.3368) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[2]/CK (0.3156 0.3364) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[16]/CK (0.3161 0.3369) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[35]/CK (0.3164 0.3372) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[34]/CK (0.3164 0.3372) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[23]/CK (0.3129 0.3335) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[24]/CK (0.313 0.3336) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[31]/CK (0.3129 0.3335) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[30]/CK (0.3129 0.3335) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[24]/CK (0.313 0.3336) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[25]/CK (0.3131 0.3337) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[29]/CK (0.3131 0.3337) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[28]/CK (0.3131 0.3337) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[28]/CK (0.3132 0.3338) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[23]/CK (0.3128 0.3334) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[29]/CK (0.3128 0.3334) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[25]/CK (0.3128 0.3334) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[30]/CK (0.3128 0.3334) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[27]/CK (0.3133 0.3339) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[26]/CK (0.3133 0.3339) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[21]/CK (0.3127 0.3333) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[27]/CK (0.3133 0.3339) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/out_dff/q_reg[48]/CK (0.3127 0.3333) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[26]/CK (0.3133 0.3339) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/out_dff/q_reg[46]/CK (0.3127 0.3333) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/out_dff/q_reg[47]/CK (0.3127 0.3333) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/out_dff/q_reg[50]/CK (0.3125 0.3331) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/out_dff/q_reg[24]/CK (0.3127 0.3333) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/out_dff/q_reg[30]/CK (0.3127 0.3333) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/out_dff/q_reg[49]/CK (0.3126 0.3332) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/out_dff/q_reg[29]/CK (0.3125 0.3331) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/out_dff/q_reg[69]/CK (0.315 0.3357) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/out_dff/q_reg[70]/CK (0.3151 0.3358) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/out_dff/q_reg[13]/CK (0.315 0.3357) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[27]/CK (0.3151 0.3358) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[28]/CK (0.3151 0.3358) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/out_dff/q_reg[0]/CK (0.315 0.3357) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/out_dff/q_reg[9]/CK (0.3151 0.3358) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/out_dff/q_reg[71]/CK (0.3151 0.3358) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[31]/CK (0.315 0.3357) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/out_dff/q_reg[11]/CK (0.3151 0.3358) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/out_dff/q_reg[3]/CK (0.3151 0.3358) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[29]/CK (0.315 0.3357) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[21]/CK (0.3149 0.3356) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[30]/CK (0.315 0.3357) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/out_dff/q_reg[4]/CK (0.315 0.3357) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[20]/CK (0.3149 0.3356) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/out_dff/q_reg[1]/CK (0.3148 0.3355) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[26]/CK (0.315 0.3357) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/out_dff/q_reg[73]/CK (0.315 0.3357) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/out_dff/q_reg[68]/CK (0.3148 0.3355) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/out_dff/q_reg[5]/CK (0.315 0.3357) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[25]/CK (0.3149 0.3356) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/out_dff/q_reg[6]/CK (0.315 0.3357) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[17]/CK (0.3149 0.3356) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/out_dff/q_reg[12]/CK (0.315 0.3357) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/pip_dff/q_reg[24]/CK (0.3148 0.3355) RiseTrig slew=(0.0302 0.0298)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[42]/CK (0.303 0.3229) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[60]/CK (0.3028 0.3227) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[61]/CK (0.3029 0.3228) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[54]/CK (0.3027 0.3226) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[53]/CK (0.3026 0.3225) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[52]/CK (0.3028 0.3227) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[61]/CK (0.3029 0.3228) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[60]/CK (0.3029 0.3228) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[54]/CK (0.3027 0.3226) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[53]/CK (0.3026 0.3225) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[52]/CK (0.3024 0.3223) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[44]/CK (0.3029 0.3228) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[43]/CK (0.3028 0.3227) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[37]/CK (0.3027 0.3226) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[36]/CK (0.3027 0.3226) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[35]/CK (0.3026 0.3225) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[38]/CK (0.3028 0.3227) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[36]/CK (0.3027 0.3226) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[35]/CK (0.3025 0.3224) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[34]/CK (0.3025 0.3224) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[33]/CK (0.3026 0.3225) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[32]/CK (0.3023 0.3222) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[59]/CK (0.303 0.3229) RiseTrig slew=(0.0282 0.0277)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[58]/CK (0.3027 0.3223) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[57]/CK (0.3026 0.3222) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[56]/CK (0.3025 0.3221) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[55]/CK (0.3028 0.3224) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[59]/CK (0.3027 0.3223) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[58]/CK (0.302 0.3216) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[57]/CK (0.3027 0.3223) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[56]/CK (0.3024 0.322) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[55]/CK (0.3021 0.3217) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[74]/CK (0.3008 0.3204) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[73]/CK (0.3012 0.3208) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[72]/CK (0.301 0.3206) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[41]/CK (0.3027 0.3223) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[40]/CK (0.3027 0.3223) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[39]/CK (0.3028 0.3224) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[38]/CK (0.3028 0.3224) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[68]/CK (0.3013 0.3209) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[67]/CK (0.3014 0.321) RiseTrig slew=(0.0247 0.0243)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[76]/CK (0.3034 0.3231) RiseTrig slew=(0.0266 0.0261)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[72]/CK (0.3034 0.3231) RiseTrig slew=(0.0266 0.0261)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[63]/CK (0.3045 0.3242) RiseTrig slew=(0.0266 0.0261)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[62]/CK (0.3045 0.3242) RiseTrig slew=(0.0266 0.0261)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[59]/CK (0.3043 0.324) RiseTrig slew=(0.0266 0.0261)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[58]/CK (0.3045 0.3242) RiseTrig slew=(0.0266 0.0261)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[80]/CK (0.3034 0.3231) RiseTrig slew=(0.0266 0.0261)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[73]/CK (0.303 0.3227) RiseTrig slew=(0.0266 0.0261)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[77]/CK (0.303 0.3227) RiseTrig slew=(0.0266 0.0261)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[52]/CK (0.3029 0.3226) RiseTrig slew=(0.0266 0.0261)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[75]/CK (0.3045 0.3242) RiseTrig slew=(0.0266 0.0261)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[71]/CK (0.3034 0.3231) RiseTrig slew=(0.0266 0.0261)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[75]/CK (0.3034 0.3231) RiseTrig slew=(0.0266 0.0261)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[76]/CK (0.3044 0.3241) RiseTrig slew=(0.0266 0.0261)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[40]/CK (0.3029 0.3226) RiseTrig slew=(0.0266 0.0261)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[54]/CK (0.3053 0.3254) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[56]/CK (0.3052 0.3253) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[53]/CK (0.3051 0.3252) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[55]/CK (0.3051 0.3252) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[51]/CK (0.3051 0.3252) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[29]/CK (0.3052 0.3253) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[48]/CK (0.3049 0.325) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[33]/CK (0.3053 0.3254) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[53]/CK (0.3053 0.3254) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[50]/CK (0.3049 0.325) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[51]/CK (0.3053 0.3254) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[54]/CK (0.3049 0.325) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[58]/CK (0.3053 0.3254) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[51]/CK (0.3048 0.3249) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[30]/CK (0.3053 0.3254) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[62]/CK (0.3045 0.3246) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[49]/CK (0.3046 0.3247) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[57]/CK (0.3044 0.3245) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[34]/CK (0.3054 0.3255) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[62]/CK (0.3045 0.3246) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[39]/CK (0.3044 0.3245) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[37]/CK (0.3044 0.3245) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[31]/CK (0.3054 0.3255) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[45]/CK (0.3045 0.3246) RiseTrig slew=(0.03 0.0295)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[81]/CK (0.3072 0.3271) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[77]/CK (0.307 0.3269) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[65]/CK (0.3072 0.3271) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[64]/CK (0.3072 0.3271) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[60]/CK (0.3072 0.3271) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[61]/CK (0.3071 0.327) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[66]/CK (0.307 0.3269) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[62]/CK (0.3068 0.3267) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[67]/CK (0.3066 0.3265) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[63]/CK (0.3062 0.3261) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[64]/CK (0.3056 0.3255) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[69]/CK (0.3052 0.3251) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[66]/CK (0.305 0.3249) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[65]/CK (0.3047 0.3246) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[68]/CK (0.3044 0.3243) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[70]/CK (0.3045 0.3244) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[70]/CK (0.3039 0.3238) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[69]/CK (0.3039 0.3238) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[71]/CK (0.3044 0.3243) RiseTrig slew=(0.0276 0.0272)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[61]/CK (0.3046 0.3244) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[64]/CK (0.3047 0.3245) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[46]/CK (0.3047 0.3245) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[47]/CK (0.3046 0.3244) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[56]/CK (0.3033 0.3231) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[60]/CK (0.3033 0.3231) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[74]/CK (0.3031 0.3229) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[78]/CK (0.3031 0.3229) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[78]/CK (0.3043 0.3241) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[63]/CK (0.3044 0.3242) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[55]/CK (0.3042 0.324) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[41]/CK (0.3044 0.3242) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[63]/CK (0.3044 0.3242) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[59]/CK (0.3044 0.3242) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[57]/CK (0.303 0.3228) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[46]/CK (0.3044 0.3242) RiseTrig slew=(0.027 0.0266)

fpu_mul/i_m4stg_frac/x2c2_dff/q_reg[0]/CK (0.3099 0.3305) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[26]/CK (0.3099 0.3305) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[25]/CK (0.3099 0.3305) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[24]/CK (0.3096 0.3302) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[23]/CK (0.3094 0.33) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[26]/CK (0.3099 0.3305) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[25]/CK (0.3097 0.3303) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[24]/CK (0.3097 0.3303) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[23]/CK (0.3091 0.3297) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[61]/CK (0.3095 0.3301) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[60]/CK (0.3095 0.3301) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[59]/CK (0.3094 0.33) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[58]/CK (0.3093 0.3299) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[57]/CK (0.3095 0.3301) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[56]/CK (0.3093 0.3299) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[60]/CK (0.3095 0.3301) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[59]/CK (0.3095 0.3301) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[58]/CK (0.3093 0.3299) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[57]/CK (0.3093 0.3299) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[56]/CK (0.3093 0.3299) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[7]/CK (0.3098 0.3304) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[6]/CK (0.309 0.3296) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[5]/CK (0.3092 0.3298) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[55]/CK (0.3094 0.33) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[55]/CK (0.3093 0.3299) RiseTrig slew=(0.0299 0.0294)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[0]/CK (0.3132 0.334) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[1]/CK (0.3133 0.3341) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[2]/CK (0.3126 0.3334) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[2]/CK (0.3131 0.3339) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[3]/CK (0.3129 0.3337) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[4]/CK (0.3131 0.3339) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[5]/CK (0.3133 0.3341) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[6]/CK (0.3126 0.3334) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[38]/CK (0.3128 0.3336) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[39]/CK (0.3125 0.3333) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[40]/CK (0.3127 0.3335) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[41]/CK (0.3127 0.3335) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[44]/CK (0.3122 0.333) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[39]/CK (0.3128 0.3336) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[40]/CK (0.3125 0.3333) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[41]/CK (0.3126 0.3334) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[44]/CK (0.3122 0.333) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[45]/CK (0.3121 0.3329) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[5]/CK (0.313 0.3338) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[6]/CK (0.3131 0.3339) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[7]/CK (0.3132 0.334) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[8]/CK (0.3126 0.3334) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[5]/CK (0.313 0.3338) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[6]/CK (0.3132 0.334) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[7]/CK (0.3132 0.334) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[8]/CK (0.3126 0.3334) RiseTrig slew=(0.0315 0.0311)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[62]/CK (0.3094 0.33) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[14]/CK (0.3085 0.3291) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[15]/CK (0.3084 0.329) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[17]/CK (0.3093 0.3299) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[24]/CK (0.3093 0.3299) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[19]/CK (0.3086 0.3292) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[20]/CK (0.3085 0.3291) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[22]/CK (0.3094 0.33) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[28]/CK (0.3093 0.3299) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[29]/CK (0.3093 0.3299) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[0]/CK (0.3085 0.3291) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[1]/CK (0.3085 0.3291) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[2]/CK (0.3086 0.3292) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[50]/CK (0.3087 0.3293) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[64]/CK (0.309 0.3296) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[18]/CK (0.3087 0.3293) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[31]/CK (0.3093 0.3299) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[32]/CK (0.3088 0.3294) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[33]/CK (0.308 0.3286) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[18]/CK (0.3086 0.3292) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[19]/CK (0.3087 0.3293) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[30]/CK (0.3094 0.33) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[31]/CK (0.3092 0.3298) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[32]/CK (0.3088 0.3294) RiseTrig slew=(0.0288 0.0284)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[61]/CK (0.3062 0.3266) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[30]/CK (0.3062 0.3266) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[29]/CK (0.3061 0.3265) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[28]/CK (0.306 0.3264) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[27]/CK (0.3064 0.3268) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[29]/CK (0.3061 0.3265) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[28]/CK (0.3061 0.3265) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[27]/CK (0.3064 0.3268) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CK (0.3067 0.3271) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/cyc1_dff/q_reg[0]/CK (0.3068 0.3272) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[9]/CK (0.3067 0.3271) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[8]/CK (0.3066 0.327) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[12]/CK (0.307 0.3274) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[11]/CK (0.307 0.3274) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[10]/CK (0.3069 0.3273) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[8]/CK (0.307 0.3274) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[6]/CK (0.307 0.3274) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[5]/CK (0.307 0.3274) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[4]/CK (0.3067 0.3271) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[3]/CK (0.3055 0.3259) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[2]/CK (0.3061 0.3265) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[1]/CK (0.3062 0.3266) RiseTrig slew=(0.0276 0.0271)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[25]/CK (0.3061 0.3262) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[26]/CK (0.3061 0.3262) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[27]/CK (0.306 0.3261) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[28]/CK (0.3058 0.3259) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[29]/CK (0.3058 0.3259) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[30]/CK (0.3058 0.3259) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[31]/CK (0.3061 0.3262) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[32]/CK (0.306 0.3261) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[33]/CK (0.3057 0.3258) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[34]/CK (0.3058 0.3259) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[35]/CK (0.3058 0.3259) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[13]/CK (0.3057 0.3258) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[14]/CK (0.3057 0.3258) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]/CK (0.3055 0.3256) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[19]/CK (0.3058 0.3259) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[65]/CK (0.3049 0.325) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[34]/CK (0.3059 0.326) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[35]/CK (0.3053 0.3254) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[34]/CK (0.3059 0.326) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[30]/CK (0.3061 0.3262) RiseTrig slew=(0.0244 0.024)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[16]/CK (0.3097 0.3304) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[3]/CK (0.3095 0.3302) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[20]/CK (0.3093 0.33) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[50]/CK (0.3094 0.3301) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[64]/CK (0.3095 0.3302) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[20]/CK (0.3092 0.3299) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[51]/CK (0.3094 0.3301) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[0]/CK (0.3097 0.3304) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[21]/CK (0.3091 0.3298) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[51]/CK (0.3093 0.33) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[21]/CK (0.3096 0.3303) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[4]/CK (0.3091 0.3298) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[21]/CK (0.3089 0.3296) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[52]/CK (0.3093 0.33) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[63]/CK (0.3097 0.3304) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[63]/CK (0.3096 0.3303) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[52]/CK (0.3093 0.33) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[22]/CK (0.3088 0.3295) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[53]/CK (0.3092 0.3299) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[62]/CK (0.3097 0.3304) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[54]/CK (0.3091 0.3298) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[53]/CK (0.3092 0.3299) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[22]/CK (0.3087 0.3294) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/x2c3_dff/q_reg[0]/CK (0.3093 0.33) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[54]/CK (0.3093 0.33) RiseTrig slew=(0.0296 0.0292)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[4]/CK (0.3137 0.3345) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[9]/CK (0.3136 0.3344) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[5]/CK (0.3136 0.3344) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[10]/CK (0.3133 0.3341) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[10]/CK (0.3135 0.3343) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[6]/CK (0.3133 0.3341) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[11]/CK (0.3134 0.3342) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[7]/CK (0.3135 0.3343) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[10]/CK (0.3138 0.3346) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[8]/CK (0.3136 0.3344) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[9]/CK (0.3139 0.3347) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[12]/CK (0.3136 0.3344) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[11]/CK (0.313 0.3338) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[12]/CK (0.3136 0.3344) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[11]/CK (0.3129 0.3337) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[12]/CK (0.3126 0.3334) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[13]/CK (0.3137 0.3345) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[9]/CK (0.3139 0.3347) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[13]/CK (0.3137 0.3345) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[13]/CK (0.3137 0.3345) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[43]/CK (0.3136 0.3344) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[43]/CK (0.3121 0.3329) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[7]/CK (0.314 0.3348) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[3]/CK (0.3139 0.3347) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[42]/CK (0.3119 0.3327) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[42]/CK (0.3119 0.3327) RiseTrig slew=(0.0312 0.0308)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[9]/CK (0.3109 0.3315) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[14]/CK (0.3108 0.3314) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[45]/CK (0.3108 0.3314) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[14]/CK (0.3108 0.3314) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[15]/CK (0.3107 0.3313) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[46]/CK (0.3108 0.3314) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[10]/CK (0.3108 0.3314) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[14]/CK (0.3107 0.3313) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[15]/CK (0.3108 0.3314) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[15]/CK (0.3106 0.3312) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[11]/CK (0.3108 0.3314) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[16]/CK (0.3094 0.33) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[16]/CK (0.3108 0.3314) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[12]/CK (0.3094 0.33) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[65]/CK (0.31 0.3306) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[17]/CK (0.3103 0.3309) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[16]/CK (0.3108 0.3314) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[17]/CK (0.3093 0.3299) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[47]/CK (0.3108 0.3314) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[13]/CK (0.3095 0.3301) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[17]/CK (0.3104 0.331) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[48]/CK (0.3108 0.3314) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[18]/CK (0.3098 0.3304) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[33]/CK (0.3087 0.3293) RiseTrig slew=(0.0291 0.0287)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[12]/CK (0.3077 0.3283) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[17]/CK (0.3077 0.3283) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[11]/CK (0.3076 0.3282) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[26]/CK (0.3074 0.328) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[10]/CK (0.3076 0.3282) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[21]/CK (0.3074 0.328) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[22]/CK (0.3074 0.328) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[16]/CK (0.3066 0.3272) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[25]/CK (0.3074 0.328) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[15]/CK (0.3075 0.3281) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[20]/CK (0.3074 0.328) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[27]/CK (0.3073 0.3279) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[9]/CK (0.3066 0.3272) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[24]/CK (0.3071 0.3277) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[19]/CK (0.3072 0.3278) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[14]/CK (0.3067 0.3273) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[23]/CK (0.307 0.3276) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[13]/CK (0.3068 0.3274) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[23]/CK (0.307 0.3276) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[7]/CK (0.3066 0.3272) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[18]/CK (0.307 0.3276) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/x2c1_dff/q_reg[0]/CK (0.3066 0.3272) RiseTrig slew=(0.0292 0.0288)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[72]/CK (0.3087 0.329) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[71]/CK (0.3087 0.329) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[8]/CK (0.3087 0.329) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[72]/CK (0.3088 0.3291) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[71]/CK (0.3085 0.3288) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[70]/CK (0.3088 0.3291) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[70]/CK (0.3085 0.3288) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[69]/CK (0.3088 0.3291) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[69]/CK (0.3088 0.3291) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[68]/CK (0.3088 0.3291) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[68]/CK (0.3081 0.3284) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[67]/CK (0.308 0.3283) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[67]/CK (0.308 0.3283) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[36]/CK (0.3082 0.3285) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a2cot_dff/q_reg[66]/CK (0.3073 0.3276) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[36]/CK (0.3082 0.3285) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[15]/CK (0.3082 0.3285) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[35]/CK (0.3077 0.328) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[66]/CK (0.3073 0.3276) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[16]/CK (0.3082 0.3285) RiseTrig slew=(0.0268 0.0264)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[40]/CK (0.3094 0.3299) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[42]/CK (0.3093 0.3298) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[46]/CK (0.3094 0.3299) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[48]/CK (0.3089 0.3294) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[21]/CK (0.31 0.3305) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[22]/CK (0.31 0.3305) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[23]/CK (0.3101 0.3306) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[24]/CK (0.3098 0.3303) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[25]/CK (0.3099 0.3304) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[26]/CK (0.3103 0.3308) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[27]/CK (0.3103 0.3308) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[26]/CK (0.3101 0.3306) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[27]/CK (0.3097 0.3302) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[28]/CK (0.3097 0.3302) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[29]/CK (0.3102 0.3307) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[30]/CK (0.3102 0.3307) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[31]/CK (0.3103 0.3308) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[32]/CK (0.3104 0.3309) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[47]/CK (0.3092 0.3297) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[41]/CK (0.3094 0.3299) RiseTrig slew=(0.0255 0.0251)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[50]/CK (0.3113 0.3318) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[54]/CK (0.3114 0.3319) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[61]/CK (0.3112 0.3317) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[60]/CK (0.3112 0.3317) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[59]/CK (0.3113 0.3318) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[55]/CK (0.3112 0.3317) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[54]/CK (0.3113 0.3318) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[79]/CK (0.3112 0.3317) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[77]/CK (0.311 0.3315) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[76]/CK (0.3109 0.3314) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[75]/CK (0.3113 0.3318) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[72]/CK (0.3108 0.3313) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[71]/CK (0.3105 0.331) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[73]/CK (0.3112 0.3317) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[49]/CK (0.3114 0.3319) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[56]/CK (0.3112 0.3317) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[53]/CK (0.3114 0.3319) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[48]/CK (0.3114 0.3319) RiseTrig slew=(0.0248 0.0244)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[47]/CK (0.3136 0.3343) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[64]/CK (0.3136 0.3343) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[65]/CK (0.3127 0.3334) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[44]/CK (0.3132 0.3339) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[66]/CK (0.313 0.3337) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[65]/CK (0.3132 0.3339) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[45]/CK (0.3134 0.3341) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[79]/CK (0.314 0.3347) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[49]/CK (0.3126 0.3333) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[48]/CK (0.3138 0.3345) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[75]/CK (0.3121 0.3328) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[74]/CK (0.314 0.3347) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[44]/CK (0.3138 0.3345) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[43]/CK (0.3136 0.3343) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[42]/CK (0.3136 0.3343) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[65]/CK (0.3122 0.3329) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[64]/CK (0.3139 0.3346) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[63]/CK (0.314 0.3347) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[62]/CK (0.314 0.3347) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[60]/CK (0.3116 0.3323) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[59]/CK (0.3139 0.3346) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[58]/CK (0.314 0.3347) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[57]/CK (0.314 0.3347) RiseTrig slew=(0.0275 0.027)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[38]/CK (0.3108 0.3313) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[22]/CK (0.3106 0.3311) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[39]/CK (0.3107 0.3312) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[40]/CK (0.3107 0.3312) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[40]/CK (0.3107 0.3312) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[39]/CK (0.3107 0.3312) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[73]/CK (0.3108 0.3313) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[23]/CK (0.3101 0.3306) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[18]/CK (0.3097 0.3302) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[33]/CK (0.31 0.3305) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[37]/CK (0.31 0.3305) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[17]/CK (0.3105 0.331) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[32]/CK (0.3106 0.3311) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[38]/CK (0.3108 0.3313) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[36]/CK (0.3106 0.3311) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[37]/CK (0.3109 0.3314) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[21]/CK (0.3106 0.3311) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[37]/CK (0.3109 0.3314) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[31]/CK (0.3106 0.3311) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[20]/CK (0.3109 0.3314) RiseTrig slew=(0.0254 0.025)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[46]/CK (0.3128 0.3336) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[45]/CK (0.3127 0.3335) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[50]/CK (0.3129 0.3337) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[52]/CK (0.3129 0.3337) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[47]/CK (0.3129 0.3337) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[50]/CK (0.3127 0.3335) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[46]/CK (0.3127 0.3335) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[51]/CK (0.3128 0.3336) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[50]/CK (0.3127 0.3335) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[49]/CK (0.3126 0.3334) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[45]/CK (0.3126 0.3334) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[49]/CK (0.3124 0.3332) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[44]/CK (0.312 0.3328) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[48]/CK (0.312 0.3328) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[49]/CK (0.3123 0.3331) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[44]/CK (0.3124 0.3332) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[43]/CK (0.3121 0.3329) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[45]/CK (0.3123 0.3331) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[28]/CK (0.3128 0.3336) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[47]/CK (0.3122 0.333) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[48]/CK (0.3123 0.3331) RiseTrig slew=(0.0285 0.0281)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[65]/CK (0.3122 0.3327) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[66]/CK (0.3121 0.3326) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[55]/CK (0.3121 0.3326) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[69]/CK (0.3122 0.3327) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[71]/CK (0.312 0.3325) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[70]/CK (0.3122 0.3327) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[67]/CK (0.3119 0.3324) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[72]/CK (0.3116 0.3321) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[68]/CK (0.3116 0.3321) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[56]/CK (0.3113 0.3318) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[51]/CK (0.3112 0.3317) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[69]/CK (0.311 0.3315) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[73]/CK (0.3108 0.3313) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[52]/CK (0.311 0.3315) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[57]/CK (0.3111 0.3316) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[70]/CK (0.3111 0.3316) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[74]/CK (0.3111 0.3316) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[53]/CK (0.3112 0.3317) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[58]/CK (0.3112 0.3317) RiseTrig slew=(0.025 0.0246)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[64]/CK (0.3157 0.3366) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[51]/CK (0.3154 0.3363) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[68]/CK (0.3156 0.3365) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[68]/CK (0.3157 0.3366) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[63]/CK (0.3156 0.3365) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[46]/CK (0.3154 0.3363) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[67]/CK (0.3156 0.3365) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[52]/CK (0.3156 0.3365) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[47]/CK (0.3156 0.3365) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[50]/CK (0.3153 0.3362) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[43]/CK (0.3157 0.3366) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[77]/CK (0.3156 0.3365) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[67]/CK (0.3155 0.3364) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[62]/CK (0.3154 0.3363) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[67]/CK (0.3156 0.3365) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[66]/CK (0.3154 0.3363) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[43]/CK (0.3157 0.3366) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[45]/CK (0.315 0.3359) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[61]/CK (0.315 0.3359) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[81]/CK (0.315 0.3359) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[44]/CK (0.3151 0.336) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[76]/CK (0.3148 0.3357) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[66]/CK (0.3151 0.336) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[80]/CK (0.3146 0.3355) RiseTrig slew=(0.0294 0.029)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[42]/CK (0.3132 0.3339) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[38]/CK (0.3132 0.3339) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[43]/CK (0.3132 0.3339) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[37]/CK (0.313 0.3337) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[39]/CK (0.3133 0.334) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[41]/CK (0.3129 0.3336) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[36]/CK (0.3128 0.3335) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[40]/CK (0.3124 0.3331) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[42]/CK (0.3124 0.3331) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[35]/CK (0.3125 0.3332) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[42]/CK (0.3121 0.3328) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[39]/CK (0.3111 0.3318) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[25]/CK (0.3118 0.3325) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[20]/CK (0.3115 0.3322) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[34]/CK (0.311 0.3317) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[38]/CK (0.311 0.3317) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/psum_dff/q_reg[41]/CK (0.3116 0.3323) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[19]/CK (0.311 0.3317) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/pcout_dff/q_reg[41]/CK (0.3116 0.3323) RiseTrig slew=(0.0273 0.0268)

fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[24]/CK (0.311 0.3317) RiseTrig slew=(0.0273 0.0268)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[50]/CK (0.2927 0.2986) RiseTrig slew=(0.0495 0.0267)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[49]/CK (0.2926 0.2985) RiseTrig slew=(0.0495 0.0267)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[48]/CK (0.2923 0.2982) RiseTrig slew=(0.0495 0.0267)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[47]/CK (0.292 0.298) RiseTrig slew=(0.0495 0.0267)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[46]/CK (0.2917 0.2977) RiseTrig slew=(0.0495 0.0267)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[45]/CK (0.2918 0.2978) RiseTrig slew=(0.0495 0.0267)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[44]/CK (0.2916 0.2976) RiseTrig slew=(0.0495 0.0267)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[43]/CK (0.2916 0.2975) RiseTrig slew=(0.0495 0.0267)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[42]/CK (0.2927 0.2986) RiseTrig slew=(0.0495 0.0267)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[41]/CK (0.2928 0.2987) RiseTrig slew=(0.0495 0.0267)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[40]/CK (0.2928 0.2987) RiseTrig slew=(0.0495 0.0267)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[39]/CK (0.2928 0.2988) RiseTrig slew=(0.0495 0.0266)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[38]/CK (0.2928 0.2987) RiseTrig slew=(0.0495 0.0266)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[37]/CK (0.2928 0.2988) RiseTrig slew=(0.0495 0.0266)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[51]/CK (0.293 0.2989) RiseTrig slew=(0.0495 0.0266)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[54]/CK (0.2929 0.2989) RiseTrig slew=(0.0495 0.0266)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[51]/CK (0.2928 0.2987) RiseTrig slew=(0.0495 0.0267)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[52]/CK (0.2929 0.2988) RiseTrig slew=(0.0495 0.0266)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[53]/CK (0.2929 0.2988) RiseTrig slew=(0.0495 0.0266)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[54]/CK (0.2928 0.2988) RiseTrig slew=(0.0495 0.0266)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[36]/CK (0.2904 0.2974) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[30]/CK (0.2908 0.2978) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[38]/CK (0.2909 0.2979) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[31]/CK (0.2903 0.2973) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[30]/CK (0.2902 0.2972) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[29]/CK (0.2901 0.2971) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[28]/CK (0.2899 0.2969) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[24]/CK (0.2907 0.2977) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[26]/CK (0.2906 0.2975) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[27]/CK (0.2907 0.2977) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[28]/CK (0.2907 0.2977) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[29]/CK (0.2908 0.2978) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[27]/CK (0.2898 0.2967) RiseTrig slew=(0.0471 0.026)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[32]/CK (0.2903 0.2973) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[33]/CK (0.2904 0.2974) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[35]/CK (0.2904 0.2974) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[34]/CK (0.2904 0.2974) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[32]/CK (0.2909 0.2979) RiseTrig slew=(0.0471 0.0259)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[21]/CK (0.2781 0.2894) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[0]/CK (0.2781 0.2894) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[10]/CK (0.278 0.2893) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[11]/CK (0.2775 0.2888) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[12]/CK (0.2775 0.2888) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[13]/CK (0.2775 0.2888) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[1]/CK (0.278 0.2893) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[20]/CK (0.2781 0.2894) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[2]/CK (0.2779 0.2892) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[3]/CK (0.278 0.2892) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[4]/CK (0.2779 0.2891) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[5]/CK (0.2775 0.2887) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[7]/CK (0.2775 0.2888) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[8]/CK (0.2777 0.289) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[9]/CK (0.2779 0.2892) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[6]/CK (0.2774 0.2887) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[23]/CK (0.2781 0.2894) RiseTrig slew=(0.0386 0.0227)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[31]/CK (0.2869 0.2952) RiseTrig slew=(0.0446 0.0249)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[32]/CK (0.2868 0.2951) RiseTrig slew=(0.0446 0.0249)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[33]/CK (0.2866 0.2949) RiseTrig slew=(0.0446 0.0249)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[34]/CK (0.2868 0.2951) RiseTrig slew=(0.0446 0.0249)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[35]/CK (0.2869 0.2952) RiseTrig slew=(0.0446 0.0249)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[37]/CK (0.2869 0.2952) RiseTrig slew=(0.0446 0.0249)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CK (0.2864 0.2947) RiseTrig slew=(0.0446 0.025)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[40]/CK (0.2865 0.2948) RiseTrig slew=(0.0446 0.0249)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CK (0.2869 0.2952) RiseTrig slew=(0.0446 0.0249)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[36]/CK (0.2868 0.2951) RiseTrig slew=(0.0446 0.0249)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[31]/CK (0.2967 0.3019) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[35]/CK (0.2969 0.302) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[33]/CK (0.2969 0.302) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[37]/CK (0.2967 0.3018) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[34]/CK (0.297 0.3021) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[36]/CK (0.2968 0.302) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[48]/CK (0.2975 0.3026) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[39]/CK (0.2967 0.3018) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[41]/CK (0.2969 0.3021) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[43]/CK (0.2969 0.302) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[47]/CK (0.2971 0.3022) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[40]/CK (0.2968 0.3019) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[49]/CK (0.2975 0.3026) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[50]/CK (0.2975 0.3026) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[42]/CK (0.2972 0.3023) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[52]/CK (0.2974 0.3025) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[46]/CK (0.2973 0.3025) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[44]/CK (0.2973 0.3024) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[53]/CK (0.2974 0.3025) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[45]/CK (0.2973 0.3024) RiseTrig slew=(0.0511 0.0277)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[17]/CK (0.2847 0.2937) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[18]/CK (0.2846 0.2936) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[0]/CK (0.2838 0.2929) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[3]/CK (0.2841 0.2931) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[16]/CK (0.2839 0.293) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[19]/CK (0.2844 0.2935) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[17]/CK (0.2842 0.2933) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[20]/CK (0.2848 0.2939) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[18]/CK (0.284 0.293) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[19]/CK (0.284 0.2931) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[21]/CK (0.2849 0.2939) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[25]/CK (0.2841 0.2932) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[22]/CK (0.2841 0.2932) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[22]/CK (0.2849 0.294) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[24]/CK (0.2841 0.2932) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[23]/CK (0.2849 0.294) RiseTrig slew=(0.043 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[25]/CK (0.285 0.294) RiseTrig slew=(0.043 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[26]/CK (0.2841 0.2932) RiseTrig slew=(0.043 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[13]/CK (0.282 0.2925) RiseTrig slew=(0.0403 0.0234)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[14]/CK (0.2821 0.2925) RiseTrig slew=(0.0403 0.0234)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[12]/CK (0.282 0.2925) RiseTrig slew=(0.0403 0.0234)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[15]/CK (0.282 0.2925) RiseTrig slew=(0.0403 0.0234)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[11]/CK (0.282 0.2925) RiseTrig slew=(0.0403 0.0234)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[16]/CK (0.282 0.2925) RiseTrig slew=(0.0403 0.0234)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[10]/CK (0.2819 0.2924) RiseTrig slew=(0.0403 0.0234)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[9]/CK (0.2817 0.2922) RiseTrig slew=(0.0403 0.0234)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[8]/CK (0.2816 0.292) RiseTrig slew=(0.0403 0.0235)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[7]/CK (0.2814 0.2919) RiseTrig slew=(0.0403 0.0235)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[6]/CK (0.2812 0.2916) RiseTrig slew=(0.0403 0.0235)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[4]/CK (0.2806 0.2911) RiseTrig slew=(0.0403 0.0235)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[5]/CK (0.2809 0.2913) RiseTrig slew=(0.0403 0.0235)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[1]/CK (0.2804 0.2909) RiseTrig slew=(0.0403 0.0235)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[2]/CK (0.2805 0.291) RiseTrig slew=(0.0403 0.0235)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[15]/CK (0.2804 0.2909) RiseTrig slew=(0.0403 0.0235)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[14]/CK (0.2803 0.2908) RiseTrig slew=(0.0403 0.0235)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[51]/CK (0.2893 0.2959) RiseTrig slew=(0.0479 0.0262)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[38]/CK (0.2892 0.2959) RiseTrig slew=(0.0479 0.0262)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[40]/CK (0.2892 0.2958) RiseTrig slew=(0.0479 0.0262)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[35]/CK (0.2892 0.2958) RiseTrig slew=(0.0479 0.0262)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[36]/CK (0.2892 0.2958) RiseTrig slew=(0.0479 0.0262)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[43]/CK (0.2892 0.2958) RiseTrig slew=(0.0479 0.0262)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[39]/CK (0.2891 0.2958) RiseTrig slew=(0.0479 0.0262)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[38]/CK (0.2907 0.2974) RiseTrig slew=(0.0478 0.0261)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[50]/CK (0.2907 0.2973) RiseTrig slew=(0.0479 0.0261)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[43]/CK (0.2907 0.2973) RiseTrig slew=(0.0478 0.0261)

fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/CK (0.2907 0.2973) RiseTrig slew=(0.0479 0.0261)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[23]/CK (0.2913 0.3085) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[53]/CK (0.2911 0.3083) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[21]/CK (0.2912 0.3084) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[50]/CK (0.2911 0.3083) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[50]/CK (0.291 0.3082) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[21]/CK (0.2911 0.3083) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[21]/CK (0.2914 0.3086) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[22]/CK (0.2915 0.3087) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[6]/CK (0.2915 0.3087) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[6]/CK (0.2915 0.3087) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[53]/CK (0.2911 0.3083) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[52]/CK (0.2908 0.308) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[51]/CK (0.2902 0.3074) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[22]/CK (0.2907 0.3079) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[52]/CK (0.2909 0.3081) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[51]/CK (0.2902 0.3074) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[53]/CK (0.2912 0.3084) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[52]/CK (0.2908 0.308) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[22]/CK (0.2907 0.3079) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[6]/CK (0.2915 0.3087) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[53]/CK (0.2911 0.3083) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[52]/CK (0.2911 0.3083) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[22]/CK (0.2907 0.3079) RiseTrig slew=(0.039 0.0254)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[41]/CK (0.2904 0.3085) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[42]/CK (0.2904 0.3085) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[34]/CK (0.2904 0.3085) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[33]/CK (0.2904 0.3085) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[32]/CK (0.2904 0.3085) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[29]/CK (0.2904 0.3085) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[31]/CK (0.2903 0.3084) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[2]/CK (0.2895 0.3076) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[24]/CK (0.29 0.3081) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[15]/CK (0.2885 0.3066) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[17]/CK (0.2885 0.3066) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[18]/CK (0.2888 0.3069) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[1]/CK (0.289 0.3071) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[6]/CK (0.2885 0.3066) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[7]/CK (0.29 0.3081) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[22]/CK (0.2893 0.3074) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[23]/CK (0.2901 0.3082) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[44]/CK (0.2897 0.3078) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[30]/CK (0.2902 0.3083) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[0]/CK (0.2898 0.3079) RiseTrig slew=(0.0361 0.0243)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[3]/CK (0.2919 0.3089) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[0]/CK (0.2915 0.3085) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[0]/CK (0.2915 0.3085) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[0]/CK (0.2918 0.3088) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[54]/CK (0.2918 0.3088) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[49]/CK (0.2916 0.3086) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[54]/CK (0.2918 0.3088) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[54]/CK (0.2918 0.3088) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[38]/CK (0.2916 0.3086) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[54]/CK (0.2916 0.3086) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[49]/CK (0.2917 0.3087) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[37]/CK (0.2917 0.3087) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[0]/CK (0.2918 0.3088) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[49]/CK (0.2922 0.3092) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[50]/CK (0.2922 0.3092) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[46]/CK (0.2917 0.3087) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[47]/CK (0.292 0.309) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[45]/CK (0.2921 0.3091) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[37]/CK (0.2923 0.3093) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[48]/CK (0.2922 0.3092) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[21]/CK (0.2919 0.3089) RiseTrig slew=(0.0393 0.0255)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[3]/CK (0.2896 0.3071) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[3]/CK (0.2894 0.3069) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[3]/CK (0.2896 0.3071) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[4]/CK (0.2894 0.3069) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[2]/CK (0.2895 0.307) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[3]/CK (0.2894 0.3069) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[5]/CK (0.2894 0.3069) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[2]/CK (0.2894 0.3069) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[2]/CK (0.2894 0.3069) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[5]/CK (0.2894 0.3069) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[4]/CK (0.2892 0.3067) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[1]/CK (0.289 0.3065) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[2]/CK (0.289 0.3065) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[5]/CK (0.289 0.3065) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[6]/CK (0.289 0.3065) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[5]/CK (0.289 0.3065) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[1]/CK (0.289 0.3065) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[1]/CK (0.2895 0.307) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[4]/CK (0.289 0.3065) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[4]/CK (0.289 0.3065) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[51]/CK (0.2896 0.3071) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[1]/CK (0.289 0.3065) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[51]/CK (0.2896 0.3071) RiseTrig slew=(0.0382 0.0251)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[36]/CK (0.29 0.3081) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[34]/CK (0.2899 0.308) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[35]/CK (0.2899 0.308) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[34]/CK (0.2899 0.308) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[5]/CK (0.2897 0.3078) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[10]/CK (0.2896 0.3077) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[14]/CK (0.2889 0.307) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[8]/CK (0.2896 0.3077) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[26]/CK (0.2889 0.307) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[25]/CK (0.2887 0.3068) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[13]/CK (0.2892 0.3073) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[11]/CK (0.2895 0.3076) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[9]/CK (0.2886 0.3067) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[16]/CK (0.2888 0.3069) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[4]/CK (0.289 0.3071) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[12]/CK (0.2895 0.3076) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[19]/CK (0.2884 0.3065) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[20]/CK (0.2884 0.3065) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[28]/CK (0.2884 0.3065) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[27]/CK (0.2882 0.3063) RiseTrig slew=(0.0362 0.0244)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[23]/CK (0.2923 0.3096) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[20]/CK (0.2929 0.3102) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[20]/CK (0.2932 0.3105) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[48]/CK (0.2928 0.3101) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[20]/CK (0.2932 0.3105) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[48]/CK (0.2926 0.3099) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[39]/CK (0.2934 0.3107) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[21]/CK (0.2923 0.3096) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[39]/CK (0.2936 0.3109) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[48]/CK (0.2936 0.3109) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[39]/CK (0.2935 0.3108) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[48]/CK (0.2937 0.3109) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[50]/CK (0.292 0.3093) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[38]/CK (0.2915 0.3088) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[37]/CK (0.2935 0.3107) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[49]/CK (0.2937 0.311) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[38]/CK (0.2915 0.3088) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[50]/CK (0.2921 0.3094) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[49]/CK (0.2937 0.311) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[38]/CK (0.2915 0.3088) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[37]/CK (0.2935 0.3108) RiseTrig slew=(0.0386 0.0253)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[33]/CK (0.3002 0.3206) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[37]/CK (0.3001 0.3205) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[34]/CK (0.3002 0.3206) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[33]/CK (0.3002 0.3205) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[16]/CK (0.3002 0.3206) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[17]/CK (0.3 0.3204) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[17]/CK (0.3002 0.3206) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[35]/CK (0.3 0.3204) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[19]/CK (0.3 0.3204) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[18]/CK (0.2998 0.3202) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[36]/CK (0.3001 0.3205) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[19]/CK (0.3001 0.3205) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[18]/CK (0.2996 0.32) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[17]/CK (0.2998 0.3202) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[19]/CK (0.3 0.3204) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[18]/CK (0.2999 0.3203) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[17]/CK (0.2999 0.3203) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[35]/CK (0.3 0.3204) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[36]/CK (0.3001 0.3205) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[35]/CK (0.3 0.3204) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[33]/CK (0.3001 0.3205) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[34]/CK (0.3002 0.3206) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[36]/CK (0.3001 0.3205) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[33]/CK (0.3001 0.3205) RiseTrig slew=(0.0386 0.0267)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[23]/CK (0.301 0.3217) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[40]/CK (0.3012 0.3219) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[40]/CK (0.3012 0.3219) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[24]/CK (0.3012 0.3219) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[24]/CK (0.3003 0.321) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[47]/CK (0.3009 0.3216) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[20]/CK (0.3012 0.3219) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[47]/CK (0.3011 0.3218) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[46]/CK (0.3009 0.3216) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[40]/CK (0.3005 0.3212) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[24]/CK (0.3002 0.3209) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[23]/CK (0.301 0.3217) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[47]/CK (0.3011 0.3218) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[46]/CK (0.3008 0.3215) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[47]/CK (0.3012 0.3219) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[46]/CK (0.3009 0.3216) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[45]/CK (0.3004 0.3211) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[40]/CK (0.3001 0.3208) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[30]/CK (0.3003 0.321) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[31]/CK (0.3003 0.321) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[39]/CK (0.3012 0.3219) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[8]/CK (0.3003 0.321) RiseTrig slew=(0.0384 0.0266)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[9]/CK (0.2992 0.3205) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[29]/CK (0.2976 0.3189) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[44]/CK (0.2974 0.3187) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[10]/CK (0.2981 0.3194) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[12]/CK (0.2985 0.3198) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[13]/CK (0.299 0.3203) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[29]/CK (0.2976 0.3189) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[9]/CK (0.2991 0.3204) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[10]/CK (0.2992 0.3205) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[12]/CK (0.2985 0.3198) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[13]/CK (0.2988 0.3201) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[14]/CK (0.2991 0.3204) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[12]/CK (0.2985 0.3198) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[13]/CK (0.2989 0.3202) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[14]/CK (0.2991 0.3204) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[28]/CK (0.2974 0.3187) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[29]/CK (0.2976 0.3189) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[9]/CK (0.2992 0.3205) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[10]/CK (0.298 0.3193) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[13]/CK (0.2987 0.32) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[14]/CK (0.2991 0.3204) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[9]/CK (0.2992 0.3205) RiseTrig slew=(0.0363 0.0258)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[31]/CK (0.3013 0.3216) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[15]/CK (0.3012 0.3215) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[14]/CK (0.3011 0.3214) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[31]/CK (0.3013 0.3216) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[32]/CK (0.3012 0.3215) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[15]/CK (0.301 0.3213) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[8]/CK (0.3013 0.3216) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[15]/CK (0.301 0.3213) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[24]/CK (0.3003 0.3206) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[8]/CK (0.3001 0.3204) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[15]/CK (0.301 0.3213) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[7]/CK (0.3003 0.3206) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[8]/CK (0.3001 0.3204) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[32]/CK (0.3005 0.3208) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[16]/CK (0.3008 0.3211) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[7]/CK (0.3003 0.3206) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[32]/CK (0.3005 0.3208) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[16]/CK (0.3008 0.3211) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[7]/CK (0.3002 0.3205) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[7]/CK (0.3001 0.3204) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[32]/CK (0.3004 0.3207) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[19]/CK (0.3002 0.3205) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[18]/CK (0.3002 0.3205) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[16]/CK (0.3008 0.3211) RiseTrig slew=(0.0392 0.0269)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[44]/CK (0.3001 0.3209) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[25]/CK (0.3004 0.3212) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[44]/CK (0.3001 0.3209) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[28]/CK (0.3004 0.3212) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[42]/CK (0.3001 0.3209) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[28]/CK (0.3004 0.3212) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[41]/CK (0.2999 0.3207) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[42]/CK (0.3001 0.3209) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[41]/CK (0.2999 0.3207) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[30]/CK (0.3005 0.3213) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[41]/CK (0.2999 0.3207) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[42]/CK (0.2998 0.3206) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[25]/CK (0.3004 0.3212) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]/CK (0.3005 0.3213) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[45]/CK (0.2998 0.3206) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[25]/CK (0.3004 0.3212) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[30]/CK (0.3005 0.3213) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[41]/CK (0.2999 0.3207) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[45]/CK (0.2993 0.3201) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[25]/CK (0.3004 0.3212) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[46]/CK (0.2999 0.3207) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[45]/CK (0.2999 0.3207) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[31]/CK (0.3004 0.3212) RiseTrig slew=(0.038 0.0265)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[43]/CK (0.2991 0.3203) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[43]/CK (0.2991 0.3203) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[27]/CK (0.299 0.3202) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[27]/CK (0.299 0.3202) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[27]/CK (0.2992 0.3204) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[43]/CK (0.2991 0.3203) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[26]/CK (0.299 0.3202) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[27]/CK (0.2991 0.3203) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[11]/CK (0.2993 0.3205) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[43]/CK (0.2991 0.3203) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[26]/CK (0.299 0.3202) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[11]/CK (0.2994 0.3206) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[44]/CK (0.2991 0.3203) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[26]/CK (0.2987 0.3199) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[11]/CK (0.2994 0.3206) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[11]/CK (0.2995 0.3207) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[26]/CK (0.2984 0.3196) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[12]/CK (0.2995 0.3207) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[42]/CK (0.2987 0.3199) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[28]/CK (0.2986 0.3198) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg[29]/CK (0.2994 0.3206) RiseTrig slew=(0.0367 0.026)

fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg[10]/CK (0.2995 0.3207) RiseTrig slew=(0.0367 0.026)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[53]/CK (0.288 0.3153) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[45]/CK (0.2873 0.3146) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[52]/CK (0.288 0.3153) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[50]/CK (0.2876 0.3149) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[47]/CK (0.2875 0.3148) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[45]/CK (0.2878 0.3151) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[46]/CK (0.2879 0.3152) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[44]/CK (0.2879 0.3152) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[46]/CK (0.2875 0.3148) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[47]/CK (0.2879 0.3152) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[49]/CK (0.2875 0.3148) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[43]/CK (0.288 0.3153) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[42]/CK (0.288 0.3153) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[49]/CK (0.288 0.3153) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[48]/CK (0.288 0.3153) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[48]/CK (0.2875 0.3148) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[43]/CK (0.288 0.3153) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[42]/CK (0.2881 0.3154) RiseTrig slew=(0.0329 0.0206)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[57]/CK (0.2871 0.3135) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[43]/CK (0.2868 0.3132) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[8]/CK (0.2871 0.3135) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[63]/CK (0.2871 0.3135) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[56]/CK (0.287 0.3134) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[54]/CK (0.2869 0.3133) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[62]/CK (0.2871 0.3135) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[61]/CK (0.2871 0.3135) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[53]/CK (0.2872 0.3136) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[59]/CK (0.2871 0.3135) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[55]/CK (0.2872 0.3136) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[58]/CK (0.2872 0.3136) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[52]/CK (0.2873 0.3137) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[55]/CK (0.2872 0.3136) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[54]/CK (0.2873 0.3137) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[60]/CK (0.2873 0.3137) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[52]/CK (0.2873 0.3137) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[51]/CK (0.2873 0.3137) RiseTrig slew=(0.0361 0.0217)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[30]/CK (0.293 0.3187) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[35]/CK (0.2926 0.3183) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[28]/CK (0.293 0.3187) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[41]/CK (0.2926 0.3183) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[27]/CK (0.2931 0.3188) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[33]/CK (0.2923 0.318) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[27]/CK (0.2931 0.3188) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[44]/CK (0.2926 0.3183) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[31]/CK (0.2928 0.3185) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[36]/CK (0.2925 0.3182) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[29]/CK (0.2929 0.3186) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[37]/CK (0.2925 0.3182) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[38]/CK (0.2926 0.3183) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[40]/CK (0.293 0.3187) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[39]/CK (0.293 0.3187) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[38]/CK (0.2928 0.3185) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[37]/CK (0.2929 0.3186) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[40]/CK (0.293 0.3187) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[39]/CK (0.293 0.3187) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[36]/CK (0.2929 0.3186) RiseTrig slew=(0.0378 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[42]/CK (0.2908 0.3166) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[41]/CK (0.2912 0.317) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[43]/CK (0.2909 0.3167) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[40]/CK (0.2911 0.3169) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[39]/CK (0.2911 0.3169) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[40]/CK (0.2912 0.317) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[37]/CK (0.2912 0.317) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[38]/CK (0.2913 0.3171) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[39]/CK (0.2913 0.3171) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[38]/CK (0.2915 0.3173) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[37]/CK (0.2916 0.3174) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[34]/CK (0.2914 0.3172) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[36]/CK (0.2917 0.3174) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[33]/CK (0.2917 0.3175) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[35]/CK (0.2918 0.3176) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[48]/CK (0.2922 0.318) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[32]/CK (0.2919 0.3177) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[46]/CK (0.2922 0.318) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[31]/CK (0.292 0.3178) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[30]/CK (0.2919 0.3177) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[45]/CK (0.2904 0.3154) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[46]/CK (0.2904 0.3154) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[47]/CK (0.2905 0.3155) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[45]/CK (0.2904 0.3154) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[44]/CK (0.2904 0.3154) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[49]/CK (0.2904 0.3154) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[44]/CK (0.2903 0.3153) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[42]/CK (0.2902 0.3152) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[44]/CK (0.2903 0.3153) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[42]/CK (0.2902 0.3152) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[43]/CK (0.2902 0.3152) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[45]/CK (0.2903 0.3153) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[43]/CK (0.2903 0.3153) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[41]/CK (0.2905 0.3155) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[42]/CK (0.2904 0.3154) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[41]/CK (0.2906 0.3156) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[27]/CK (0.2911 0.3161) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[25]/CK (0.2908 0.3158) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[26]/CK (0.2911 0.3161) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[28]/CK (0.291 0.316) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[28]/CK (0.2911 0.3161) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[29]/CK (0.291 0.316) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[26]/CK (0.2912 0.3162) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[27]/CK (0.2912 0.3162) RiseTrig slew=(0.0399 0.0231)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[37]/CK (0.3019 0.3262) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[39]/CK (0.302 0.3263) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[38]/CK (0.3021 0.3264) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[35]/CK (0.3019 0.3262) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[34]/CK (0.3021 0.3264) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[48]/CK (0.302 0.3263) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[36]/CK (0.3019 0.3262) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[35]/CK (0.3019 0.3262) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[31]/CK (0.302 0.3263) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[36]/CK (0.3021 0.3264) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[34]/CK (0.3019 0.3262) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[34]/CK (0.3022 0.3265) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[32]/CK (0.3021 0.3264) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[32]/CK (0.302 0.3263) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[33]/CK (0.302 0.3263) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[30]/CK (0.3021 0.3264) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[33]/CK (0.3021 0.3264) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[2]/CK (0.302 0.3263) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[29]/CK (0.3022 0.3265) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[7]/CK (0.3023 0.3266) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[28]/CK (0.3024 0.3267) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[8]/CK (0.3024 0.3267) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[9]/CK (0.3024 0.3267) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[26]/CK (0.3024 0.3267) RiseTrig slew=(0.0424 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[1]/CK (0.3001 0.3239) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[6]/CK (0.3011 0.3249) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[28]/CK (0.3007 0.3245) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[30]/CK (0.3004 0.3242) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[8]/CK (0.3012 0.325) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[40]/CK (0.3009 0.3247) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[27]/CK (0.3012 0.325) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[2]/CK (0.3008 0.3246) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[3]/CK (0.3009 0.3247) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[10]/CK (0.3012 0.325) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[5]/CK (0.3012 0.325) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[0]/CK (0.3008 0.3246) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[1]/CK (0.3008 0.3246) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[2]/CK (0.301 0.3248) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[3]/CK (0.3013 0.3251) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[26]/CK (0.3012 0.325) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[4]/CK (0.3012 0.325) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[4]/CK (0.3011 0.3249) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[2]/CK (0.3012 0.325) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[3]/CK (0.3012 0.325) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[2]/CK (0.3012 0.325) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[3]/CK (0.3012 0.325) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[1]/CK (0.3012 0.325) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[4]/CK (0.3013 0.3251) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[5]/CK (0.3014 0.3252) RiseTrig slew=(0.0417 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[18]/CK (0.3004 0.3243) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[27]/CK (0.3005 0.3244) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[26]/CK (0.3004 0.3243) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[19]/CK (0.3003 0.3242) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[28]/CK (0.3005 0.3244) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[26]/CK (0.3005 0.3244) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[24]/CK (0.3008 0.3247) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[23]/CK (0.3006 0.3245) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[21]/CK (0.3008 0.3247) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[11]/CK (0.3009 0.3248) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[25]/CK (0.3015 0.3254) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[22]/CK (0.301 0.3249) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[12]/CK (0.301 0.3249) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[23]/CK (0.3015 0.3254) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[16]/CK (0.3011 0.325) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[15]/CK (0.3011 0.3251) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[14]/CK (0.3015 0.3254) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[24]/CK (0.3015 0.3254) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[22]/CK (0.3013 0.3252) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[17]/CK (0.3014 0.3253) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[19]/CK (0.3014 0.3253) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[21]/CK (0.3014 0.3253) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[13]/CK (0.3015 0.3254) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[20]/CK (0.3014 0.3253) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[18]/CK (0.3014 0.3253) RiseTrig slew=(0.0414 0.0236)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[58]/CK (0.3073 0.3318) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[58]/CK (0.3077 0.3322) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[55]/CK (0.308 0.3325) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[58]/CK (0.3082 0.3327) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[57]/CK (0.3079 0.3324) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[55]/CK (0.3081 0.3326) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[36]/CK (0.3083 0.3328) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[17]/CK (0.3083 0.3328) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[56]/CK (0.308 0.3325) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[6]/CK (0.3083 0.3328) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[57]/CK (0.3079 0.3324) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[57]/CK (0.3079 0.3324) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[16]/CK (0.3083 0.3328) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[63]/CK (0.3085 0.333) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[63]/CK (0.3086 0.3331) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[62]/CK (0.3086 0.3331) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[48]/CK (0.3082 0.3327) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[49]/CK (0.3082 0.3327) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[61]/CK (0.3088 0.3333) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[60]/CK (0.3088 0.3333) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[51]/CK (0.3089 0.3334) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[50]/CK (0.3089 0.3334) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[53]/CK (0.3089 0.3334) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[54]/CK (0.3089 0.3334) RiseTrig slew=(0.0414 0.0239)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[35]/CK (0.304 0.3279) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[41]/CK (0.3019 0.3258) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[26]/CK (0.3033 0.3272) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[33]/CK (0.304 0.3279) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[44]/CK (0.3041 0.328) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[18]/CK (0.3032 0.3271) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[29]/CK (0.3041 0.328) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[30]/CK (0.3024 0.3263) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[34]/CK (0.304 0.3279) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[16]/CK (0.3033 0.3272) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[17]/CK (0.3026 0.3265) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[32]/CK (0.3041 0.328) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[28]/CK (0.3027 0.3266) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[11]/CK (0.3038 0.3277) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[36]/CK (0.3039 0.3278) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[12]/CK (0.3039 0.3278) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[25]/CK (0.3032 0.3271) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[13]/CK (0.3037 0.3276) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[27]/CK (0.3034 0.3273) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[21]/CK (0.3031 0.327) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[14]/CK (0.3036 0.3275) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[23]/CK (0.3033 0.3272) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[22]/CK (0.3031 0.327) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[15]/CK (0.3037 0.3276) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[19]/CK (0.3037 0.3276) RiseTrig slew=(0.0413 0.0235)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[1]/CK (0.3009 0.3246) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[18]/CK (0.3015 0.3252) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[13]/CK (0.3015 0.3252) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[6]/CK (0.3009 0.3246) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[10]/CK (0.3016 0.3254) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[8]/CK (0.3009 0.3246) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[21]/CK (0.3013 0.325) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[20]/CK (0.3017 0.3254) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[14]/CK (0.3012 0.3249) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[37]/CK (0.3017 0.3254) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[0]/CK (0.3011 0.3248) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[8]/CK (0.3011 0.3248) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[7]/CK (0.301 0.3247) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[6]/CK (0.3012 0.3249) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[19]/CK (0.3017 0.3254) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[12]/CK (0.3012 0.3249) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[9]/CK (0.301 0.3247) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[9]/CK (0.3011 0.3248) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[17]/CK (0.3017 0.3254) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[16]/CK (0.3013 0.325) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[38]/CK (0.3017 0.3254) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[10]/CK (0.3011 0.3248) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[10]/CK (0.3012 0.3249) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[15]/CK (0.3012 0.3249) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[11]/CK (0.3012 0.3248) RiseTrig slew=(0.0419 0.0237)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[48]/CK (0.2947 0.3192) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[45]/CK (0.2949 0.3194) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[61]/CK (0.295 0.3195) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[33]/CK (0.2948 0.3193) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[46]/CK (0.2947 0.3192) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[37]/CK (0.295 0.3195) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[58]/CK (0.2951 0.3196) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[52]/CK (0.2948 0.3193) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[47]/CK (0.295 0.3195) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[38]/CK (0.2951 0.3196) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[60]/CK (0.2951 0.3196) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[43]/CK (0.2951 0.3196) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[48]/CK (0.2955 0.32) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[56]/CK (0.2951 0.3196) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[43]/CK (0.2952 0.3197) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[57]/CK (0.2951 0.3196) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[49]/CK (0.2954 0.3199) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[63]/CK (0.2955 0.32) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[44]/CK (0.2953 0.3198) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[60]/CK (0.2955 0.32) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[52]/CK (0.2956 0.3201) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[59]/CK (0.2956 0.3201) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[51]/CK (0.2956 0.3201) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[39]/CK (0.2956 0.3201) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[50]/CK (0.2956 0.3201) RiseTrig slew=(0.0425 0.0241)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[24]/CK (0.3102 0.3343) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[21]/CK (0.3102 0.3343) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[21]/CK (0.3102 0.3343) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[25]/CK (0.3108 0.3349) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[24]/CK (0.3103 0.3344) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[25]/CK (0.3108 0.3349) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[22]/CK (0.3106 0.3347) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[22]/CK (0.3106 0.3347) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[23]/CK (0.3106 0.3347) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[23]/CK (0.3106 0.3347) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[25]/CK (0.3107 0.3348) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[24]/CK (0.3107 0.3348) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[23]/CK (0.3106 0.3347) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[12]/CK (0.3107 0.3348) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[22]/CK (0.3107 0.3348) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[13]/CK (0.3108 0.3349) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[30]/CK (0.3107 0.3348) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[25]/CK (0.3106 0.3347) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[24]/CK (0.3106 0.3347) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[28]/CK (0.3107 0.3348) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[14]/CK (0.3108 0.3349) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[26]/CK (0.3107 0.3348) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[27]/CK (0.3107 0.3348) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[20]/CK (0.3107 0.3348) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[19]/CK (0.3107 0.3348) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[23]/CK (0.3107 0.3348) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[34]/CK (0.3057 0.329) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[37]/CK (0.3047 0.328) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[50]/CK (0.3045 0.3278) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[51]/CK (0.3046 0.3279) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[53]/CK (0.3046 0.3279) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[48]/CK (0.3048 0.3281) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[8]/CK (0.306 0.3293) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[33]/CK (0.3056 0.3289) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[32]/CK (0.3053 0.3286) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[49]/CK (0.3052 0.3285) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[9]/CK (0.306 0.3293) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[61]/CK (0.3057 0.329) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[10]/CK (0.306 0.3293) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[62]/CK (0.3058 0.3291) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[60]/CK (0.3059 0.3292) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[40]/CK (0.306 0.3293) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[47]/CK (0.3058 0.3291) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[56]/CK (0.3059 0.3292) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[46]/CK (0.3061 0.3294) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[45]/CK (0.3061 0.3294) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[57]/CK (0.3059 0.3292) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[11]/CK (0.3061 0.3294) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[41]/CK (0.3061 0.3294) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[59]/CK (0.3059 0.3292) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[58]/CK (0.306 0.3293) RiseTrig slew=(0.0422 0.0239)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[12]/CK (0.311 0.335) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[9]/CK (0.3114 0.3354) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[9]/CK (0.3115 0.3355) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[5]/CK (0.3113 0.3353) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[32]/CK (0.3114 0.3354) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[33]/CK (0.3108 0.3348) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[13]/CK (0.3112 0.3352) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[32]/CK (0.311 0.335) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[12]/CK (0.3111 0.3351) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[12]/CK (0.3114 0.3354) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[31]/CK (0.3114 0.3354) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[12]/CK (0.3114 0.3354) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[1]/CK (0.3115 0.3355) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[32]/CK (0.3111 0.3351) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[13]/CK (0.3114 0.3354) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[31]/CK (0.3113 0.3353) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[13]/CK (0.3115 0.3355) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[31]/CK (0.3113 0.3353) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[30]/CK (0.3114 0.3354) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[15]/CK (0.3116 0.3356) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[31]/CK (0.3114 0.3354) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[15]/CK (0.3116 0.3356) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[30]/CK (0.3114 0.3354) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[28]/CK (0.3116 0.3356) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[28]/CK (0.3116 0.3356) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[15]/CK (0.3116 0.3356) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[17]/CK (0.2968 0.3208) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[15]/CK (0.2964 0.3204) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[34]/CK (0.2971 0.3211) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[16]/CK (0.297 0.321) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[8]/CK (0.2978 0.3218) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[13]/CK (0.2979 0.3219) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[22]/CK (0.2971 0.3211) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[14]/CK (0.2959 0.3199) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[12]/CK (0.2978 0.3218) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[0]/CK (0.2973 0.3213) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[7]/CK (0.2978 0.3218) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[5]/CK (0.2979 0.3219) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[15]/CK (0.2976 0.3216) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[1]/CK (0.2977 0.3217) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[6]/CK (0.2978 0.3218) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[14]/CK (0.2977 0.3217) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[3]/CK (0.2979 0.3219) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[2]/CK (0.2979 0.3219) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[4]/CK (0.2978 0.3218) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[5]/CK (0.2978 0.3218) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[6]/CK (0.2978 0.3218) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[8]/CK (0.2978 0.3219) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[7]/CK (0.2978 0.3218) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[10]/CK (0.2979 0.3219) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[12]/CK (0.2978 0.3218) RiseTrig slew=(0.0418 0.0237)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[34]/CK (0.3133 0.3364) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[2]/CK (0.3128 0.3359) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[6]/CK (0.313 0.3361) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[1]/CK (0.3128 0.3359) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[4]/CK (0.3128 0.3359) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[23]/CK (0.3135 0.3366) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[11]/CK (0.3135 0.3366) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[7]/CK (0.3127 0.3358) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[0]/CK (0.3135 0.3366) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[22]/CK (0.3139 0.337) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[6]/CK (0.3137 0.3368) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[9]/CK (0.3128 0.3359) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[11]/CK (0.3138 0.3369) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[33]/CK (0.3139 0.337) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[33]/CK (0.3139 0.337) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[12]/CK (0.3139 0.337) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[21]/CK (0.314 0.3371) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[32]/CK (0.3139 0.3371) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[13]/CK (0.3139 0.3371) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[32]/CK (0.314 0.3371) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[20]/CK (0.314 0.3371) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[2]/CK (0.314 0.3371) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[31]/CK (0.314 0.3371) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[13]/CK (0.314 0.3371) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[19]/CK (0.314 0.3371) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[30]/CK (0.314 0.3371) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[30]/CK (0.3141 0.3372) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[20]/CK (0.3114 0.3352) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[22]/CK (0.3116 0.3354) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[11]/CK (0.3118 0.3356) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[14]/CK (0.3121 0.3359) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[22]/CK (0.3119 0.3357) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[27]/CK (0.3121 0.3359) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[28]/CK (0.3124 0.3362) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[14]/CK (0.3124 0.3362) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[10]/CK (0.3118 0.3356) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[21]/CK (0.3117 0.3355) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[21]/CK (0.3128 0.3366) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[14]/CK (0.3126 0.3364) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[5]/CK (0.3118 0.3356) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[16]/CK (0.3128 0.3366) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[7]/CK (0.3119 0.3357) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[29]/CK (0.3128 0.3366) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[14]/CK (0.3126 0.3364) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[30]/CK (0.3126 0.3365) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[16]/CK (0.3128 0.3366) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[18]/CK (0.3119 0.3357) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[29]/CK (0.3128 0.3366) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[17]/CK (0.3128 0.3366) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[17]/CK (0.3119 0.3357) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[29]/CK (0.3129 0.3367) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[18]/CK (0.3129 0.3367) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[28]/CK (0.3129 0.3367) RiseTrig slew=(0.0427 0.0244)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[44]/CK (0.309 0.333) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[46]/CK (0.3091 0.3331) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[8]/CK (0.3078 0.3318) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[46]/CK (0.3091 0.3331) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[44]/CK (0.309 0.333) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[47]/CK (0.3091 0.3331) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[46]/CK (0.3091 0.3331) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[44]/CK (0.3088 0.3328) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[13]/CK (0.3086 0.3326) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[43]/CK (0.3091 0.3331) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[12]/CK (0.3083 0.3323) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[14]/CK (0.3084 0.3324) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[15]/CK (0.309 0.333) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[21]/CK (0.3083 0.3323) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[29]/CK (0.3084 0.3324) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[25]/CK (0.3084 0.3324) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[18]/CK (0.3084 0.3324) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[28]/CK (0.3084 0.3324) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CK (0.3092 0.3332) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[1]/CK (0.3093 0.3333) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[3]/CK (0.3093 0.3333) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[5]/CK (0.3094 0.3334) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[4]/CK (0.3094 0.3334) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[10]/CK (0.3094 0.3335) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[6]/CK (0.3094 0.3335) RiseTrig slew=(0.0425 0.0243)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[41]/CK (0.3096 0.3332) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[58]/CK (0.3094 0.333) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[59]/CK (0.3094 0.333) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[52]/CK (0.3096 0.3332) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[56]/CK (0.3094 0.333) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[60]/CK (0.3094 0.333) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[53]/CK (0.3096 0.3332) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[50]/CK (0.3098 0.3334) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[59]/CK (0.3094 0.333) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[50]/CK (0.3097 0.3333) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[42]/CK (0.3099 0.3335) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[50]/CK (0.3098 0.3334) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[52]/CK (0.3097 0.3333) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[53]/CK (0.3097 0.3333) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[42]/CK (0.3099 0.3335) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[53]/CK (0.3097 0.3333) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[63]/CK (0.3097 0.3333) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[59]/CK (0.3097 0.3333) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[51]/CK (0.3098 0.3334) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[47]/CK (0.3099 0.3335) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[56]/CK (0.3098 0.3334) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[51]/CK (0.3098 0.3334) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[48]/CK (0.3099 0.3335) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[49]/CK (0.3098 0.3334) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[56]/CK (0.3098 0.3334) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[54]/CK (0.3098 0.3334) RiseTrig slew=(0.0434 0.0246)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[11]/CK (0.2972 0.3201) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[41]/CK (0.2977 0.3206) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[31]/CK (0.2968 0.3197) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[27]/CK (0.2972 0.3201) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[39]/CK (0.2974 0.3203) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[37]/CK (0.2976 0.3205) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[30]/CK (0.2973 0.3202) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[12]/CK (0.2972 0.3201) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[39]/CK (0.2977 0.3206) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[29]/CK (0.2969 0.3198) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[16]/CK (0.2973 0.3202) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[25]/CK (0.2973 0.3202) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[40]/CK (0.2977 0.3206) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[40]/CK (0.2977 0.3206) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[23]/CK (0.2973 0.3202) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[38]/CK (0.2974 0.3203) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[38]/CK (0.2976 0.3205) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[24]/CK (0.2973 0.3202) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[13]/CK (0.2973 0.3202) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[39]/CK (0.2977 0.3206) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[36]/CK (0.2974 0.3203) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[37]/CK (0.2977 0.3206) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[38]/CK (0.2976 0.3205) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[35]/CK (0.2974 0.3203) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[14]/CK (0.2973 0.3202) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[20]/CK (0.2973 0.3202) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[33]/CK (0.2974 0.3203) RiseTrig slew=(0.0439 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[39]/CK (0.312 0.3352) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[47]/CK (0.3112 0.3344) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[39]/CK (0.3118 0.335) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[40]/CK (0.3118 0.335) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[35]/CK (0.3118 0.335) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[47]/CK (0.3112 0.3344) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[34]/CK (0.312 0.3352) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[42]/CK (0.3117 0.3349) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[35]/CK (0.3117 0.3349) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[33]/CK (0.3119 0.3352) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[44]/CK (0.3119 0.3351) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[42]/CK (0.3118 0.335) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[46]/CK (0.3116 0.3348) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[44]/CK (0.3116 0.3348) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[46]/CK (0.3116 0.3348) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[37]/CK (0.3117 0.3349) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[36]/CK (0.3114 0.3346) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[37]/CK (0.3117 0.3349) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[45]/CK (0.3118 0.335) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[36]/CK (0.3115 0.3347) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[36]/CK (0.3115 0.3347) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[43]/CK (0.3118 0.335) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[34]/CK (0.3116 0.3348) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[35]/CK (0.3117 0.3349) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[1]/CK (0.3116 0.3348) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[35]/CK (0.3116 0.3348) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[2]/CK (0.3117 0.3349) RiseTrig slew=(0.0443 0.0249)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[1]/CK (0.3074 0.3293) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[18]/CK (0.3094 0.3313) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[20]/CK (0.3094 0.3313) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[0]/CK (0.3075 0.3294) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[5]/CK (0.3075 0.3294) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[21]/CK (0.3093 0.3312) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[2]/CK (0.308 0.3299) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[22]/CK (0.3094 0.3313) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[23]/CK (0.3094 0.3313) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[53]/CK (0.308 0.3299) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[50]/CK (0.308 0.3299) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[51]/CK (0.3093 0.3312) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[52]/CK (0.308 0.3299) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[24]/CK (0.3091 0.3311) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[49]/CK (0.3081 0.33) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[26]/CK (0.3081 0.33) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[48]/CK (0.3083 0.3302) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[25]/CK (0.3091 0.331) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[47]/CK (0.308 0.3299) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[45]/CK (0.309 0.3309) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[43]/CK (0.3086 0.3305) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[42]/CK (0.308 0.3299) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[46]/CK (0.3089 0.3308) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[30]/CK (0.3089 0.3308) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[31]/CK (0.3089 0.3308) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[32]/CK (0.3089 0.3308) RiseTrig slew=(0.0449 0.0248)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[7]/CK (0.3049 0.3265) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[6]/CK (0.3049 0.3265) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[13]/CK (0.3049 0.3265) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[10]/CK (0.3036 0.3252) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[22]/CK (0.3037 0.3253) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[3]/CK (0.3035 0.3251) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[5]/CK (0.3035 0.3251) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[0]/CK (0.3037 0.3253) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[9]/CK (0.3036 0.3252) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[9]/CK (0.3038 0.3254) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[23]/CK (0.3037 0.3253) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[21]/CK (0.3038 0.3254) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[12]/CK (0.3048 0.3264) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[4]/CK (0.3039 0.3255) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[14]/CK (0.3047 0.3263) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[6]/CK (0.3046 0.3262) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[1]/CK (0.3039 0.3255) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[14]/CK (0.3048 0.3264) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[5]/CK (0.3041 0.3257) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[4]/CK (0.3041 0.3257) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[0]/CK (0.3039 0.3255) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[3]/CK (0.3039 0.3255) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[12]/CK (0.3048 0.3264) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[7]/CK (0.3044 0.326) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[11]/CK (0.3045 0.3261) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[10]/CK (0.3043 0.3259) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[13]/CK (0.3045 0.3261) RiseTrig slew=(0.0465 0.0253)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[62]/CK (0.2935 0.3192) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[61]/CK (0.2935 0.3192) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[60]/CK (0.2935 0.3192) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[62]/CK (0.2934 0.3191) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[58]/CK (0.2935 0.3192) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[57]/CK (0.2929 0.3186) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[54]/CK (0.292 0.3177) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[53]/CK (0.292 0.3177) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]/CK (0.2919 0.3176) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[50]/CK (0.2919 0.3176) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[54]/CK (0.292 0.3177) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[51]/CK (0.292 0.3177) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[56]/CK (0.2928 0.3185) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[63]/CK (0.2934 0.3191) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[55]/CK (0.2931 0.3188) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[55]/CK (0.2936 0.3193) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[58]/CK (0.2932 0.3189) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[56]/CK (0.2935 0.3192) RiseTrig slew=(0.0379 0.0223)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[61]/CK (0.2908 0.3156) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[60]/CK (0.2908 0.3155) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[59]/CK (0.2907 0.3155) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[48]/CK (0.2911 0.3159) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[51]/CK (0.291 0.3158) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[52]/CK (0.291 0.3158) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[54]/CK (0.2907 0.3155) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[58]/CK (0.2922 0.317) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[59]/CK (0.292 0.3168) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[60]/CK (0.2921 0.3169) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[62]/CK (0.2922 0.317) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[63]/CK (0.2921 0.3169) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[2]/CK (0.2922 0.317) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[7]/CK (0.2922 0.317) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[61]/CK (0.2919 0.3167) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[46]/CK (0.2913 0.3161) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[44]/CK (0.2913 0.3161) RiseTrig slew=(0.0399 0.023)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[52]/CK (0.291 0.317) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[29]/CK (0.2924 0.3184) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[41]/CK (0.291 0.317) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[35]/CK (0.291 0.317) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[30]/CK (0.2921 0.3181) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[30]/CK (0.2912 0.3172) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[31]/CK (0.291 0.317) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[33]/CK (0.2909 0.3169) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[34]/CK (0.291 0.317) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[28]/CK (0.2915 0.3175) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[29]/CK (0.2913 0.3173) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[32]/CK (0.2909 0.3169) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[34]/CK (0.291 0.317) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[32]/CK (0.2907 0.3167) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[31]/CK (0.2923 0.3183) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[35]/CK (0.2925 0.3185) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[33]/CK (0.2924 0.3184) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[32]/CK (0.2925 0.3185) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[34]/CK (0.2925 0.3185) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[36]/CK (0.2925 0.3185) RiseTrig slew=(0.0373 0.0221)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[53]/CK (0.2959 0.3196) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[47]/CK (0.2958 0.3195) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[53]/CK (0.2959 0.3196) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[54]/CK (0.2959 0.3196) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[41]/CK (0.2952 0.3189) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[52]/CK (0.2942 0.3179) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[51]/CK (0.2943 0.318) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[50]/CK (0.2945 0.3182) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[49]/CK (0.2947 0.3184) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[48]/CK (0.2949 0.3186) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[47]/CK (0.2947 0.3184) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[46]/CK (0.295 0.3187) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[45]/CK (0.2952 0.3189) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[44]/CK (0.2952 0.3189) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[45]/CK (0.2956 0.3193) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[42]/CK (0.2954 0.3191) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[57]/CK (0.2943 0.318) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[59]/CK (0.2943 0.318) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[50]/CK (0.2958 0.3195) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[49]/CK (0.2958 0.3195) RiseTrig slew=(0.0423 0.0238)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[50]/CK (0.2945 0.3186) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[59]/CK (0.2952 0.3193) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[56]/CK (0.2947 0.3188) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[46]/CK (0.2954 0.3195) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[47]/CK (0.2954 0.3195) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[50]/CK (0.2937 0.3178) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[62]/CK (0.2955 0.3196) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[57]/CK (0.2957 0.3198) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[42]/CK (0.2956 0.3197) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[41]/CK (0.2956 0.3197) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[53]/CK (0.2955 0.3196) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[49]/CK (0.2955 0.3196) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[48]/CK (0.2955 0.3196) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[49]/CK (0.2938 0.3179) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[48]/CK (0.293 0.3171) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[47]/CK (0.2936 0.3177) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[57]/CK (0.294 0.3181) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[62]/CK (0.2949 0.319) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[53]/CK (0.294 0.3181) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[54]/CK (0.2957 0.3198) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[51]/CK (0.2942 0.3183) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[55]/CK (0.2957 0.3198) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[63]/CK (0.295 0.3191) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[61]/CK (0.2957 0.3198) RiseTrig slew=(0.0415 0.0236)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[54]/CK (0.3029 0.3273) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[32]/CK (0.3022 0.3266) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[54]/CK (0.3029 0.3273) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[49]/CK (0.3029 0.3273) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[35]/CK (0.3021 0.3265) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[49]/CK (0.303 0.3274) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[47]/CK (0.3025 0.3269) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[45]/CK (0.3023 0.3267) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[44]/CK (0.3023 0.3267) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[43]/CK (0.3022 0.3266) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[42]/CK (0.3021 0.3265) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[41]/CK (0.302 0.3264) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[40]/CK (0.3021 0.3265) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[38]/CK (0.3019 0.3263) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[44]/CK (0.3022 0.3265) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[42]/CK (0.3022 0.3266) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[41]/CK (0.3022 0.3266) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[40]/CK (0.3021 0.3265) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[39]/CK (0.3021 0.3265) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[37]/CK (0.302 0.3264) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[48]/CK (0.303 0.3274) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[46]/CK (0.3025 0.3269) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[51]/CK (0.3029 0.3273) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[55]/CK (0.3028 0.3272) RiseTrig slew=(0.0423 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[12]/CK (0.3008 0.3248) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[13]/CK (0.3008 0.3248) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[21]/CK (0.3008 0.3248) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[27]/CK (0.3004 0.3244) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[45]/CK (0.3003 0.3243) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[47]/CK (0.3004 0.3244) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[46]/CK (0.3003 0.3243) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[62]/CK (0.3005 0.3245) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[58]/CK (0.3005 0.3245) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[20]/CK (0.3008 0.3248) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[19]/CK (0.3006 0.3247) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[18]/CK (0.3002 0.3242) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[17]/CK (0.3003 0.3243) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[16]/CK (0.3007 0.3247) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[15]/CK (0.3003 0.3243) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[9]/CK (0.3005 0.3245) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[7]/CK (0.3004 0.3244) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[4]/CK (0.3003 0.3243) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[31]/CK (0.2999 0.3239) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[29]/CK (0.3003 0.3243) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[0]/CK (0.3003 0.3243) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[59]/CK (0.3007 0.3247) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[14]/CK (0.3007 0.3247) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[22]/CK (0.3008 0.3248) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[23]/CK (0.3008 0.3248) RiseTrig slew=(0.0416 0.0236)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[15]/CK (0.303 0.3264) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[13]/CK (0.3031 0.3265) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[12]/CK (0.303 0.3264) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[11]/CK (0.3018 0.3252) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[9]/CK (0.3018 0.3252) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[29]/CK (0.303 0.3264) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[30]/CK (0.303 0.3264) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[31]/CK (0.3017 0.3251) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[32]/CK (0.3025 0.3259) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[13]/CK (0.3012 0.3246) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[14]/CK (0.302 0.3254) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[16]/CK (0.3023 0.3257) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[17]/CK (0.3018 0.3252) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[20]/CK (0.3017 0.3251) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[25]/CK (0.3025 0.3259) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[29]/CK (0.3027 0.3261) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[17]/CK (0.3027 0.3261) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[18]/CK (0.303 0.3264) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[21]/CK (0.303 0.3264) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[15]/CK (0.3022 0.3256) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[27]/CK (0.303 0.3264) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[28]/CK (0.303 0.3264) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[31]/CK (0.303 0.3264) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[19]/CK (0.3029 0.3263) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[30]/CK (0.3029 0.3263) RiseTrig slew=(0.0424 0.0239)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[57]/CK (0.3093 0.334) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[56]/CK (0.3093 0.334) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[55]/CK (0.3092 0.3339) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[54]/CK (0.3093 0.334) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[53]/CK (0.3092 0.3339) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[52]/CK (0.3093 0.334) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[51]/CK (0.309 0.3337) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[50]/CK (0.3086 0.3333) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[48]/CK (0.3086 0.3333) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[63]/CK (0.3094 0.3341) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[62]/CK (0.3088 0.3335) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[60]/CK (0.307 0.3317) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[61]/CK (0.3075 0.3322) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[62]/CK (0.3099 0.3346) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[60]/CK (0.3098 0.3345) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[61]/CK (0.3098 0.3345) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[62]/CK (0.3099 0.3346) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[63]/CK (0.3063 0.331) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[61]/CK (0.3099 0.3346) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[62]/CK (0.31 0.3347) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[63]/CK (0.31 0.3347) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[61]/CK (0.3081 0.3328) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[62]/CK (0.3096 0.3343) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[63]/CK (0.3096 0.3343) RiseTrig slew=(0.0412 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[28]/CK (0.3059 0.3288) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[55]/CK (0.3058 0.3287) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[41]/CK (0.3057 0.3286) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[36]/CK (0.3057 0.3286) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[48]/CK (0.3043 0.3272) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[47]/CK (0.3043 0.3272) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[46]/CK (0.3042 0.3271) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[45]/CK (0.304 0.3269) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[42]/CK (0.3042 0.3271) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[40]/CK (0.3042 0.3271) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[39]/CK (0.3043 0.3272) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[31]/CK (0.3034 0.3263) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[20]/CK (0.3041 0.327) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[27]/CK (0.305 0.3279) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[29]/CK (0.3051 0.328) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[35]/CK (0.3053 0.3282) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[24]/CK (0.3044 0.3273) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[43]/CK (0.3041 0.327) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[39]/CK (0.3055 0.3284) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[44]/CK (0.3057 0.3286) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[37]/CK (0.3057 0.3286) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[34]/CK (0.3058 0.3287) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[33]/CK (0.3059 0.3288) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[38]/CK (0.3058 0.3287) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[40]/CK (0.3058 0.3287) RiseTrig slew=(0.0432 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[54]/CK (0.3032 0.3267) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[5]/CK (0.301 0.3245) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[51]/CK (0.3031 0.3266) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[52]/CK (0.303 0.3265) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[50]/CK (0.3033 0.3268) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[9]/CK (0.3024 0.3259) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[8]/CK (0.3033 0.3268) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[7]/CK (0.3024 0.3259) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[6]/CK (0.3024 0.3259) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[63]/CK (0.3029 0.3264) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[5]/CK (0.3023 0.3258) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[4]/CK (0.3023 0.3258) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[49]/CK (0.3033 0.3268) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[3]/CK (0.3025 0.326) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[2]/CK (0.3028 0.3263) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[1]/CK (0.3026 0.3261) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[0]/CK (0.3026 0.3261) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[25]/CK (0.3021 0.3256) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[24]/CK (0.3018 0.3253) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[23]/CK (0.3022 0.3257) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[22]/CK (0.3024 0.3259) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[11]/CK (0.3014 0.3249) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[7]/CK (0.301 0.3245) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[57]/CK (0.3031 0.3266) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[56]/CK (0.3031 0.3266) RiseTrig slew=(0.0421 0.0238)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[5]/CK (0.2953 0.3195) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[4]/CK (0.2952 0.3194) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[49]/CK (0.2948 0.319) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[50]/CK (0.2948 0.319) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[51]/CK (0.2948 0.319) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[52]/CK (0.2948 0.319) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[53]/CK (0.2947 0.3189) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[54]/CK (0.2948 0.319) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[55]/CK (0.2949 0.3191) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[56]/CK (0.2945 0.3187) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[57]/CK (0.2951 0.3193) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[58]/CK (0.2952 0.3194) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[59]/CK (0.2947 0.3189) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[60]/CK (0.2953 0.3195) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[61]/CK (0.2951 0.3193) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[62]/CK (0.2947 0.3189) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[55]/CK (0.2955 0.3197) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[56]/CK (0.2955 0.3197) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[57]/CK (0.2955 0.3197) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[58]/CK (0.2954 0.3196) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[59]/CK (0.2954 0.3196) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CK (0.2953 0.3195) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[30]/CK (0.2954 0.3196) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[31]/CK (0.2954 0.3196) RiseTrig slew=(0.0429 0.0243)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[19]/CK (0.3134 0.3372) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[16]/CK (0.3126 0.3364) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[17]/CK (0.3133 0.3371) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[18]/CK (0.3122 0.336) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[19]/CK (0.312 0.3358) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[20]/CK (0.3114 0.3352) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[26]/CK (0.3134 0.3372) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[27]/CK (0.3135 0.3373) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[16]/CK (0.3125 0.3362) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[17]/CK (0.3134 0.3372) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[18]/CK (0.312 0.3358) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[20]/CK (0.3114 0.3352) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[21]/CK (0.3115 0.3353) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[26]/CK (0.3135 0.3373) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[27]/CK (0.3135 0.3373) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[16]/CK (0.3126 0.3364) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[17]/CK (0.3134 0.3372) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[18]/CK (0.312 0.3358) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[19]/CK (0.312 0.3358) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[20]/CK (0.3115 0.3353) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[26]/CK (0.3135 0.3373) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[27]/CK (0.3135 0.3373) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[19]/CK (0.3131 0.3369) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[6]/CK (0.3128 0.3366) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[8]/CK (0.313 0.3368) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[19]/CK (0.312 0.3358) RiseTrig slew=(0.0432 0.0246)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[27]/CK (0.3052 0.3287) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[25]/CK (0.3051 0.3286) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[2]/CK (0.3052 0.3287) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[24]/CK (0.3051 0.3286) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[11]/CK (0.3051 0.3286) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[60]/CK (0.3046 0.3281) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg[61]/CK (0.3046 0.3281) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[35]/CK (0.3048 0.3283) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[36]/CK (0.3048 0.3283) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[38]/CK (0.3048 0.3283) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[39]/CK (0.3044 0.3279) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[3]/CK (0.305 0.3285) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[4]/CK (0.3052 0.3287) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[52]/CK (0.3045 0.328) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[53]/CK (0.3043 0.3278) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[55]/CK (0.3043 0.3278) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[5]/CK (0.3052 0.3287) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[6]/CK (0.3047 0.3282) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[7]/CK (0.3048 0.3283) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[54]/CK (0.3044 0.3279) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[0]/CK (0.3051 0.3286) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[1]/CK (0.3051 0.3286) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[63]/CK (0.3052 0.3287) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[24]/CK (0.3052 0.3287) RiseTrig slew=(0.042 0.0238)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[4]/CK (0.3135 0.3367) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[1]/CK (0.3133 0.3365) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[5]/CK (0.3135 0.3367) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[5]/CK (0.3134 0.3366) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[10]/CK (0.3136 0.3368) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[10]/CK (0.3135 0.3367) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[10]/CK (0.3134 0.3366) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[8]/CK (0.313 0.3362) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[11]/CK (0.3128 0.336) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[34]/CK (0.3133 0.3365) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[3]/CK (0.3133 0.3365) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[11]/CK (0.3125 0.3357) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[33]/CK (0.312 0.3352) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[34]/CK (0.3133 0.3365) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[3]/CK (0.3132 0.3364) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[9]/CK (0.3136 0.3368) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[11]/CK (0.3128 0.336) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[33]/CK (0.3123 0.3355) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[3]/CK (0.3132 0.3364) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[10]/CK (0.3131 0.3363) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[10]/CK (0.3131 0.3363) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[7]/CK (0.3132 0.3364) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[5]/CK (0.3131 0.3363) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[8]/CK (0.3132 0.3364) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[4]/CK (0.3133 0.3365) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[4]/CK (0.3133 0.3365) RiseTrig slew=(0.0442 0.0249)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[21]/CK (0.298 0.3216) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[24]/CK (0.2982 0.3218) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[23]/CK (0.2976 0.3212) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[20]/CK (0.2978 0.3214) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[19]/CK (0.2979 0.3215) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[2]/CK (0.2983 0.3219) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[9]/CK (0.2982 0.3218) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[4]/CK (0.298 0.3216) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[21]/CK (0.2978 0.3214) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[20]/CK (0.2981 0.3217) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[1]/CK (0.2982 0.3218) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[19]/CK (0.2982 0.3218) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[18]/CK (0.2982 0.3218) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[17]/CK (0.2982 0.3218) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[16]/CK (0.2981 0.3217) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[11]/CK (0.2981 0.3217) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[10]/CK (0.2981 0.3217) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[0]/CK (0.2981 0.3217) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[18]/CK (0.2972 0.3208) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[3]/CK (0.2983 0.3219) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[22]/CK (0.2981 0.3217) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[22]/CK (0.2982 0.3218) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg[25]/CK (0.2982 0.3218) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[23]/CK (0.2981 0.3217) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[24]/CK (0.2981 0.3217) RiseTrig slew=(0.0422 0.0238)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[32]/CK (0.313 0.3368) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[38]/CK (0.313 0.3368) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[43]/CK (0.3129 0.3367) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[37]/CK (0.313 0.3368) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[1]/CK (0.313 0.3368) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[37]/CK (0.313 0.3368) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[38]/CK (0.3129 0.3367) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[36]/CK (0.3129 0.3367) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[35]/CK (0.3127 0.3365) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[3]/CK (0.3124 0.3362) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[0]/CK (0.3125 0.3363) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[26]/CK (0.3131 0.3369) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[25]/CK (0.3131 0.3369) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[24]/CK (0.3131 0.3369) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[3]/CK (0.3126 0.3364) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[36]/CK (0.3131 0.3369) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[35]/CK (0.3125 0.3363) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[34]/CK (0.3121 0.3359) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[2]/CK (0.3126 0.3364) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[1]/CK (0.3126 0.3364) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[0]/CK (0.3121 0.3359) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[0]/CK (0.3121 0.3359) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[0]/CK (0.3121 0.3359) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[0]/CK (0.3121 0.3359) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[27]/CK (0.313 0.3368) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[45]/CK (0.313 0.3368) RiseTrig slew=(0.0429 0.0245)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[14]/CK (0.3134 0.3368) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[20]/CK (0.3123 0.3357) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[23]/CK (0.3124 0.3358) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[24]/CK (0.3123 0.3357) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[25]/CK (0.3124 0.3358) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[26]/CK (0.3128 0.3362) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[27]/CK (0.3136 0.3371) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[28]/CK (0.3136 0.337) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[29]/CK (0.3137 0.3371) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[13]/CK (0.3124 0.3358) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[14]/CK (0.3129 0.3363) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[15]/CK (0.3129 0.3363) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[16]/CK (0.3137 0.3371) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[17]/CK (0.3138 0.3372) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[9]/CK (0.3124 0.3358) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[23]/CK (0.3126 0.336) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[24]/CK (0.3131 0.3365) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[25]/CK (0.313 0.3364) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[26]/CK (0.3132 0.3366) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[12]/CK (0.3124 0.3358) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[15]/CK (0.3133 0.3367) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[15]/CK (0.3133 0.3368) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[4]/CK (0.3135 0.3369) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[29]/CK (0.3134 0.3368) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[3]/CK (0.3135 0.3369) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[18]/CK (0.3138 0.3372) RiseTrig slew=(0.0435 0.0247)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[43]/CK (0.3107 0.3341) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[7]/CK (0.3122 0.3356) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[6]/CK (0.3118 0.3352) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[4]/CK (0.3117 0.3351) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[45]/CK (0.311 0.3344) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[38]/CK (0.3109 0.3343) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[37]/CK (0.3113 0.3347) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[2]/CK (0.3114 0.3348) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[8]/CK (0.3122 0.3356) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[7]/CK (0.3121 0.3354) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[6]/CK (0.3119 0.3352) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[5]/CK (0.3119 0.3353) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[45]/CK (0.311 0.3344) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[9]/CK (0.3119 0.3353) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[8]/CK (0.3122 0.3356) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[7]/CK (0.3121 0.3355) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[6]/CK (0.3118 0.3352) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[47]/CK (0.3101 0.3335) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[45]/CK (0.3098 0.3332) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[38]/CK (0.3112 0.3346) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[2]/CK (0.3116 0.335) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[43]/CK (0.3105 0.3339) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[42]/CK (0.3107 0.3341) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[38]/CK (0.3107 0.3341) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[39]/CK (0.3107 0.3341) RiseTrig slew=(0.0435 0.0246)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[56]/CK (0.312 0.335) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[58]/CK (0.3124 0.3354) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[61]/CK (0.3126 0.3356) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[60]/CK (0.3127 0.3357) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[59]/CK (0.3127 0.3357) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[57]/CK (0.3123 0.3353) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[55]/CK (0.311 0.334) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[54]/CK (0.3123 0.3353) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[53]/CK (0.3109 0.3339) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[51]/CK (0.3109 0.3339) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[49]/CK (0.3127 0.3357) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[47]/CK (0.3123 0.3353) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[46]/CK (0.3122 0.3352) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[44]/CK (0.3122 0.3352) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[43]/CK (0.3117 0.3347) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[60]/CK (0.3127 0.3357) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[57]/CK (0.3122 0.3352) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[55]/CK (0.3123 0.3353) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[54]/CK (0.3107 0.3337) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[52]/CK (0.311 0.334) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[41]/CK (0.3111 0.3341) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[41]/CK (0.3111 0.3341) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[45]/CK (0.3119 0.3349) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[40]/CK (0.3111 0.3341) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[59]/CK (0.3125 0.3355) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[52]/CK (0.311 0.334) RiseTrig slew=(0.0447 0.025)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[5]/CK (0.2987 0.3217) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[51]/CK (0.2996 0.3226) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[58]/CK (0.2996 0.3226) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[50]/CK (0.2996 0.3225) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[36]/CK (0.2994 0.3224) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[35]/CK (0.2996 0.3226) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[33]/CK (0.2997 0.3227) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[43]/CK (0.2999 0.3229) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[35]/CK (0.2997 0.3227) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[32]/CK (0.2991 0.3221) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[0]/CK (0.2982 0.3212) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[10]/CK (0.2974 0.3204) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[26]/CK (0.2966 0.3196) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[28]/CK (0.2966 0.3196) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[32]/CK (0.2989 0.3219) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[34]/CK (0.2991 0.3221) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[6]/CK (0.2978 0.3208) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[7]/CK (0.2978 0.3208) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[8]/CK (0.2986 0.3216) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[37]/CK (0.2999 0.3229) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[34]/CK (0.2992 0.3222) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[36]/CK (0.2998 0.3228) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[33]/CK (0.2993 0.3223) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[40]/CK (0.2999 0.3229) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[9]/CK (0.2987 0.3217) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[52]/CK (0.2996 0.3226) RiseTrig slew=(0.0436 0.0244)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[40]/CK (0.3139 0.3369) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[30]/CK (0.3128 0.3358) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[49]/CK (0.3136 0.3366) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[48]/CK (0.3138 0.3368) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[41]/CK (0.3138 0.3368) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[39]/CK (0.3137 0.3367) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[41]/CK (0.3133 0.3362) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[40]/CK (0.3133 0.3363) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[39]/CK (0.3129 0.3359) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[38]/CK (0.3134 0.3364) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[37]/CK (0.3116 0.3346) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[36]/CK (0.3118 0.3348) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[31]/CK (0.3121 0.3351) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[29]/CK (0.3127 0.3357) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[28]/CK (0.3128 0.3358) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[52]/CK (0.3133 0.3363) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[50]/CK (0.3128 0.3358) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[49]/CK (0.3137 0.3367) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[48]/CK (0.3137 0.3367) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[41]/CK (0.3128 0.3358) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[40]/CK (0.3131 0.3361) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[40]/CK (0.314 0.337) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg[39]/CK (0.314 0.337) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[51]/CK (0.3137 0.3367) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg[42]/CK (0.3137 0.3367) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg[50]/CK (0.314 0.337) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg[53]/CK (0.3134 0.3364) RiseTrig slew=(0.0448 0.0251)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[44]/CK (0.3076 0.3305) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[10]/CK (0.3092 0.3321) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[11]/CK (0.3097 0.3326) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[12]/CK (0.3089 0.3318) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[13]/CK (0.309 0.3319) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[14]/CK (0.3093 0.3322) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[15]/CK (0.3095 0.3324) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[16]/CK (0.3095 0.3324) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[19]/CK (0.3097 0.3326) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[3]/CK (0.3066 0.3295) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[4]/CK (0.3071 0.33) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[6]/CK (0.3097 0.3326) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[7]/CK (0.3097 0.3326) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[8]/CK (0.3063 0.3292) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[9]/CK (0.3097 0.3326) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[15]/CK (0.3083 0.3312) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[16]/CK (0.3078 0.3307) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[17]/CK (0.3081 0.331) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[18]/CK (0.3086 0.3315) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[21]/CK (0.3086 0.3315) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[22]/CK (0.3088 0.3317) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[29]/CK (0.3084 0.3313) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[31]/CK (0.3083 0.3312) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[42]/CK (0.3076 0.3305) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a4stg_shl_data/q_reg[43]/CK (0.3084 0.3313) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg[17]/CK (0.3096 0.3325) RiseTrig slew=(0.0433 0.0242)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[8]/CK (0.3057 0.3258) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[16]/CK (0.3062 0.3263) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[15]/CK (0.3064 0.3265) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[8]/CK (0.3062 0.3263) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[16]/CK (0.3064 0.3265) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[15]/CK (0.3062 0.3263) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[11]/CK (0.3062 0.3263) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[17]/CK (0.3064 0.3265) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[18]/CK (0.3066 0.3267) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[19]/CK (0.3069 0.327) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[1]/CK (0.3062 0.3263) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[20]/CK (0.3066 0.3267) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[21]/CK (0.3062 0.3263) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[22]/CK (0.3063 0.3264) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[23]/CK (0.3063 0.3264) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[24]/CK (0.3072 0.3273) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[25]/CK (0.3072 0.3273) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[26]/CK (0.3072 0.3273) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[2]/CK (0.3066 0.3267) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[17]/CK (0.3065 0.3266) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[18]/CK (0.3068 0.3269) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[19]/CK (0.307 0.3271) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[20]/CK (0.3065 0.3266) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[24]/CK (0.307 0.3271) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[26]/CK (0.3071 0.3272) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[2]/CK (0.3061 0.3262) RiseTrig slew=(0.0495 0.0264)

fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[25]/CK (0.3071 0.3272) RiseTrig slew=(0.0495 0.0264)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[43]/CK (0.3065 0.3395) RiseTrig slew=(0.0225 0.0181)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[68]/CK (0.2942 0.3286) RiseTrig slew=(0.0194 0.0137)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[63]/CK (0.2942 0.3286) RiseTrig slew=(0.0194 0.0137)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[63]/CK (0.2939 0.3283) RiseTrig slew=(0.0194 0.0137)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[36]/CK (0.3063 0.3394) RiseTrig slew=(0.0225 0.0181)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[107]/CK (0.3065 0.3395) RiseTrig slew=(0.0225 0.0181)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[67]/CK (0.2941 0.3285) RiseTrig slew=(0.0194 0.0137)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[136]/CK (0.2942 0.3286) RiseTrig slew=(0.0194 0.0137)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[133]/CK (0.2934 0.3278) RiseTrig slew=(0.0194 0.0137)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[135]/CK (0.2935 0.3279) RiseTrig slew=(0.0194 0.0137)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[66]/CK (0.2934 0.3278) RiseTrig slew=(0.0194 0.0137)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[112]/CK (0.3064 0.3395) RiseTrig slew=(0.0225 0.0181)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[38]/CK (0.3062 0.3392) RiseTrig slew=(0.0225 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[67]/CK (0.2941 0.3285) RiseTrig slew=(0.0194 0.0137)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[132]/CK (0.2937 0.3281) RiseTrig slew=(0.0194 0.0137)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[64]/CK (0.2934 0.3278) RiseTrig slew=(0.0194 0.0137)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[43]/CK (0.3062 0.3393) RiseTrig slew=(0.0225 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[38]/CK (0.3064 0.3394) RiseTrig slew=(0.0225 0.0181)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[63]/CK (0.2938 0.3282) RiseTrig slew=(0.0194 0.0137)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[66]/CK (0.2959 0.3298) RiseTrig slew=(0.0206 0.0148)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[43]/CK (0.3063 0.3394) RiseTrig slew=(0.0225 0.0181)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[64]/CK (0.2959 0.3298) RiseTrig slew=(0.0206 0.0148)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[134]/CK (0.2959 0.3298) RiseTrig slew=(0.0206 0.0148)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[65]/CK (0.2959 0.3298) RiseTrig slew=(0.0206 0.0148)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[65]/CK (0.2958 0.3297) RiseTrig slew=(0.0206 0.0148)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[17]/CK (0.2977 0.3313) RiseTrig slew=(0.0213 0.0155)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[98]/CK (0.3074 0.3404) RiseTrig slew=(0.0226 0.0189)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[100]/CK (0.3075 0.3404) RiseTrig slew=(0.0226 0.0189)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[17]/CK (0.2985 0.332) RiseTrig slew=(0.0215 0.0158)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[31]/CK (0.3081 0.3411) RiseTrig slew=(0.0228 0.0192)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[26]/CK (0.2997 0.3331) RiseTrig slew=(0.022 0.0162)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[99]/CK (0.3075 0.3404) RiseTrig slew=(0.0226 0.0189)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[31]/CK (0.309 0.342) RiseTrig slew=(0.023 0.0195)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[31]/CK (0.3109 0.344) RiseTrig slew=(0.0233 0.0197)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[26]/CK (0.3011 0.3343) RiseTrig slew=(0.0224 0.0166)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[17]/CK (0.3021 0.3352) RiseTrig slew=(0.0226 0.0169)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[29]/CK (0.3109 0.344) RiseTrig slew=(0.0233 0.0197)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[26]/CK (0.3022 0.3353) RiseTrig slew=(0.0227 0.0169)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[29]/CK (0.3097 0.3427) RiseTrig slew=(0.0232 0.0196)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[29]/CK (0.3108 0.3438) RiseTrig slew=(0.0233 0.0197)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[30]/CK (0.3109 0.344) RiseTrig slew=(0.0233 0.0197)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[95]/CK (0.3034 0.3364) RiseTrig slew=(0.023 0.0173)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[30]/CK (0.3099 0.3429) RiseTrig slew=(0.0233 0.0197)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[1]/CK (0.3109 0.344) RiseTrig slew=(0.0233 0.0197)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[30]/CK (0.3105 0.3435) RiseTrig slew=(0.0233 0.0197)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[86]/CK (0.304 0.3369) RiseTrig slew=(0.0231 0.0176)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[70]/CK (0.3106 0.3437) RiseTrig slew=(0.0233 0.0197)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[71]/CK (0.3048 0.3377) RiseTrig slew=(0.0233 0.0181)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[2]/CK (0.3047 0.3376) RiseTrig slew=(0.0233 0.018)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[1]/CK (0.3107 0.3438) RiseTrig slew=(0.0233 0.0197)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[2]/CK (0.3063 0.339) RiseTrig slew=(0.0236 0.0195)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[2]/CK (0.3053 0.3381) RiseTrig slew=(0.0234 0.0185)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[25]/CK (0.3053 0.3381) RiseTrig slew=(0.0234 0.0184)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[74]/CK (0.3108 0.3438) RiseTrig slew=(0.0233 0.0197)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[25]/CK (0.3053 0.3381) RiseTrig slew=(0.0234 0.0184)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[9]/CK (0.3111 0.3442) RiseTrig slew=(0.0234 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[82]/CK (0.3113 0.3444) RiseTrig slew=(0.0234 0.0198)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[25]/CK (0.3073 0.3398) RiseTrig slew=(0.024 0.0206)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[1]/CK (0.3113 0.3443) RiseTrig slew=(0.0234 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[10]/CK (0.3114 0.3445) RiseTrig slew=(0.0235 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[22]/CK (0.3114 0.3444) RiseTrig slew=(0.0234 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[24]/CK (0.3082 0.3407) RiseTrig slew=(0.0244 0.0217)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[22]/CK (0.3114 0.3444) RiseTrig slew=(0.0234 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[93]/CK (0.3111 0.3435) RiseTrig slew=(0.0265 0.0242)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[3]/CK (0.3117 0.3447) RiseTrig slew=(0.0235 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[88]/CK (0.3115 0.3445) RiseTrig slew=(0.0234 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[94]/CK (0.3098 0.3422) RiseTrig slew=(0.0256 0.0232)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[24]/CK (0.3108 0.3432) RiseTrig slew=(0.0263 0.024)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[21]/CK (0.3114 0.3445) RiseTrig slew=(0.0234 0.0198)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[24]/CK (0.3085 0.341) RiseTrig slew=(0.0246 0.022)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[9]/CK (0.3119 0.345) RiseTrig slew=(0.0235 0.0198)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[10]/CK (0.3118 0.3449) RiseTrig slew=(0.0235 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[91]/CK (0.3115 0.3445) RiseTrig slew=(0.0234 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[8]/CK (0.3114 0.3438) RiseTrig slew=(0.0267 0.0244)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[18]/CK (0.3119 0.345) RiseTrig slew=(0.0235 0.0198)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[21]/CK (0.312 0.3451) RiseTrig slew=(0.0235 0.0198)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[8]/CK (0.312 0.3444) RiseTrig slew=(0.0271 0.0248)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[3]/CK (0.3119 0.345) RiseTrig slew=(0.0235 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[92]/CK (0.312 0.3451) RiseTrig slew=(0.0235 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[18]/CK (0.312 0.345) RiseTrig slew=(0.0235 0.0198)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[8]/CK (0.3122 0.3452) RiseTrig slew=(0.0235 0.0199)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[87]/CK (0.3133 0.3463) RiseTrig slew=(0.0236 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[77]/CK (0.3127 0.3451) RiseTrig slew=(0.0275 0.0252)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[9]/CK (0.3122 0.3453) RiseTrig slew=(0.0235 0.0199)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[3]/CK (0.3133 0.3463) RiseTrig slew=(0.0236 0.0198)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[18]/CK (0.3138 0.3468) RiseTrig slew=(0.0236 0.0198)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[23]/CK (0.3125 0.3455) RiseTrig slew=(0.0236 0.0199)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[23]/CK (0.3138 0.3468) RiseTrig slew=(0.0236 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[23]/CK (0.3132 0.3462) RiseTrig slew=(0.0236 0.0198)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[19]/CK (0.3138 0.3468) RiseTrig slew=(0.0236 0.0198)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[19]/CK (0.3127 0.3457) RiseTrig slew=(0.0236 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[78]/CK (0.3139 0.3463) RiseTrig slew=(0.028 0.0257)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[19]/CK (0.3128 0.3458) RiseTrig slew=(0.0236 0.0198)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[13]/CK (0.3137 0.3467) RiseTrig slew=(0.0236 0.0198)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[22]/CK (0.3137 0.3468) RiseTrig slew=(0.0236 0.0198)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[13]/CK (0.3132 0.3462) RiseTrig slew=(0.0236 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[13]/CK (0.3134 0.3465) RiseTrig slew=(0.0236 0.0198)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[5]/CK (0.3136 0.3467) RiseTrig slew=(0.0236 0.0198)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[73]/CK (0.3133 0.3464) RiseTrig slew=(0.0236 0.0198)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[10]/CK (0.3135 0.3465) RiseTrig slew=(0.0236 0.0198)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[5]/CK (0.32 0.3529) RiseTrig slew=(0.029 0.0271)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[21]/CK (0.3202 0.3531) RiseTrig slew=(0.029 0.0271)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[5]/CK (0.3201 0.3531) RiseTrig slew=(0.029 0.0271)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[27]/CK (0.3201 0.353) RiseTrig slew=(0.029 0.0271)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[72]/CK (0.316 0.3486) RiseTrig slew=(0.0287 0.0264)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[90]/CK (0.3201 0.353) RiseTrig slew=(0.029 0.0271)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[28]/CK (0.3198 0.3527) RiseTrig slew=(0.029 0.0271)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[27]/CK (0.3199 0.3529) RiseTrig slew=(0.029 0.0271)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[79]/CK (0.3177 0.3505) RiseTrig slew=(0.029 0.0269)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[28]/CK (0.3189 0.3518) RiseTrig slew=(0.0291 0.0271)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[76]/CK (0.3201 0.353) RiseTrig slew=(0.029 0.0271)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[96]/CK (0.32 0.3529) RiseTrig slew=(0.029 0.0271)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[4]/CK (0.3195 0.3525) RiseTrig slew=(0.0291 0.0271)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[7]/CK (0.3196 0.3525) RiseTrig slew=(0.0291 0.0271)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[80]/CK (0.3196 0.3525) RiseTrig slew=(0.0291 0.0271)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[7]/CK (0.3196 0.3526) RiseTrig slew=(0.0291 0.0271)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[4]/CK (0.3198 0.3527) RiseTrig slew=(0.0291 0.0271)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[97]/CK (0.3214 0.3543) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[75]/CK (0.3219 0.3549) RiseTrig slew=(0.0292 0.0271)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[4]/CK (0.3219 0.3548) RiseTrig slew=(0.0292 0.0272)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[20]/CK (0.32 0.3529) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[69]/CK (0.3214 0.3543) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[7]/CK (0.3219 0.3549) RiseTrig slew=(0.0292 0.0271)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[20]/CK (0.3202 0.3532) RiseTrig slew=(0.029 0.0272)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[27]/CK (0.3219 0.3548) RiseTrig slew=(0.0292 0.0272)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[0]/CK (0.3202 0.3531) RiseTrig slew=(0.029 0.0272)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[89]/CK (0.3212 0.3542) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[20]/CK (0.3215 0.3544) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[28]/CK (0.3218 0.3548) RiseTrig slew=(0.0292 0.0272)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[0]/CK (0.3203 0.3532) RiseTrig slew=(0.029 0.0272)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[11]/CK (0.3205 0.3534) RiseTrig slew=(0.029 0.0272)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[11]/CK (0.3209 0.3538) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[11]/CK (0.3217 0.3547) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[16]/CK (0.3209 0.3538) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[0]/CK (0.3217 0.3547) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[6]/CK (0.3205 0.3534) RiseTrig slew=(0.029 0.0272)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[6]/CK (0.3218 0.3548) RiseTrig slew=(0.0292 0.0272)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[15]/CK (0.3218 0.3548) RiseTrig slew=(0.0292 0.0272)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[16]/CK (0.3207 0.3536) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[6]/CK (0.3209 0.3538) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[12]/CK (0.3215 0.3545) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[85]/CK (0.3209 0.3538) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[16]/CK (0.3215 0.3545) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[14]/CK (0.3215 0.3544) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[15]/CK (0.3209 0.3539) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[14]/CK (0.3213 0.3542) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[15]/CK (0.321 0.354) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[14]/CK (0.3214 0.3543) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[12]/CK (0.3212 0.3542) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[12]/CK (0.3213 0.3542) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[81]/CK (0.3214 0.3544) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[84]/CK (0.3213 0.3542) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[83]/CK (0.3214 0.3544) RiseTrig slew=(0.0291 0.0272)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[116]/CK (0.3115 0.3443) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[117]/CK (0.3115 0.3443) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[115]/CK (0.3115 0.3443) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[48]/CK (0.3115 0.3443) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[47]/CK (0.3115 0.3443) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[46]/CK (0.3115 0.3443) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[45]/CK (0.3123 0.3452) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[45]/CK (0.3123 0.3451) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[44]/CK (0.3124 0.3452) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[50]/CK (0.3124 0.3452) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[50]/CK (0.3125 0.3453) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[47]/CK (0.3124 0.3452) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[119]/CK (0.3127 0.3455) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[44]/CK (0.3127 0.3455) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[47]/CK (0.3125 0.3453) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[44]/CK (0.3126 0.3454) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[50]/CK (0.3126 0.3454) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[111]/CK (0.3121 0.345) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[109]/CK (0.3114 0.3442) RiseTrig slew=(0.024 0.0193)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[123]/CK (0.3101 0.3429) RiseTrig slew=(0.0237 0.0191)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[51]/CK (0.3101 0.3429) RiseTrig slew=(0.0237 0.0191)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[122]/CK (0.3103 0.3431) RiseTrig slew=(0.0238 0.0191)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[42]/CK (0.3113 0.3441) RiseTrig slew=(0.024 0.0193)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[40]/CK (0.3112 0.344) RiseTrig slew=(0.024 0.0193)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[54]/CK (0.3102 0.343) RiseTrig slew=(0.0238 0.0191)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[53]/CK (0.3103 0.3431) RiseTrig slew=(0.0238 0.0191)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[52]/CK (0.3103 0.3431) RiseTrig slew=(0.0238 0.0191)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[48]/CK (0.3123 0.3451) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[48]/CK (0.3123 0.3451) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[51]/CK (0.309 0.3417) RiseTrig slew=(0.0234 0.0187)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[54]/CK (0.309 0.3417) RiseTrig slew=(0.0234 0.0187)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[46]/CK (0.3123 0.3451) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[40]/CK (0.3112 0.344) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[40]/CK (0.3112 0.344) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[51]/CK (0.3092 0.3419) RiseTrig slew=(0.0234 0.0187)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[42]/CK (0.3115 0.3443) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[54]/CK (0.3093 0.342) RiseTrig slew=(0.0235 0.0187)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[46]/CK (0.312 0.3448) RiseTrig slew=(0.0241 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[42]/CK (0.3117 0.3445) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[120]/CK (0.3106 0.3434) RiseTrig slew=(0.0239 0.0192)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[121]/CK (0.3101 0.3429) RiseTrig slew=(0.0237 0.0191)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[36]/CK (0.3108 0.3438) RiseTrig slew=(0.0232 0.0184)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[39]/CK (0.3107 0.3438) RiseTrig slew=(0.0232 0.0184)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[33]/CK (0.311 0.344) RiseTrig slew=(0.0232 0.0184)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[33]/CK (0.3109 0.3439) RiseTrig slew=(0.0232 0.0184)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[32]/CK (0.3109 0.344) RiseTrig slew=(0.0232 0.0184)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[105]/CK (0.311 0.344) RiseTrig slew=(0.0232 0.0184)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[101]/CK (0.311 0.344) RiseTrig slew=(0.0232 0.0184)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[49]/CK (0.3111 0.3441) RiseTrig slew=(0.0232 0.0184)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[37]/CK (0.3113 0.3443) RiseTrig slew=(0.0233 0.0185)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[32]/CK (0.3108 0.3438) RiseTrig slew=(0.0232 0.0184)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[49]/CK (0.3117 0.3448) RiseTrig slew=(0.0233 0.0185)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[118]/CK (0.311 0.344) RiseTrig slew=(0.0232 0.0184)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[32]/CK (0.311 0.344) RiseTrig slew=(0.0232 0.0184)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[35]/CK (0.3115 0.3445) RiseTrig slew=(0.0233 0.0185)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[37]/CK (0.3117 0.3447) RiseTrig slew=(0.0233 0.0185)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[35]/CK (0.3116 0.3446) RiseTrig slew=(0.0233 0.0185)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[106]/CK (0.3115 0.3446) RiseTrig slew=(0.0233 0.0185)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[37]/CK (0.3114 0.3444) RiseTrig slew=(0.0233 0.0185)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[35]/CK (0.3115 0.3445) RiseTrig slew=(0.0233 0.0185)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[110]/CK (0.3076 0.3405) RiseTrig slew=(0.0226 0.0176)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[34]/CK (0.3079 0.3408) RiseTrig slew=(0.0226 0.0176)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[104]/CK (0.3116 0.3446) RiseTrig slew=(0.0233 0.0185)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[49]/CK (0.3115 0.3445) RiseTrig slew=(0.0233 0.0185)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[103]/CK (0.3079 0.3408) RiseTrig slew=(0.0226 0.0176)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[34]/CK (0.3079 0.3408) RiseTrig slew=(0.0226 0.0176)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[41]/CK (0.3076 0.3405) RiseTrig slew=(0.0226 0.0176)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[113]/CK (0.3079 0.3408) RiseTrig slew=(0.0226 0.0176)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[34]/CK (0.3078 0.3407) RiseTrig slew=(0.0226 0.0176)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[45]/CK (0.3077 0.3406) RiseTrig slew=(0.0226 0.0176)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[36]/CK (0.3098 0.3428) RiseTrig slew=(0.023 0.0181)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[38]/CK (0.3107 0.3438) RiseTrig slew=(0.0232 0.0184)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[102]/CK (0.3107 0.3438) RiseTrig slew=(0.0232 0.0184)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[39]/CK (0.3102 0.3432) RiseTrig slew=(0.0231 0.0182)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[108]/CK (0.3106 0.3437) RiseTrig slew=(0.0232 0.0183)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[39]/CK (0.3105 0.3435) RiseTrig slew=(0.0231 0.0183)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[33]/CK (0.3107 0.3437) RiseTrig slew=(0.0232 0.0183)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[114]/CK (0.3076 0.3405) RiseTrig slew=(0.0226 0.0176)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[41]/CK (0.3076 0.3405) RiseTrig slew=(0.0226 0.0176)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[41]/CK (0.3076 0.3406) RiseTrig slew=(0.0226 0.0176)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[57]/CK (0.3143 0.3469) RiseTrig slew=(0.0257 0.0224)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[145]/CK (0.3139 0.3465) RiseTrig slew=(0.0255 0.022)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[57]/CK (0.3149 0.3475) RiseTrig slew=(0.0258 0.0226)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[131]/CK (0.3139 0.3465) RiseTrig slew=(0.0255 0.022)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[56]/CK (0.314 0.3465) RiseTrig slew=(0.0255 0.022)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[55]/CK (0.3149 0.3475) RiseTrig slew=(0.0258 0.0226)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[58]/CK (0.314 0.3465) RiseTrig slew=(0.0255 0.022)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[56]/CK (0.315 0.3476) RiseTrig slew=(0.0257 0.0226)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[138]/CK (0.3094 0.3419) RiseTrig slew=(0.0239 0.0193)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[126]/CK (0.3094 0.342) RiseTrig slew=(0.024 0.0193)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[62]/CK (0.3151 0.3477) RiseTrig slew=(0.0257 0.0226)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[61]/CK (0.3151 0.3477) RiseTrig slew=(0.0257 0.0226)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[139]/CK (0.3095 0.3421) RiseTrig slew=(0.024 0.0193)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[129]/CK (0.3096 0.3422) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[57]/CK (0.3151 0.3477) RiseTrig slew=(0.0257 0.0226)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[127]/CK (0.3095 0.3421) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[58]/CK (0.3096 0.3422) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[59]/CK (0.3151 0.3477) RiseTrig slew=(0.0257 0.0226)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[128]/CK (0.3096 0.3422) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_fp_srca_in/q_reg[60]/CK (0.3151 0.3477) RiseTrig slew=(0.0257 0.0226)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[1]/CK (0.3096 0.3422) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[0]/CK (0.3096 0.3422) RiseTrig slew=(0.024 0.0194)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[142]/CK (0.321 0.3537) RiseTrig slew=(0.027 0.0238)

fpu_in/fpu_in_dp/i_fp_rnd_mode_in/q_reg[0]/CK (0.3218 0.3545) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[147]/CK (0.3211 0.3538) RiseTrig slew=(0.027 0.0238)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[2]/CK (0.322 0.3547) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[3]/CK (0.3221 0.3548) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[149]/CK (0.3226 0.3553) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[4]/CK (0.3225 0.3552) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[146]/CK (0.3228 0.3555) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_fp_id_in/q_reg[2]/CK (0.3226 0.3553) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[7]/CK (0.3223 0.3549) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[143]/CK (0.3228 0.3555) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[144]/CK (0.3228 0.3555) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_fp_id_in/q_reg[3]/CK (0.3227 0.3554) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[5]/CK (0.3228 0.3555) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_fp_fcc_in/q_reg[0]/CK (0.3229 0.3556) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_fp_op_in/q_reg[6]/CK (0.3229 0.3556) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_fp_rnd_mode_in/q_reg[1]/CK (0.3229 0.3555) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_fp_fcc_in/q_reg[1]/CK (0.3229 0.3556) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[141]/CK (0.3193 0.3519) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[140]/CK (0.3196 0.3523) RiseTrig slew=(0.0269 0.0238)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[150]/CK (0.3201 0.3528) RiseTrig slew=(0.027 0.0238)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[154]/CK (0.3203 0.353) RiseTrig slew=(0.027 0.0238)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[153]/CK (0.3203 0.353) RiseTrig slew=(0.027 0.0238)

fpu_in/fpu_in_dp/i_fp_id_in/q_reg[4]/CK (0.3212 0.3539) RiseTrig slew=(0.027 0.0238)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[151]/CK (0.321 0.3537) RiseTrig slew=(0.027 0.0238)

fpu_in/fpu_in_dp/i_fp_id_in/q_reg[0]/CK (0.3214 0.3541) RiseTrig slew=(0.027 0.0238)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[148]/CK (0.3211 0.3538) RiseTrig slew=(0.027 0.0238)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[152]/CK (0.321 0.3537) RiseTrig slew=(0.027 0.0238)

fpu_in/fpu_in_dp/i_fp_id_in/q_reg[1]/CK (0.3216 0.3543) RiseTrig slew=(0.027 0.0238)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[55]/CK (0.3011 0.3344) RiseTrig slew=(0.022 0.0159)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[124]/CK (0.3134 0.3458) RiseTrig slew=(0.0255 0.0218)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[62]/CK (0.3133 0.3458) RiseTrig slew=(0.0255 0.0218)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[61]/CK (0.3106 0.3431) RiseTrig slew=(0.0246 0.0205)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[130]/CK (0.311 0.3435) RiseTrig slew=(0.0248 0.0208)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[125]/CK (0.3139 0.3464) RiseTrig slew=(0.0255 0.022)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[137]/CK (0.3006 0.3339) RiseTrig slew=(0.022 0.0158)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[52]/CK (0.301 0.3343) RiseTrig slew=(0.022 0.0159)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[68]/CK (0.3008 0.3341) RiseTrig slew=(0.022 0.0159)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[52]/CK (0.3009 0.3342) RiseTrig slew=(0.022 0.0159)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[61]/CK (0.3133 0.3458) RiseTrig slew=(0.0255 0.0218)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[62]/CK (0.3133 0.3457) RiseTrig slew=(0.0255 0.0218)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[60]/CK (0.3132 0.3457) RiseTrig slew=(0.0255 0.0218)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[60]/CK (0.3132 0.3457) RiseTrig slew=(0.0255 0.0217)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[59]/CK (0.3117 0.3442) RiseTrig slew=(0.0251 0.0212)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[59]/CK (0.3141 0.3467) RiseTrig slew=(0.0256 0.0223)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[58]/CK (0.3138 0.3463) RiseTrig slew=(0.0255 0.022)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[56]/CK (0.3137 0.3462) RiseTrig slew=(0.0256 0.022)

fpu_in/fpu_in_dp/i_inq_din_d1/q_reg[53]/CK (0.301 0.3343) RiseTrig slew=(0.022 0.0159)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[53]/CK (0.301 0.3343) RiseTrig slew=(0.022 0.0159)

fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg[55]/CK (0.3011 0.3344) RiseTrig slew=(0.022 0.0159)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[24]/CK (0.2752 0.3018) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[22]/CK (0.2752 0.3018) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[1]/CK (0.2748 0.3014) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[23]/CK (0.2751 0.3017) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[3]/CK (0.275 0.3016) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[4]/CK (0.2751 0.3017) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[16]/CK (0.2753 0.3019) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[18]/CK (0.275 0.3016) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[19]/CK (0.2752 0.3018) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[15]/CK (0.2752 0.3018) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[17]/CK (0.2752 0.3018) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[13]/CK (0.2754 0.302) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[5]/CK (0.2755 0.3021) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[7]/CK (0.2754 0.302) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[12]/CK (0.2754 0.302) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[10]/CK (0.2755 0.3021) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[11]/CK (0.2755 0.3021) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[9]/CK (0.2755 0.3021) RiseTrig slew=(0.0333 0.0204)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[9]/CK (0.2826 0.31) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[10]/CK (0.2835 0.3109) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[11]/CK (0.2839 0.3113) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[5]/CK (0.2841 0.3115) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[8]/CK (0.2843 0.3117) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[7]/CK (0.2846 0.312) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[8]/CK (0.2854 0.3128) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]/CK (0.2846 0.312) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[6]/CK (0.2854 0.3128) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[14]/CK (0.2854 0.3128) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[0]/CK (0.2853 0.3127) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[27]/CK (0.2853 0.3127) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[2]/CK (0.2853 0.3127) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[26]/CK (0.2853 0.3127) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[20]/CK (0.2854 0.3128) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[32]/CK (0.2853 0.3127) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[31]/CK (0.2854 0.3128) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[25]/CK (0.2853 0.3127) RiseTrig slew=(0.0333 0.0206)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[43]/CK (0.2992 0.3251) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[47]/CK (0.2991 0.325) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[47]/CK (0.299 0.3249) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[44]/CK (0.2992 0.3251) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[47]/CK (0.2991 0.325) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[42]/CK (0.2992 0.3251) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[46]/CK (0.2991 0.325) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[45]/CK (0.2992 0.3251) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[46]/CK (0.2994 0.3253) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[46]/CK (0.2992 0.3251) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[45]/CK (0.2996 0.3255) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[44]/CK (0.2996 0.3255) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[43]/CK (0.2997 0.3256) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[47]/CK (0.2996 0.3255) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[42]/CK (0.2993 0.3252) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[41]/CK (0.2993 0.3252) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[44]/CK (0.2996 0.3255) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[43]/CK (0.2997 0.3256) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[46]/CK (0.2997 0.3256) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[47]/CK (0.2997 0.3256) RiseTrig slew=(0.036 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[16]/CK (0.2983 0.3243) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[15]/CK (0.2983 0.3243) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[16]/CK (0.2993 0.3253) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[12]/CK (0.2979 0.3239) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[12]/CK (0.2993 0.3253) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[15]/CK (0.2983 0.3243) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[13]/CK (0.2983 0.3243) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[15]/CK (0.2993 0.3253) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[14]/CK (0.2984 0.3244) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[13]/CK (0.2993 0.3253) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[14]/CK (0.2992 0.3252) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[13]/CK (0.2991 0.3251) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[15]/CK (0.2987 0.3247) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[18]/CK (0.2987 0.3247) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[14]/CK (0.299 0.325) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[10]/CK (0.2989 0.3249) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[12]/CK (0.2988 0.3248) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[8]/CK (0.2987 0.3247) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[17]/CK (0.2989 0.3249) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[16]/CK (0.2987 0.3247) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[11]/CK (0.2989 0.3249) RiseTrig slew=(0.0358 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[29]/CK (0.2899 0.3159) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[26]/CK (0.2899 0.3159) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[33]/CK (0.29 0.3159) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[25]/CK (0.2897 0.3157) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[32]/CK (0.2899 0.3159) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[25]/CK (0.2901 0.3161) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[26]/CK (0.2899 0.3159) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[31]/CK (0.29 0.316) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[32]/CK (0.2906 0.3166) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[34]/CK (0.2906 0.3166) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[1]/CK (0.2904 0.3164) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[29]/CK (0.2904 0.3164) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[24]/CK (0.2904 0.3164) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[33]/CK (0.2905 0.3165) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[2]/CK (0.2904 0.3164) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[35]/CK (0.2906 0.3166) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[27]/CK (0.2904 0.3164) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[30]/CK (0.2904 0.3164) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[1]/CK (0.2905 0.3165) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[2]/CK (0.2905 0.3165) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[3]/CK (0.2905 0.3165) RiseTrig slew=(0.0365 0.0216)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[26]/CK (0.3011 0.3263) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[25]/CK (0.3011 0.3263) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[5]/CK (0.3011 0.3263) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[31]/CK (0.301 0.3262) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[30]/CK (0.3008 0.326) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[31]/CK (0.3008 0.326) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[32]/CK (0.3008 0.326) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[33]/CK (0.3009 0.3261) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[34]/CK (0.3009 0.3261) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[29]/CK (0.3009 0.3261) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[0]/CK (0.3009 0.3261) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[39]/CK (0.3008 0.326) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[31]/CK (0.3008 0.326) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[32]/CK (0.3007 0.3259) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[33]/CK (0.3008 0.326) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[40]/CK (0.3009 0.3261) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[38]/CK (0.3008 0.326) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[41]/CK (0.3009 0.3261) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[37]/CK (0.3007 0.3259) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[32]/CK (0.3008 0.326) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[35]/CK (0.3012 0.3264) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[34]/CK (0.3012 0.3264) RiseTrig slew=(0.0377 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[22]/CK (0.2981 0.3242) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[16]/CK (0.2974 0.3235) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[19]/CK (0.2971 0.3232) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[20]/CK (0.2968 0.3229) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[21]/CK (0.298 0.3241) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[22]/CK (0.298 0.3241) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[9]/CK (0.2974 0.3235) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[10]/CK (0.2974 0.3235) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[9]/CK (0.2973 0.3234) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[23]/CK (0.298 0.3241) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[23]/CK (0.2976 0.3237) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[22]/CK (0.2978 0.3239) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[21]/CK (0.2979 0.324) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[19]/CK (0.2974 0.3235) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[20]/CK (0.298 0.3241) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[14]/CK (0.298 0.3241) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[13]/CK (0.2981 0.3242) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[12]/CK (0.2981 0.3242) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[12]/CK (0.2974 0.3235) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[14]/CK (0.2981 0.3242) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[13]/CK (0.2981 0.3242) RiseTrig slew=(0.0357 0.0215)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[36]/CK (0.2962 0.3219) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[36]/CK (0.2951 0.3208) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[35]/CK (0.2951 0.3208) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[35]/CK (0.2962 0.3219) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[35]/CK (0.2962 0.3219) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[36]/CK (0.2962 0.3219) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[34]/CK (0.295 0.3207) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[34]/CK (0.2958 0.3215) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[19]/CK (0.2955 0.3212) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[24]/CK (0.2951 0.3208) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[19]/CK (0.2963 0.322) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[24]/CK (0.2968 0.3225) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[18]/CK (0.2966 0.3223) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[20]/CK (0.2968 0.3225) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[23]/CK (0.2969 0.3226) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[23]/CK (0.2968 0.3225) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[20]/CK (0.2969 0.3226) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[21]/CK (0.2969 0.3226) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[21]/CK (0.2969 0.3226) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[22]/CK (0.2969 0.3226) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[22]/CK (0.2969 0.3226) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[23]/CK (0.2969 0.3226) RiseTrig slew=(0.0372 0.022)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[44]/CK (0.2912 0.3164) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[42]/CK (0.2912 0.3164) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[41]/CK (0.2912 0.3164) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[51]/CK (0.2913 0.3165) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[49]/CK (0.2913 0.3165) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[50]/CK (0.2913 0.3165) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[45]/CK (0.2914 0.3166) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[40]/CK (0.2914 0.3166) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[41]/CK (0.2912 0.3164) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[53]/CK (0.2913 0.3165) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[47]/CK (0.2914 0.3166) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[37]/CK (0.2918 0.317) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[46]/CK (0.2917 0.3169) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[39]/CK (0.2918 0.317) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[39]/CK (0.2918 0.317) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[37]/CK (0.2919 0.3171) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[36]/CK (0.2918 0.317) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[38]/CK (0.2919 0.3171) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[38]/CK (0.2919 0.3171) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[36]/CK (0.2919 0.3171) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[34]/CK (0.2918 0.3171) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[35]/CK (0.2919 0.3171) RiseTrig slew=(0.0383 0.0222)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[1]/CK (0.3019 0.3264) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[2]/CK (0.303 0.3275) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[1]/CK (0.3048 0.3293) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[2]/CK (0.3033 0.3278) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[2]/CK (0.3022 0.3267) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[2]/CK (0.3047 0.3292) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[29]/CK (0.3033 0.3278) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[3]/CK (0.3029 0.3274) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[29]/CK (0.3023 0.3268) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[1]/CK (0.3048 0.3293) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[2]/CK (0.3047 0.3292) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[28]/CK (0.3035 0.328) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[3]/CK (0.3039 0.3284) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[3]/CK (0.3047 0.3292) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[30]/CK (0.304 0.3285) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[3]/CK (0.3045 0.329) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[30]/CK (0.3044 0.3289) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[30]/CK (0.3047 0.3292) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[28]/CK (0.3037 0.3282) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[30]/CK (0.3042 0.3287) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[28]/CK (0.3043 0.3288) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[27]/CK (0.3037 0.3282) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[27]/CK (0.3044 0.3289) RiseTrig slew=(0.0392 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[12]/CK (0.294 0.3182) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[11]/CK (0.2939 0.3181) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[16]/CK (0.2939 0.3181) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[3]/CK (0.295 0.3192) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[16]/CK (0.294 0.3182) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[15]/CK (0.294 0.3182) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[17]/CK (0.2948 0.319) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[8]/CK (0.2949 0.3191) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[12]/CK (0.294 0.3182) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[5]/CK (0.2949 0.3191) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[4]/CK (0.294 0.3182) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[10]/CK (0.2947 0.3189) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[10]/CK (0.2946 0.3188) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[7]/CK (0.2942 0.3184) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[14]/CK (0.2942 0.3184) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[17]/CK (0.295 0.3192) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[8]/CK (0.295 0.3192) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[9]/CK (0.295 0.3192) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[5]/CK (0.2944 0.3186) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[13]/CK (0.2942 0.3184) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[6]/CK (0.294 0.3182) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[18]/CK (0.2948 0.319) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[19]/CK (0.2945 0.3187) RiseTrig slew=(0.0403 0.023)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[39]/CK (0.2901 0.3138) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[34]/CK (0.2903 0.314) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[33]/CK (0.2904 0.3141) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[41]/CK (0.2901 0.3138) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[32]/CK (0.2903 0.314) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[37]/CK (0.2901 0.3138) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[30]/CK (0.2903 0.314) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[31]/CK (0.2904 0.3141) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[28]/CK (0.2903 0.314) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[29]/CK (0.2903 0.314) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[26]/CK (0.2903 0.314) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[27]/CK (0.2903 0.314) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[25]/CK (0.2904 0.3141) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[24]/CK (0.2905 0.3142) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[22]/CK (0.2906 0.3143) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[2]/CK (0.2904 0.3141) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[0]/CK (0.2905 0.3142) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[21]/CK (0.2904 0.3141) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[1]/CK (0.2905 0.3142) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[3]/CK (0.2904 0.3141) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[18]/CK (0.2907 0.3144) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[10]/CK (0.2908 0.3145) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[8]/CK (0.2907 0.3144) RiseTrig slew=(0.0412 0.0233)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[1]/CK (0.2778 0.3034) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[2]/CK (0.2778 0.3034) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[3]/CK (0.2778 0.3034) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[4]/CK (0.2778 0.3034) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[0]/CK (0.2776 0.3032) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[28]/CK (0.2779 0.3035) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[29]/CK (0.2779 0.3035) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[30]/CK (0.2779 0.3035) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[33]/CK (0.2778 0.3034) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[34]/CK (0.2777 0.3033) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[35]/CK (0.2779 0.3035) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[36]/CK (0.2778 0.3034) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[38]/CK (0.2776 0.3032) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[40]/CK (0.2779 0.3035) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[42]/CK (0.2777 0.3033) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[50]/CK (0.2778 0.3034) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[44]/CK (0.2777 0.3033) RiseTrig slew=(0.0365 0.0215)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[32]/CK (0.286 0.313) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[44]/CK (0.2863 0.3133) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[45]/CK (0.2866 0.3136) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[43]/CK (0.2861 0.3131) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[42]/CK (0.2859 0.3129) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[40]/CK (0.2859 0.3129) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[39]/CK (0.286 0.313) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[38]/CK (0.286 0.313) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[45]/CK (0.2868 0.3138) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[44]/CK (0.2866 0.3136) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[43]/CK (0.2863 0.3133) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[42]/CK (0.2863 0.3133) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[40]/CK (0.2859 0.3129) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[42]/CK (0.287 0.314) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[40]/CK (0.287 0.314) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[39]/CK (0.287 0.314) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[46]/CK (0.2868 0.3138) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[45]/CK (0.2869 0.3139) RiseTrig slew=(0.0349 0.0212)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[51]/CK (0.3003 0.3261) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[54]/CK (0.3006 0.3264) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[53]/CK (0.3005 0.3263) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[48]/CK (0.2992 0.325) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[54]/CK (0.3001 0.3259) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[53]/CK (0.3003 0.3261) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[52]/CK (0.3002 0.326) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[50]/CK (0.2997 0.3255) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[49]/CK (0.2994 0.3252) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[0]/CK (0.2995 0.3253) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[53]/CK (0.3011 0.3269) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[52]/CK (0.3009 0.3267) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[54]/CK (0.3011 0.3269) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[53]/CK (0.301 0.3268) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[52]/CK (0.301 0.3268) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[54]/CK (0.2999 0.3257) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[53]/CK (0.3007 0.3265) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[52]/CK (0.3009 0.3267) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[51]/CK (0.2999 0.3257) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[49]/CK (0.2991 0.3249) RiseTrig slew=(0.0363 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[6]/CK (0.2978 0.324) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[15]/CK (0.2968 0.323) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[11]/CK (0.2968 0.323) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[9]/CK (0.2972 0.3234) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[8]/CK (0.2979 0.3241) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[17]/CK (0.2979 0.3241) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[16]/CK (0.298 0.3242) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[11]/CK (0.2969 0.3231) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[10]/CK (0.298 0.3242) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[9]/CK (0.2975 0.3237) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[8]/CK (0.2975 0.3237) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[17]/CK (0.298 0.3242) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[11]/CK (0.298 0.3242) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[10]/CK (0.298 0.3242) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[17]/CK (0.297 0.3232) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[11]/CK (0.2969 0.3231) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[10]/CK (0.2971 0.3233) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[7]/CK (0.2975 0.3237) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[6]/CK (0.2975 0.3237) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[7]/CK (0.2978 0.324) RiseTrig slew=(0.0352 0.0213)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[17]/CK (0.2905 0.3164) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[20]/CK (0.2905 0.3164) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[19]/CK (0.2907 0.3166) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[22]/CK (0.2893 0.3152) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[4]/CK (0.2908 0.3167) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[23]/CK (0.2908 0.3167) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[6]/CK (0.2906 0.3165) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[11]/CK (0.2903 0.3162) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[14]/CK (0.2903 0.3162) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[24]/CK (0.2892 0.3151) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[27]/CK (0.289 0.3149) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[28]/CK (0.2889 0.3148) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[22]/CK (0.2892 0.3151) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[28]/CK (0.289 0.3149) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[30]/CK (0.2889 0.3148) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[31]/CK (0.289 0.3149) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[21]/CK (0.2908 0.3167) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[12]/CK (0.2903 0.3162) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[9]/CK (0.2905 0.3164) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[5]/CK (0.2907 0.3166) RiseTrig slew=(0.0367 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[28]/CK (0.2981 0.3238) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[5]/CK (0.2989 0.3246) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[26]/CK (0.2982 0.3239) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[26]/CK (0.299 0.3247) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[31]/CK (0.2983 0.324) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[4]/CK (0.2984 0.3241) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[5]/CK (0.2989 0.3246) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[25]/CK (0.2991 0.3248) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[26]/CK (0.2995 0.3252) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[27]/CK (0.2995 0.3252) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[4]/CK (0.2995 0.3252) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[5]/CK (0.2992 0.3249) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[25]/CK (0.2993 0.325) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[26]/CK (0.2995 0.3252) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[4]/CK (0.2995 0.3252) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[5]/CK (0.2993 0.325) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[27]/CK (0.2982 0.3239) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[3]/CK (0.2982 0.3239) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[4]/CK (0.2986 0.3243) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[27]/CK (0.2983 0.324) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[28]/CK (0.2983 0.324) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[4]/CK (0.2982 0.3239) RiseTrig slew=(0.0362 0.0217)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[18]/CK (0.3023 0.3268) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[20]/CK (0.3023 0.3268) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[21]/CK (0.3013 0.3258) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[18]/CK (0.3016 0.3261) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[24]/CK (0.302 0.3265) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[6]/CK (0.3022 0.3267) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[7]/CK (0.3022 0.3267) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[18]/CK (0.3021 0.3266) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[24]/CK (0.3022 0.3267) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[24]/CK (0.302 0.3265) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[7]/CK (0.302 0.3265) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[17]/CK (0.3019 0.3264) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[6]/CK (0.302 0.3265) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[7]/CK (0.3019 0.3264) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[8]/CK (0.3017 0.3262) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[25]/CK (0.3023 0.3268) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[6]/CK (0.3022 0.3267) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[19]/CK (0.3023 0.3268) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[8]/CK (0.3017 0.3262) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[25]/CK (0.3022 0.3267) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[9]/CK (0.3018 0.3263) RiseTrig slew=(0.0396 0.0229)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[39]/CK (0.2983 0.3231) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[35]/CK (0.2981 0.3229) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[36]/CK (0.2984 0.3232) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[39]/CK (0.2979 0.3227) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[38]/CK (0.2979 0.3227) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[37]/CK (0.298 0.3228) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[34]/CK (0.2981 0.3229) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[33]/CK (0.2981 0.3229) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[31]/CK (0.298 0.3228) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[33]/CK (0.298 0.3228) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[37]/CK (0.2978 0.3226) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[36]/CK (0.2977 0.3225) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[33]/CK (0.2981 0.3229) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[32]/CK (0.2983 0.3231) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[37]/CK (0.2982 0.323) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[38]/CK (0.2981 0.3229) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[37]/CK (0.2984 0.3232) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[41]/CK (0.2983 0.3231) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[38]/CK (0.2984 0.3232) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[41]/CK (0.2984 0.3232) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[40]/CK (0.2979 0.3227) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[41]/CK (0.2984 0.3232) RiseTrig slew=(0.0394 0.0228)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[40]/CK (0.2941 0.3187) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[48]/CK (0.2941 0.3187) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[52]/CK (0.2941 0.3187) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[47]/CK (0.2941 0.3187) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[45]/CK (0.2938 0.3184) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[43]/CK (0.2931 0.3177) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[42]/CK (0.2926 0.3172) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[46]/CK (0.294 0.3186) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[40]/CK (0.2927 0.3173) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[54]/CK (0.2944 0.319) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[52]/CK (0.2943 0.3189) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[48]/CK (0.2922 0.3168) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[43]/CK (0.2921 0.3167) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[54]/CK (0.2943 0.3189) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[53]/CK (0.2941 0.3187) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[52]/CK (0.2941 0.3187) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[51]/CK (0.2942 0.3188) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[50]/CK (0.2943 0.3189) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[49]/CK (0.2941 0.3187) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[48]/CK (0.2941 0.3187) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[47]/CK (0.294 0.3186) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[44]/CK (0.2935 0.3181) RiseTrig slew=(0.0395 0.0227)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[51]/CK (0.3015 0.3267) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[52]/CK (0.3014 0.3266) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[0]/CK (0.3008 0.326) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[1]/CK (0.3011 0.3263) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[49]/CK (0.301 0.3262) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[50]/CK (0.3013 0.3265) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[51]/CK (0.3014 0.3266) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[0]/CK (0.301 0.3262) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[1]/CK (0.3012 0.3264) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[29]/CK (0.3012 0.3264) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[48]/CK (0.301 0.3262) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[49]/CK (0.3013 0.3265) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[50]/CK (0.3013 0.3265) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[51]/CK (0.3014 0.3266) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[54]/CK (0.3014 0.3266) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[49]/CK (0.3011 0.3263) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[0]/CK (0.3016 0.3268) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[48]/CK (0.3016 0.3268) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg[29]/CK (0.3016 0.3268) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg[48]/CK (0.3013 0.3265) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[50]/CK (0.3013 0.3265) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg[48]/CK (0.3015 0.3267) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg[50]/CK (0.3015 0.3267) RiseTrig slew=(0.038 0.0223)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[23]/CK (0.292 0.3171) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[7]/CK (0.2921 0.3172) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[16]/CK (0.2921 0.3172) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[15]/CK (0.2921 0.3172) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[13]/CK (0.2921 0.3172) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[21]/CK (0.292 0.3171) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[23]/CK (0.292 0.3171) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[9]/CK (0.292 0.3171) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[4]/CK (0.292 0.3171) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[20]/CK (0.2913 0.3164) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]/CK (0.2914 0.3165) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[7]/CK (0.2915 0.3166) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[6]/CK (0.2915 0.3166) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[21]/CK (0.2916 0.3167) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[20]/CK (0.2914 0.3165) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[19]/CK (0.2918 0.3169) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[18]/CK (0.2919 0.317) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[15]/CK (0.2914 0.3165) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[14]/CK (0.2916 0.3167) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[13]/CK (0.2915 0.3166) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[11]/CK (0.2914 0.3165) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[0]/CK (0.2917 0.3168) RiseTrig slew=(0.0387 0.0224)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[52]/CK (0.2876 0.313) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[45]/CK (0.2877 0.3131) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[48]/CK (0.2877 0.3131) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[46]/CK (0.2877 0.3131) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[50]/CK (0.2876 0.313) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[51]/CK (0.2875 0.3129) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[46]/CK (0.2877 0.3131) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[47]/CK (0.2874 0.3128) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[35]/CK (0.2875 0.3129) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[36]/CK (0.2875 0.3129) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[37]/CK (0.2874 0.3128) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[38]/CK (0.2869 0.3123) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[39]/CK (0.2875 0.3129) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[41]/CK (0.2874 0.3128) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[42]/CK (0.2873 0.3127) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[43]/CK (0.2874 0.3128) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[44]/CK (0.2874 0.3128) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[45]/CK (0.2877 0.3131) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[49]/CK (0.2877 0.3131) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[51]/CK (0.2877 0.3131) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[43]/CK (0.2872 0.3126) RiseTrig slew=(0.038 0.0222)

fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[49]/CK (0.2876 0.313) RiseTrig slew=(0.038 0.0222)

