{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766211906881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766211906881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 20 13:25:06 2025 " "Processing started: Sat Dec 20 13:25:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766211906881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1766211906881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT_8Points -c FFT_8Points --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT_8Points -c FFT_8Points --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1766211906881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1766211907043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1766211907043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/SHF_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/SHF_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_right " "Found entity 1: SHF_right" {  } { { "../02_rtl/FPU_MUL/SHF_right.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/SHF_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/SHF_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/SHF_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_left " "Found entity 1: SHF_left" {  } { { "../02_rtl/FPU_MUL/SHF_left.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/SHF_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/PSC_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/PSC_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PSC_unit " "Found entity 1: PSC_unit" {  } { { "../02_rtl/FPU_MUL/PSC_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/PSC_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/NOR_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/NOR_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NOR_unit " "Found entity 1: NOR_unit" {  } { { "../02_rtl/FPU_MUL/NOR_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/NOR_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MAN_rounding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MAN_rounding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAN_rounding " "Found entity 1: MAN_rounding" {  } { { "../02_rtl/FPU_MUL/MAN_rounding.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MAN_rounding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MAN_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MAN_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAN_mul " "Found entity 1: MAN_mul" {  } { { "../02_rtl/FPU_MUL/MAN_mul.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MAN_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_8bit " "Found entity 1: LOPD_8bit" {  } { { "../02_rtl/FPU_MUL/LOPD_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_4bit " "Found entity 1: LOPD_4bit" {  } { { "../02_rtl/FPU_MUL/LOPD_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_24bit " "Found entity 1: LOPD_24bit" {  } { { "../02_rtl/FPU_MUL/LOPD_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_16bit " "Found entity 1: LOPD_16bit" {  } { { "../02_rtl/FPU_MUL/LOPD_16bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_mul " "Found entity 1: fpu_mul" {  } { { "../02_rtl/FPU_MUL/fpu_mul.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/EXP_SUB_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/EXP_SUB_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_SUB_8bit " "Found entity 1: EXP_SUB_8bit" {  } { { "../02_rtl/FPU_MUL/EXP_SUB_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/EXP_SUB_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/EXP_rounding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/EXP_rounding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_rounding " "Found entity 1: EXP_rounding" {  } { { "../02_rtl/FPU_MUL/EXP_rounding.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/EXP_rounding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/EXP_adjust.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/EXP_adjust.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_adjust " "Found entity 1: EXP_adjust" {  } { { "../02_rtl/FPU_MUL/EXP_adjust.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/EXP_adjust.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/EXP_ADD_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/EXP_ADD_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_ADD_8bit " "Found entity 1: EXP_ADD_8bit" {  } { { "../02_rtl/FPU_MUL/EXP_ADD_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/EXP_ADD_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/SIGN_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/SIGN_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIGN_unit " "Found entity 1: SIGN_unit" {  } { { "../02_rtl/FPU_ADD_SUB/SIGN_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/SIGN_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912277 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/SHF_right.sv /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/SHF_right.sv " "File \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/SHF_right.sv\" is a duplicate of already analyzed file \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/SHF_right.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1766211912277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/SHF_right.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/SHF_right.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912277 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/SHF_left.sv /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/SHF_left.sv " "File \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/SHF_left.sv\" is a duplicate of already analyzed file \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/SHF_left.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1766211912277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/SHF_left.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/SHF_left.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912278 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "PSC_unit PSC_unit.sv(1) " "Verilog HDL error at PSC_unit.sv(1): module \"PSC_unit\" cannot be declared more than once" {  } { { "../02_rtl/FPU_ADD_SUB/PSC_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/PSC_unit.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Design Software" 0 -1 1766211912278 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "PSC_unit PSC_unit.sv(1) " "HDL info at PSC_unit.sv(1): see declaration for object \"PSC_unit\"" {  } { { "../02_rtl/FPU_MUL/PSC_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/PSC_unit.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1766211912278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/PSC_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/PSC_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912278 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/NOR_unit.sv /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/NOR_unit.sv " "File \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/NOR_unit.sv\" is a duplicate of already analyzed file \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/NOR_unit.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1766211912279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/NOR_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/NOR_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/MAN_swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/MAN_swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAN_swap " "Found entity 1: MAN_swap" {  } { { "../02_rtl/FPU_ADD_SUB/MAN_swap.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/MAN_swap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912279 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "MAN_rounding MAN_rounding.sv(1) " "Verilog HDL error at MAN_rounding.sv(1): module \"MAN_rounding\" cannot be declared more than once" {  } { { "../02_rtl/FPU_ADD_SUB/MAN_rounding.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/MAN_rounding.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Design Software" 0 -1 1766211912280 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "MAN_rounding MAN_rounding.sv(1) " "HDL info at MAN_rounding.sv(1): see declaration for object \"MAN_rounding\"" {  } { { "../02_rtl/FPU_MUL/MAN_rounding.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MAN_rounding.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1766211912280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/MAN_rounding.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/MAN_rounding.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/MAN_ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/MAN_ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAN_ALU " "Found entity 1: MAN_ALU" {  } { { "../02_rtl/FPU_ADD_SUB/MAN_ALU.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/MAN_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912280 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_8bit.sv /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_8bit.sv " "File \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_8bit.sv\" is a duplicate of already analyzed file \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_8bit.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1766211912280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_8bit.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_8bit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912281 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_4bit.sv /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_4bit.sv " "File \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_4bit.sv\" is a duplicate of already analyzed file \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_4bit.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1766211912281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_4bit.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_4bit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912281 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_24bit.sv /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_24bit.sv " "File \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_24bit.sv\" is a duplicate of already analyzed file \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_24bit.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1766211912281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_24bit.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_24bit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912281 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_16bit.sv /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_16bit.sv " "File \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_16bit.sv\" is a duplicate of already analyzed file \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/LOPD_16bit.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1766211912281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_16bit.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/LOPD_16bit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_add_sub " "Found entity 1: FPU_add_sub" {  } { { "../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_swap " "Found entity 1: EXP_swap" {  } { { "../02_rtl/FPU_ADD_SUB/EXP_swap.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_swap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_sub " "Found entity 1: EXP_sub" {  } { { "../02_rtl/FPU_ADD_SUB/EXP_sub.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912283 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_rounding.sv /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/EXP_rounding.sv " "File \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_rounding.sv\" is a duplicate of already analyzed file \"/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/EXP_rounding.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1766211912283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_rounding.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_rounding.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_comp " "Found entity 1: EXP_comp" {  } { { "../02_rtl/FPU_ADD_SUB/EXP_comp.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912284 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "EXP_adjust EXP_adjust.sv(1) " "Verilog HDL error at EXP_adjust.sv(1): module \"EXP_adjust\" cannot be declared more than once" {  } { { "../02_rtl/FPU_ADD_SUB/EXP_adjust.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_adjust.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Design Software" 0 -1 1766211912284 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "EXP_adjust EXP_adjust.sv(1) " "HDL info at EXP_adjust.sv(1): see declaration for object \"EXP_adjust\"" {  } { { "../02_rtl/FPU_MUL/EXP_adjust.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/EXP_adjust.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1766211912284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_adjust.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/EXP_adjust.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b COMP_CLA_24bit.sv(57) " "Verilog HDL Declaration information at COMP_CLA_24bit.sv(57): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../02_rtl/FPU_ADD_SUB/COMP_CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/COMP_CLA_24bit.sv" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766211912285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/COMP_CLA_24bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/COMP_CLA_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_CLA_24bit " "Found entity 1: COMP_CLA_24bit" {  } { { "../02_rtl/FPU_ADD_SUB/COMP_CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/COMP_CLA_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912285 ""} { "Info" "ISGN_ENTITY_NAME" "2 COMP_CLA_4bit " "Found entity 2: COMP_CLA_4bit" {  } { { "../02_rtl/FPU_ADD_SUB/COMP_CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/COMP_CLA_24bit.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/COMP_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/COMP_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_8bit " "Found entity 1: COMP_8bit" {  } { { "../02_rtl/FPU_ADD_SUB/COMP_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/COMP_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/COMP_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/COMP_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_4bit " "Found entity 1: COMP_4bit" {  } { { "../02_rtl/FPU_ADD_SUB/COMP_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/COMP_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/COMP_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/COMP_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_24bit " "Found entity 1: COMP_24bit" {  } { { "../02_rtl/FPU_ADD_SUB/COMP_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/COMP_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b CLS_4bit.sv(3) " "Verilog HDL Declaration information at CLS_4bit.sv(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../02_rtl/FPU_ADD_SUB/CLS_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/CLS_4bit.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1766211912287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/CLS_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/CLS_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLS_4bit " "Found entity 1: CLS_4bit" {  } { { "../02_rtl/FPU_ADD_SUB/CLS_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/CLS_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/CLA_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/CLA_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8bit " "Found entity 1: CLA_8bit" {  } { { "../02_rtl/FPU_ADD_SUB/CLA_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/CLA_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/CLA_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/CLA_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "../02_rtl/FPU_ADD_SUB/CLA_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/CLA_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/CLA_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/CLA_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_24bit " "Found entity 1: CLA_24bit" {  } { { "../02_rtl/FPU_ADD_SUB/CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/CLA_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_8Points_Pipelined " "Found entity 1: FFT_8Points_Pipelined" {  } { { "../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Butterfly_Unit " "Found entity 1: Butterfly_Unit" {  } { { "../02_rtl/Butterfly_Unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766211912290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1766211912290 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/noname/Documents/project_tiny/FFT_8Points/04_imple/output_files/FFT_8Points.map.smsg " "Generated suppressed messages file /home/noname/Documents/project_tiny/FFT_8Points/04_imple/output_files/FFT_8Points.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1766211912299 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "720 " "Peak virtual memory: 720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766211912302 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 20 13:25:12 2025 " "Processing ended: Sat Dec 20 13:25:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766211912302 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766211912302 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766211912302 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1766211912302 ""}
