#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5759153d54c0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_0x5759153d5650 .param/l "ADD" 1 2 18, C4<0000>;
P_0x5759153d5690 .param/l "JMP" 1 2 25, C4<0111>;
P_0x5759153d56d0 .param/l "LDA" 1 2 20, C4<0010>;
P_0x5759153d5710 .param/l "LDB" 1 2 22, C4<0100>;
P_0x5759153d5750 .param/l "LDC" 1 2 24, C4<0110>;
P_0x5759153d5790 .param/l "STA" 1 2 21, C4<0011>;
P_0x5759153d57d0 .param/l "STB" 1 2 23, C4<0101>;
P_0x5759153d5810 .param/l "SUB" 1 2 19, C4<0001>;
v0x575915431860_0 .net "ALUOp", 1 0, v0x575915402fa0_0;  1 drivers
v0x575915431940_0 .net "ALUSrc", 0 0, v0x575915431180_0;  1 drivers
v0x575915431a10_0 .net "Branch", 0 0, v0x575915431240_0;  1 drivers
v0x575915431b10_0 .net "MemRead", 0 0, v0x5759154312e0_0;  1 drivers
v0x575915431be0_0 .net "MemWrite", 0 0, v0x5759154313a0_0;  1 drivers
v0x575915431c80_0 .net "MemtoReg", 0 0, v0x5759154314b0_0;  1 drivers
v0x575915431d50_0 .net "RegWrite", 0 0, v0x575915431570_0;  1 drivers
v0x575915431e20_0 .var "instrucao", 3 0;
S_0x5759154121a0 .scope module, "controle" "Controle" 2 7, 3 1 0, S_0x5759153d54c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "instrucao";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 2 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
P_0x575915412330 .param/l "ADD" 1 3 12, C4<0000>;
P_0x575915412370 .param/l "JMP" 1 3 19, C4<0111>;
P_0x5759154123b0 .param/l "LDA" 1 3 14, C4<0010>;
P_0x5759154123f0 .param/l "LDB" 1 3 16, C4<0100>;
P_0x575915412430 .param/l "LDC" 1 3 18, C4<0110>;
P_0x575915412470 .param/l "STA" 1 3 15, C4<0011>;
P_0x5759154124b0 .param/l "STB" 1 3 17, C4<0101>;
P_0x5759154124f0 .param/l "SUB" 1 3 13, C4<0001>;
v0x575915402fa0_0 .var "ALUOp", 1 0;
v0x575915431180_0 .var "ALUSrc", 0 0;
v0x575915431240_0 .var "Branch", 0 0;
v0x5759154312e0_0 .var "MemRead", 0 0;
v0x5759154313a0_0 .var "MemWrite", 0 0;
v0x5759154314b0_0 .var "MemtoReg", 0 0;
v0x575915431570_0 .var "RegWrite", 0 0;
v0x575915431630_0 .net "instrucao", 3 0, v0x575915431e20_0;  1 drivers
E_0x575915413f10 .event anyedge, v0x575915431630_0;
    .scope S_0x5759154121a0;
T_0 ;
    %wait E_0x575915413f10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575915431240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5759154312e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5759154314b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575915402fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5759154313a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575915431180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575915431570_0, 0, 1;
    %load/vec4 v0x575915431630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575915431240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5759154312e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5759154314b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575915402fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5759154313a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575915431180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x575915431570_0, 0, 1;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575915431180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575915431570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575915402fa0_0, 0, 2;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x575915402fa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575915431570_0, 0, 1;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5759154312e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5759154314b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575915431180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575915431570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575915402fa0_0, 0, 2;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5759154312e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5759154314b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575915431180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575915431570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575915402fa0_0, 0, 2;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5759154312e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5759154314b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575915431180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575915431570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575915402fa0_0, 0, 2;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5759154313a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575915431180_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575915402fa0_0, 0, 2;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5759154313a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575915431180_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x575915402fa0_0, 0, 2;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x575915431240_0, 0, 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5759153d54c0;
T_1 ;
    %vpi_call 2 30 "$dumpfile", "teste.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5759153d54c0 {0 0 0};
    %vpi_call 2 33 "$monitor", "in: %b|ALUop: %b|Branch: %b|MemRead: %b|MemtoReg: %b|MemWrite: %b|ALUSrc: %b|RegWrite: %b", v0x575915431e20_0, v0x575915431860_0, v0x575915431a10_0, v0x575915431b10_0, v0x575915431c80_0, v0x575915431be0_0, v0x575915431940_0, v0x575915431d50_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x575915431e20_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x575915431e20_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x575915431e20_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x575915431e20_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x575915431e20_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x575915431e20_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x575915431e20_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x575915431e20_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x575915431e20_0, 0, 4;
    %delay 2, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Controle.v";
