
hw4_final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc04  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  0800bd94  0800bd94  0000cd94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf50  0800bf50  0000d0b4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bf50  0800bf50  0000cf50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf58  0800bf58  0000d0b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf58  0800bf58  0000cf58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bf5c  0800bf5c  0000cf5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20000000  0800bf60  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002d8c  200000b4  0800c014  0000d0b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002e40  0800c014  0000de40  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d0b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d9b1  00000000  00000000  0000d0e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000065fa  00000000  00000000  0003aa95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002970  00000000  00000000  00041090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002019  00000000  00000000  00043a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00031a2d  00000000  00000000  00045a19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00033b4a  00000000  00000000  00077446  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001154fa  00000000  00000000  000aaf90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c048a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b978  00000000  00000000  001c04d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001cbe48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b4 	.word	0x200000b4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bd7c 	.word	0x0800bd7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b8 	.word	0x200000b8
 80001cc:	0800bd7c 	.word	0x0800bd7c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_d2f>:
 80005f8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80005fc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000600:	bf24      	itt	cs
 8000602:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000606:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800060a:	d90d      	bls.n	8000628 <__aeabi_d2f+0x30>
 800060c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000610:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000614:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000618:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800061c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000620:	bf08      	it	eq
 8000622:	f020 0001 	biceq.w	r0, r0, #1
 8000626:	4770      	bx	lr
 8000628:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 800062c:	d121      	bne.n	8000672 <__aeabi_d2f+0x7a>
 800062e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000632:	bfbc      	itt	lt
 8000634:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000638:	4770      	bxlt	lr
 800063a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000642:	f1c2 0218 	rsb	r2, r2, #24
 8000646:	f1c2 0c20 	rsb	ip, r2, #32
 800064a:	fa10 f30c 	lsls.w	r3, r0, ip
 800064e:	fa20 f002 	lsr.w	r0, r0, r2
 8000652:	bf18      	it	ne
 8000654:	f040 0001 	orrne.w	r0, r0, #1
 8000658:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800065c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000660:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000664:	ea40 000c 	orr.w	r0, r0, ip
 8000668:	fa23 f302 	lsr.w	r3, r3, r2
 800066c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000670:	e7cc      	b.n	800060c <__aeabi_d2f+0x14>
 8000672:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000676:	d107      	bne.n	8000688 <__aeabi_d2f+0x90>
 8000678:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800067c:	bf1e      	ittt	ne
 800067e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000682:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000686:	4770      	bxne	lr
 8000688:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 800068c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000690:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop

08000698 <__aeabi_uldivmod>:
 8000698:	b953      	cbnz	r3, 80006b0 <__aeabi_uldivmod+0x18>
 800069a:	b94a      	cbnz	r2, 80006b0 <__aeabi_uldivmod+0x18>
 800069c:	2900      	cmp	r1, #0
 800069e:	bf08      	it	eq
 80006a0:	2800      	cmpeq	r0, #0
 80006a2:	bf1c      	itt	ne
 80006a4:	f04f 31ff 	movne.w	r1, #4294967295
 80006a8:	f04f 30ff 	movne.w	r0, #4294967295
 80006ac:	f000 b988 	b.w	80009c0 <__aeabi_idiv0>
 80006b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006b8:	f000 f806 	bl	80006c8 <__udivmoddi4>
 80006bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006c4:	b004      	add	sp, #16
 80006c6:	4770      	bx	lr

080006c8 <__udivmoddi4>:
 80006c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006cc:	9d08      	ldr	r5, [sp, #32]
 80006ce:	468e      	mov	lr, r1
 80006d0:	4604      	mov	r4, r0
 80006d2:	4688      	mov	r8, r1
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d14a      	bne.n	800076e <__udivmoddi4+0xa6>
 80006d8:	428a      	cmp	r2, r1
 80006da:	4617      	mov	r7, r2
 80006dc:	d962      	bls.n	80007a4 <__udivmoddi4+0xdc>
 80006de:	fab2 f682 	clz	r6, r2
 80006e2:	b14e      	cbz	r6, 80006f8 <__udivmoddi4+0x30>
 80006e4:	f1c6 0320 	rsb	r3, r6, #32
 80006e8:	fa01 f806 	lsl.w	r8, r1, r6
 80006ec:	fa20 f303 	lsr.w	r3, r0, r3
 80006f0:	40b7      	lsls	r7, r6
 80006f2:	ea43 0808 	orr.w	r8, r3, r8
 80006f6:	40b4      	lsls	r4, r6
 80006f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006fc:	fa1f fc87 	uxth.w	ip, r7
 8000700:	fbb8 f1fe 	udiv	r1, r8, lr
 8000704:	0c23      	lsrs	r3, r4, #16
 8000706:	fb0e 8811 	mls	r8, lr, r1, r8
 800070a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800070e:	fb01 f20c 	mul.w	r2, r1, ip
 8000712:	429a      	cmp	r2, r3
 8000714:	d909      	bls.n	800072a <__udivmoddi4+0x62>
 8000716:	18fb      	adds	r3, r7, r3
 8000718:	f101 30ff 	add.w	r0, r1, #4294967295
 800071c:	f080 80ea 	bcs.w	80008f4 <__udivmoddi4+0x22c>
 8000720:	429a      	cmp	r2, r3
 8000722:	f240 80e7 	bls.w	80008f4 <__udivmoddi4+0x22c>
 8000726:	3902      	subs	r1, #2
 8000728:	443b      	add	r3, r7
 800072a:	1a9a      	subs	r2, r3, r2
 800072c:	b2a3      	uxth	r3, r4
 800072e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000732:	fb0e 2210 	mls	r2, lr, r0, r2
 8000736:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800073a:	fb00 fc0c 	mul.w	ip, r0, ip
 800073e:	459c      	cmp	ip, r3
 8000740:	d909      	bls.n	8000756 <__udivmoddi4+0x8e>
 8000742:	18fb      	adds	r3, r7, r3
 8000744:	f100 32ff 	add.w	r2, r0, #4294967295
 8000748:	f080 80d6 	bcs.w	80008f8 <__udivmoddi4+0x230>
 800074c:	459c      	cmp	ip, r3
 800074e:	f240 80d3 	bls.w	80008f8 <__udivmoddi4+0x230>
 8000752:	443b      	add	r3, r7
 8000754:	3802      	subs	r0, #2
 8000756:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800075a:	eba3 030c 	sub.w	r3, r3, ip
 800075e:	2100      	movs	r1, #0
 8000760:	b11d      	cbz	r5, 800076a <__udivmoddi4+0xa2>
 8000762:	40f3      	lsrs	r3, r6
 8000764:	2200      	movs	r2, #0
 8000766:	e9c5 3200 	strd	r3, r2, [r5]
 800076a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800076e:	428b      	cmp	r3, r1
 8000770:	d905      	bls.n	800077e <__udivmoddi4+0xb6>
 8000772:	b10d      	cbz	r5, 8000778 <__udivmoddi4+0xb0>
 8000774:	e9c5 0100 	strd	r0, r1, [r5]
 8000778:	2100      	movs	r1, #0
 800077a:	4608      	mov	r0, r1
 800077c:	e7f5      	b.n	800076a <__udivmoddi4+0xa2>
 800077e:	fab3 f183 	clz	r1, r3
 8000782:	2900      	cmp	r1, #0
 8000784:	d146      	bne.n	8000814 <__udivmoddi4+0x14c>
 8000786:	4573      	cmp	r3, lr
 8000788:	d302      	bcc.n	8000790 <__udivmoddi4+0xc8>
 800078a:	4282      	cmp	r2, r0
 800078c:	f200 8105 	bhi.w	800099a <__udivmoddi4+0x2d2>
 8000790:	1a84      	subs	r4, r0, r2
 8000792:	eb6e 0203 	sbc.w	r2, lr, r3
 8000796:	2001      	movs	r0, #1
 8000798:	4690      	mov	r8, r2
 800079a:	2d00      	cmp	r5, #0
 800079c:	d0e5      	beq.n	800076a <__udivmoddi4+0xa2>
 800079e:	e9c5 4800 	strd	r4, r8, [r5]
 80007a2:	e7e2      	b.n	800076a <__udivmoddi4+0xa2>
 80007a4:	2a00      	cmp	r2, #0
 80007a6:	f000 8090 	beq.w	80008ca <__udivmoddi4+0x202>
 80007aa:	fab2 f682 	clz	r6, r2
 80007ae:	2e00      	cmp	r6, #0
 80007b0:	f040 80a4 	bne.w	80008fc <__udivmoddi4+0x234>
 80007b4:	1a8a      	subs	r2, r1, r2
 80007b6:	0c03      	lsrs	r3, r0, #16
 80007b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007bc:	b280      	uxth	r0, r0
 80007be:	b2bc      	uxth	r4, r7
 80007c0:	2101      	movs	r1, #1
 80007c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80007c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80007ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007ce:	fb04 f20c 	mul.w	r2, r4, ip
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d907      	bls.n	80007e6 <__udivmoddi4+0x11e>
 80007d6:	18fb      	adds	r3, r7, r3
 80007d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80007dc:	d202      	bcs.n	80007e4 <__udivmoddi4+0x11c>
 80007de:	429a      	cmp	r2, r3
 80007e0:	f200 80e0 	bhi.w	80009a4 <__udivmoddi4+0x2dc>
 80007e4:	46c4      	mov	ip, r8
 80007e6:	1a9b      	subs	r3, r3, r2
 80007e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80007ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80007f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007f4:	fb02 f404 	mul.w	r4, r2, r4
 80007f8:	429c      	cmp	r4, r3
 80007fa:	d907      	bls.n	800080c <__udivmoddi4+0x144>
 80007fc:	18fb      	adds	r3, r7, r3
 80007fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000802:	d202      	bcs.n	800080a <__udivmoddi4+0x142>
 8000804:	429c      	cmp	r4, r3
 8000806:	f200 80ca 	bhi.w	800099e <__udivmoddi4+0x2d6>
 800080a:	4602      	mov	r2, r0
 800080c:	1b1b      	subs	r3, r3, r4
 800080e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000812:	e7a5      	b.n	8000760 <__udivmoddi4+0x98>
 8000814:	f1c1 0620 	rsb	r6, r1, #32
 8000818:	408b      	lsls	r3, r1
 800081a:	fa22 f706 	lsr.w	r7, r2, r6
 800081e:	431f      	orrs	r7, r3
 8000820:	fa0e f401 	lsl.w	r4, lr, r1
 8000824:	fa20 f306 	lsr.w	r3, r0, r6
 8000828:	fa2e fe06 	lsr.w	lr, lr, r6
 800082c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000830:	4323      	orrs	r3, r4
 8000832:	fa00 f801 	lsl.w	r8, r0, r1
 8000836:	fa1f fc87 	uxth.w	ip, r7
 800083a:	fbbe f0f9 	udiv	r0, lr, r9
 800083e:	0c1c      	lsrs	r4, r3, #16
 8000840:	fb09 ee10 	mls	lr, r9, r0, lr
 8000844:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000848:	fb00 fe0c 	mul.w	lr, r0, ip
 800084c:	45a6      	cmp	lr, r4
 800084e:	fa02 f201 	lsl.w	r2, r2, r1
 8000852:	d909      	bls.n	8000868 <__udivmoddi4+0x1a0>
 8000854:	193c      	adds	r4, r7, r4
 8000856:	f100 3aff 	add.w	sl, r0, #4294967295
 800085a:	f080 809c 	bcs.w	8000996 <__udivmoddi4+0x2ce>
 800085e:	45a6      	cmp	lr, r4
 8000860:	f240 8099 	bls.w	8000996 <__udivmoddi4+0x2ce>
 8000864:	3802      	subs	r0, #2
 8000866:	443c      	add	r4, r7
 8000868:	eba4 040e 	sub.w	r4, r4, lr
 800086c:	fa1f fe83 	uxth.w	lr, r3
 8000870:	fbb4 f3f9 	udiv	r3, r4, r9
 8000874:	fb09 4413 	mls	r4, r9, r3, r4
 8000878:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800087c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000880:	45a4      	cmp	ip, r4
 8000882:	d908      	bls.n	8000896 <__udivmoddi4+0x1ce>
 8000884:	193c      	adds	r4, r7, r4
 8000886:	f103 3eff 	add.w	lr, r3, #4294967295
 800088a:	f080 8082 	bcs.w	8000992 <__udivmoddi4+0x2ca>
 800088e:	45a4      	cmp	ip, r4
 8000890:	d97f      	bls.n	8000992 <__udivmoddi4+0x2ca>
 8000892:	3b02      	subs	r3, #2
 8000894:	443c      	add	r4, r7
 8000896:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800089a:	eba4 040c 	sub.w	r4, r4, ip
 800089e:	fba0 ec02 	umull	lr, ip, r0, r2
 80008a2:	4564      	cmp	r4, ip
 80008a4:	4673      	mov	r3, lr
 80008a6:	46e1      	mov	r9, ip
 80008a8:	d362      	bcc.n	8000970 <__udivmoddi4+0x2a8>
 80008aa:	d05f      	beq.n	800096c <__udivmoddi4+0x2a4>
 80008ac:	b15d      	cbz	r5, 80008c6 <__udivmoddi4+0x1fe>
 80008ae:	ebb8 0203 	subs.w	r2, r8, r3
 80008b2:	eb64 0409 	sbc.w	r4, r4, r9
 80008b6:	fa04 f606 	lsl.w	r6, r4, r6
 80008ba:	fa22 f301 	lsr.w	r3, r2, r1
 80008be:	431e      	orrs	r6, r3
 80008c0:	40cc      	lsrs	r4, r1
 80008c2:	e9c5 6400 	strd	r6, r4, [r5]
 80008c6:	2100      	movs	r1, #0
 80008c8:	e74f      	b.n	800076a <__udivmoddi4+0xa2>
 80008ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80008ce:	0c01      	lsrs	r1, r0, #16
 80008d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80008d4:	b280      	uxth	r0, r0
 80008d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80008da:	463b      	mov	r3, r7
 80008dc:	4638      	mov	r0, r7
 80008de:	463c      	mov	r4, r7
 80008e0:	46b8      	mov	r8, r7
 80008e2:	46be      	mov	lr, r7
 80008e4:	2620      	movs	r6, #32
 80008e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80008ea:	eba2 0208 	sub.w	r2, r2, r8
 80008ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008f2:	e766      	b.n	80007c2 <__udivmoddi4+0xfa>
 80008f4:	4601      	mov	r1, r0
 80008f6:	e718      	b.n	800072a <__udivmoddi4+0x62>
 80008f8:	4610      	mov	r0, r2
 80008fa:	e72c      	b.n	8000756 <__udivmoddi4+0x8e>
 80008fc:	f1c6 0220 	rsb	r2, r6, #32
 8000900:	fa2e f302 	lsr.w	r3, lr, r2
 8000904:	40b7      	lsls	r7, r6
 8000906:	40b1      	lsls	r1, r6
 8000908:	fa20 f202 	lsr.w	r2, r0, r2
 800090c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000910:	430a      	orrs	r2, r1
 8000912:	fbb3 f8fe 	udiv	r8, r3, lr
 8000916:	b2bc      	uxth	r4, r7
 8000918:	fb0e 3318 	mls	r3, lr, r8, r3
 800091c:	0c11      	lsrs	r1, r2, #16
 800091e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000922:	fb08 f904 	mul.w	r9, r8, r4
 8000926:	40b0      	lsls	r0, r6
 8000928:	4589      	cmp	r9, r1
 800092a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800092e:	b280      	uxth	r0, r0
 8000930:	d93e      	bls.n	80009b0 <__udivmoddi4+0x2e8>
 8000932:	1879      	adds	r1, r7, r1
 8000934:	f108 3cff 	add.w	ip, r8, #4294967295
 8000938:	d201      	bcs.n	800093e <__udivmoddi4+0x276>
 800093a:	4589      	cmp	r9, r1
 800093c:	d81f      	bhi.n	800097e <__udivmoddi4+0x2b6>
 800093e:	eba1 0109 	sub.w	r1, r1, r9
 8000942:	fbb1 f9fe 	udiv	r9, r1, lr
 8000946:	fb09 f804 	mul.w	r8, r9, r4
 800094a:	fb0e 1119 	mls	r1, lr, r9, r1
 800094e:	b292      	uxth	r2, r2
 8000950:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000954:	4542      	cmp	r2, r8
 8000956:	d229      	bcs.n	80009ac <__udivmoddi4+0x2e4>
 8000958:	18ba      	adds	r2, r7, r2
 800095a:	f109 31ff 	add.w	r1, r9, #4294967295
 800095e:	d2c4      	bcs.n	80008ea <__udivmoddi4+0x222>
 8000960:	4542      	cmp	r2, r8
 8000962:	d2c2      	bcs.n	80008ea <__udivmoddi4+0x222>
 8000964:	f1a9 0102 	sub.w	r1, r9, #2
 8000968:	443a      	add	r2, r7
 800096a:	e7be      	b.n	80008ea <__udivmoddi4+0x222>
 800096c:	45f0      	cmp	r8, lr
 800096e:	d29d      	bcs.n	80008ac <__udivmoddi4+0x1e4>
 8000970:	ebbe 0302 	subs.w	r3, lr, r2
 8000974:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000978:	3801      	subs	r0, #1
 800097a:	46e1      	mov	r9, ip
 800097c:	e796      	b.n	80008ac <__udivmoddi4+0x1e4>
 800097e:	eba7 0909 	sub.w	r9, r7, r9
 8000982:	4449      	add	r1, r9
 8000984:	f1a8 0c02 	sub.w	ip, r8, #2
 8000988:	fbb1 f9fe 	udiv	r9, r1, lr
 800098c:	fb09 f804 	mul.w	r8, r9, r4
 8000990:	e7db      	b.n	800094a <__udivmoddi4+0x282>
 8000992:	4673      	mov	r3, lr
 8000994:	e77f      	b.n	8000896 <__udivmoddi4+0x1ce>
 8000996:	4650      	mov	r0, sl
 8000998:	e766      	b.n	8000868 <__udivmoddi4+0x1a0>
 800099a:	4608      	mov	r0, r1
 800099c:	e6fd      	b.n	800079a <__udivmoddi4+0xd2>
 800099e:	443b      	add	r3, r7
 80009a0:	3a02      	subs	r2, #2
 80009a2:	e733      	b.n	800080c <__udivmoddi4+0x144>
 80009a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009a8:	443b      	add	r3, r7
 80009aa:	e71c      	b.n	80007e6 <__udivmoddi4+0x11e>
 80009ac:	4649      	mov	r1, r9
 80009ae:	e79c      	b.n	80008ea <__udivmoddi4+0x222>
 80009b0:	eba1 0109 	sub.w	r1, r1, r9
 80009b4:	46c4      	mov	ip, r8
 80009b6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009ba:	fb09 f804 	mul.w	r8, r9, r4
 80009be:	e7c4      	b.n	800094a <__udivmoddi4+0x282>

080009c0 <__aeabi_idiv0>:
 80009c0:	4770      	bx	lr
 80009c2:	bf00      	nop

080009c4 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 80009c4:	b5b0      	push	{r4, r5, r7, lr}
 80009c6:	b08a      	sub	sp, #40	@ 0x28
 80009c8:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

  /* USER CODE END BlueNRG_MS_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  const char *name = "BlueNRG";
 80009ca:	4b4e      	ldr	r3, [pc, #312]	@ (8000b04 <MX_BlueNRG_MS_Init+0x140>)
 80009cc:	617b      	str	r3, [r7, #20]
  uint8_t  bdaddr_len_out;
  uint8_t  hwVersion;
  uint16_t fwVersion;
  int ret;

  User_Init();
 80009ce:	f000 f8ad 	bl	8000b2c <User_Init>

  /* Get the User Button initial state */
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 80009d2:	2000      	movs	r0, #0
 80009d4:	f002 f938 	bl	8002c48 <BSP_PB_GetState>
 80009d8:	4603      	mov	r3, r0
 80009da:	b2da      	uxtb	r2, r3
 80009dc:	4b4a      	ldr	r3, [pc, #296]	@ (8000b08 <MX_BlueNRG_MS_Init+0x144>)
 80009de:	701a      	strb	r2, [r3, #0]

  hci_init(user_notify, NULL);
 80009e0:	2100      	movs	r1, #0
 80009e2:	484a      	ldr	r0, [pc, #296]	@ (8000b0c <MX_BlueNRG_MS_Init+0x148>)
 80009e4:	f008 fc34 	bl	8009250 <hci_init>

  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 80009e8:	1dba      	adds	r2, r7, #6
 80009ea:	f107 0308 	add.w	r3, r7, #8
 80009ee:	4611      	mov	r1, r2
 80009f0:	4618      	mov	r0, r3
 80009f2:	f008 faa2 	bl	8008f3a <getBlueNRGVersion>
   * Reset BlueNRG again otherwise we won't
   * be able to change its MAC address.
   * aci_hal_write_config_data() must be the first
   * command after reset otherwise it will fail.
   */
  hci_reset();
 80009f6:	f008 fae2 	bl	8008fbe <hci_reset>
  HAL_Delay(100);
 80009fa:	2064      	movs	r0, #100	@ 0x64
 80009fc:	f002 fd6a 	bl	80034d4 <HAL_Delay>

  PRINTF("HWver %d\nFWver %d\n", hwVersion, fwVersion);
  if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 8000a00:	7a3b      	ldrb	r3, [r7, #8]
 8000a02:	2b30      	cmp	r3, #48	@ 0x30
 8000a04:	d902      	bls.n	8000a0c <MX_BlueNRG_MS_Init+0x48>
    bnrg_expansion_board = IDB05A1;
 8000a06:	4b42      	ldr	r3, [pc, #264]	@ (8000b10 <MX_BlueNRG_MS_Init+0x14c>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	701a      	strb	r2, [r3, #0]
  }

  ret = aci_hal_read_config_data(CONFIG_DATA_RANDOM_ADDRESS, BDADDR_SIZE, &bdaddr_len_out, bdaddr);
 8000a0c:	f107 0209 	add.w	r2, r7, #9
 8000a10:	4b40      	ldr	r3, [pc, #256]	@ (8000b14 <MX_BlueNRG_MS_Init+0x150>)
 8000a12:	2106      	movs	r1, #6
 8000a14:	2080      	movs	r0, #128	@ 0x80
 8000a16:	f008 fa0a 	bl	8008e2e <aci_hal_read_config_data>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	613b      	str	r3, [r7, #16]

  if (ret) {
    PRINTF("Read Static Random address failed.\n");
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8000a1e:	4b3d      	ldr	r3, [pc, #244]	@ (8000b14 <MX_BlueNRG_MS_Init+0x150>)
 8000a20:	795b      	ldrb	r3, [r3, #5]
 8000a22:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000a26:	2bc0      	cmp	r3, #192	@ 0xc0
 8000a28:	d001      	beq.n	8000a2e <MX_BlueNRG_MS_Init+0x6a>
    PRINTF("Static Random address not well formed.\n");
    while(1);
 8000a2a:	bf00      	nop
 8000a2c:	e7fd      	b.n	8000a2a <MX_BlueNRG_MS_Init+0x66>
  }

  /* GATT Init */
  ret = aci_gatt_init();
 8000a2e:	f007 ffca 	bl	80089c6 <aci_gatt_init>
 8000a32:	4603      	mov	r3, r0
 8000a34:	613b      	str	r3, [r7, #16]
  if(ret){
    PRINTF("GATT_Init failed.\n");
  }

  /* GAP Init */
  if (bnrg_expansion_board == IDB05A1) {
 8000a36:	4b36      	ldr	r3, [pc, #216]	@ (8000b10 <MX_BlueNRG_MS_Init+0x14c>)
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d110      	bne.n	8000a60 <MX_BlueNRG_MS_Init+0x9c>
    ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000a3e:	f107 020e 	add.w	r2, r7, #14
 8000a42:	f107 030a 	add.w	r3, r7, #10
 8000a46:	9301      	str	r3, [sp, #4]
 8000a48:	f107 030c 	add.w	r3, r7, #12
 8000a4c:	9300      	str	r3, [sp, #0]
 8000a4e:	4613      	mov	r3, r2
 8000a50:	2207      	movs	r2, #7
 8000a52:	2100      	movs	r1, #0
 8000a54:	2001      	movs	r0, #1
 8000a56:	f007 fd8a 	bl	800856e <aci_gap_init_IDB05A1>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	613b      	str	r3, [r7, #16]
 8000a5e:	e00a      	b.n	8000a76 <MX_BlueNRG_MS_Init+0xb2>
  }
  else {
    ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000a60:	f107 030a 	add.w	r3, r7, #10
 8000a64:	f107 020c 	add.w	r2, r7, #12
 8000a68:	f107 010e 	add.w	r1, r7, #14
 8000a6c:	2001      	movs	r0, #1
 8000a6e:	f007 fdce 	bl	800860e <aci_gap_init_IDB04A1>
 8000a72:	4603      	mov	r3, r0
 8000a74:	613b      	str	r3, [r7, #16]
  if (ret != BLE_STATUS_SUCCESS) {
    PRINTF("GAP_Init failed.\n");
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8000a76:	89fc      	ldrh	r4, [r7, #14]
 8000a78:	89bd      	ldrh	r5, [r7, #12]
                                   strlen(name), (uint8_t *)name);
 8000a7a:	6978      	ldr	r0, [r7, #20]
 8000a7c:	f7ff fba8 	bl	80001d0 <strlen>
 8000a80:	4603      	mov	r3, r0
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8000a82:	b2da      	uxtb	r2, r3
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	9300      	str	r3, [sp, #0]
 8000a88:	4613      	mov	r3, r2
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	4629      	mov	r1, r5
 8000a8e:	4620      	mov	r0, r4
 8000a90:	f008 f910 	bl	8008cb4 <aci_gatt_update_char_value>
 8000a94:	4603      	mov	r3, r0
 8000a96:	613b      	str	r3, [r7, #16]
  if (ret) {
 8000a98:	693b      	ldr	r3, [r7, #16]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_BlueNRG_MS_Init+0xde>
    PRINTF("aci_gatt_update_char_value failed.\n");
    while(1);
 8000a9e:	bf00      	nop
 8000aa0:	e7fd      	b.n	8000a9e <MX_BlueNRG_MS_Init+0xda>
  }

  ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	9303      	str	r3, [sp, #12]
 8000aa6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b18 <MX_BlueNRG_MS_Init+0x154>)
 8000aa8:	9302      	str	r3, [sp, #8]
 8000aaa:	2300      	movs	r3, #0
 8000aac:	9301      	str	r3, [sp, #4]
 8000aae:	2310      	movs	r3, #16
 8000ab0:	9300      	str	r3, [sp, #0]
 8000ab2:	2307      	movs	r3, #7
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	2001      	movs	r0, #1
 8000aba:	f007 fedc 	bl	8008876 <aci_gap_set_auth_requirement>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	613b      	str	r3, [r7, #16]
                                     7,
                                     16,
                                     USE_FIXED_PIN_FOR_PAIRING,
                                     123456,
                                     BONDING);
  if (ret) {
 8000ac2:	693b      	ldr	r3, [r7, #16]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_BlueNRG_MS_Init+0x108>
    PRINTF("aci_gap_set_authentication_requirement failed.\n");
    while(1);
 8000ac8:	bf00      	nop
 8000aca:	e7fd      	b.n	8000ac8 <MX_BlueNRG_MS_Init+0x104>
  }

  PRINTF("BLE Stack Initialized\n");

  ret = Add_HWServW2ST_Service();
 8000acc:	f000 fa30 	bl	8000f30 <Add_HWServW2ST_Service>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_BlueNRG_MS_Init+0x11a>
    PRINTF("BlueMS HW service added successfully.\n");
  } else {
    PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
    while(1);
 8000ada:	bf00      	nop
 8000adc:	e7fd      	b.n	8000ada <MX_BlueNRG_MS_Init+0x116>
  }

  ret = Add_SWServW2ST_Service();
 8000ade:	f000 faf9 	bl	80010d4 <Add_SWServW2ST_Service>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 8000ae6:	693b      	ldr	r3, [r7, #16]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <MX_BlueNRG_MS_Init+0x12c>
     PRINTF("BlueMS SW service added successfully.\n");
  } else {
     PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
     while(1);
 8000aec:	bf00      	nop
 8000aee:	e7fd      	b.n	8000aec <MX_BlueNRG_MS_Init+0x128>
  }

  /* Set output power level */
  ret = aci_hal_set_tx_power_level(1,4);
 8000af0:	2104      	movs	r1, #4
 8000af2:	2001      	movs	r0, #1
 8000af4:	f008 f9f0 	bl	8008ed8 <aci_hal_set_tx_power_level>
 8000af8:	4603      	mov	r3, r0
 8000afa:	613b      	str	r3, [r7, #16]

  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 8000afc:	bf00      	nop
 8000afe:	3718      	adds	r7, #24
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bdb0      	pop	{r4, r5, r7, pc}
 8000b04:	0800bd94 	.word	0x0800bd94
 8000b08:	20000000 	.word	0x20000000
 8000b0c:	08001699 	.word	0x08001699
 8000b10:	200000d0 	.word	0x200000d0
 8000b14:	200000d4 	.word	0x200000d4
 8000b18:	0001e240 	.word	0x0001e240

08000b1c <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BlueNRG_MS_Process_PreTreatment */

  /* USER CODE END BlueNRG_MS_Process_PreTreatment */

  User_Process();
 8000b20:	f000 f810 	bl	8000b44 <User_Process>
  hci_user_evt_proc();
 8000b24:	f008 fd0e 	bl	8009544 <hci_user_evt_proc>

  /* USER CODE BEGIN BlueNRG_MS_Process_PostTreatment */

  /* USER CODE END BlueNRG_MS_Process_PostTreatment */
}
 8000b28:	bf00      	nop
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8000b30:	2101      	movs	r1, #1
 8000b32:	2000      	movs	r0, #0
 8000b34:	f002 f834 	bl	8002ba0 <BSP_PB_Init>
  BSP_LED_Init(LED2);
 8000b38:	2000      	movs	r0, #0
 8000b3a:	f001 ffc9 	bl	8002ad0 <BSP_LED_Init>

//  BSP_COM_Init(COM1);
}
 8000b3e:	bf00      	nop
 8000b40:	bd80      	pop	{r7, pc}
	...

08000b44 <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b084      	sub	sp, #16
 8000b48:	af00      	add	r7, sp, #0
  float data_t;
  float data_p;
  static uint32_t counter = 0;

  if (set_connectable)
 8000b4a:	4b34      	ldr	r3, [pc, #208]	@ (8000c1c <User_Process+0xd8>)
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d004      	beq.n	8000b5e <User_Process+0x1a>
  {
    Set_DeviceConnectable();
 8000b54:	f000 fd2c 	bl	80015b0 <Set_DeviceConnectable>
    set_connectable = FALSE;
 8000b58:	4b30      	ldr	r3, [pc, #192]	@ (8000c1c <User_Process+0xd8>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	701a      	strb	r2, [r3, #0]
    while (BSP_PB_GetState(BUTTON_KEY) == !user_button_init_state);

    /* Debouncing */
    HAL_Delay(50);
#endif
    BSP_LED_Toggle(LED2);
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f001 ffc8 	bl	8002af4 <BSP_LED_Toggle>

    if (connected)
 8000b64:	4b2e      	ldr	r3, [pc, #184]	@ (8000c20 <User_Process+0xdc>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d052      	beq.n	8000c12 <User_Process+0xce>
    {
      /* Set a random seed */
      srand(HAL_GetTick());
 8000b6c:	f002 fca6 	bl	80034bc <HAL_GetTick>
 8000b70:	4603      	mov	r3, r0
 8000b72:	4618      	mov	r0, r3
 8000b74:	f00a f8d6 	bl	800ad24 <srand>

      /* Update emulated Environmental data */
      Set_Random_Environmental_Values(&data_t, &data_p);
 8000b78:	f107 0208 	add.w	r2, r7, #8
 8000b7c:	f107 030c 	add.w	r3, r7, #12
 8000b80:	4611      	mov	r1, r2
 8000b82:	4618      	mov	r0, r3
 8000b84:	f000 f85a 	bl	8000c3c <Set_Random_Environmental_Values>
      BlueMS_Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 8000b88:	edd7 7a02 	vldr	s15, [r7, #8]
 8000b8c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8000c24 <User_Process+0xe0>
 8000b90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b94:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8000b98:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b9c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000ba0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ba4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ba8:	ee17 3a90 	vmov	r3, s15
 8000bac:	b21b      	sxth	r3, r3
 8000bae:	4619      	mov	r1, r3
 8000bb0:	ee16 0a90 	vmov	r0, s13
 8000bb4:	f000 fcb6 	bl	8001524 <BlueMS_Environmental_Update>

      /* Update emulated Acceleration, Gyroscope and Sensor Fusion data */
//      Set_Random_Motion_Values(counter);
      int16_t acc_data[3];
      BSP_ACCELERO_AccGetXYZ(acc_data);
 8000bb8:	463b      	mov	r3, r7
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f002 fc3a 	bl	8003434 <BSP_ACCELERO_AccGetXYZ>

      x_axes.AXIS_X = acc_data[0];
 8000bc0:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	4b18      	ldr	r3, [pc, #96]	@ (8000c28 <User_Process+0xe4>)
 8000bc8:	601a      	str	r2, [r3, #0]
      x_axes.AXIS_Y = acc_data[1];
 8000bca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000bce:	461a      	mov	r2, r3
 8000bd0:	4b15      	ldr	r3, [pc, #84]	@ (8000c28 <User_Process+0xe4>)
 8000bd2:	605a      	str	r2, [r3, #4]
      x_axes.AXIS_Z = acc_data[2];
 8000bd4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000bd8:	461a      	mov	r2, r3
 8000bda:	4b13      	ldr	r3, [pc, #76]	@ (8000c28 <User_Process+0xe4>)
 8000bdc:	609a      	str	r2, [r3, #8]

      Acc_Update(&x_axes, &g_axes, &m_axes);
 8000bde:	4a13      	ldr	r2, [pc, #76]	@ (8000c2c <User_Process+0xe8>)
 8000be0:	4913      	ldr	r1, [pc, #76]	@ (8000c30 <User_Process+0xec>)
 8000be2:	4811      	ldr	r0, [pc, #68]	@ (8000c28 <User_Process+0xe4>)
 8000be4:	f000 fb06 	bl	80011f4 <Acc_Update>

      Quat_Update(&q_axes);
 8000be8:	4812      	ldr	r0, [pc, #72]	@ (8000c34 <User_Process+0xf0>)
 8000bea:	f000 fb8d 	bl	8001308 <Quat_Update>

      counter ++;
 8000bee:	4b12      	ldr	r3, [pc, #72]	@ (8000c38 <User_Process+0xf4>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	4a10      	ldr	r2, [pc, #64]	@ (8000c38 <User_Process+0xf4>)
 8000bf6:	6013      	str	r3, [r2, #0]
      if (counter == 40) {
 8000bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c38 <User_Process+0xf4>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2b28      	cmp	r3, #40	@ 0x28
 8000bfe:	d104      	bne.n	8000c0a <User_Process+0xc6>
        counter = 0;
 8000c00:	4b0d      	ldr	r3, [pc, #52]	@ (8000c38 <User_Process+0xf4>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
        Reset_Motion_Values();
 8000c06:	f000 f899 	bl	8000d3c <Reset_Motion_Values>
      }
#if !USE_BUTTON
      HAL_Delay(1000); /* wait 1 sec before sending new data */
 8000c0a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c0e:	f002 fc61 	bl	80034d4 <HAL_Delay>
#if USE_BUTTON
    /* Reset the User Button flag */
    user_button_pressed = 0;
  }
#endif
}
 8000c12:	bf00      	nop
 8000c14:	3710      	adds	r7, #16
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	20000001 	.word	0x20000001
 8000c20:	20000110 	.word	0x20000110
 8000c24:	42c80000 	.word	0x42c80000
 8000c28:	20000114 	.word	0x20000114
 8000c2c:	2000012c 	.word	0x2000012c
 8000c30:	20000120 	.word	0x20000120
 8000c34:	20000138 	.word	0x20000138
 8000c38:	200000dc 	.word	0x200000dc

08000c3c <Set_Random_Environmental_Values>:
 * @param  float pointer to temperature data
 * @param  float pointer to pressure data
 * @retval None
 */
static void Set_Random_Environmental_Values(float *data_t, float *data_p)
{
 8000c3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000c40:	b084      	sub	sp, #16
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	60f8      	str	r0, [r7, #12]
 8000c46:	60b9      	str	r1, [r7, #8]
  *data_t = 27.0 + ((uint64_t)rand()*5)/RAND_MAX;     /* T sensor emulation */
 8000c48:	f00a f89a 	bl	800ad80 <rand>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	17da      	asrs	r2, r3, #31
 8000c50:	469a      	mov	sl, r3
 8000c52:	4693      	mov	fp, r2
 8000c54:	4652      	mov	r2, sl
 8000c56:	465b      	mov	r3, fp
 8000c58:	f04f 0000 	mov.w	r0, #0
 8000c5c:	f04f 0100 	mov.w	r1, #0
 8000c60:	0099      	lsls	r1, r3, #2
 8000c62:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000c66:	0090      	lsls	r0, r2, #2
 8000c68:	4602      	mov	r2, r0
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	eb12 010a 	adds.w	r1, r2, sl
 8000c70:	6039      	str	r1, [r7, #0]
 8000c72:	eb43 030b 	adc.w	r3, r3, fp
 8000c76:	607b      	str	r3, [r7, #4]
 8000c78:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8000c7c:	f04f 0300 	mov.w	r3, #0
 8000c80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000c84:	f7ff fd08 	bl	8000698 <__aeabi_uldivmod>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	460b      	mov	r3, r1
 8000c8c:	4610      	mov	r0, r2
 8000c8e:	4619      	mov	r1, r3
 8000c90:	f7ff fc7c 	bl	800058c <__aeabi_ul2d>
 8000c94:	f04f 0200 	mov.w	r2, #0
 8000c98:	4b26      	ldr	r3, [pc, #152]	@ (8000d34 <Set_Random_Environmental_Values+0xf8>)
 8000c9a:	f7ff faf7 	bl	800028c <__adddf3>
 8000c9e:	4602      	mov	r2, r0
 8000ca0:	460b      	mov	r3, r1
 8000ca2:	4610      	mov	r0, r2
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	f7ff fca7 	bl	80005f8 <__aeabi_d2f>
 8000caa:	4602      	mov	r2, r0
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	601a      	str	r2, [r3, #0]
  *data_p = 1000.0 + ((uint64_t)rand()*80)/RAND_MAX; /* P sensor emulation */
 8000cb0:	f00a f866 	bl	800ad80 <rand>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	17da      	asrs	r2, r3, #31
 8000cb8:	4698      	mov	r8, r3
 8000cba:	4691      	mov	r9, r2
 8000cbc:	4642      	mov	r2, r8
 8000cbe:	464b      	mov	r3, r9
 8000cc0:	f04f 0000 	mov.w	r0, #0
 8000cc4:	f04f 0100 	mov.w	r1, #0
 8000cc8:	0099      	lsls	r1, r3, #2
 8000cca:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000cce:	0090      	lsls	r0, r2, #2
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	460b      	mov	r3, r1
 8000cd4:	eb12 0408 	adds.w	r4, r2, r8
 8000cd8:	eb43 0509 	adc.w	r5, r3, r9
 8000cdc:	f04f 0200 	mov.w	r2, #0
 8000ce0:	f04f 0300 	mov.w	r3, #0
 8000ce4:	012b      	lsls	r3, r5, #4
 8000ce6:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000cea:	0122      	lsls	r2, r4, #4
 8000cec:	4614      	mov	r4, r2
 8000cee:	461d      	mov	r5, r3
 8000cf0:	4620      	mov	r0, r4
 8000cf2:	4629      	mov	r1, r5
 8000cf4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8000cf8:	f04f 0300 	mov.w	r3, #0
 8000cfc:	f7ff fccc 	bl	8000698 <__aeabi_uldivmod>
 8000d00:	4602      	mov	r2, r0
 8000d02:	460b      	mov	r3, r1
 8000d04:	4610      	mov	r0, r2
 8000d06:	4619      	mov	r1, r3
 8000d08:	f7ff fc40 	bl	800058c <__aeabi_ul2d>
 8000d0c:	f04f 0200 	mov.w	r2, #0
 8000d10:	4b09      	ldr	r3, [pc, #36]	@ (8000d38 <Set_Random_Environmental_Values+0xfc>)
 8000d12:	f7ff fabb 	bl	800028c <__adddf3>
 8000d16:	4602      	mov	r2, r0
 8000d18:	460b      	mov	r3, r1
 8000d1a:	4610      	mov	r0, r2
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	f7ff fc6b 	bl	80005f8 <__aeabi_d2f>
 8000d22:	4602      	mov	r2, r0
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	601a      	str	r2, [r3, #0]
}
 8000d28:	bf00      	nop
 8000d2a:	3710      	adds	r7, #16
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000d32:	bf00      	nop
 8000d34:	403b0000 	.word	0x403b0000
 8000d38:	408f4000 	.word	0x408f4000

08000d3c <Reset_Motion_Values>:
 * @brief  Reset values for all motion sensor data
 * @param  None
 * @retval None
 */
static void Reset_Motion_Values(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  x_axes.AXIS_X = (x_axes.AXIS_X)%2000 == 0 ? -x_axes.AXIS_X : 10;
 8000d40:	4b6e      	ldr	r3, [pc, #440]	@ (8000efc <Reset_Motion_Values+0x1c0>)
 8000d42:	681a      	ldr	r2, [r3, #0]
 8000d44:	4b6e      	ldr	r3, [pc, #440]	@ (8000f00 <Reset_Motion_Values+0x1c4>)
 8000d46:	fb83 1302 	smull	r1, r3, r3, r2
 8000d4a:	11d9      	asrs	r1, r3, #7
 8000d4c:	17d3      	asrs	r3, r2, #31
 8000d4e:	1acb      	subs	r3, r1, r3
 8000d50:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000d54:	fb01 f303 	mul.w	r3, r1, r3
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d103      	bne.n	8000d66 <Reset_Motion_Values+0x2a>
 8000d5e:	4b67      	ldr	r3, [pc, #412]	@ (8000efc <Reset_Motion_Values+0x1c0>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	425b      	negs	r3, r3
 8000d64:	e000      	b.n	8000d68 <Reset_Motion_Values+0x2c>
 8000d66:	230a      	movs	r3, #10
 8000d68:	4a64      	ldr	r2, [pc, #400]	@ (8000efc <Reset_Motion_Values+0x1c0>)
 8000d6a:	6013      	str	r3, [r2, #0]
  x_axes.AXIS_Y = (x_axes.AXIS_Y)%2000 == 0 ? -x_axes.AXIS_Y : -10;
 8000d6c:	4b63      	ldr	r3, [pc, #396]	@ (8000efc <Reset_Motion_Values+0x1c0>)
 8000d6e:	685a      	ldr	r2, [r3, #4]
 8000d70:	4b63      	ldr	r3, [pc, #396]	@ (8000f00 <Reset_Motion_Values+0x1c4>)
 8000d72:	fb83 1302 	smull	r1, r3, r3, r2
 8000d76:	11d9      	asrs	r1, r3, #7
 8000d78:	17d3      	asrs	r3, r2, #31
 8000d7a:	1acb      	subs	r3, r1, r3
 8000d7c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000d80:	fb01 f303 	mul.w	r3, r1, r3
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d103      	bne.n	8000d92 <Reset_Motion_Values+0x56>
 8000d8a:	4b5c      	ldr	r3, [pc, #368]	@ (8000efc <Reset_Motion_Values+0x1c0>)
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	425b      	negs	r3, r3
 8000d90:	e001      	b.n	8000d96 <Reset_Motion_Values+0x5a>
 8000d92:	f06f 0309 	mvn.w	r3, #9
 8000d96:	4a59      	ldr	r2, [pc, #356]	@ (8000efc <Reset_Motion_Values+0x1c0>)
 8000d98:	6053      	str	r3, [r2, #4]
  x_axes.AXIS_Z = (x_axes.AXIS_Z)%2000 == 0 ? -x_axes.AXIS_Z : 10;
 8000d9a:	4b58      	ldr	r3, [pc, #352]	@ (8000efc <Reset_Motion_Values+0x1c0>)
 8000d9c:	689a      	ldr	r2, [r3, #8]
 8000d9e:	4b58      	ldr	r3, [pc, #352]	@ (8000f00 <Reset_Motion_Values+0x1c4>)
 8000da0:	fb83 1302 	smull	r1, r3, r3, r2
 8000da4:	11d9      	asrs	r1, r3, #7
 8000da6:	17d3      	asrs	r3, r2, #31
 8000da8:	1acb      	subs	r3, r1, r3
 8000daa:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000dae:	fb01 f303 	mul.w	r3, r1, r3
 8000db2:	1ad3      	subs	r3, r2, r3
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d103      	bne.n	8000dc0 <Reset_Motion_Values+0x84>
 8000db8:	4b50      	ldr	r3, [pc, #320]	@ (8000efc <Reset_Motion_Values+0x1c0>)
 8000dba:	689b      	ldr	r3, [r3, #8]
 8000dbc:	425b      	negs	r3, r3
 8000dbe:	e000      	b.n	8000dc2 <Reset_Motion_Values+0x86>
 8000dc0:	230a      	movs	r3, #10
 8000dc2:	4a4e      	ldr	r2, [pc, #312]	@ (8000efc <Reset_Motion_Values+0x1c0>)
 8000dc4:	6093      	str	r3, [r2, #8]
  g_axes.AXIS_X = (g_axes.AXIS_X)%2000 == 0 ? -g_axes.AXIS_X : 100;
 8000dc6:	4b4f      	ldr	r3, [pc, #316]	@ (8000f04 <Reset_Motion_Values+0x1c8>)
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	4b4d      	ldr	r3, [pc, #308]	@ (8000f00 <Reset_Motion_Values+0x1c4>)
 8000dcc:	fb83 1302 	smull	r1, r3, r3, r2
 8000dd0:	11d9      	asrs	r1, r3, #7
 8000dd2:	17d3      	asrs	r3, r2, #31
 8000dd4:	1acb      	subs	r3, r1, r3
 8000dd6:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000dda:	fb01 f303 	mul.w	r3, r1, r3
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d103      	bne.n	8000dec <Reset_Motion_Values+0xb0>
 8000de4:	4b47      	ldr	r3, [pc, #284]	@ (8000f04 <Reset_Motion_Values+0x1c8>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	425b      	negs	r3, r3
 8000dea:	e000      	b.n	8000dee <Reset_Motion_Values+0xb2>
 8000dec:	2364      	movs	r3, #100	@ 0x64
 8000dee:	4a45      	ldr	r2, [pc, #276]	@ (8000f04 <Reset_Motion_Values+0x1c8>)
 8000df0:	6013      	str	r3, [r2, #0]
  g_axes.AXIS_Y = (g_axes.AXIS_Y)%2000 == 0 ? -g_axes.AXIS_Y : -100;
 8000df2:	4b44      	ldr	r3, [pc, #272]	@ (8000f04 <Reset_Motion_Values+0x1c8>)
 8000df4:	685a      	ldr	r2, [r3, #4]
 8000df6:	4b42      	ldr	r3, [pc, #264]	@ (8000f00 <Reset_Motion_Values+0x1c4>)
 8000df8:	fb83 1302 	smull	r1, r3, r3, r2
 8000dfc:	11d9      	asrs	r1, r3, #7
 8000dfe:	17d3      	asrs	r3, r2, #31
 8000e00:	1acb      	subs	r3, r1, r3
 8000e02:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000e06:	fb01 f303 	mul.w	r3, r1, r3
 8000e0a:	1ad3      	subs	r3, r2, r3
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d103      	bne.n	8000e18 <Reset_Motion_Values+0xdc>
 8000e10:	4b3c      	ldr	r3, [pc, #240]	@ (8000f04 <Reset_Motion_Values+0x1c8>)
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	425b      	negs	r3, r3
 8000e16:	e001      	b.n	8000e1c <Reset_Motion_Values+0xe0>
 8000e18:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8000e1c:	4a39      	ldr	r2, [pc, #228]	@ (8000f04 <Reset_Motion_Values+0x1c8>)
 8000e1e:	6053      	str	r3, [r2, #4]
  g_axes.AXIS_Z = (g_axes.AXIS_Z)%2000 == 0 ? -g_axes.AXIS_Z : 100;
 8000e20:	4b38      	ldr	r3, [pc, #224]	@ (8000f04 <Reset_Motion_Values+0x1c8>)
 8000e22:	689a      	ldr	r2, [r3, #8]
 8000e24:	4b36      	ldr	r3, [pc, #216]	@ (8000f00 <Reset_Motion_Values+0x1c4>)
 8000e26:	fb83 1302 	smull	r1, r3, r3, r2
 8000e2a:	11d9      	asrs	r1, r3, #7
 8000e2c:	17d3      	asrs	r3, r2, #31
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000e34:	fb01 f303 	mul.w	r3, r1, r3
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d103      	bne.n	8000e46 <Reset_Motion_Values+0x10a>
 8000e3e:	4b31      	ldr	r3, [pc, #196]	@ (8000f04 <Reset_Motion_Values+0x1c8>)
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	425b      	negs	r3, r3
 8000e44:	e000      	b.n	8000e48 <Reset_Motion_Values+0x10c>
 8000e46:	2364      	movs	r3, #100	@ 0x64
 8000e48:	4a2e      	ldr	r2, [pc, #184]	@ (8000f04 <Reset_Motion_Values+0x1c8>)
 8000e4a:	6093      	str	r3, [r2, #8]
  m_axes.AXIS_X = (g_axes.AXIS_X)%2000 == 0 ? -m_axes.AXIS_X : 3;
 8000e4c:	4b2d      	ldr	r3, [pc, #180]	@ (8000f04 <Reset_Motion_Values+0x1c8>)
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	4b2b      	ldr	r3, [pc, #172]	@ (8000f00 <Reset_Motion_Values+0x1c4>)
 8000e52:	fb83 1302 	smull	r1, r3, r3, r2
 8000e56:	11d9      	asrs	r1, r3, #7
 8000e58:	17d3      	asrs	r3, r2, #31
 8000e5a:	1acb      	subs	r3, r1, r3
 8000e5c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000e60:	fb01 f303 	mul.w	r3, r1, r3
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d103      	bne.n	8000e72 <Reset_Motion_Values+0x136>
 8000e6a:	4b27      	ldr	r3, [pc, #156]	@ (8000f08 <Reset_Motion_Values+0x1cc>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	425b      	negs	r3, r3
 8000e70:	e000      	b.n	8000e74 <Reset_Motion_Values+0x138>
 8000e72:	2303      	movs	r3, #3
 8000e74:	4a24      	ldr	r2, [pc, #144]	@ (8000f08 <Reset_Motion_Values+0x1cc>)
 8000e76:	6013      	str	r3, [r2, #0]
  m_axes.AXIS_Y = (g_axes.AXIS_Y)%2000 == 0 ? -m_axes.AXIS_Y : -3;
 8000e78:	4b22      	ldr	r3, [pc, #136]	@ (8000f04 <Reset_Motion_Values+0x1c8>)
 8000e7a:	685a      	ldr	r2, [r3, #4]
 8000e7c:	4b20      	ldr	r3, [pc, #128]	@ (8000f00 <Reset_Motion_Values+0x1c4>)
 8000e7e:	fb83 1302 	smull	r1, r3, r3, r2
 8000e82:	11d9      	asrs	r1, r3, #7
 8000e84:	17d3      	asrs	r3, r2, #31
 8000e86:	1acb      	subs	r3, r1, r3
 8000e88:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000e8c:	fb01 f303 	mul.w	r3, r1, r3
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d103      	bne.n	8000e9e <Reset_Motion_Values+0x162>
 8000e96:	4b1c      	ldr	r3, [pc, #112]	@ (8000f08 <Reset_Motion_Values+0x1cc>)
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	425b      	negs	r3, r3
 8000e9c:	e001      	b.n	8000ea2 <Reset_Motion_Values+0x166>
 8000e9e:	f06f 0302 	mvn.w	r3, #2
 8000ea2:	4a19      	ldr	r2, [pc, #100]	@ (8000f08 <Reset_Motion_Values+0x1cc>)
 8000ea4:	6053      	str	r3, [r2, #4]
  m_axes.AXIS_Z = (g_axes.AXIS_Z)%2000 == 0 ? -m_axes.AXIS_Z : 3;
 8000ea6:	4b17      	ldr	r3, [pc, #92]	@ (8000f04 <Reset_Motion_Values+0x1c8>)
 8000ea8:	689a      	ldr	r2, [r3, #8]
 8000eaa:	4b15      	ldr	r3, [pc, #84]	@ (8000f00 <Reset_Motion_Values+0x1c4>)
 8000eac:	fb83 1302 	smull	r1, r3, r3, r2
 8000eb0:	11d9      	asrs	r1, r3, #7
 8000eb2:	17d3      	asrs	r3, r2, #31
 8000eb4:	1acb      	subs	r3, r1, r3
 8000eb6:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000eba:	fb01 f303 	mul.w	r3, r1, r3
 8000ebe:	1ad3      	subs	r3, r2, r3
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d103      	bne.n	8000ecc <Reset_Motion_Values+0x190>
 8000ec4:	4b10      	ldr	r3, [pc, #64]	@ (8000f08 <Reset_Motion_Values+0x1cc>)
 8000ec6:	689b      	ldr	r3, [r3, #8]
 8000ec8:	425b      	negs	r3, r3
 8000eca:	e000      	b.n	8000ece <Reset_Motion_Values+0x192>
 8000ecc:	2303      	movs	r3, #3
 8000ece:	4a0e      	ldr	r2, [pc, #56]	@ (8000f08 <Reset_Motion_Values+0x1cc>)
 8000ed0:	6093      	str	r3, [r2, #8]
  q_axes.AXIS_X = -q_axes.AXIS_X;
 8000ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f0c <Reset_Motion_Values+0x1d0>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	425b      	negs	r3, r3
 8000ed8:	4a0c      	ldr	r2, [pc, #48]	@ (8000f0c <Reset_Motion_Values+0x1d0>)
 8000eda:	6013      	str	r3, [r2, #0]
  q_axes.AXIS_Y = -q_axes.AXIS_Y;
 8000edc:	4b0b      	ldr	r3, [pc, #44]	@ (8000f0c <Reset_Motion_Values+0x1d0>)
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	425b      	negs	r3, r3
 8000ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f0c <Reset_Motion_Values+0x1d0>)
 8000ee4:	6053      	str	r3, [r2, #4]
  q_axes.AXIS_Z = -q_axes.AXIS_Z;
 8000ee6:	4b09      	ldr	r3, [pc, #36]	@ (8000f0c <Reset_Motion_Values+0x1d0>)
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	425b      	negs	r3, r3
 8000eec:	4a07      	ldr	r2, [pc, #28]	@ (8000f0c <Reset_Motion_Values+0x1d0>)
 8000eee:	6093      	str	r3, [r2, #8]
}
 8000ef0:	bf00      	nop
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	20000114 	.word	0x20000114
 8000f00:	10624dd3 	.word	0x10624dd3
 8000f04:	20000120 	.word	0x20000120
 8000f08:	2000012c 	.word	0x2000012c
 8000f0c:	20000138 	.word	0x20000138

08000f10 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	71fb      	strb	r3, [r7, #7]
  /* Set the User Button flag */
  user_button_pressed = 1;
 8000f1a:	4b04      	ldr	r3, [pc, #16]	@ (8000f2c <BSP_PB_Callback+0x1c>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	701a      	strb	r2, [r3, #0]
}
 8000f20:	bf00      	nop
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr
 8000f2c:	200000da 	.word	0x200000da

08000f30 <Add_HWServW2ST_Service>:
 * @brief  Add the 'HW' service (and the Environmental and AccGyr characteristics).
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_HWServW2ST_Service(void)
{
 8000f30:	b590      	push	{r4, r7, lr}
 8000f32:	b08d      	sub	sp, #52	@ 0x34
 8000f34:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];

  /* Add_HWServW2ST_Service */
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 8000f36:	231b      	movs	r3, #27
 8000f38:	713b      	strb	r3, [r7, #4]
 8000f3a:	23c5      	movs	r3, #197	@ 0xc5
 8000f3c:	717b      	strb	r3, [r7, #5]
 8000f3e:	23d5      	movs	r3, #213	@ 0xd5
 8000f40:	71bb      	strb	r3, [r7, #6]
 8000f42:	23a5      	movs	r3, #165	@ 0xa5
 8000f44:	71fb      	strb	r3, [r7, #7]
 8000f46:	2302      	movs	r3, #2
 8000f48:	723b      	strb	r3, [r7, #8]
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	727b      	strb	r3, [r7, #9]
 8000f4e:	23b4      	movs	r3, #180	@ 0xb4
 8000f50:	72bb      	strb	r3, [r7, #10]
 8000f52:	239a      	movs	r3, #154	@ 0x9a
 8000f54:	72fb      	strb	r3, [r7, #11]
 8000f56:	23e1      	movs	r3, #225	@ 0xe1
 8000f58:	733b      	strb	r3, [r7, #12]
 8000f5a:	2311      	movs	r3, #17
 8000f5c:	737b      	strb	r3, [r7, #13]
 8000f5e:	2301      	movs	r3, #1
 8000f60:	73bb      	strb	r3, [r7, #14]
 8000f62:	2300      	movs	r3, #0
 8000f64:	73fb      	strb	r3, [r7, #15]
 8000f66:	2300      	movs	r3, #0
 8000f68:	743b      	strb	r3, [r7, #16]
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	747b      	strb	r3, [r7, #17]
 8000f6e:	2300      	movs	r3, #0
 8000f70:	74bb      	strb	r3, [r7, #18]
 8000f72:	2300      	movs	r3, #0
 8000f74:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 8000f76:	4b52      	ldr	r3, [pc, #328]	@ (80010c0 <Add_HWServW2ST_Service+0x190>)
 8000f78:	461c      	mov	r4, r3
 8000f7a:	1d3b      	adds	r3, r7, #4
 8000f7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f7e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 8000f82:	4b50      	ldr	r3, [pc, #320]	@ (80010c4 <Add_HWServW2ST_Service+0x194>)
 8000f84:	9300      	str	r3, [sp, #0]
 8000f86:	2310      	movs	r3, #16
 8000f88:	2201      	movs	r2, #1
 8000f8a:	494d      	ldr	r1, [pc, #308]	@ (80010c0 <Add_HWServW2ST_Service+0x190>)
 8000f8c:	2002      	movs	r0, #2
 8000f8e:	f007 fd3d 	bl	8008a0c <aci_gatt_add_serv>
 8000f92:	4603      	mov	r3, r0
 8000f94:	75fb      	strb	r3, [r7, #23]
                          1+3*5, &HWServW2STHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8000f96:	7dfb      	ldrb	r3, [r7, #23]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <Add_HWServW2ST_Service+0x70>
    return BLE_STATUS_ERROR;
 8000f9c:	2347      	movs	r3, #71	@ 0x47
 8000f9e:	e08a      	b.n	80010b6 <Add_HWServW2ST_Service+0x186>

  /* Fill the Environmental BLE Characteristc */
  COPY_ENVIRONMENTAL_W2ST_CHAR_UUID(uuid);
 8000fa0:	231b      	movs	r3, #27
 8000fa2:	713b      	strb	r3, [r7, #4]
 8000fa4:	23c5      	movs	r3, #197	@ 0xc5
 8000fa6:	717b      	strb	r3, [r7, #5]
 8000fa8:	23d5      	movs	r3, #213	@ 0xd5
 8000faa:	71bb      	strb	r3, [r7, #6]
 8000fac:	23a5      	movs	r3, #165	@ 0xa5
 8000fae:	71fb      	strb	r3, [r7, #7]
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	723b      	strb	r3, [r7, #8]
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	727b      	strb	r3, [r7, #9]
 8000fb8:	2336      	movs	r3, #54	@ 0x36
 8000fba:	72bb      	strb	r3, [r7, #10]
 8000fbc:	23ac      	movs	r3, #172	@ 0xac
 8000fbe:	72fb      	strb	r3, [r7, #11]
 8000fc0:	23e1      	movs	r3, #225	@ 0xe1
 8000fc2:	733b      	strb	r3, [r7, #12]
 8000fc4:	2311      	movs	r3, #17
 8000fc6:	737b      	strb	r3, [r7, #13]
 8000fc8:	2301      	movs	r3, #1
 8000fca:	73bb      	strb	r3, [r7, #14]
 8000fcc:	2300      	movs	r3, #0
 8000fce:	73fb      	strb	r3, [r7, #15]
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	743b      	strb	r3, [r7, #16]
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	747b      	strb	r3, [r7, #17]
 8000fd8:	2300      	movs	r3, #0
 8000fda:	74bb      	strb	r3, [r7, #18]
 8000fdc:	2300      	movs	r3, #0
 8000fde:	74fb      	strb	r3, [r7, #19]
  uuid[14] |= 0x04; /* One Temperature value*/
 8000fe0:	7cbb      	ldrb	r3, [r7, #18]
 8000fe2:	f043 0304 	orr.w	r3, r3, #4
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	74bb      	strb	r3, [r7, #18]
  uuid[14] |= 0x10; /* Pressure value*/
 8000fea:	7cbb      	ldrb	r3, [r7, #18]
 8000fec:	f043 0310 	orr.w	r3, r3, #16
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	74bb      	strb	r3, [r7, #18]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8000ff4:	4b34      	ldr	r3, [pc, #208]	@ (80010c8 <Add_HWServW2ST_Service+0x198>)
 8000ff6:	461c      	mov	r4, r3
 8000ff8:	1d3b      	adds	r3, r7, #4
 8000ffa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ffc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8001000:	4b30      	ldr	r3, [pc, #192]	@ (80010c4 <Add_HWServW2ST_Service+0x194>)
 8001002:	8818      	ldrh	r0, [r3, #0]
 8001004:	4b31      	ldr	r3, [pc, #196]	@ (80010cc <Add_HWServW2ST_Service+0x19c>)
 8001006:	9305      	str	r3, [sp, #20]
 8001008:	2300      	movs	r3, #0
 800100a:	9304      	str	r3, [sp, #16]
 800100c:	2310      	movs	r3, #16
 800100e:	9303      	str	r3, [sp, #12]
 8001010:	2304      	movs	r3, #4
 8001012:	9302      	str	r3, [sp, #8]
 8001014:	2300      	movs	r3, #0
 8001016:	9301      	str	r3, [sp, #4]
 8001018:	2312      	movs	r3, #18
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	2308      	movs	r3, #8
 800101e:	4a2a      	ldr	r2, [pc, #168]	@ (80010c8 <Add_HWServW2ST_Service+0x198>)
 8001020:	2102      	movs	r1, #2
 8001022:	f007 fd7c 	bl	8008b1e <aci_gatt_add_char>
 8001026:	4603      	mov	r3, r0
 8001028:	75fb      	strb	r3, [r7, #23]
                           2+2+4,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &EnvironmentalCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 800102a:	7dfb      	ldrb	r3, [r7, #23]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <Add_HWServW2ST_Service+0x104>
    return BLE_STATUS_ERROR;
 8001030:	2347      	movs	r3, #71	@ 0x47
 8001032:	e040      	b.n	80010b6 <Add_HWServW2ST_Service+0x186>

  /* Fill the AccGyroMag BLE Characteristc */
  COPY_ACC_GYRO_MAG_W2ST_CHAR_UUID(uuid);
 8001034:	231b      	movs	r3, #27
 8001036:	713b      	strb	r3, [r7, #4]
 8001038:	23c5      	movs	r3, #197	@ 0xc5
 800103a:	717b      	strb	r3, [r7, #5]
 800103c:	23d5      	movs	r3, #213	@ 0xd5
 800103e:	71bb      	strb	r3, [r7, #6]
 8001040:	23a5      	movs	r3, #165	@ 0xa5
 8001042:	71fb      	strb	r3, [r7, #7]
 8001044:	2302      	movs	r3, #2
 8001046:	723b      	strb	r3, [r7, #8]
 8001048:	2300      	movs	r3, #0
 800104a:	727b      	strb	r3, [r7, #9]
 800104c:	2336      	movs	r3, #54	@ 0x36
 800104e:	72bb      	strb	r3, [r7, #10]
 8001050:	23ac      	movs	r3, #172	@ 0xac
 8001052:	72fb      	strb	r3, [r7, #11]
 8001054:	23e1      	movs	r3, #225	@ 0xe1
 8001056:	733b      	strb	r3, [r7, #12]
 8001058:	2311      	movs	r3, #17
 800105a:	737b      	strb	r3, [r7, #13]
 800105c:	2301      	movs	r3, #1
 800105e:	73bb      	strb	r3, [r7, #14]
 8001060:	2300      	movs	r3, #0
 8001062:	73fb      	strb	r3, [r7, #15]
 8001064:	2300      	movs	r3, #0
 8001066:	743b      	strb	r3, [r7, #16]
 8001068:	2300      	movs	r3, #0
 800106a:	747b      	strb	r3, [r7, #17]
 800106c:	23e0      	movs	r3, #224	@ 0xe0
 800106e:	74bb      	strb	r3, [r7, #18]
 8001070:	2300      	movs	r3, #0
 8001072:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8001074:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <Add_HWServW2ST_Service+0x198>)
 8001076:	461c      	mov	r4, r3
 8001078:	1d3b      	adds	r3, r7, #4
 800107a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800107c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8001080:	4b10      	ldr	r3, [pc, #64]	@ (80010c4 <Add_HWServW2ST_Service+0x194>)
 8001082:	8818      	ldrh	r0, [r3, #0]
 8001084:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <Add_HWServW2ST_Service+0x1a0>)
 8001086:	9305      	str	r3, [sp, #20]
 8001088:	2300      	movs	r3, #0
 800108a:	9304      	str	r3, [sp, #16]
 800108c:	2310      	movs	r3, #16
 800108e:	9303      	str	r3, [sp, #12]
 8001090:	2304      	movs	r3, #4
 8001092:	9302      	str	r3, [sp, #8]
 8001094:	2300      	movs	r3, #0
 8001096:	9301      	str	r3, [sp, #4]
 8001098:	2310      	movs	r3, #16
 800109a:	9300      	str	r3, [sp, #0]
 800109c:	2314      	movs	r3, #20
 800109e:	4a0a      	ldr	r2, [pc, #40]	@ (80010c8 <Add_HWServW2ST_Service+0x198>)
 80010a0:	2102      	movs	r1, #2
 80010a2:	f007 fd3c 	bl	8008b1e <aci_gatt_add_char>
 80010a6:	4603      	mov	r3, r0
 80010a8:	75fb      	strb	r3, [r7, #23]
                           2+3*3*2,
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccGyroMagCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 80010aa:	7dfb      	ldrb	r3, [r7, #23]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <Add_HWServW2ST_Service+0x184>
    return BLE_STATUS_ERROR;
 80010b0:	2347      	movs	r3, #71	@ 0x47
 80010b2:	e000      	b.n	80010b6 <Add_HWServW2ST_Service+0x186>

  return BLE_STATUS_SUCCESS;
 80010b4:	2300      	movs	r3, #0
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	371c      	adds	r7, #28
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd90      	pop	{r4, r7, pc}
 80010be:	bf00      	nop
 80010c0:	200000ec 	.word	0x200000ec
 80010c4:	200000e0 	.word	0x200000e0
 80010c8:	200000fc 	.word	0x200000fc
 80010cc:	200000e2 	.word	0x200000e2
 80010d0:	200000e4 	.word	0x200000e4

080010d4 <Add_SWServW2ST_Service>:
 * @brief  Add the SW Feature service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_SWServW2ST_Service(void)
{
 80010d4:	b590      	push	{r4, r7, lr}
 80010d6:	b08d      	sub	sp, #52	@ 0x34
 80010d8:	af06      	add	r7, sp, #24
  tBleStatus ret;
  int32_t NumberOfRecords=1;
 80010da:	2301      	movs	r3, #1
 80010dc:	617b      	str	r3, [r7, #20]
  uint8_t uuid[16];

  COPY_SW_SENS_W2ST_SERVICE_UUID(uuid);
 80010de:	231b      	movs	r3, #27
 80010e0:	703b      	strb	r3, [r7, #0]
 80010e2:	23c5      	movs	r3, #197	@ 0xc5
 80010e4:	707b      	strb	r3, [r7, #1]
 80010e6:	23d5      	movs	r3, #213	@ 0xd5
 80010e8:	70bb      	strb	r3, [r7, #2]
 80010ea:	23a5      	movs	r3, #165	@ 0xa5
 80010ec:	70fb      	strb	r3, [r7, #3]
 80010ee:	2302      	movs	r3, #2
 80010f0:	713b      	strb	r3, [r7, #4]
 80010f2:	2300      	movs	r3, #0
 80010f4:	717b      	strb	r3, [r7, #5]
 80010f6:	23b4      	movs	r3, #180	@ 0xb4
 80010f8:	71bb      	strb	r3, [r7, #6]
 80010fa:	239a      	movs	r3, #154	@ 0x9a
 80010fc:	71fb      	strb	r3, [r7, #7]
 80010fe:	23e1      	movs	r3, #225	@ 0xe1
 8001100:	723b      	strb	r3, [r7, #8]
 8001102:	2311      	movs	r3, #17
 8001104:	727b      	strb	r3, [r7, #9]
 8001106:	2302      	movs	r3, #2
 8001108:	72bb      	strb	r3, [r7, #10]
 800110a:	2300      	movs	r3, #0
 800110c:	72fb      	strb	r3, [r7, #11]
 800110e:	2300      	movs	r3, #0
 8001110:	733b      	strb	r3, [r7, #12]
 8001112:	2300      	movs	r3, #0
 8001114:	737b      	strb	r3, [r7, #13]
 8001116:	2300      	movs	r3, #0
 8001118:	73bb      	strb	r3, [r7, #14]
 800111a:	2300      	movs	r3, #0
 800111c:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 800111e:	4b31      	ldr	r3, [pc, #196]	@ (80011e4 <Add_SWServW2ST_Service+0x110>)
 8001120:	461c      	mov	r4, r3
 8001122:	463b      	mov	r3, r7
 8001124:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001126:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	b2db      	uxtb	r3, r3
 800112e:	461a      	mov	r2, r3
 8001130:	0052      	lsls	r2, r2, #1
 8001132:	4413      	add	r3, r2
 8001134:	b2db      	uxtb	r3, r3
 8001136:	3301      	adds	r3, #1
 8001138:	b2db      	uxtb	r3, r3
 800113a:	4a2b      	ldr	r2, [pc, #172]	@ (80011e8 <Add_SWServW2ST_Service+0x114>)
 800113c:	9200      	str	r2, [sp, #0]
 800113e:	2201      	movs	r2, #1
 8001140:	4928      	ldr	r1, [pc, #160]	@ (80011e4 <Add_SWServW2ST_Service+0x110>)
 8001142:	2002      	movs	r0, #2
 8001144:	f007 fc62 	bl	8008a0c <aci_gatt_add_serv>
 8001148:	4603      	mov	r3, r0
 800114a:	74fb      	strb	r3, [r7, #19]
                          1+3*NumberOfRecords, &SWServW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 800114c:	7cfb      	ldrb	r3, [r7, #19]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d13f      	bne.n	80011d2 <Add_SWServW2ST_Service+0xfe>
    goto fail;
  }

  COPY_QUATERNIONS_W2ST_CHAR_UUID(uuid);
 8001152:	231b      	movs	r3, #27
 8001154:	703b      	strb	r3, [r7, #0]
 8001156:	23c5      	movs	r3, #197	@ 0xc5
 8001158:	707b      	strb	r3, [r7, #1]
 800115a:	23d5      	movs	r3, #213	@ 0xd5
 800115c:	70bb      	strb	r3, [r7, #2]
 800115e:	23a5      	movs	r3, #165	@ 0xa5
 8001160:	70fb      	strb	r3, [r7, #3]
 8001162:	2302      	movs	r3, #2
 8001164:	713b      	strb	r3, [r7, #4]
 8001166:	2300      	movs	r3, #0
 8001168:	717b      	strb	r3, [r7, #5]
 800116a:	2336      	movs	r3, #54	@ 0x36
 800116c:	71bb      	strb	r3, [r7, #6]
 800116e:	23ac      	movs	r3, #172	@ 0xac
 8001170:	71fb      	strb	r3, [r7, #7]
 8001172:	23e1      	movs	r3, #225	@ 0xe1
 8001174:	723b      	strb	r3, [r7, #8]
 8001176:	2311      	movs	r3, #17
 8001178:	727b      	strb	r3, [r7, #9]
 800117a:	2301      	movs	r3, #1
 800117c:	72bb      	strb	r3, [r7, #10]
 800117e:	2300      	movs	r3, #0
 8001180:	72fb      	strb	r3, [r7, #11]
 8001182:	2300      	movs	r3, #0
 8001184:	733b      	strb	r3, [r7, #12]
 8001186:	2301      	movs	r3, #1
 8001188:	737b      	strb	r3, [r7, #13]
 800118a:	2300      	movs	r3, #0
 800118c:	73bb      	strb	r3, [r7, #14]
 800118e:	2300      	movs	r3, #0
 8001190:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8001192:	4b16      	ldr	r3, [pc, #88]	@ (80011ec <Add_SWServW2ST_Service+0x118>)
 8001194:	461c      	mov	r4, r3
 8001196:	463b      	mov	r3, r7
 8001198:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800119a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(SWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 800119e:	4b12      	ldr	r3, [pc, #72]	@ (80011e8 <Add_SWServW2ST_Service+0x114>)
 80011a0:	8818      	ldrh	r0, [r3, #0]
 80011a2:	4b13      	ldr	r3, [pc, #76]	@ (80011f0 <Add_SWServW2ST_Service+0x11c>)
 80011a4:	9305      	str	r3, [sp, #20]
 80011a6:	2300      	movs	r3, #0
 80011a8:	9304      	str	r3, [sp, #16]
 80011aa:	2310      	movs	r3, #16
 80011ac:	9303      	str	r3, [sp, #12]
 80011ae:	2304      	movs	r3, #4
 80011b0:	9302      	str	r3, [sp, #8]
 80011b2:	2300      	movs	r3, #0
 80011b4:	9301      	str	r3, [sp, #4]
 80011b6:	2310      	movs	r3, #16
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	2308      	movs	r3, #8
 80011bc:	4a0b      	ldr	r2, [pc, #44]	@ (80011ec <Add_SWServW2ST_Service+0x118>)
 80011be:	2102      	movs	r1, #2
 80011c0:	f007 fcad 	bl	8008b1e <aci_gatt_add_char>
 80011c4:	4603      	mov	r3, r0
 80011c6:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &QuaternionsCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 80011c8:	7cfb      	ldrb	r3, [r7, #19]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d103      	bne.n	80011d6 <Add_SWServW2ST_Service+0x102>
    goto fail;
  }

  return BLE_STATUS_SUCCESS;
 80011ce:	2300      	movs	r3, #0
 80011d0:	e003      	b.n	80011da <Add_SWServW2ST_Service+0x106>
    goto fail;
 80011d2:	bf00      	nop
 80011d4:	e000      	b.n	80011d8 <Add_SWServW2ST_Service+0x104>
    goto fail;
 80011d6:	bf00      	nop

fail:
  return BLE_STATUS_ERROR;
 80011d8:	2347      	movs	r3, #71	@ 0x47
}
 80011da:	4618      	mov	r0, r3
 80011dc:	371c      	adds	r7, #28
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd90      	pop	{r4, r7, pc}
 80011e2:	bf00      	nop
 80011e4:	200000ec 	.word	0x200000ec
 80011e8:	200000e6 	.word	0x200000e6
 80011ec:	200000fc 	.word	0x200000fc
 80011f0:	200000e8 	.word	0x200000e8

080011f4 <Acc_Update>:
 * @brief  Update acceleration characteristic value
 * @param  AxesRaw_t structure containing acceleration value in mg.
 * @retval tBleStatus Status
 */
tBleStatus Acc_Update(AxesRaw_t *x_axes, AxesRaw_t *g_axes, AxesRaw_t *m_axes)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b08c      	sub	sp, #48	@ 0x30
 80011f8:	af02      	add	r7, sp, #8
 80011fa:	60f8      	str	r0, [r7, #12]
 80011fc:	60b9      	str	r1, [r7, #8]
 80011fe:	607a      	str	r2, [r7, #4]
  uint8_t buff[2+2*3*3];
  tBleStatus ret;

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8001200:	f002 f95c 	bl	80034bc <HAL_GetTick>
 8001204:	4603      	mov	r3, r0
 8001206:	08db      	lsrs	r3, r3, #3
 8001208:	b2db      	uxtb	r3, r3
 800120a:	743b      	strb	r3, [r7, #16]
 800120c:	f002 f956 	bl	80034bc <HAL_GetTick>
 8001210:	4603      	mov	r3, r0
 8001212:	0adb      	lsrs	r3, r3, #11
 8001214:	b2db      	uxtb	r3, r3
 8001216:	747b      	strb	r3, [r7, #17]

  HOST_TO_LE_16(buff+2,-x_axes->AXIS_Y);
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	b2db      	uxtb	r3, r3
 800121e:	425b      	negs	r3, r3
 8001220:	b2db      	uxtb	r3, r3
 8001222:	74bb      	strb	r3, [r7, #18]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	425b      	negs	r3, r3
 800122a:	121b      	asrs	r3, r3, #8
 800122c:	b2db      	uxtb	r3, r3
 800122e:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+4, x_axes->AXIS_X);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	b2db      	uxtb	r3, r3
 8001236:	753b      	strb	r3, [r7, #20]
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	121b      	asrs	r3, r3, #8
 800123e:	b2db      	uxtb	r3, r3
 8001240:	757b      	strb	r3, [r7, #21]
  HOST_TO_LE_16(buff+6,-x_axes->AXIS_Z);
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	b2db      	uxtb	r3, r3
 8001248:	425b      	negs	r3, r3
 800124a:	b2db      	uxtb	r3, r3
 800124c:	75bb      	strb	r3, [r7, #22]
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	425b      	negs	r3, r3
 8001254:	121b      	asrs	r3, r3, #8
 8001256:	b2db      	uxtb	r3, r3
 8001258:	75fb      	strb	r3, [r7, #23]

  HOST_TO_LE_16(buff+8,g_axes->AXIS_Y);
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	b2db      	uxtb	r3, r3
 8001260:	763b      	strb	r3, [r7, #24]
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	121b      	asrs	r3, r3, #8
 8001268:	b2db      	uxtb	r3, r3
 800126a:	767b      	strb	r3, [r7, #25]
  HOST_TO_LE_16(buff+10,g_axes->AXIS_X);
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	b2db      	uxtb	r3, r3
 8001272:	76bb      	strb	r3, [r7, #26]
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	121b      	asrs	r3, r3, #8
 800127a:	b2db      	uxtb	r3, r3
 800127c:	76fb      	strb	r3, [r7, #27]
  HOST_TO_LE_16(buff+12,g_axes->AXIS_Z);
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	b2db      	uxtb	r3, r3
 8001284:	773b      	strb	r3, [r7, #28]
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	121b      	asrs	r3, r3, #8
 800128c:	b2db      	uxtb	r3, r3
 800128e:	777b      	strb	r3, [r7, #29]

  HOST_TO_LE_16(buff+14,m_axes->AXIS_Y);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	b2db      	uxtb	r3, r3
 8001296:	77bb      	strb	r3, [r7, #30]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	121b      	asrs	r3, r3, #8
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	77fb      	strb	r3, [r7, #31]
  HOST_TO_LE_16(buff+16,m_axes->AXIS_X);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	f887 3020 	strb.w	r3, [r7, #32]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	121b      	asrs	r3, r3, #8
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  HOST_TO_LE_16(buff+18,m_axes->AXIS_Z);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	121b      	asrs	r3, r3, #8
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  ret = aci_gatt_update_char_value(HWServW2STHandle, AccGyroMagCharHandle,
 80012ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001300 <Acc_Update+0x10c>)
 80012d0:	8818      	ldrh	r0, [r3, #0]
 80012d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001304 <Acc_Update+0x110>)
 80012d4:	8819      	ldrh	r1, [r3, #0]
 80012d6:	f107 0310 	add.w	r3, r7, #16
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	2314      	movs	r3, #20
 80012de:	2200      	movs	r2, #0
 80012e0:	f007 fce8 	bl	8008cb4 <aci_gatt_update_char_value>
 80012e4:	4603      	mov	r3, r0
 80012e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				   0, 2+2*3*3, buff);
  if (ret != BLE_STATUS_SUCCESS){
 80012ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <Acc_Update+0x102>
    PRINTF("Error while updating Acceleration characteristic: 0x%02X\n",ret) ;
    return BLE_STATUS_ERROR ;
 80012f2:	2347      	movs	r3, #71	@ 0x47
 80012f4:	e000      	b.n	80012f8 <Acc_Update+0x104>
  }

  return BLE_STATUS_SUCCESS;
 80012f6:	2300      	movs	r3, #0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3728      	adds	r7, #40	@ 0x28
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	200000e0 	.word	0x200000e0
 8001304:	200000e4 	.word	0x200000e4

08001308 <Quat_Update>:
 * @brief  Update quaternions characteristic value
 * @param  SensorAxes_t *data Structure containing the quaterions
 * @retval tBleStatus      Status
 */
tBleStatus Quat_Update(AxesRaw_t *data)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b088      	sub	sp, #32
 800130c:	af02      	add	r7, sp, #8
 800130e:	6078      	str	r0, [r7, #4]
  tBleStatus ret;
  uint8_t buff[2+6*SEND_N_QUATERNIONS];

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8001310:	f002 f8d4 	bl	80034bc <HAL_GetTick>
 8001314:	4603      	mov	r3, r0
 8001316:	08db      	lsrs	r3, r3, #3
 8001318:	b2db      	uxtb	r3, r3
 800131a:	733b      	strb	r3, [r7, #12]
 800131c:	f002 f8ce 	bl	80034bc <HAL_GetTick>
 8001320:	4603      	mov	r3, r0
 8001322:	0adb      	lsrs	r3, r3, #11
 8001324:	b2db      	uxtb	r3, r3
 8001326:	737b      	strb	r3, [r7, #13]

#if SEND_N_QUATERNIONS == 1
  HOST_TO_LE_16(buff+2,data[0].AXIS_X);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	b2db      	uxtb	r3, r3
 800132e:	73bb      	strb	r3, [r7, #14]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	121b      	asrs	r3, r3, #8
 8001336:	b2db      	uxtb	r3, r3
 8001338:	73fb      	strb	r3, [r7, #15]
  HOST_TO_LE_16(buff+4,data[0].AXIS_Y);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	b2db      	uxtb	r3, r3
 8001340:	743b      	strb	r3, [r7, #16]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	121b      	asrs	r3, r3, #8
 8001348:	b2db      	uxtb	r3, r3
 800134a:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,data[0].AXIS_Z);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	b2db      	uxtb	r3, r3
 8001352:	74bb      	strb	r3, [r7, #18]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	121b      	asrs	r3, r3, #8
 800135a:	b2db      	uxtb	r3, r3
 800135c:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+18,data[2].AXIS_Z);
#else
#error SEND_N_QUATERNIONS could be only 1,2,3
#endif

  ret = aci_gatt_update_char_value(SWServW2STHandle, QuaternionsCharHandle,
 800135e:	4b0b      	ldr	r3, [pc, #44]	@ (800138c <Quat_Update+0x84>)
 8001360:	8818      	ldrh	r0, [r3, #0]
 8001362:	4b0b      	ldr	r3, [pc, #44]	@ (8001390 <Quat_Update+0x88>)
 8001364:	8819      	ldrh	r1, [r3, #0]
 8001366:	f107 030c 	add.w	r3, r7, #12
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	2308      	movs	r3, #8
 800136e:	2200      	movs	r2, #0
 8001370:	f007 fca0 	bl	8008cb4 <aci_gatt_update_char_value>
 8001374:	4603      	mov	r3, r0
 8001376:	75fb      	strb	r3, [r7, #23]
				   0, 2+6*SEND_N_QUATERNIONS, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8001378:	7dfb      	ldrb	r3, [r7, #23]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <Quat_Update+0x7a>
    PRINTF("Error while updating Sensor Fusion characteristic: 0x%02X\n",ret) ;
    return BLE_STATUS_ERROR ;
 800137e:	2347      	movs	r3, #71	@ 0x47
 8001380:	e000      	b.n	8001384 <Quat_Update+0x7c>
  }

  return BLE_STATUS_SUCCESS;
 8001382:	2300      	movs	r3, #0
}
 8001384:	4618      	mov	r0, r3
 8001386:	3718      	adds	r7, #24
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	200000e6 	.word	0x200000e6
 8001390:	200000e8 	.word	0x200000e8

08001394 <Read_Request_CB>:
* Description    : Update the sensor values.
* Input          : Handle of the characteristic to update.
* Return         : None.
*******************************************************************************/
void Read_Request_CB(uint16_t handle)
{
 8001394:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001398:	b08e      	sub	sp, #56	@ 0x38
 800139a:	af00      	add	r7, sp, #0
 800139c:	4603      	mov	r3, r0
 800139e:	84fb      	strh	r3, [r7, #38]	@ 0x26
  tBleStatus ret;

  if(handle == AccGyroMagCharHandle + 1)
 80013a0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80013a2:	4b57      	ldr	r3, [pc, #348]	@ (8001500 <Read_Request_CB+0x16c>)
 80013a4:	881b      	ldrh	r3, [r3, #0]
 80013a6:	3301      	adds	r3, #1
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d105      	bne.n	80013b8 <Read_Request_CB+0x24>
  {
    Acc_Update(&x_axes, &g_axes, &m_axes);
 80013ac:	4a55      	ldr	r2, [pc, #340]	@ (8001504 <Read_Request_CB+0x170>)
 80013ae:	4956      	ldr	r1, [pc, #344]	@ (8001508 <Read_Request_CB+0x174>)
 80013b0:	4856      	ldr	r0, [pc, #344]	@ (800150c <Read_Request_CB+0x178>)
 80013b2:	f7ff ff1f 	bl	80011f4 <Acc_Update>
 80013b6:	e091      	b.n	80014dc <Read_Request_CB+0x148>
  }
  else if (handle == EnvironmentalCharHandle + 1)
 80013b8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80013ba:	4b55      	ldr	r3, [pc, #340]	@ (8001510 <Read_Request_CB+0x17c>)
 80013bc:	881b      	ldrh	r3, [r3, #0]
 80013be:	3301      	adds	r3, #1
 80013c0:	429a      	cmp	r2, r3
 80013c2:	f040 808b 	bne.w	80014dc <Read_Request_CB+0x148>
  {
    float data_t, data_p;
    data_t = 27.0 + ((uint64_t)rand()*5)/RAND_MAX; //T sensor emulation
 80013c6:	f009 fcdb 	bl	800ad80 <rand>
 80013ca:	4603      	mov	r3, r0
 80013cc:	17da      	asrs	r2, r3, #31
 80013ce:	61bb      	str	r3, [r7, #24]
 80013d0:	61fa      	str	r2, [r7, #28]
 80013d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013d6:	f04f 0000 	mov.w	r0, #0
 80013da:	f04f 0100 	mov.w	r1, #0
 80013de:	0099      	lsls	r1, r3, #2
 80013e0:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80013e4:	0090      	lsls	r0, r2, #2
 80013e6:	4602      	mov	r2, r0
 80013e8:	460b      	mov	r3, r1
 80013ea:	69b9      	ldr	r1, [r7, #24]
 80013ec:	1851      	adds	r1, r2, r1
 80013ee:	6139      	str	r1, [r7, #16]
 80013f0:	69f9      	ldr	r1, [r7, #28]
 80013f2:	eb43 0101 	adc.w	r1, r3, r1
 80013f6:	6179      	str	r1, [r7, #20]
 80013f8:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80013fc:	f04f 0300 	mov.w	r3, #0
 8001400:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001404:	f7ff f948 	bl	8000698 <__aeabi_uldivmod>
 8001408:	4602      	mov	r2, r0
 800140a:	460b      	mov	r3, r1
 800140c:	4610      	mov	r0, r2
 800140e:	4619      	mov	r1, r3
 8001410:	f7ff f8bc 	bl	800058c <__aeabi_ul2d>
 8001414:	f04f 0200 	mov.w	r2, #0
 8001418:	4b3e      	ldr	r3, [pc, #248]	@ (8001514 <Read_Request_CB+0x180>)
 800141a:	f7fe ff37 	bl	800028c <__adddf3>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	4610      	mov	r0, r2
 8001424:	4619      	mov	r1, r3
 8001426:	f7ff f8e7 	bl	80005f8 <__aeabi_d2f>
 800142a:	4603      	mov	r3, r0
 800142c:	637b      	str	r3, [r7, #52]	@ 0x34
    data_p = 1000.0 + ((uint64_t)rand()*100)/RAND_MAX; //P sensor emulation
 800142e:	f009 fca7 	bl	800ad80 <rand>
 8001432:	4603      	mov	r3, r0
 8001434:	17da      	asrs	r2, r3, #31
 8001436:	4698      	mov	r8, r3
 8001438:	4691      	mov	r9, r2
 800143a:	4642      	mov	r2, r8
 800143c:	464b      	mov	r3, r9
 800143e:	1891      	adds	r1, r2, r2
 8001440:	6039      	str	r1, [r7, #0]
 8001442:	415b      	adcs	r3, r3
 8001444:	607b      	str	r3, [r7, #4]
 8001446:	e9d7 2300 	ldrd	r2, r3, [r7]
 800144a:	eb12 0408 	adds.w	r4, r2, r8
 800144e:	eb43 0509 	adc.w	r5, r3, r9
 8001452:	f04f 0200 	mov.w	r2, #0
 8001456:	f04f 0300 	mov.w	r3, #0
 800145a:	016b      	lsls	r3, r5, #5
 800145c:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001460:	0162      	lsls	r2, r4, #5
 8001462:	eb14 0a02 	adds.w	sl, r4, r2
 8001466:	eb45 0b03 	adc.w	fp, r5, r3
 800146a:	eb1a 0308 	adds.w	r3, sl, r8
 800146e:	60bb      	str	r3, [r7, #8]
 8001470:	eb4b 0309 	adc.w	r3, fp, r9
 8001474:	60fb      	str	r3, [r7, #12]
 8001476:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800147a:	f04f 0300 	mov.w	r3, #0
 800147e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001482:	f7ff f909 	bl	8000698 <__aeabi_uldivmod>
 8001486:	4602      	mov	r2, r0
 8001488:	460b      	mov	r3, r1
 800148a:	4610      	mov	r0, r2
 800148c:	4619      	mov	r1, r3
 800148e:	f7ff f87d 	bl	800058c <__aeabi_ul2d>
 8001492:	f04f 0200 	mov.w	r2, #0
 8001496:	4b20      	ldr	r3, [pc, #128]	@ (8001518 <Read_Request_CB+0x184>)
 8001498:	f7fe fef8 	bl	800028c <__adddf3>
 800149c:	4602      	mov	r2, r0
 800149e:	460b      	mov	r3, r1
 80014a0:	4610      	mov	r0, r2
 80014a2:	4619      	mov	r1, r3
 80014a4:	f7ff f8a8 	bl	80005f8 <__aeabi_d2f>
 80014a8:	4603      	mov	r3, r0
 80014aa:	633b      	str	r3, [r7, #48]	@ 0x30
    BlueMS_Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 80014ac:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80014b0:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800151c <Read_Request_CB+0x188>
 80014b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014b8:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 80014bc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80014c0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80014c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014cc:	ee17 3a90 	vmov	r3, s15
 80014d0:	b21b      	sxth	r3, r3
 80014d2:	4619      	mov	r1, r3
 80014d4:	ee16 0a90 	vmov	r0, s13
 80014d8:	f000 f824 	bl	8001524 <BlueMS_Environmental_Update>
  }

  if(connection_handle !=0)
 80014dc:	4b10      	ldr	r3, [pc, #64]	@ (8001520 <Read_Request_CB+0x18c>)
 80014de:	881b      	ldrh	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d007      	beq.n	80014f4 <Read_Request_CB+0x160>
  {
    ret = aci_gatt_allow_read(connection_handle);
 80014e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001520 <Read_Request_CB+0x18c>)
 80014e6:	881b      	ldrh	r3, [r3, #0]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f007 fc73 	bl	8008dd4 <aci_gatt_allow_read>
 80014ee:	4603      	mov	r3, r0
 80014f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (ret != BLE_STATUS_SUCCESS)
    {
      PRINTF("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
    }
  }
}
 80014f4:	bf00      	nop
 80014f6:	3738      	adds	r7, #56	@ 0x38
 80014f8:	46bd      	mov	sp, r7
 80014fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80014fe:	bf00      	nop
 8001500:	200000e4 	.word	0x200000e4
 8001504:	2000012c 	.word	0x2000012c
 8001508:	20000120 	.word	0x20000120
 800150c:	20000114 	.word	0x20000114
 8001510:	200000e2 	.word	0x200000e2
 8001514:	403b0000 	.word	0x403b0000
 8001518:	408f4000 	.word	0x408f4000
 800151c:	42c80000 	.word	0x42c80000
 8001520:	2000010c 	.word	0x2000010c

08001524 <BlueMS_Environmental_Update>:

tBleStatus BlueMS_Environmental_Update(int32_t press, int16_t temp)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b088      	sub	sp, #32
 8001528:	af02      	add	r7, sp, #8
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	460b      	mov	r3, r1
 800152e:	807b      	strh	r3, [r7, #2]
  tBleStatus ret;
  uint8_t buff[8];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 8001530:	f001 ffc4 	bl	80034bc <HAL_GetTick>
 8001534:	4603      	mov	r3, r0
 8001536:	08db      	lsrs	r3, r3, #3
 8001538:	b2db      	uxtb	r3, r3
 800153a:	733b      	strb	r3, [r7, #12]
 800153c:	f001 ffbe 	bl	80034bc <HAL_GetTick>
 8001540:	4603      	mov	r3, r0
 8001542:	0adb      	lsrs	r3, r3, #11
 8001544:	b2db      	uxtb	r3, r3
 8001546:	737b      	strb	r3, [r7, #13]

  HOST_TO_LE_32(buff+2,press);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	b2db      	uxtb	r3, r3
 800154c:	73bb      	strb	r3, [r7, #14]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	121b      	asrs	r3, r3, #8
 8001552:	b2db      	uxtb	r3, r3
 8001554:	73fb      	strb	r3, [r7, #15]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	141b      	asrs	r3, r3, #16
 800155a:	b2db      	uxtb	r3, r3
 800155c:	743b      	strb	r3, [r7, #16]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	161b      	asrs	r3, r3, #24
 8001562:	b2db      	uxtb	r3, r3
 8001564:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,temp);
 8001566:	887b      	ldrh	r3, [r7, #2]
 8001568:	b2db      	uxtb	r3, r3
 800156a:	74bb      	strb	r3, [r7, #18]
 800156c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001570:	121b      	asrs	r3, r3, #8
 8001572:	b21b      	sxth	r3, r3
 8001574:	b2db      	uxtb	r3, r3
 8001576:	74fb      	strb	r3, [r7, #19]

  ret = aci_gatt_update_char_value(HWServW2STHandle, EnvironmentalCharHandle,
 8001578:	4b0b      	ldr	r3, [pc, #44]	@ (80015a8 <BlueMS_Environmental_Update+0x84>)
 800157a:	8818      	ldrh	r0, [r3, #0]
 800157c:	4b0b      	ldr	r3, [pc, #44]	@ (80015ac <BlueMS_Environmental_Update+0x88>)
 800157e:	8819      	ldrh	r1, [r3, #0]
 8001580:	f107 030c 	add.w	r3, r7, #12
 8001584:	9300      	str	r3, [sp, #0]
 8001586:	2308      	movs	r3, #8
 8001588:	2200      	movs	r2, #0
 800158a:	f007 fb93 	bl	8008cb4 <aci_gatt_update_char_value>
 800158e:	4603      	mov	r3, r0
 8001590:	75fb      	strb	r3, [r7, #23]
                                   0, 8, buff);

  if (ret != BLE_STATUS_SUCCESS){
 8001592:	7dfb      	ldrb	r3, [r7, #23]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <BlueMS_Environmental_Update+0x78>
    PRINTF("Error while updating TEMP characteristic: 0x%04X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8001598:	2347      	movs	r3, #71	@ 0x47
 800159a:	e000      	b.n	800159e <BlueMS_Environmental_Update+0x7a>
  }

  return BLE_STATUS_SUCCESS;
 800159c:	2300      	movs	r3, #0
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3718      	adds	r7, #24
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200000e0 	.word	0x200000e0
 80015ac:	200000e2 	.word	0x200000e2

080015b0 <Set_DeviceConnectable>:
 * Input          : None.
 * Output         : None.
 * Return         : None.
 *******************************************************************************/
void Set_DeviceConnectable(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b092      	sub	sp, #72	@ 0x48
 80015b4:	af08      	add	r7, sp, #32
  uint8_t ret;
  const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,SENSOR_DEMO_NAME};
 80015b6:	4a36      	ldr	r2, [pc, #216]	@ (8001690 <Set_DeviceConnectable+0xe0>)
 80015b8:	f107 031c 	add.w	r3, r7, #28
 80015bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015c0:	e883 0003 	stmia.w	r3, {r0, r1}

  uint8_t manuf_data[26] = {
 80015c4:	2302      	movs	r3, #2
 80015c6:	703b      	strb	r3, [r7, #0]
 80015c8:	230a      	movs	r3, #10
 80015ca:	707b      	strb	r3, [r7, #1]
 80015cc:	2300      	movs	r3, #0
 80015ce:	70bb      	strb	r3, [r7, #2]
 80015d0:	2308      	movs	r3, #8
 80015d2:	70fb      	strb	r3, [r7, #3]
 80015d4:	2309      	movs	r3, #9
 80015d6:	713b      	strb	r3, [r7, #4]
 80015d8:	2342      	movs	r3, #66	@ 0x42
 80015da:	717b      	strb	r3, [r7, #5]
 80015dc:	236c      	movs	r3, #108	@ 0x6c
 80015de:	71bb      	strb	r3, [r7, #6]
 80015e0:	2375      	movs	r3, #117	@ 0x75
 80015e2:	71fb      	strb	r3, [r7, #7]
 80015e4:	2365      	movs	r3, #101	@ 0x65
 80015e6:	723b      	strb	r3, [r7, #8]
 80015e8:	234e      	movs	r3, #78	@ 0x4e
 80015ea:	727b      	strb	r3, [r7, #9]
 80015ec:	2352      	movs	r3, #82	@ 0x52
 80015ee:	72bb      	strb	r3, [r7, #10]
 80015f0:	2347      	movs	r3, #71	@ 0x47
 80015f2:	72fb      	strb	r3, [r7, #11]
 80015f4:	230d      	movs	r3, #13
 80015f6:	733b      	strb	r3, [r7, #12]
 80015f8:	23ff      	movs	r3, #255	@ 0xff
 80015fa:	737b      	strb	r3, [r7, #13]
 80015fc:	2301      	movs	r3, #1
 80015fe:	73bb      	strb	r3, [r7, #14]
 8001600:	2380      	movs	r3, #128	@ 0x80
 8001602:	73fb      	strb	r3, [r7, #15]
 8001604:	2300      	movs	r3, #0
 8001606:	743b      	strb	r3, [r7, #16]
 8001608:	23f4      	movs	r3, #244	@ 0xf4
 800160a:	747b      	strb	r3, [r7, #17]
 800160c:	2300      	movs	r3, #0
 800160e:	74bb      	strb	r3, [r7, #18]
 8001610:	2300      	movs	r3, #0
 8001612:	74fb      	strb	r3, [r7, #19]
    0x80,
    0x00,
    0xF4, /* ACC+Gyro+Mag 0xE0 | 0x04 Temp | 0x10 Pressure */
    0x00, /*  */
    0x00, /*  */
    bdaddr[5], /* BLE MAC start -MSB first- */
 8001614:	4b1f      	ldr	r3, [pc, #124]	@ (8001694 <Set_DeviceConnectable+0xe4>)
 8001616:	795b      	ldrb	r3, [r3, #5]
  uint8_t manuf_data[26] = {
 8001618:	753b      	strb	r3, [r7, #20]
    bdaddr[4],
 800161a:	4b1e      	ldr	r3, [pc, #120]	@ (8001694 <Set_DeviceConnectable+0xe4>)
 800161c:	791b      	ldrb	r3, [r3, #4]
  uint8_t manuf_data[26] = {
 800161e:	757b      	strb	r3, [r7, #21]
    bdaddr[3],
 8001620:	4b1c      	ldr	r3, [pc, #112]	@ (8001694 <Set_DeviceConnectable+0xe4>)
 8001622:	78db      	ldrb	r3, [r3, #3]
  uint8_t manuf_data[26] = {
 8001624:	75bb      	strb	r3, [r7, #22]
    bdaddr[2],
 8001626:	4b1b      	ldr	r3, [pc, #108]	@ (8001694 <Set_DeviceConnectable+0xe4>)
 8001628:	789b      	ldrb	r3, [r3, #2]
  uint8_t manuf_data[26] = {
 800162a:	75fb      	strb	r3, [r7, #23]
    bdaddr[1],
 800162c:	4b19      	ldr	r3, [pc, #100]	@ (8001694 <Set_DeviceConnectable+0xe4>)
 800162e:	785b      	ldrb	r3, [r3, #1]
  uint8_t manuf_data[26] = {
 8001630:	763b      	strb	r3, [r7, #24]
    bdaddr[0]  /* BLE MAC stop */
 8001632:	4b18      	ldr	r3, [pc, #96]	@ (8001694 <Set_DeviceConnectable+0xe4>)
 8001634:	781b      	ldrb	r3, [r3, #0]
  uint8_t manuf_data[26] = {
 8001636:	767b      	strb	r3, [r7, #25]
  };

  manuf_data[18] |= 0x01; /* Sensor Fusion */
 8001638:	7cbb      	ldrb	r3, [r7, #18]
 800163a:	f043 0301 	orr.w	r3, r3, #1
 800163e:	b2db      	uxtb	r3, r3
 8001640:	74bb      	strb	r3, [r7, #18]

  hci_le_set_scan_resp_data(0, NULL);
 8001642:	2100      	movs	r1, #0
 8001644:	2000      	movs	r0, #0
 8001646:	f007 fd26 	bl	8009096 <hci_le_set_scan_resp_data>

  PRINTF("Set General Discoverable Mode.\n");

  ret = aci_gap_set_discoverable(ADV_DATA_TYPE,
 800164a:	2300      	movs	r3, #0
 800164c:	9306      	str	r3, [sp, #24]
 800164e:	2300      	movs	r3, #0
 8001650:	9305      	str	r3, [sp, #20]
 8001652:	2300      	movs	r3, #0
 8001654:	9304      	str	r3, [sp, #16]
 8001656:	2300      	movs	r3, #0
 8001658:	9303      	str	r3, [sp, #12]
 800165a:	f107 031c 	add.w	r3, r7, #28
 800165e:	9302      	str	r3, [sp, #8]
 8001660:	2308      	movs	r3, #8
 8001662:	9301      	str	r3, [sp, #4]
 8001664:	2300      	movs	r3, #0
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	2301      	movs	r3, #1
 800166a:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 800166e:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8001672:	2000      	movs	r0, #0
 8001674:	f007 f815 	bl	80086a2 <aci_gap_set_discoverable>
 8001678:	4603      	mov	r3, r0
 800167a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                (ADV_INTERVAL_MIN_MS*1000)/625,(ADV_INTERVAL_MAX_MS*1000)/625,
                                 STATIC_RANDOM_ADDR, NO_WHITE_LIST_USE,
                                 sizeof(local_name), local_name, 0, NULL, 0, 0);

  aci_gap_update_adv_data(26, manuf_data);
 800167e:	463b      	mov	r3, r7
 8001680:	4619      	mov	r1, r3
 8001682:	201a      	movs	r0, #26
 8001684:	f007 f94e 	bl	8008924 <aci_gap_update_adv_data>
  {
    PRINTF("aci_gap_set_discoverable() failed: 0x%02x\r\n", ret);
  }
  else
    PRINTF("aci_gap_set_discoverable() --> SUCCESS\r\n");
}
 8001688:	bf00      	nop
 800168a:	3728      	adds	r7, #40	@ 0x28
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	0800bd9c 	.word	0x0800bd9c
 8001694:	200000d4 	.word	0x200000d4

08001698 <user_notify>:
 *         parsed.
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b088      	sub	sp, #32
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	61fb      	str	r3, [r7, #28]
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	3301      	adds	r3, #1
 80016a8:	61bb      	str	r3, [r7, #24]

  if(hci_pckt->type != HCI_EVENT_PKT)
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b04      	cmp	r3, #4
 80016b0:	d139      	bne.n	8001726 <user_notify+0x8e>
    return;

  switch(event_pckt->evt){
 80016b2:	69bb      	ldr	r3, [r7, #24]
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	2bff      	cmp	r3, #255	@ 0xff
 80016b8:	d01f      	beq.n	80016fa <user_notify+0x62>
 80016ba:	2bff      	cmp	r3, #255	@ 0xff
 80016bc:	dc38      	bgt.n	8001730 <user_notify+0x98>
 80016be:	2b05      	cmp	r3, #5
 80016c0:	d002      	beq.n	80016c8 <user_notify+0x30>
 80016c2:	2b3e      	cmp	r3, #62	@ 0x3e
 80016c4:	d003      	beq.n	80016ce <user_notify+0x36>
 80016c6:	e033      	b.n	8001730 <user_notify+0x98>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 80016c8:	f000 f836 	bl	8001738 <GAP_DisconnectionComplete_CB>
    }
    break;
 80016cc:	e030      	b.n	8001730 <user_notify+0x98>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 80016ce:	69bb      	ldr	r3, [r7, #24]
 80016d0:	3302      	adds	r3, #2
 80016d2:	60fb      	str	r3, [r7, #12]

      switch(evt->subevent){
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d126      	bne.n	800172a <user_notify+0x92>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	3301      	adds	r3, #1
 80016e0:	60bb      	str	r3, [r7, #8]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	1d5a      	adds	r2, r3, #5
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	4619      	mov	r1, r3
 80016f0:	4610      	mov	r0, r2
 80016f2:	f000 f837 	bl	8001764 <GAP_ConnectionComplete_CB>
        }
        break;
 80016f6:	bf00      	nop
      }
    }
    break;
 80016f8:	e017      	b.n	800172a <user_notify+0x92>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	3302      	adds	r3, #2
 80016fe:	617b      	str	r3, [r7, #20]
      switch(blue_evt->ecode){
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	881b      	ldrh	r3, [r3, #0]
 8001704:	b29b      	uxth	r3, r3
 8001706:	461a      	mov	r2, r3
 8001708:	f640 4314 	movw	r3, #3092	@ 0xc14
 800170c:	429a      	cmp	r2, r3
 800170e:	d10e      	bne.n	800172e <user_notify+0x96>

      case EVT_BLUE_GATT_READ_PERMIT_REQ:
        {
          evt_gatt_read_permit_req *pr = (void*)blue_evt->data;
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	3302      	adds	r3, #2
 8001714:	613b      	str	r3, [r7, #16]
          Read_Request_CB(pr->attr_handle);
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	885b      	ldrh	r3, [r3, #2]
 800171a:	b29b      	uxth	r3, r3
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff fe39 	bl	8001394 <Read_Request_CB>
        }
        break;
 8001722:	bf00      	nop
      }

    }
    break;
 8001724:	e003      	b.n	800172e <user_notify+0x96>
    return;
 8001726:	bf00      	nop
 8001728:	e002      	b.n	8001730 <user_notify+0x98>
    break;
 800172a:	bf00      	nop
 800172c:	e000      	b.n	8001730 <user_notify+0x98>
    break;
 800172e:	bf00      	nop
  }
}
 8001730:	3720      	adds	r7, #32
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
	...

08001738 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device gets disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  connected = FALSE;
 800173c:	4b06      	ldr	r3, [pc, #24]	@ (8001758 <GAP_DisconnectionComplete_CB+0x20>)
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
  PRINTF("Disconnected\n");
  /* Make the device connectable again. */
  set_connectable = TRUE;
 8001742:	4b06      	ldr	r3, [pc, #24]	@ (800175c <GAP_DisconnectionComplete_CB+0x24>)
 8001744:	2201      	movs	r2, #1
 8001746:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 8001748:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <GAP_DisconnectionComplete_CB+0x28>)
 800174a:	2200      	movs	r2, #0
 800174c:	701a      	strb	r2, [r3, #0]
}
 800174e:	bf00      	nop
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr
 8001758:	20000110 	.word	0x20000110
 800175c:	20000001 	.word	0x20000001
 8001760:	2000010e 	.word	0x2000010e

08001764 <GAP_ConnectionComplete_CB>:
 * @param  uint8_t Address of peer device
 * @param  uint16_t Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	460b      	mov	r3, r1
 800176e:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 8001770:	4b0a      	ldr	r3, [pc, #40]	@ (800179c <GAP_ConnectionComplete_CB+0x38>)
 8001772:	2201      	movs	r2, #1
 8001774:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 8001776:	4a0a      	ldr	r2, [pc, #40]	@ (80017a0 <GAP_ConnectionComplete_CB+0x3c>)
 8001778:	887b      	ldrh	r3, [r7, #2]
 800177a:	8013      	strh	r3, [r2, #0]

  PRINTF("Connected to device:");
  for(uint32_t i = 5; i > 0; i--){
 800177c:	2305      	movs	r3, #5
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	e002      	b.n	8001788 <GAP_ConnectionComplete_CB+0x24>
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	3b01      	subs	r3, #1
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d1f9      	bne.n	8001782 <GAP_ConnectionComplete_CB+0x1e>
    PRINTF("%02X-", addr[i]);
  }
  PRINTF("%02X\n", addr[0]);
}
 800178e:	bf00      	nop
 8001790:	bf00      	nop
 8001792:	3714      	adds	r7, #20
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	20000110 	.word	0x20000110
 80017a0:	2000010c 	.word	0x2000010c

080017a4 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b088      	sub	sp, #32
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ac:	4b1f      	ldr	r3, [pc, #124]	@ (800182c <HCI_TL_SPI_Init+0x88>)
 80017ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b0:	4a1e      	ldr	r2, [pc, #120]	@ (800182c <HCI_TL_SPI_Init+0x88>)
 80017b2:	f043 0301 	orr.w	r3, r3, #1
 80017b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b8:	4b1c      	ldr	r3, [pc, #112]	@ (800182c <HCI_TL_SPI_Init+0x88>)
 80017ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017bc:	f003 0301 	and.w	r3, r3, #1
 80017c0:	60bb      	str	r3, [r7, #8]
 80017c2:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 80017c4:	2340      	movs	r3, #64	@ 0x40
 80017c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017c8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80017cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80017d2:	f107 030c 	add.w	r3, r7, #12
 80017d6:	4619      	mov	r1, r3
 80017d8:	4815      	ldr	r0, [pc, #84]	@ (8001830 <HCI_TL_SPI_Init+0x8c>)
 80017da:	f002 f8eb 	bl	80039b4 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80017de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e4:	2301      	movs	r3, #1
 80017e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e8:	2300      	movs	r3, #0
 80017ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ec:	2300      	movs	r3, #0
 80017ee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80017f0:	f107 030c 	add.w	r3, r7, #12
 80017f4:	4619      	mov	r1, r3
 80017f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017fa:	f002 f8db 	bl	80039b4 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80017fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001802:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001804:	2301      	movs	r3, #1
 8001806:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180c:	2300      	movs	r3, #0
 800180e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8001810:	f107 030c 	add.w	r3, r7, #12
 8001814:	4619      	mov	r1, r3
 8001816:	4807      	ldr	r0, [pc, #28]	@ (8001834 <HCI_TL_SPI_Init+0x90>)
 8001818:	f002 f8cc 	bl	80039b4 <HAL_GPIO_Init>

  return BSP_SPI3_Init();
 800181c:	f001 fbc2 	bl	8002fa4 <BSP_SPI3_Init>
 8001820:	4603      	mov	r3, r0
}
 8001822:	4618      	mov	r0, r3
 8001824:	3720      	adds	r7, #32
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40021000 	.word	0x40021000
 8001830:	48001000 	.word	0x48001000
 8001834:	48000c00 	.word	0x48000c00

08001838 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 800183c:	2140      	movs	r1, #64	@ 0x40
 800183e:	4808      	ldr	r0, [pc, #32]	@ (8001860 <HCI_TL_SPI_DeInit+0x28>)
 8001840:	f002 fa62 	bl	8003d08 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8001844:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001848:	4806      	ldr	r0, [pc, #24]	@ (8001864 <HCI_TL_SPI_DeInit+0x2c>)
 800184a:	f002 fa5d 	bl	8003d08 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 800184e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001852:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001856:	f002 fa57 	bl	8003d08 <HAL_GPIO_DeInit>
  return 0;
 800185a:	2300      	movs	r3, #0
}
 800185c:	4618      	mov	r0, r3
 800185e:	bd80      	pop	{r7, pc}
 8001860:	48001000 	.word	0x48001000
 8001864:	48000c00 	.word	0x48000c00

08001868 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800186c:	2201      	movs	r2, #1
 800186e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001872:	480d      	ldr	r0, [pc, #52]	@ (80018a8 <HCI_TL_SPI_Reset+0x40>)
 8001874:	f002 fb54 	bl	8003f20 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8001878:	2200      	movs	r2, #0
 800187a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800187e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001882:	f002 fb4d 	bl	8003f20 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8001886:	2005      	movs	r0, #5
 8001888:	f001 fe24 	bl	80034d4 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 800188c:	2201      	movs	r2, #1
 800188e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001892:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001896:	f002 fb43 	bl	8003f20 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800189a:	2005      	movs	r0, #5
 800189c:	f001 fe1a 	bl	80034d4 <HAL_Delay>
  return 0;
 80018a0:	2300      	movs	r3, #0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	48000c00 	.word	0x48000c00

080018ac <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b088      	sub	sp, #32
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	460b      	mov	r3, r1
 80018b6:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 80018b8:	2300      	movs	r3, #0
 80018ba:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 80018bc:	23ff      	movs	r3, #255	@ 0xff
 80018be:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 80018c0:	230b      	movs	r3, #11
 80018c2:	617b      	str	r3, [r7, #20]
 80018c4:	2300      	movs	r3, #0
 80018c6:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80018c8:	2200      	movs	r2, #0
 80018ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018ce:	4822      	ldr	r0, [pc, #136]	@ (8001958 <HCI_TL_SPI_Receive+0xac>)
 80018d0:	f002 fb26 	bl	8003f20 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 80018d4:	f107 010c 	add.w	r1, r7, #12
 80018d8:	f107 0314 	add.w	r3, r7, #20
 80018dc:	2205      	movs	r2, #5
 80018de:	4618      	mov	r0, r3
 80018e0:	f001 fb90 	bl	8003004 <BSP_SPI3_SendRecv>

  if(header_slave[0] == 0x02)
 80018e4:	7b3b      	ldrb	r3, [r7, #12]
 80018e6:	2b02      	cmp	r3, #2
 80018e8:	d12a      	bne.n	8001940 <HCI_TL_SPI_Receive+0x94>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 80018ea:	7c3b      	ldrb	r3, [r7, #16]
 80018ec:	b21b      	sxth	r3, r3
 80018ee:	021b      	lsls	r3, r3, #8
 80018f0:	b21a      	sxth	r2, r3
 80018f2:	7bfb      	ldrb	r3, [r7, #15]
 80018f4:	b21b      	sxth	r3, r3
 80018f6:	4313      	orrs	r3, r2
 80018f8:	b21b      	sxth	r3, r3
 80018fa:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 80018fc:	8bfb      	ldrh	r3, [r7, #30]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d01e      	beq.n	8001940 <HCI_TL_SPI_Receive+0x94>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 8001902:	8bfa      	ldrh	r2, [r7, #30]
 8001904:	887b      	ldrh	r3, [r7, #2]
 8001906:	429a      	cmp	r2, r3
 8001908:	d901      	bls.n	800190e <HCI_TL_SPI_Receive+0x62>
        byte_count = size;
 800190a:	887b      	ldrh	r3, [r7, #2]
 800190c:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 800190e:	2300      	movs	r3, #0
 8001910:	777b      	strb	r3, [r7, #29]
 8001912:	e010      	b.n	8001936 <HCI_TL_SPI_Receive+0x8a>
      {
        BSP_SPI3_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 8001914:	f107 011b 	add.w	r1, r7, #27
 8001918:	f107 031c 	add.w	r3, r7, #28
 800191c:	2201      	movs	r2, #1
 800191e:	4618      	mov	r0, r3
 8001920:	f001 fb70 	bl	8003004 <BSP_SPI3_SendRecv>
        buffer[len] = read_char;
 8001924:	7f7b      	ldrb	r3, [r7, #29]
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	4413      	add	r3, r2
 800192a:	7efa      	ldrb	r2, [r7, #27]
 800192c:	b2d2      	uxtb	r2, r2
 800192e:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8001930:	7f7b      	ldrb	r3, [r7, #29]
 8001932:	3301      	adds	r3, #1
 8001934:	777b      	strb	r3, [r7, #29]
 8001936:	7f7b      	ldrb	r3, [r7, #29]
 8001938:	b29b      	uxth	r3, r3
 800193a:	8bfa      	ldrh	r2, [r7, #30]
 800193c:	429a      	cmp	r2, r3
 800193e:	d8e9      	bhi.n	8001914 <HCI_TL_SPI_Receive+0x68>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001940:	2201      	movs	r2, #1
 8001942:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001946:	4804      	ldr	r0, [pc, #16]	@ (8001958 <HCI_TL_SPI_Receive+0xac>)
 8001948:	f002 faea 	bl	8003f20 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 800194c:	7f7b      	ldrb	r3, [r7, #29]
}
 800194e:	4618      	mov	r0, r3
 8001950:	3720      	adds	r7, #32
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	48000c00 	.word	0x48000c00

0800195c <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b088      	sub	sp, #32
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	460b      	mov	r3, r1
 8001966:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8001968:	230a      	movs	r3, #10
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	2300      	movs	r3, #0
 800196e:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8001970:	f001 fda4 	bl	80034bc <HAL_GetTick>
 8001974:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 8001976:	2300      	movs	r3, #0
 8001978:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 800197a:	2200      	movs	r2, #0
 800197c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001980:	481c      	ldr	r0, [pc, #112]	@ (80019f4 <HCI_TL_SPI_Send+0x98>)
 8001982:	f002 facd 	bl	8003f20 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 8001986:	f107 0108 	add.w	r1, r7, #8
 800198a:	f107 0310 	add.w	r3, r7, #16
 800198e:	2205      	movs	r2, #5
 8001990:	4618      	mov	r0, r3
 8001992:	f001 fb37 	bl	8003004 <BSP_SPI3_SendRecv>

    if(header_slave[0] == 0x02)
 8001996:	7a3b      	ldrb	r3, [r7, #8]
 8001998:	2b02      	cmp	r3, #2
 800199a:	d10f      	bne.n	80019bc <HCI_TL_SPI_Send+0x60>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 800199c:	7a7b      	ldrb	r3, [r7, #9]
 800199e:	461a      	mov	r2, r3
 80019a0:	887b      	ldrh	r3, [r7, #2]
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d806      	bhi.n	80019b4 <HCI_TL_SPI_Send+0x58>
      {
        BSP_SPI3_SendRecv(buffer, read_char_buf, size);
 80019a6:	887b      	ldrh	r3, [r7, #2]
 80019a8:	461a      	mov	r2, r3
 80019aa:	4913      	ldr	r1, [pc, #76]	@ (80019f8 <HCI_TL_SPI_Send+0x9c>)
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f001 fb29 	bl	8003004 <BSP_SPI3_SendRecv>
 80019b2:	e006      	b.n	80019c2 <HCI_TL_SPI_Send+0x66>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 80019b4:	f06f 0301 	mvn.w	r3, #1
 80019b8:	61fb      	str	r3, [r7, #28]
 80019ba:	e002      	b.n	80019c2 <HCI_TL_SPI_Send+0x66>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 80019bc:	f04f 33ff 	mov.w	r3, #4294967295
 80019c0:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80019c2:	2201      	movs	r2, #1
 80019c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019c8:	480a      	ldr	r0, [pc, #40]	@ (80019f4 <HCI_TL_SPI_Send+0x98>)
 80019ca:	f002 faa9 	bl	8003f20 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 80019ce:	f001 fd75 	bl	80034bc <HAL_GetTick>
 80019d2:	4602      	mov	r2, r0
 80019d4:	69bb      	ldr	r3, [r7, #24]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	2b0f      	cmp	r3, #15
 80019da:	d903      	bls.n	80019e4 <HCI_TL_SPI_Send+0x88>
    {
      result = -3;
 80019dc:	f06f 0302 	mvn.w	r3, #2
 80019e0:	61fb      	str	r3, [r7, #28]
      break;
 80019e2:	e002      	b.n	80019ea <HCI_TL_SPI_Send+0x8e>
    }
  } while(result < 0);
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	dbc5      	blt.n	8001976 <HCI_TL_SPI_Send+0x1a>

  return result;
 80019ea:	69fb      	ldr	r3, [r7, #28]
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3720      	adds	r7, #32
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	48000c00 	.word	0x48000c00
 80019f8:	2000014c 	.word	0x2000014c

080019fc <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8001a00:	2140      	movs	r1, #64	@ 0x40
 8001a02:	4805      	ldr	r0, [pc, #20]	@ (8001a18 <IsDataAvailable+0x1c>)
 8001a04:	f002 fa74 	bl	8003ef0 <HAL_GPIO_ReadPin>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	bf0c      	ite	eq
 8001a0e:	2301      	moveq	r3, #1
 8001a10:	2300      	movne	r3, #0
 8001a12:	b2db      	uxtb	r3, r3
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	48001000 	.word	0x48001000

08001a1c <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b088      	sub	sp, #32
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 8001a22:	4b12      	ldr	r3, [pc, #72]	@ (8001a6c <hci_tl_lowlevel_init+0x50>)
 8001a24:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8001a26:	4b12      	ldr	r3, [pc, #72]	@ (8001a70 <hci_tl_lowlevel_init+0x54>)
 8001a28:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8001a2a:	4b12      	ldr	r3, [pc, #72]	@ (8001a74 <hci_tl_lowlevel_init+0x58>)
 8001a2c:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8001a2e:	4b12      	ldr	r3, [pc, #72]	@ (8001a78 <hci_tl_lowlevel_init+0x5c>)
 8001a30:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 8001a32:	4b12      	ldr	r3, [pc, #72]	@ (8001a7c <hci_tl_lowlevel_init+0x60>)
 8001a34:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 8001a36:	4b12      	ldr	r3, [pc, #72]	@ (8001a80 <hci_tl_lowlevel_init+0x64>)
 8001a38:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8001a3a:	1d3b      	adds	r3, r7, #4
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f007 fc49 	bl	80092d4 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 8001a42:	4910      	ldr	r1, [pc, #64]	@ (8001a84 <hci_tl_lowlevel_init+0x68>)
 8001a44:	4810      	ldr	r0, [pc, #64]	@ (8001a88 <hci_tl_lowlevel_init+0x6c>)
 8001a46:	f001 ff71 	bl	800392c <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8001a4a:	4a10      	ldr	r2, [pc, #64]	@ (8001a8c <hci_tl_lowlevel_init+0x70>)
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	480e      	ldr	r0, [pc, #56]	@ (8001a88 <hci_tl_lowlevel_init+0x6c>)
 8001a50:	f001 ff52 	bl	80038f8 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001a54:	2200      	movs	r2, #0
 8001a56:	2100      	movs	r1, #0
 8001a58:	2017      	movs	r0, #23
 8001a5a:	f001 fe17 	bl	800368c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a5e:	2017      	movs	r0, #23
 8001a60:	f001 fe30 	bl	80036c4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8001a64:	bf00      	nop
 8001a66:	3720      	adds	r7, #32
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	080017a5 	.word	0x080017a5
 8001a70:	08001839 	.word	0x08001839
 8001a74:	0800195d 	.word	0x0800195d
 8001a78:	080018ad 	.word	0x080018ad
 8001a7c:	08001869 	.word	0x08001869
 8001a80:	08003045 	.word	0x08003045
 8001a84:	16000006 	.word	0x16000006
 8001a88:	20000144 	.word	0x20000144
 8001a8c:	08001a91 	.word	0x08001a91

08001a90 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8001a94:	e005      	b.n	8001aa2 <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 8001a96:	2000      	movs	r0, #0
 8001a98:	f007 fd80 	bl	800959c <hci_notify_asynch_evt>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d105      	bne.n	8001aae <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 8001aa2:	f7ff ffab 	bl	80019fc <IsDataAvailable>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d1f4      	bne.n	8001a96 <hci_tl_lowlevel_isr+0x6>
 8001aac:	e000      	b.n	8001ab0 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8001aae:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8001ab0:	bd80      	pop	{r7, pc}
	...

08001ab4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60f8      	str	r0, [r7, #12]
 8001abc:	60b9      	str	r1, [r7, #8]
 8001abe:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	4a07      	ldr	r2, [pc, #28]	@ (8001ae0 <vApplicationGetIdleTaskMemory+0x2c>)
 8001ac4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	4a06      	ldr	r2, [pc, #24]	@ (8001ae4 <vApplicationGetIdleTaskMemory+0x30>)
 8001aca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2280      	movs	r2, #128	@ 0x80
 8001ad0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001ad2:	bf00      	nop
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	2000024c 	.word	0x2000024c
 8001ae4:	200002a0 	.word	0x200002a0

08001ae8 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch){
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001af0:	1d39      	adds	r1, r7, #4
 8001af2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001af6:	2201      	movs	r2, #1
 8001af8:	4803      	ldr	r0, [pc, #12]	@ (8001b08 <__io_putchar+0x20>)
 8001afa:	f005 fd2f 	bl	800755c <HAL_UART_Transmit>
	return ch;
 8001afe:	687b      	ldr	r3, [r7, #4]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	2000051c 	.word	0x2000051c

08001b0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b0c:	b5b0      	push	{r4, r5, r7, lr}
 8001b0e:	b08e      	sub	sp, #56	@ 0x38
 8001b10:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b12:	f001 fca7 	bl	8003464 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b16:	f000 f841 	bl	8001b9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b1a:	f000 f98d 	bl	8001e38 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8001b1e:	f000 f89f 	bl	8001c60 <MX_DFSDM1_Init>
  //MX_I2C2_Init();
  MX_QUADSPI_Init();
 8001b22:	f000 f8d5 	bl	8001cd0 <MX_QUADSPI_Init>
  MX_USART1_UART_Init();
 8001b26:	f000 f8f9 	bl	8001d1c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001b2a:	f000 f927 	bl	8001d7c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001b2e:	f000 f955 	bl	8001ddc <MX_USB_OTG_FS_PCD_Init>
  MX_BlueNRG_MS_Init();
 8001b32:	f7fe ff47 	bl	80009c4 <MX_BlueNRG_MS_Init>
  /* USER CODE BEGIN 2 */
  BSP_ACCELERO_Init();
 8001b36:	f001 fc3d 	bl	80033b4 <BSP_ACCELERO_Init>
  /* definition and creation of defaultTask */
  /*osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);*/

  /* definition and creation of myTaskBLE */
  osThreadStaticDef(myTaskBLE, StartTaskBLE, osPriorityNormal, 0, 512, myTaskBLEBuffer, &myTaskBLEControlBlock);
 8001b3a:	4b14      	ldr	r3, [pc, #80]	@ (8001b8c <main+0x80>)
 8001b3c:	f107 041c 	add.w	r4, r7, #28
 8001b40:	461d      	mov	r5, r3
 8001b42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b46:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b4a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTaskBLEHandle = osThreadCreate(osThread(myTaskBLE), NULL);
 8001b4e:	f107 031c 	add.w	r3, r7, #28
 8001b52:	2100      	movs	r1, #0
 8001b54:	4618      	mov	r0, r3
 8001b56:	f007 fea3 	bl	80098a0 <osThreadCreate>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	4a0c      	ldr	r2, [pc, #48]	@ (8001b90 <main+0x84>)
 8001b5e:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTaskACC */
  osThreadStaticDef(myTaskACC, StartTaskACC, osPriorityNormal, 0, 512, myTaskACCBuffer, &myTaskACCControlBlock);
 8001b60:	4b0c      	ldr	r3, [pc, #48]	@ (8001b94 <main+0x88>)
 8001b62:	463c      	mov	r4, r7
 8001b64:	461d      	mov	r5, r3
 8001b66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTaskACCHandle = osThreadCreate(osThread(myTaskACC), NULL);
 8001b72:	463b      	mov	r3, r7
 8001b74:	2100      	movs	r1, #0
 8001b76:	4618      	mov	r0, r3
 8001b78:	f007 fe92 	bl	80098a0 <osThreadCreate>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	4a06      	ldr	r2, [pc, #24]	@ (8001b98 <main+0x8c>)
 8001b80:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001b82:	f007 fe86 	bl	8009892 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b86:	bf00      	nop
 8001b88:	e7fd      	b.n	8001b86 <main+0x7a>
 8001b8a:	bf00      	nop
 8001b8c:	0800bdb0 	.word	0x0800bdb0
 8001b90:	20000b10 	.word	0x20000b10
 8001b94:	0800bdd8 	.word	0x0800bdd8
 8001b98:	20001368 	.word	0x20001368

08001b9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b096      	sub	sp, #88	@ 0x58
 8001ba0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ba2:	f107 0314 	add.w	r3, r7, #20
 8001ba6:	2244      	movs	r2, #68	@ 0x44
 8001ba8:	2100      	movs	r1, #0
 8001baa:	4618      	mov	r0, r3
 8001bac:	f009 fa3d 	bl	800b02a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bb0:	463b      	mov	r3, r7
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	605a      	str	r2, [r3, #4]
 8001bb8:	609a      	str	r2, [r3, #8]
 8001bba:	60da      	str	r2, [r3, #12]
 8001bbc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001bbe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001bc2:	f003 f959 	bl	8004e78 <HAL_PWREx_ControlVoltageScaling>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001bcc:	f000 fb18 	bl	8002200 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001bd0:	f003 f934 	bl	8004e3c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001bd4:	4b21      	ldr	r3, [pc, #132]	@ (8001c5c <SystemClock_Config+0xc0>)
 8001bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bda:	4a20      	ldr	r2, [pc, #128]	@ (8001c5c <SystemClock_Config+0xc0>)
 8001bdc:	f023 0318 	bic.w	r3, r3, #24
 8001be0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001be4:	2314      	movs	r3, #20
 8001be6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001be8:	2301      	movs	r3, #1
 8001bea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001bec:	2301      	movs	r3, #1
 8001bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001bf4:	2360      	movs	r3, #96	@ 0x60
 8001bf6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001c00:	2301      	movs	r3, #1
 8001c02:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001c04:	2328      	movs	r3, #40	@ 0x28
 8001c06:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001c08:	2307      	movs	r3, #7
 8001c0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001c10:	2302      	movs	r3, #2
 8001c12:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c14:	f107 0314 	add.w	r3, r7, #20
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f003 fa4f 	bl	80050bc <HAL_RCC_OscConfig>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001c24:	f000 faec 	bl	8002200 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c28:	230f      	movs	r3, #15
 8001c2a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c30:	2300      	movs	r3, #0
 8001c32:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c34:	2300      	movs	r3, #0
 8001c36:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c3c:	463b      	mov	r3, r7
 8001c3e:	2104      	movs	r1, #4
 8001c40:	4618      	mov	r0, r3
 8001c42:	f003 fe17 	bl	8005874 <HAL_RCC_ClockConfig>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001c4c:	f000 fad8 	bl	8002200 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001c50:	f004 fb50 	bl	80062f4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001c54:	bf00      	nop
 8001c56:	3758      	adds	r7, #88	@ 0x58
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40021000 	.word	0x40021000

08001c60 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8001c64:	4b18      	ldr	r3, [pc, #96]	@ (8001cc8 <MX_DFSDM1_Init+0x68>)
 8001c66:	4a19      	ldr	r2, [pc, #100]	@ (8001ccc <MX_DFSDM1_Init+0x6c>)
 8001c68:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8001c6a:	4b17      	ldr	r3, [pc, #92]	@ (8001cc8 <MX_DFSDM1_Init+0x68>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8001c70:	4b15      	ldr	r3, [pc, #84]	@ (8001cc8 <MX_DFSDM1_Init+0x68>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8001c76:	4b14      	ldr	r3, [pc, #80]	@ (8001cc8 <MX_DFSDM1_Init+0x68>)
 8001c78:	2202      	movs	r2, #2
 8001c7a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001c7c:	4b12      	ldr	r3, [pc, #72]	@ (8001cc8 <MX_DFSDM1_Init+0x68>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8001c82:	4b11      	ldr	r3, [pc, #68]	@ (8001cc8 <MX_DFSDM1_Init+0x68>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8001c88:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc8 <MX_DFSDM1_Init+0x68>)
 8001c8a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c8e:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8001c90:	4b0d      	ldr	r3, [pc, #52]	@ (8001cc8 <MX_DFSDM1_Init+0x68>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001c96:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc8 <MX_DFSDM1_Init+0x68>)
 8001c98:	2204      	movs	r2, #4
 8001c9a:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8001c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc8 <MX_DFSDM1_Init+0x68>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8001ca2:	4b09      	ldr	r3, [pc, #36]	@ (8001cc8 <MX_DFSDM1_Init+0x68>)
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8001ca8:	4b07      	ldr	r3, [pc, #28]	@ (8001cc8 <MX_DFSDM1_Init+0x68>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8001cae:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <MX_DFSDM1_Init+0x68>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8001cb4:	4804      	ldr	r0, [pc, #16]	@ (8001cc8 <MX_DFSDM1_Init+0x68>)
 8001cb6:	f001 fd13 	bl	80036e0 <HAL_DFSDM_ChannelInit>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8001cc0:	f000 fa9e 	bl	8002200 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	200004a0 	.word	0x200004a0
 8001ccc:	40016020 	.word	0x40016020

08001cd0 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d14 <MX_QUADSPI_Init+0x44>)
 8001cd6:	4a10      	ldr	r2, [pc, #64]	@ (8001d18 <MX_QUADSPI_Init+0x48>)
 8001cd8:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8001cda:	4b0e      	ldr	r3, [pc, #56]	@ (8001d14 <MX_QUADSPI_Init+0x44>)
 8001cdc:	2202      	movs	r2, #2
 8001cde:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d14 <MX_QUADSPI_Init+0x44>)
 8001ce2:	2204      	movs	r2, #4
 8001ce4:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8001d14 <MX_QUADSPI_Init+0x44>)
 8001ce8:	2210      	movs	r2, #16
 8001cea:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8001cec:	4b09      	ldr	r3, [pc, #36]	@ (8001d14 <MX_QUADSPI_Init+0x44>)
 8001cee:	2217      	movs	r2, #23
 8001cf0:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001cf2:	4b08      	ldr	r3, [pc, #32]	@ (8001d14 <MX_QUADSPI_Init+0x44>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001cf8:	4b06      	ldr	r3, [pc, #24]	@ (8001d14 <MX_QUADSPI_Init+0x44>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001cfe:	4805      	ldr	r0, [pc, #20]	@ (8001d14 <MX_QUADSPI_Init+0x44>)
 8001d00:	f003 f920 	bl	8004f44 <HAL_QSPI_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001d0a:	f000 fa79 	bl	8002200 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	200004d8 	.word	0x200004d8
 8001d18:	a0001000 	.word	0xa0001000

08001d1c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d20:	4b14      	ldr	r3, [pc, #80]	@ (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d22:	4a15      	ldr	r2, [pc, #84]	@ (8001d78 <MX_USART1_UART_Init+0x5c>)
 8001d24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d26:	4b13      	ldr	r3, [pc, #76]	@ (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d2c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d2e:	4b11      	ldr	r3, [pc, #68]	@ (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d34:	4b0f      	ldr	r3, [pc, #60]	@ (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d40:	4b0c      	ldr	r3, [pc, #48]	@ (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d42:	220c      	movs	r2, #12
 8001d44:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d46:	4b0b      	ldr	r3, [pc, #44]	@ (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d4c:	4b09      	ldr	r3, [pc, #36]	@ (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d52:	4b08      	ldr	r3, [pc, #32]	@ (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d58:	4b06      	ldr	r3, [pc, #24]	@ (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d5e:	4805      	ldr	r0, [pc, #20]	@ (8001d74 <MX_USART1_UART_Init+0x58>)
 8001d60:	f005 fbae 	bl	80074c0 <HAL_UART_Init>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001d6a:	f000 fa49 	bl	8002200 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	2000051c 	.word	0x2000051c
 8001d78:	40013800 	.word	0x40013800

08001d7c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d80:	4b14      	ldr	r3, [pc, #80]	@ (8001dd4 <MX_USART3_UART_Init+0x58>)
 8001d82:	4a15      	ldr	r2, [pc, #84]	@ (8001dd8 <MX_USART3_UART_Init+0x5c>)
 8001d84:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001d86:	4b13      	ldr	r3, [pc, #76]	@ (8001dd4 <MX_USART3_UART_Init+0x58>)
 8001d88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d8c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d8e:	4b11      	ldr	r3, [pc, #68]	@ (8001dd4 <MX_USART3_UART_Init+0x58>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d94:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd4 <MX_USART3_UART_Init+0x58>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd4 <MX_USART3_UART_Init+0x58>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001da0:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd4 <MX_USART3_UART_Init+0x58>)
 8001da2:	220c      	movs	r2, #12
 8001da4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001da6:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd4 <MX_USART3_UART_Init+0x58>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dac:	4b09      	ldr	r3, [pc, #36]	@ (8001dd4 <MX_USART3_UART_Init+0x58>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001db2:	4b08      	ldr	r3, [pc, #32]	@ (8001dd4 <MX_USART3_UART_Init+0x58>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001db8:	4b06      	ldr	r3, [pc, #24]	@ (8001dd4 <MX_USART3_UART_Init+0x58>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001dbe:	4805      	ldr	r0, [pc, #20]	@ (8001dd4 <MX_USART3_UART_Init+0x58>)
 8001dc0:	f005 fb7e 	bl	80074c0 <HAL_UART_Init>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001dca:	f000 fa19 	bl	8002200 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001dce:	bf00      	nop
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	200005a4 	.word	0x200005a4
 8001dd8:	40004800 	.word	0x40004800

08001ddc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001de0:	4b14      	ldr	r3, [pc, #80]	@ (8001e34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001de2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001de6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001de8:	4b12      	ldr	r3, [pc, #72]	@ (8001e34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dea:	2206      	movs	r2, #6
 8001dec:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001dee:	4b11      	ldr	r3, [pc, #68]	@ (8001e34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001df0:	2202      	movs	r2, #2
 8001df2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001df4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001df6:	2202      	movs	r2, #2
 8001df8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001e34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001e00:	4b0c      	ldr	r3, [pc, #48]	@ (8001e34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001e06:	4b0b      	ldr	r3, [pc, #44]	@ (8001e34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8001e0c:	4b09      	ldr	r3, [pc, #36]	@ (8001e34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001e12:	4b08      	ldr	r3, [pc, #32]	@ (8001e34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001e18:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001e1e:	4805      	ldr	r0, [pc, #20]	@ (8001e34 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001e20:	f002 fed9 	bl	8004bd6 <HAL_PCD_Init>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001e2a:	f000 f9e9 	bl	8002200 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001e2e:	bf00      	nop
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	2000062c 	.word	0x2000062c

08001e38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b08a      	sub	sp, #40	@ 0x28
 8001e3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e3e:	f107 0314 	add.w	r3, r7, #20
 8001e42:	2200      	movs	r2, #0
 8001e44:	601a      	str	r2, [r3, #0]
 8001e46:	605a      	str	r2, [r3, #4]
 8001e48:	609a      	str	r2, [r3, #8]
 8001e4a:	60da      	str	r2, [r3, #12]
 8001e4c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e4e:	4bbd      	ldr	r3, [pc, #756]	@ (8002144 <MX_GPIO_Init+0x30c>)
 8001e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e52:	4abc      	ldr	r2, [pc, #752]	@ (8002144 <MX_GPIO_Init+0x30c>)
 8001e54:	f043 0310 	orr.w	r3, r3, #16
 8001e58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e5a:	4bba      	ldr	r3, [pc, #744]	@ (8002144 <MX_GPIO_Init+0x30c>)
 8001e5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e5e:	f003 0310 	and.w	r3, r3, #16
 8001e62:	613b      	str	r3, [r7, #16]
 8001e64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e66:	4bb7      	ldr	r3, [pc, #732]	@ (8002144 <MX_GPIO_Init+0x30c>)
 8001e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e6a:	4ab6      	ldr	r2, [pc, #728]	@ (8002144 <MX_GPIO_Init+0x30c>)
 8001e6c:	f043 0304 	orr.w	r3, r3, #4
 8001e70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e72:	4bb4      	ldr	r3, [pc, #720]	@ (8002144 <MX_GPIO_Init+0x30c>)
 8001e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e76:	f003 0304 	and.w	r3, r3, #4
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e7e:	4bb1      	ldr	r3, [pc, #708]	@ (8002144 <MX_GPIO_Init+0x30c>)
 8001e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e82:	4ab0      	ldr	r2, [pc, #704]	@ (8002144 <MX_GPIO_Init+0x30c>)
 8001e84:	f043 0301 	orr.w	r3, r3, #1
 8001e88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e8a:	4bae      	ldr	r3, [pc, #696]	@ (8002144 <MX_GPIO_Init+0x30c>)
 8001e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e8e:	f003 0301 	and.w	r3, r3, #1
 8001e92:	60bb      	str	r3, [r7, #8]
 8001e94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e96:	4bab      	ldr	r3, [pc, #684]	@ (8002144 <MX_GPIO_Init+0x30c>)
 8001e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e9a:	4aaa      	ldr	r2, [pc, #680]	@ (8002144 <MX_GPIO_Init+0x30c>)
 8001e9c:	f043 0302 	orr.w	r3, r3, #2
 8001ea0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ea2:	4ba8      	ldr	r3, [pc, #672]	@ (8002144 <MX_GPIO_Init+0x30c>)
 8001ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	607b      	str	r3, [r7, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eae:	4ba5      	ldr	r3, [pc, #660]	@ (8002144 <MX_GPIO_Init+0x30c>)
 8001eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb2:	4aa4      	ldr	r2, [pc, #656]	@ (8002144 <MX_GPIO_Init+0x30c>)
 8001eb4:	f043 0308 	orr.w	r3, r3, #8
 8001eb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eba:	4ba2      	ldr	r3, [pc, #648]	@ (8002144 <MX_GPIO_Init+0x30c>)
 8001ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ebe:	f003 0308 	and.w	r3, r3, #8
 8001ec2:	603b      	str	r3, [r7, #0]
 8001ec4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8001ecc:	489e      	ldr	r0, [pc, #632]	@ (8002148 <MX_GPIO_Init+0x310>)
 8001ece:	f002 f827 	bl	8003f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f248 1104 	movw	r1, #33028	@ 0x8104
 8001ed8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001edc:	f002 f820 	bl	8003f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	f24b 0114 	movw	r1, #45076	@ 0xb014
 8001ee6:	4899      	ldr	r0, [pc, #612]	@ (800214c <MX_GPIO_Init+0x314>)
 8001ee8:	f002 f81a 	bl	8003f20 <HAL_GPIO_WritePin>
                          |ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8001eec:	2200      	movs	r2, #0
 8001eee:	f241 0181 	movw	r1, #4225	@ 0x1081
 8001ef2:	4897      	ldr	r0, [pc, #604]	@ (8002150 <MX_GPIO_Init+0x318>)
 8001ef4:	f002 f814 	bl	8003f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001ef8:	2201      	movs	r2, #1
 8001efa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001efe:	4894      	ldr	r0, [pc, #592]	@ (8002150 <MX_GPIO_Init+0x318>)
 8001f00:	f002 f80e 	bl	8003f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001f04:	2200      	movs	r2, #0
 8001f06:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8001f0a:	4892      	ldr	r0, [pc, #584]	@ (8002154 <MX_GPIO_Init+0x31c>)
 8001f0c:	f002 f808 	bl	8003f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001f10:	2201      	movs	r2, #1
 8001f12:	2120      	movs	r1, #32
 8001f14:	488d      	ldr	r0, [pc, #564]	@ (800214c <MX_GPIO_Init+0x314>)
 8001f16:	f002 f803 	bl	8003f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	488a      	ldr	r0, [pc, #552]	@ (8002148 <MX_GPIO_Init+0x310>)
 8001f20:	f001 fffe 	bl	8003f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001f24:	f240 1315 	movw	r3, #277	@ 0x115
 8001f28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f32:	2300      	movs	r3, #0
 8001f34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f36:	f107 0314 	add.w	r3, r7, #20
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4882      	ldr	r0, [pc, #520]	@ (8002148 <MX_GPIO_Init+0x310>)
 8001f3e:	f001 fd39 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8001f42:	236a      	movs	r3, #106	@ 0x6a
 8001f44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f46:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	4619      	mov	r1, r3
 8001f56:	487c      	ldr	r0, [pc, #496]	@ (8002148 <MX_GPIO_Init+0x310>)
 8001f58:	f001 fd2c 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001f5c:	233f      	movs	r3, #63	@ 0x3f
 8001f5e:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001f60:	230b      	movs	r3, #11
 8001f62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f64:	2300      	movs	r3, #0
 8001f66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4879      	ldr	r0, [pc, #484]	@ (8002154 <MX_GPIO_Init+0x31c>)
 8001f70:	f001 fd20 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001f74:	2303      	movs	r3, #3
 8001f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f78:	2302      	movs	r3, #2
 8001f7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f80:	2303      	movs	r3, #3
 8001f82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001f84:	2308      	movs	r3, #8
 8001f86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f88:	f107 0314 	add.w	r3, r7, #20
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f92:	f001 fd0f 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8001f96:	f248 1304 	movw	r3, #33028	@ 0x8104
 8001f9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa8:	f107 0314 	add.w	r3, r7, #20
 8001fac:	4619      	mov	r1, r3
 8001fae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fb2:	f001 fcff 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8001fb6:	2308      	movs	r3, #8
 8001fb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fba:	2302      	movs	r3, #2
 8001fbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8001fca:	f107 0314 	add.w	r3, r7, #20
 8001fce:	4619      	mov	r1, r3
 8001fd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fd4:	f001 fcee 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001fd8:	2310      	movs	r3, #16
 8001fda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001fdc:	230b      	movs	r3, #11
 8001fde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8001fe4:	f107 0314 	add.w	r3, r7, #20
 8001fe8:	4619      	mov	r1, r3
 8001fea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fee:	f001 fce1 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8001ff2:	23e0      	movs	r3, #224	@ 0xe0
 8001ff4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffe:	2303      	movs	r3, #3
 8002000:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002002:	2305      	movs	r3, #5
 8002004:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002006:	f107 0314 	add.w	r3, r7, #20
 800200a:	4619      	mov	r1, r3
 800200c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002010:	f001 fcd0 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8002014:	2301      	movs	r3, #1
 8002016:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002018:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800201c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201e:	2300      	movs	r3, #0
 8002020:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8002022:	f107 0314 	add.w	r3, r7, #20
 8002026:	4619      	mov	r1, r3
 8002028:	4848      	ldr	r0, [pc, #288]	@ (800214c <MX_GPIO_Init+0x314>)
 800202a:	f001 fcc3 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 800202e:	2302      	movs	r3, #2
 8002030:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002032:	230b      	movs	r3, #11
 8002034:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002036:	2300      	movs	r3, #0
 8002038:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 800203a:	f107 0314 	add.w	r3, r7, #20
 800203e:	4619      	mov	r1, r3
 8002040:	4842      	ldr	r0, [pc, #264]	@ (800214c <MX_GPIO_Init+0x314>)
 8002042:	f001 fcb7 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin SPSGRF_915_SDN_Pin
                           ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8002046:	f24b 0334 	movw	r3, #45108	@ 0xb034
 800204a:	617b      	str	r3, [r7, #20]
                          |ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800204c:	2301      	movs	r3, #1
 800204e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002050:	2300      	movs	r3, #0
 8002052:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002054:	2300      	movs	r3, #0
 8002056:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002058:	f107 0314 	add.w	r3, r7, #20
 800205c:	4619      	mov	r1, r3
 800205e:	483b      	ldr	r0, [pc, #236]	@ (800214c <MX_GPIO_Init+0x314>)
 8002060:	f001 fca8 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8002064:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8002068:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800206a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800206e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002070:	2300      	movs	r3, #0
 8002072:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002074:	f107 0314 	add.w	r3, r7, #20
 8002078:	4619      	mov	r1, r3
 800207a:	4835      	ldr	r0, [pc, #212]	@ (8002150 <MX_GPIO_Init+0x318>)
 800207c:	f001 fc9a 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8002080:	f243 0381 	movw	r3, #12417	@ 0x3081
 8002084:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002086:	2301      	movs	r3, #1
 8002088:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208a:	2300      	movs	r3, #0
 800208c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800208e:	2300      	movs	r3, #0
 8002090:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002092:	f107 0314 	add.w	r3, r7, #20
 8002096:	4619      	mov	r1, r3
 8002098:	482d      	ldr	r0, [pc, #180]	@ (8002150 <MX_GPIO_Init+0x318>)
 800209a:	f001 fc8b 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 800209e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80020a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020a4:	2301      	movs	r3, #1
 80020a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a8:	2300      	movs	r3, #0
 80020aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ac:	2300      	movs	r3, #0
 80020ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020b0:	f107 0314 	add.w	r3, r7, #20
 80020b4:	4619      	mov	r1, r3
 80020b6:	4827      	ldr	r0, [pc, #156]	@ (8002154 <MX_GPIO_Init+0x31c>)
 80020b8:	f001 fc7c 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80020bc:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80020c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80020c2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80020c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c8:	2300      	movs	r3, #0
 80020ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020cc:	f107 0314 	add.w	r3, r7, #20
 80020d0:	4619      	mov	r1, r3
 80020d2:	4820      	ldr	r0, [pc, #128]	@ (8002154 <MX_GPIO_Init+0x31c>)
 80020d4:	f001 fc6e 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 80020d8:	2302      	movs	r3, #2
 80020da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020dc:	2302      	movs	r3, #2
 80020de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e4:	2303      	movs	r3, #3
 80020e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020e8:	2305      	movs	r3, #5
 80020ea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80020ec:	f107 0314 	add.w	r3, r7, #20
 80020f0:	4619      	mov	r1, r3
 80020f2:	4817      	ldr	r0, [pc, #92]	@ (8002150 <MX_GPIO_Init+0x318>)
 80020f4:	f001 fc5e 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80020f8:	2378      	movs	r3, #120	@ 0x78
 80020fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fc:	2302      	movs	r3, #2
 80020fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002100:	2300      	movs	r3, #0
 8002102:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002104:	2303      	movs	r3, #3
 8002106:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002108:	2307      	movs	r3, #7
 800210a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800210c:	f107 0314 	add.w	r3, r7, #20
 8002110:	4619      	mov	r1, r3
 8002112:	480f      	ldr	r0, [pc, #60]	@ (8002150 <MX_GPIO_Init+0x318>)
 8002114:	f001 fc4e 	bl	80039b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8002118:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800211c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800211e:	2312      	movs	r3, #18
 8002120:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002126:	2303      	movs	r3, #3
 8002128:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800212a:	2304      	movs	r3, #4
 800212c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800212e:	f107 0314 	add.w	r3, r7, #20
 8002132:	4619      	mov	r1, r3
 8002134:	4805      	ldr	r0, [pc, #20]	@ (800214c <MX_GPIO_Init+0x314>)
 8002136:	f001 fc3d 	bl	80039b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800213a:	2200      	movs	r2, #0
 800213c:	2105      	movs	r1, #5
 800213e:	2017      	movs	r0, #23
 8002140:	e00a      	b.n	8002158 <MX_GPIO_Init+0x320>
 8002142:	bf00      	nop
 8002144:	40021000 	.word	0x40021000
 8002148:	48001000 	.word	0x48001000
 800214c:	48000400 	.word	0x48000400
 8002150:	48000c00 	.word	0x48000c00
 8002154:	48000800 	.word	0x48000800
 8002158:	f001 fa98 	bl	800368c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800215c:	2017      	movs	r0, #23
 800215e:	f001 fab1 	bl	80036c4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002162:	2200      	movs	r2, #0
 8002164:	2105      	movs	r1, #5
 8002166:	2028      	movs	r0, #40	@ 0x28
 8002168:	f001 fa90 	bl	800368c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800216c:	2028      	movs	r0, #40	@ 0x28
 800216e:	f001 faa9 	bl	80036c4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002172:	bf00      	nop
 8002174:	3728      	adds	r7, #40	@ 0x28
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop

0800217c <StartTaskBLE>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskBLE */
void StartTaskBLE(void const * argument)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskBLE */
  /* Infinite loop */
  for(;;)
  {
	  MX_BlueNRG_MS_Process();
 8002184:	f7fe fcca 	bl	8000b1c <MX_BlueNRG_MS_Process>
	  int16_t pDataXYZ[3];  // <-- Declare the array here
	  	  for(;;)
	  	  {
	  	    osDelay(100);
 8002188:	2064      	movs	r0, #100	@ 0x64
 800218a:	f007 fbd5 	bl	8009938 <osDelay>
	  		BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 800218e:	f107 0308 	add.w	r3, r7, #8
 8002192:	4618      	mov	r0, r3
 8002194:	f001 f94e 	bl	8003434 <BSP_ACCELERO_AccGetXYZ>
	  		printf("x: %d\n", pDataXYZ[0]);
 8002198:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800219c:	4619      	mov	r1, r3
 800219e:	4808      	ldr	r0, [pc, #32]	@ (80021c0 <StartTaskBLE+0x44>)
 80021a0:	f008 feee 	bl	800af80 <iprintf>
	  		printf("y: %d\n", pDataXYZ[1]);
 80021a4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80021a8:	4619      	mov	r1, r3
 80021aa:	4806      	ldr	r0, [pc, #24]	@ (80021c4 <StartTaskBLE+0x48>)
 80021ac:	f008 fee8 	bl	800af80 <iprintf>

	  		printf("z: %d\n", pDataXYZ[2]);
 80021b0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80021b4:	4619      	mov	r1, r3
 80021b6:	4804      	ldr	r0, [pc, #16]	@ (80021c8 <StartTaskBLE+0x4c>)
 80021b8:	f008 fee2 	bl	800af80 <iprintf>
	  	    osDelay(100);
 80021bc:	bf00      	nop
 80021be:	e7e3      	b.n	8002188 <StartTaskBLE+0xc>
 80021c0:	0800bdf4 	.word	0x0800bdf4
 80021c4:	0800bdfc 	.word	0x0800bdfc
 80021c8:	0800be04 	.word	0x0800be04

080021cc <StartTaskACC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskACC */
void StartTaskACC(void const * argument)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskACC */
  for(;;)
  {
	    osDelay(100);
 80021d4:	2064      	movs	r0, #100	@ 0x64
 80021d6:	f007 fbaf 	bl	8009938 <osDelay>
 80021da:	e7fb      	b.n	80021d4 <StartTaskACC+0x8>

080021dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a04      	ldr	r2, [pc, #16]	@ (80021fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d101      	bne.n	80021f2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80021ee:	f001 f951 	bl	8003494 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80021f2:	bf00      	nop
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40001000 	.word	0x40001000

08002200 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002204:	b672      	cpsid	i
}
 8002206:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002208:	bf00      	nop
 800220a:	e7fd      	b.n	8002208 <Error_Handler+0x8>

0800220c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002212:	4b11      	ldr	r3, [pc, #68]	@ (8002258 <HAL_MspInit+0x4c>)
 8002214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002216:	4a10      	ldr	r2, [pc, #64]	@ (8002258 <HAL_MspInit+0x4c>)
 8002218:	f043 0301 	orr.w	r3, r3, #1
 800221c:	6613      	str	r3, [r2, #96]	@ 0x60
 800221e:	4b0e      	ldr	r3, [pc, #56]	@ (8002258 <HAL_MspInit+0x4c>)
 8002220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	607b      	str	r3, [r7, #4]
 8002228:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800222a:	4b0b      	ldr	r3, [pc, #44]	@ (8002258 <HAL_MspInit+0x4c>)
 800222c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800222e:	4a0a      	ldr	r2, [pc, #40]	@ (8002258 <HAL_MspInit+0x4c>)
 8002230:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002234:	6593      	str	r3, [r2, #88]	@ 0x58
 8002236:	4b08      	ldr	r3, [pc, #32]	@ (8002258 <HAL_MspInit+0x4c>)
 8002238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800223a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800223e:	603b      	str	r3, [r7, #0]
 8002240:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002242:	2200      	movs	r2, #0
 8002244:	210f      	movs	r1, #15
 8002246:	f06f 0001 	mvn.w	r0, #1
 800224a:	f001 fa1f 	bl	800368c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800224e:	bf00      	nop
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40021000 	.word	0x40021000

0800225c <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b0ac      	sub	sp, #176	@ 0xb0
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002264:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	60da      	str	r2, [r3, #12]
 8002272:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002274:	f107 0314 	add.w	r3, r7, #20
 8002278:	2288      	movs	r2, #136	@ 0x88
 800227a:	2100      	movs	r1, #0
 800227c:	4618      	mov	r0, r3
 800227e:	f008 fed4 	bl	800b02a <memset>
  if(DFSDM1_Init == 0)
 8002282:	4b25      	ldr	r3, [pc, #148]	@ (8002318 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d142      	bne.n	8002310 <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 800228a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800228e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8002290:	2300      	movs	r3, #0
 8002292:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002296:	f107 0314 	add.w	r3, r7, #20
 800229a:	4618      	mov	r0, r3
 800229c:	f003 fd40 	bl	8005d20 <HAL_RCCEx_PeriphCLKConfig>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80022a6:	f7ff ffab 	bl	8002200 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80022aa:	4b1c      	ldr	r3, [pc, #112]	@ (800231c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80022ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ae:	4a1b      	ldr	r2, [pc, #108]	@ (800231c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80022b0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80022b6:	4b19      	ldr	r3, [pc, #100]	@ (800231c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80022b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80022be:	613b      	str	r3, [r7, #16]
 80022c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022c2:	4b16      	ldr	r3, [pc, #88]	@ (800231c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80022c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c6:	4a15      	ldr	r2, [pc, #84]	@ (800231c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80022c8:	f043 0310 	orr.w	r3, r3, #16
 80022cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022ce:	4b13      	ldr	r3, [pc, #76]	@ (800231c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80022d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022d2:	f003 0310 	and.w	r3, r3, #16
 80022d6:	60fb      	str	r3, [r7, #12]
 80022d8:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 80022da:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80022de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e2:	2302      	movs	r3, #2
 80022e4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ee:	2300      	movs	r3, #0
 80022f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80022f4:	2306      	movs	r3, #6
 80022f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022fa:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80022fe:	4619      	mov	r1, r3
 8002300:	4807      	ldr	r0, [pc, #28]	@ (8002320 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8002302:	f001 fb57 	bl	80039b4 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8002306:	4b04      	ldr	r3, [pc, #16]	@ (8002318 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	3301      	adds	r3, #1
 800230c:	4a02      	ldr	r2, [pc, #8]	@ (8002318 <HAL_DFSDM_ChannelMspInit+0xbc>)
 800230e:	6013      	str	r3, [r2, #0]
  }

}
 8002310:	bf00      	nop
 8002312:	37b0      	adds	r7, #176	@ 0xb0
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20001bc0 	.word	0x20001bc0
 800231c:	40021000 	.word	0x40021000
 8002320:	48001000 	.word	0x48001000

08002324 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b0ac      	sub	sp, #176	@ 0xb0
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800232c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	60da      	str	r2, [r3, #12]
 800233a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800233c:	f107 0314 	add.w	r3, r7, #20
 8002340:	2288      	movs	r2, #136	@ 0x88
 8002342:	2100      	movs	r1, #0
 8002344:	4618      	mov	r0, r3
 8002346:	f008 fe70 	bl	800b02a <memset>
  if(hi2c->Instance==I2C2)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a21      	ldr	r2, [pc, #132]	@ (80023d4 <HAL_I2C_MspInit+0xb0>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d13b      	bne.n	80023cc <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002354:	2380      	movs	r3, #128	@ 0x80
 8002356:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002358:	2300      	movs	r3, #0
 800235a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800235c:	f107 0314 	add.w	r3, r7, #20
 8002360:	4618      	mov	r0, r3
 8002362:	f003 fcdd 	bl	8005d20 <HAL_RCCEx_PeriphCLKConfig>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d001      	beq.n	8002370 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800236c:	f7ff ff48 	bl	8002200 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002370:	4b19      	ldr	r3, [pc, #100]	@ (80023d8 <HAL_I2C_MspInit+0xb4>)
 8002372:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002374:	4a18      	ldr	r2, [pc, #96]	@ (80023d8 <HAL_I2C_MspInit+0xb4>)
 8002376:	f043 0302 	orr.w	r3, r3, #2
 800237a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800237c:	4b16      	ldr	r3, [pc, #88]	@ (80023d8 <HAL_I2C_MspInit+0xb4>)
 800237e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002380:	f003 0302 	and.w	r3, r3, #2
 8002384:	613b      	str	r3, [r7, #16]
 8002386:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8002388:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800238c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002390:	2312      	movs	r3, #18
 8002392:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002396:	2301      	movs	r3, #1
 8002398:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800239c:	2303      	movs	r3, #3
 800239e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80023a2:	2304      	movs	r3, #4
 80023a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80023ac:	4619      	mov	r1, r3
 80023ae:	480b      	ldr	r0, [pc, #44]	@ (80023dc <HAL_I2C_MspInit+0xb8>)
 80023b0:	f001 fb00 	bl	80039b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80023b4:	4b08      	ldr	r3, [pc, #32]	@ (80023d8 <HAL_I2C_MspInit+0xb4>)
 80023b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023b8:	4a07      	ldr	r2, [pc, #28]	@ (80023d8 <HAL_I2C_MspInit+0xb4>)
 80023ba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80023be:	6593      	str	r3, [r2, #88]	@ 0x58
 80023c0:	4b05      	ldr	r3, [pc, #20]	@ (80023d8 <HAL_I2C_MspInit+0xb4>)
 80023c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023c8:	60fb      	str	r3, [r7, #12]
 80023ca:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80023cc:	bf00      	nop
 80023ce:	37b0      	adds	r7, #176	@ 0xb0
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	40005800 	.word	0x40005800
 80023d8:	40021000 	.word	0x40021000
 80023dc:	48000400 	.word	0x48000400

080023e0 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a0b      	ldr	r2, [pc, #44]	@ (800241c <HAL_I2C_MspDeInit+0x3c>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d10f      	bne.n	8002412 <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80023f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002420 <HAL_I2C_MspDeInit+0x40>)
 80023f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002420 <HAL_I2C_MspDeInit+0x40>)
 80023f8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80023fc:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 80023fe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002402:	4808      	ldr	r0, [pc, #32]	@ (8002424 <HAL_I2C_MspDeInit+0x44>)
 8002404:	f001 fc80 	bl	8003d08 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8002408:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800240c:	4805      	ldr	r0, [pc, #20]	@ (8002424 <HAL_I2C_MspDeInit+0x44>)
 800240e:	f001 fc7b 	bl	8003d08 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8002412:	bf00      	nop
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40005800 	.word	0x40005800
 8002420:	40021000 	.word	0x40021000
 8002424:	48000400 	.word	0x48000400

08002428 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b08a      	sub	sp, #40	@ 0x28
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002430:	f107 0314 	add.w	r3, r7, #20
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]
 8002438:	605a      	str	r2, [r3, #4]
 800243a:	609a      	str	r2, [r3, #8]
 800243c:	60da      	str	r2, [r3, #12]
 800243e:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a17      	ldr	r2, [pc, #92]	@ (80024a4 <HAL_QSPI_MspInit+0x7c>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d128      	bne.n	800249c <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800244a:	4b17      	ldr	r3, [pc, #92]	@ (80024a8 <HAL_QSPI_MspInit+0x80>)
 800244c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800244e:	4a16      	ldr	r2, [pc, #88]	@ (80024a8 <HAL_QSPI_MspInit+0x80>)
 8002450:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002454:	6513      	str	r3, [r2, #80]	@ 0x50
 8002456:	4b14      	ldr	r3, [pc, #80]	@ (80024a8 <HAL_QSPI_MspInit+0x80>)
 8002458:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800245a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800245e:	613b      	str	r3, [r7, #16]
 8002460:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002462:	4b11      	ldr	r3, [pc, #68]	@ (80024a8 <HAL_QSPI_MspInit+0x80>)
 8002464:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002466:	4a10      	ldr	r2, [pc, #64]	@ (80024a8 <HAL_QSPI_MspInit+0x80>)
 8002468:	f043 0310 	orr.w	r3, r3, #16
 800246c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800246e:	4b0e      	ldr	r3, [pc, #56]	@ (80024a8 <HAL_QSPI_MspInit+0x80>)
 8002470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002472:	f003 0310 	and.w	r3, r3, #16
 8002476:	60fb      	str	r3, [r7, #12]
 8002478:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800247a:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800247e:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002480:	2302      	movs	r3, #2
 8002482:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002484:	2300      	movs	r3, #0
 8002486:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002488:	2303      	movs	r3, #3
 800248a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800248c:	230a      	movs	r3, #10
 800248e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002490:	f107 0314 	add.w	r3, r7, #20
 8002494:	4619      	mov	r1, r3
 8002496:	4805      	ldr	r0, [pc, #20]	@ (80024ac <HAL_QSPI_MspInit+0x84>)
 8002498:	f001 fa8c 	bl	80039b4 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 800249c:	bf00      	nop
 800249e:	3728      	adds	r7, #40	@ 0x28
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	a0001000 	.word	0xa0001000
 80024a8:	40021000 	.word	0x40021000
 80024ac:	48001000 	.word	0x48001000

080024b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b0ae      	sub	sp, #184	@ 0xb8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	605a      	str	r2, [r3, #4]
 80024c2:	609a      	str	r2, [r3, #8]
 80024c4:	60da      	str	r2, [r3, #12]
 80024c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024c8:	f107 031c 	add.w	r3, r7, #28
 80024cc:	2288      	movs	r2, #136	@ 0x88
 80024ce:	2100      	movs	r1, #0
 80024d0:	4618      	mov	r0, r3
 80024d2:	f008 fdaa 	bl	800b02a <memset>
  if(huart->Instance==USART1)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a42      	ldr	r2, [pc, #264]	@ (80025e4 <HAL_UART_MspInit+0x134>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d13b      	bne.n	8002558 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80024e0:	2301      	movs	r3, #1
 80024e2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80024e4:	2300      	movs	r3, #0
 80024e6:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024e8:	f107 031c 	add.w	r3, r7, #28
 80024ec:	4618      	mov	r0, r3
 80024ee:	f003 fc17 	bl	8005d20 <HAL_RCCEx_PeriphCLKConfig>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80024f8:	f7ff fe82 	bl	8002200 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024fc:	4b3a      	ldr	r3, [pc, #232]	@ (80025e8 <HAL_UART_MspInit+0x138>)
 80024fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002500:	4a39      	ldr	r2, [pc, #228]	@ (80025e8 <HAL_UART_MspInit+0x138>)
 8002502:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002506:	6613      	str	r3, [r2, #96]	@ 0x60
 8002508:	4b37      	ldr	r3, [pc, #220]	@ (80025e8 <HAL_UART_MspInit+0x138>)
 800250a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800250c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002510:	61bb      	str	r3, [r7, #24]
 8002512:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002514:	4b34      	ldr	r3, [pc, #208]	@ (80025e8 <HAL_UART_MspInit+0x138>)
 8002516:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002518:	4a33      	ldr	r2, [pc, #204]	@ (80025e8 <HAL_UART_MspInit+0x138>)
 800251a:	f043 0302 	orr.w	r3, r3, #2
 800251e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002520:	4b31      	ldr	r3, [pc, #196]	@ (80025e8 <HAL_UART_MspInit+0x138>)
 8002522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002524:	f003 0302 	and.w	r3, r3, #2
 8002528:	617b      	str	r3, [r7, #20]
 800252a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 800252c:	23c0      	movs	r3, #192	@ 0xc0
 800252e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002532:	2302      	movs	r3, #2
 8002534:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002538:	2300      	movs	r3, #0
 800253a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800253e:	2303      	movs	r3, #3
 8002540:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002544:	2307      	movs	r3, #7
 8002546:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800254a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800254e:	4619      	mov	r1, r3
 8002550:	4826      	ldr	r0, [pc, #152]	@ (80025ec <HAL_UART_MspInit+0x13c>)
 8002552:	f001 fa2f 	bl	80039b4 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002556:	e040      	b.n	80025da <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a24      	ldr	r2, [pc, #144]	@ (80025f0 <HAL_UART_MspInit+0x140>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d13b      	bne.n	80025da <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002562:	2304      	movs	r3, #4
 8002564:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002566:	2300      	movs	r3, #0
 8002568:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800256a:	f107 031c 	add.w	r3, r7, #28
 800256e:	4618      	mov	r0, r3
 8002570:	f003 fbd6 	bl	8005d20 <HAL_RCCEx_PeriphCLKConfig>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <HAL_UART_MspInit+0xce>
      Error_Handler();
 800257a:	f7ff fe41 	bl	8002200 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800257e:	4b1a      	ldr	r3, [pc, #104]	@ (80025e8 <HAL_UART_MspInit+0x138>)
 8002580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002582:	4a19      	ldr	r2, [pc, #100]	@ (80025e8 <HAL_UART_MspInit+0x138>)
 8002584:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002588:	6593      	str	r3, [r2, #88]	@ 0x58
 800258a:	4b17      	ldr	r3, [pc, #92]	@ (80025e8 <HAL_UART_MspInit+0x138>)
 800258c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800258e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002592:	613b      	str	r3, [r7, #16]
 8002594:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002596:	4b14      	ldr	r3, [pc, #80]	@ (80025e8 <HAL_UART_MspInit+0x138>)
 8002598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800259a:	4a13      	ldr	r2, [pc, #76]	@ (80025e8 <HAL_UART_MspInit+0x138>)
 800259c:	f043 0308 	orr.w	r3, r3, #8
 80025a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025a2:	4b11      	ldr	r3, [pc, #68]	@ (80025e8 <HAL_UART_MspInit+0x138>)
 80025a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025a6:	f003 0308 	and.w	r3, r3, #8
 80025aa:	60fb      	str	r3, [r7, #12]
 80025ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80025ae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80025b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b6:	2302      	movs	r3, #2
 80025b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025bc:	2300      	movs	r3, #0
 80025be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025c2:	2303      	movs	r3, #3
 80025c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80025c8:	2307      	movs	r3, #7
 80025ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025ce:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80025d2:	4619      	mov	r1, r3
 80025d4:	4807      	ldr	r0, [pc, #28]	@ (80025f4 <HAL_UART_MspInit+0x144>)
 80025d6:	f001 f9ed 	bl	80039b4 <HAL_GPIO_Init>
}
 80025da:	bf00      	nop
 80025dc:	37b8      	adds	r7, #184	@ 0xb8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	40013800 	.word	0x40013800
 80025e8:	40021000 	.word	0x40021000
 80025ec:	48000400 	.word	0x48000400
 80025f0:	40004800 	.word	0x40004800
 80025f4:	48000c00 	.word	0x48000c00

080025f8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b0ac      	sub	sp, #176	@ 0xb0
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002600:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	605a      	str	r2, [r3, #4]
 800260a:	609a      	str	r2, [r3, #8]
 800260c:	60da      	str	r2, [r3, #12]
 800260e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002610:	f107 0314 	add.w	r3, r7, #20
 8002614:	2288      	movs	r2, #136	@ 0x88
 8002616:	2100      	movs	r1, #0
 8002618:	4618      	mov	r0, r3
 800261a:	f008 fd06 	bl	800b02a <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002626:	d17c      	bne.n	8002722 <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002628:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800262c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800262e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002632:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002636:	2301      	movs	r3, #1
 8002638:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800263a:	2301      	movs	r3, #1
 800263c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800263e:	2318      	movs	r3, #24
 8002640:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002642:	2307      	movs	r3, #7
 8002644:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002646:	2302      	movs	r3, #2
 8002648:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800264a:	2302      	movs	r3, #2
 800264c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800264e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002652:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002654:	f107 0314 	add.w	r3, r7, #20
 8002658:	4618      	mov	r0, r3
 800265a:	f003 fb61 	bl	8005d20 <HAL_RCCEx_PeriphCLKConfig>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8002664:	f7ff fdcc 	bl	8002200 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002668:	4b30      	ldr	r3, [pc, #192]	@ (800272c <HAL_PCD_MspInit+0x134>)
 800266a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800266c:	4a2f      	ldr	r2, [pc, #188]	@ (800272c <HAL_PCD_MspInit+0x134>)
 800266e:	f043 0301 	orr.w	r3, r3, #1
 8002672:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002674:	4b2d      	ldr	r3, [pc, #180]	@ (800272c <HAL_PCD_MspInit+0x134>)
 8002676:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	613b      	str	r3, [r7, #16]
 800267e:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8002680:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002684:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002688:	2300      	movs	r3, #0
 800268a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268e:	2300      	movs	r3, #0
 8002690:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002694:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002698:	4619      	mov	r1, r3
 800269a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800269e:	f001 f989 	bl	80039b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80026a2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80026a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026aa:	2302      	movs	r3, #2
 80026ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b0:	2300      	movs	r3, #0
 80026b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b6:	2303      	movs	r3, #3
 80026b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80026bc:	230a      	movs	r3, #10
 80026be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026c2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80026c6:	4619      	mov	r1, r3
 80026c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026cc:	f001 f972 	bl	80039b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80026d0:	4b16      	ldr	r3, [pc, #88]	@ (800272c <HAL_PCD_MspInit+0x134>)
 80026d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026d4:	4a15      	ldr	r2, [pc, #84]	@ (800272c <HAL_PCD_MspInit+0x134>)
 80026d6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80026da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026dc:	4b13      	ldr	r3, [pc, #76]	@ (800272c <HAL_PCD_MspInit+0x134>)
 80026de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026e4:	60fb      	str	r3, [r7, #12]
 80026e6:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026e8:	4b10      	ldr	r3, [pc, #64]	@ (800272c <HAL_PCD_MspInit+0x134>)
 80026ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d114      	bne.n	800271e <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026f4:	4b0d      	ldr	r3, [pc, #52]	@ (800272c <HAL_PCD_MspInit+0x134>)
 80026f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026f8:	4a0c      	ldr	r2, [pc, #48]	@ (800272c <HAL_PCD_MspInit+0x134>)
 80026fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002700:	4b0a      	ldr	r3, [pc, #40]	@ (800272c <HAL_PCD_MspInit+0x134>)
 8002702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002704:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002708:	60bb      	str	r3, [r7, #8]
 800270a:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800270c:	f002 fc0a 	bl	8004f24 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002710:	4b06      	ldr	r3, [pc, #24]	@ (800272c <HAL_PCD_MspInit+0x134>)
 8002712:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002714:	4a05      	ldr	r2, [pc, #20]	@ (800272c <HAL_PCD_MspInit+0x134>)
 8002716:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800271a:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800271c:	e001      	b.n	8002722 <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 800271e:	f002 fc01 	bl	8004f24 <HAL_PWREx_EnableVddUSB>
}
 8002722:	bf00      	nop
 8002724:	37b0      	adds	r7, #176	@ 0xb0
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	40021000 	.word	0x40021000

08002730 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b08e      	sub	sp, #56	@ 0x38
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002738:	2300      	movs	r3, #0
 800273a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800273e:	4b34      	ldr	r3, [pc, #208]	@ (8002810 <HAL_InitTick+0xe0>)
 8002740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002742:	4a33      	ldr	r2, [pc, #204]	@ (8002810 <HAL_InitTick+0xe0>)
 8002744:	f043 0310 	orr.w	r3, r3, #16
 8002748:	6593      	str	r3, [r2, #88]	@ 0x58
 800274a:	4b31      	ldr	r3, [pc, #196]	@ (8002810 <HAL_InitTick+0xe0>)
 800274c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800274e:	f003 0310 	and.w	r3, r3, #16
 8002752:	60fb      	str	r3, [r7, #12]
 8002754:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002756:	f107 0210 	add.w	r2, r7, #16
 800275a:	f107 0314 	add.w	r3, r7, #20
 800275e:	4611      	mov	r1, r2
 8002760:	4618      	mov	r0, r3
 8002762:	f003 fa4b 	bl	8005bfc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002766:	6a3b      	ldr	r3, [r7, #32]
 8002768:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800276a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800276c:	2b00      	cmp	r3, #0
 800276e:	d103      	bne.n	8002778 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002770:	f003 fa18 	bl	8005ba4 <HAL_RCC_GetPCLK1Freq>
 8002774:	6378      	str	r0, [r7, #52]	@ 0x34
 8002776:	e004      	b.n	8002782 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002778:	f003 fa14 	bl	8005ba4 <HAL_RCC_GetPCLK1Freq>
 800277c:	4603      	mov	r3, r0
 800277e:	005b      	lsls	r3, r3, #1
 8002780:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002784:	4a23      	ldr	r2, [pc, #140]	@ (8002814 <HAL_InitTick+0xe4>)
 8002786:	fba2 2303 	umull	r2, r3, r2, r3
 800278a:	0c9b      	lsrs	r3, r3, #18
 800278c:	3b01      	subs	r3, #1
 800278e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002790:	4b21      	ldr	r3, [pc, #132]	@ (8002818 <HAL_InitTick+0xe8>)
 8002792:	4a22      	ldr	r2, [pc, #136]	@ (800281c <HAL_InitTick+0xec>)
 8002794:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002796:	4b20      	ldr	r3, [pc, #128]	@ (8002818 <HAL_InitTick+0xe8>)
 8002798:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800279c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800279e:	4a1e      	ldr	r2, [pc, #120]	@ (8002818 <HAL_InitTick+0xe8>)
 80027a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027a2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80027a4:	4b1c      	ldr	r3, [pc, #112]	@ (8002818 <HAL_InitTick+0xe8>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002818 <HAL_InitTick+0xe8>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027b0:	4b19      	ldr	r3, [pc, #100]	@ (8002818 <HAL_InitTick+0xe8>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80027b6:	4818      	ldr	r0, [pc, #96]	@ (8002818 <HAL_InitTick+0xe8>)
 80027b8:	f004 fbbc 	bl	8006f34 <HAL_TIM_Base_Init>
 80027bc:	4603      	mov	r3, r0
 80027be:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80027c2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d11b      	bne.n	8002802 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80027ca:	4813      	ldr	r0, [pc, #76]	@ (8002818 <HAL_InitTick+0xe8>)
 80027cc:	f004 fc14 	bl	8006ff8 <HAL_TIM_Base_Start_IT>
 80027d0:	4603      	mov	r3, r0
 80027d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80027d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d111      	bne.n	8002802 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80027de:	2036      	movs	r0, #54	@ 0x36
 80027e0:	f000 ff70 	bl	80036c4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2b0f      	cmp	r3, #15
 80027e8:	d808      	bhi.n	80027fc <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80027ea:	2200      	movs	r2, #0
 80027ec:	6879      	ldr	r1, [r7, #4]
 80027ee:	2036      	movs	r0, #54	@ 0x36
 80027f0:	f000 ff4c 	bl	800368c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80027f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002820 <HAL_InitTick+0xf0>)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6013      	str	r3, [r2, #0]
 80027fa:	e002      	b.n	8002802 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002802:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002806:	4618      	mov	r0, r3
 8002808:	3738      	adds	r7, #56	@ 0x38
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40021000 	.word	0x40021000
 8002814:	431bde83 	.word	0x431bde83
 8002818:	20001bc4 	.word	0x20001bc4
 800281c:	40001000 	.word	0x40001000
 8002820:	2000004c 	.word	0x2000004c

08002824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002828:	bf00      	nop
 800282a:	e7fd      	b.n	8002828 <NMI_Handler+0x4>

0800282c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002830:	bf00      	nop
 8002832:	e7fd      	b.n	8002830 <HardFault_Handler+0x4>

08002834 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002838:	bf00      	nop
 800283a:	e7fd      	b.n	8002838 <MemManage_Handler+0x4>

0800283c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002840:	bf00      	nop
 8002842:	e7fd      	b.n	8002840 <BusFault_Handler+0x4>

08002844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002848:	bf00      	nop
 800284a:	e7fd      	b.n	8002848 <UsageFault_Handler+0x4>

0800284c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002850:	bf00      	nop
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
	...

0800285c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8002860:	2020      	movs	r0, #32
 8002862:	f001 fb8f 	bl	8003f84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 8002866:	4806      	ldr	r0, [pc, #24]	@ (8002880 <EXTI9_5_IRQHandler+0x24>)
 8002868:	f001 f874 	bl	8003954 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 800286c:	2080      	movs	r0, #128	@ 0x80
 800286e:	f001 fb89 	bl	8003f84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8002872:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002876:	f001 fb85 	bl	8003f84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800287a:	bf00      	nop
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000144 	.word	0x20000144

08002884 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8002888:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800288c:	f001 fb7a 	bl	8003f84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8002890:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002894:	f001 fb76 	bl	8003f84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8002898:	4806      	ldr	r0, [pc, #24]	@ (80028b4 <EXTI15_10_IRQHandler+0x30>)
 800289a:	f001 f85b 	bl	8003954 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 800289e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80028a2:	f001 fb6f 	bl	8003f84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 80028a6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80028aa:	f001 fb6b 	bl	8003f84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80028ae:	bf00      	nop
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	20000010 	.word	0x20000010

080028b8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80028bc:	4802      	ldr	r0, [pc, #8]	@ (80028c8 <TIM6_DAC_IRQHandler+0x10>)
 80028be:	f004 fc0b 	bl	80070d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80028c2:	bf00      	nop
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	20001bc4 	.word	0x20001bc4

080028cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  return 1;
 80028d0:	2301      	movs	r3, #1
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <_kill>:

int _kill(int pid, int sig)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80028e6:	f008 fbef 	bl	800b0c8 <__errno>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2216      	movs	r2, #22
 80028ee:	601a      	str	r2, [r3, #0]
  return -1;
 80028f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3708      	adds	r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <_exit>:

void _exit (int status)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002904:	f04f 31ff 	mov.w	r1, #4294967295
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f7ff ffe7 	bl	80028dc <_kill>
  while (1) {}    /* Make sure we hang here */
 800290e:	bf00      	nop
 8002910:	e7fd      	b.n	800290e <_exit+0x12>

08002912 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b086      	sub	sp, #24
 8002916:	af00      	add	r7, sp, #0
 8002918:	60f8      	str	r0, [r7, #12]
 800291a:	60b9      	str	r1, [r7, #8]
 800291c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800291e:	2300      	movs	r3, #0
 8002920:	617b      	str	r3, [r7, #20]
 8002922:	e00a      	b.n	800293a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002924:	f3af 8000 	nop.w
 8002928:	4601      	mov	r1, r0
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	1c5a      	adds	r2, r3, #1
 800292e:	60ba      	str	r2, [r7, #8]
 8002930:	b2ca      	uxtb	r2, r1
 8002932:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	3301      	adds	r3, #1
 8002938:	617b      	str	r3, [r7, #20]
 800293a:	697a      	ldr	r2, [r7, #20]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	429a      	cmp	r2, r3
 8002940:	dbf0      	blt.n	8002924 <_read+0x12>
  }

  return len;
 8002942:	687b      	ldr	r3, [r7, #4]
}
 8002944:	4618      	mov	r0, r3
 8002946:	3718      	adds	r7, #24
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b086      	sub	sp, #24
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002958:	2300      	movs	r3, #0
 800295a:	617b      	str	r3, [r7, #20]
 800295c:	e009      	b.n	8002972 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	1c5a      	adds	r2, r3, #1
 8002962:	60ba      	str	r2, [r7, #8]
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff f8be 	bl	8001ae8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	3301      	adds	r3, #1
 8002970:	617b      	str	r3, [r7, #20]
 8002972:	697a      	ldr	r2, [r7, #20]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	429a      	cmp	r2, r3
 8002978:	dbf1      	blt.n	800295e <_write+0x12>
  }
  return len;
 800297a:	687b      	ldr	r3, [r7, #4]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3718      	adds	r7, #24
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <_close>:

int _close(int file)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800298c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002990:	4618      	mov	r0, r3
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr

0800299c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029ac:	605a      	str	r2, [r3, #4]
  return 0;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <_isatty>:

int _isatty(int file)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029c4:	2301      	movs	r3, #1
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr

080029d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029d2:	b480      	push	{r7}
 80029d4:	b085      	sub	sp, #20
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	60f8      	str	r0, [r7, #12]
 80029da:	60b9      	str	r1, [r7, #8]
 80029dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029de:	2300      	movs	r3, #0
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	3714      	adds	r7, #20
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr

080029ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029f4:	4a14      	ldr	r2, [pc, #80]	@ (8002a48 <_sbrk+0x5c>)
 80029f6:	4b15      	ldr	r3, [pc, #84]	@ (8002a4c <_sbrk+0x60>)
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a00:	4b13      	ldr	r3, [pc, #76]	@ (8002a50 <_sbrk+0x64>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d102      	bne.n	8002a0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a08:	4b11      	ldr	r3, [pc, #68]	@ (8002a50 <_sbrk+0x64>)
 8002a0a:	4a12      	ldr	r2, [pc, #72]	@ (8002a54 <_sbrk+0x68>)
 8002a0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a0e:	4b10      	ldr	r3, [pc, #64]	@ (8002a50 <_sbrk+0x64>)
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4413      	add	r3, r2
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d207      	bcs.n	8002a2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a1c:	f008 fb54 	bl	800b0c8 <__errno>
 8002a20:	4603      	mov	r3, r0
 8002a22:	220c      	movs	r2, #12
 8002a24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a26:	f04f 33ff 	mov.w	r3, #4294967295
 8002a2a:	e009      	b.n	8002a40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a2c:	4b08      	ldr	r3, [pc, #32]	@ (8002a50 <_sbrk+0x64>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a32:	4b07      	ldr	r3, [pc, #28]	@ (8002a50 <_sbrk+0x64>)
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4413      	add	r3, r2
 8002a3a:	4a05      	ldr	r2, [pc, #20]	@ (8002a50 <_sbrk+0x64>)
 8002a3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3718      	adds	r7, #24
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	20018000 	.word	0x20018000
 8002a4c:	00000400 	.word	0x00000400
 8002a50:	20001c10 	.word	0x20001c10
 8002a54:	20002e40 	.word	0x20002e40

08002a58 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002a5c:	4b06      	ldr	r3, [pc, #24]	@ (8002a78 <SystemInit+0x20>)
 8002a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a62:	4a05      	ldr	r2, [pc, #20]	@ (8002a78 <SystemInit+0x20>)
 8002a64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002a6c:	bf00      	nop
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	e000ed00 	.word	0xe000ed00

08002a7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002a7c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ab4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a80:	f7ff ffea 	bl	8002a58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a84:	480c      	ldr	r0, [pc, #48]	@ (8002ab8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002a86:	490d      	ldr	r1, [pc, #52]	@ (8002abc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a88:	4a0d      	ldr	r2, [pc, #52]	@ (8002ac0 <LoopForever+0xe>)
  movs r3, #0
 8002a8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a8c:	e002      	b.n	8002a94 <LoopCopyDataInit>

08002a8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a92:	3304      	adds	r3, #4

08002a94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a98:	d3f9      	bcc.n	8002a8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a9a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ac4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a9c:	4c0a      	ldr	r4, [pc, #40]	@ (8002ac8 <LoopForever+0x16>)
  movs r3, #0
 8002a9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002aa0:	e001      	b.n	8002aa6 <LoopFillZerobss>

08002aa2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002aa2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002aa4:	3204      	adds	r2, #4

08002aa6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002aa6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002aa8:	d3fb      	bcc.n	8002aa2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002aaa:	f008 fb13 	bl	800b0d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002aae:	f7ff f82d 	bl	8001b0c <main>

08002ab2 <LoopForever>:

LoopForever:
    b LoopForever
 8002ab2:	e7fe      	b.n	8002ab2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002ab4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002ab8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002abc:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8002ac0:	0800bf60 	.word	0x0800bf60
  ldr r2, =_sbss
 8002ac4:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8002ac8:	20002e40 	.word	0x20002e40

08002acc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002acc:	e7fe      	b.n	8002acc <ADC1_2_IRQHandler>
	...

08002ad0 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8002ada:	79fb      	ldrb	r3, [r7, #7]
 8002adc:	4a04      	ldr	r2, [pc, #16]	@ (8002af0 <BSP_LED_Init+0x20>)
 8002ade:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ae2:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3708      	adds	r7, #8
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	0800be5c 	.word	0x0800be5c

08002af4 <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	4603      	mov	r3, r0
 8002afc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8002afe:	79fb      	ldrb	r3, [r7, #7]
 8002b00:	4a06      	ldr	r2, [pc, #24]	@ (8002b1c <BSP_LED_Toggle+0x28>)
 8002b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b06:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f001 fa1f 	bl	8003f50 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3708      	adds	r7, #8
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	20000008 	.word	0x20000008

08002b20 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b088      	sub	sp, #32
 8002b24:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b26:	4b1c      	ldr	r3, [pc, #112]	@ (8002b98 <LED_USER_GPIO_Init+0x78>)
 8002b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b2a:	4a1b      	ldr	r2, [pc, #108]	@ (8002b98 <LED_USER_GPIO_Init+0x78>)
 8002b2c:	f043 0302 	orr.w	r3, r3, #2
 8002b30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b32:	4b19      	ldr	r3, [pc, #100]	@ (8002b98 <LED_USER_GPIO_Init+0x78>)
 8002b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	60bb      	str	r3, [r7, #8]
 8002b3c:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b3e:	f107 030c 	add.w	r3, r7, #12
 8002b42:	2200      	movs	r2, #0
 8002b44:	601a      	str	r2, [r3, #0]
 8002b46:	605a      	str	r2, [r3, #4]
 8002b48:	609a      	str	r2, [r3, #8]
 8002b4a:	60da      	str	r2, [r3, #12]
 8002b4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b4e:	4b12      	ldr	r3, [pc, #72]	@ (8002b98 <LED_USER_GPIO_Init+0x78>)
 8002b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b52:	4a11      	ldr	r2, [pc, #68]	@ (8002b98 <LED_USER_GPIO_Init+0x78>)
 8002b54:	f043 0302 	orr.w	r3, r3, #2
 8002b58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b5a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b98 <LED_USER_GPIO_Init+0x78>)
 8002b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	607b      	str	r3, [r7, #4]
 8002b64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8002b66:	2200      	movs	r2, #0
 8002b68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002b6c:	480b      	ldr	r0, [pc, #44]	@ (8002b9c <LED_USER_GPIO_Init+0x7c>)
 8002b6e:	f001 f9d7 	bl	8003f20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8002b72:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b80:	2300      	movs	r3, #0
 8002b82:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8002b84:	f107 030c 	add.w	r3, r7, #12
 8002b88:	4619      	mov	r1, r3
 8002b8a:	4804      	ldr	r0, [pc, #16]	@ (8002b9c <LED_USER_GPIO_Init+0x7c>)
 8002b8c:	f000 ff12 	bl	80039b4 <HAL_GPIO_Init>

}
 8002b90:	bf00      	nop
 8002b92:	3720      	adds	r7, #32
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	48000400 	.word	0x48000400

08002ba0 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	460a      	mov	r2, r1
 8002baa:	71fb      	strb	r3, [r7, #7]
 8002bac:	4613      	mov	r3, r2
 8002bae:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8002bb4:	79fb      	ldrb	r3, [r7, #7]
 8002bb6:	4a1f      	ldr	r2, [pc, #124]	@ (8002c34 <BSP_PB_Init+0x94>)
 8002bb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bbc:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8002bbe:	79bb      	ldrb	r3, [r7, #6]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d132      	bne.n	8002c2a <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8002bc4:	79fb      	ldrb	r3, [r7, #7]
 8002bc6:	00db      	lsls	r3, r3, #3
 8002bc8:	4a1b      	ldr	r2, [pc, #108]	@ (8002c38 <BSP_PB_Init+0x98>)
 8002bca:	441a      	add	r2, r3
 8002bcc:	79fb      	ldrb	r3, [r7, #7]
 8002bce:	491b      	ldr	r1, [pc, #108]	@ (8002c3c <BSP_PB_Init+0x9c>)
 8002bd0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	4610      	mov	r0, r2
 8002bd8:	f000 fea8 	bl	800392c <HAL_EXTI_GetHandle>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d003      	beq.n	8002bea <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002be2:	f06f 0303 	mvn.w	r3, #3
 8002be6:	60fb      	str	r3, [r7, #12]
 8002be8:	e01f      	b.n	8002c2a <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8002bea:	79fb      	ldrb	r3, [r7, #7]
 8002bec:	00db      	lsls	r3, r3, #3
 8002bee:	4a12      	ldr	r2, [pc, #72]	@ (8002c38 <BSP_PB_Init+0x98>)
 8002bf0:	1898      	adds	r0, r3, r2
 8002bf2:	79fb      	ldrb	r3, [r7, #7]
 8002bf4:	4a12      	ldr	r2, [pc, #72]	@ (8002c40 <BSP_PB_Init+0xa0>)
 8002bf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	2100      	movs	r1, #0
 8002bfe:	f000 fe7b 	bl	80038f8 <HAL_EXTI_RegisterCallback>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d003      	beq.n	8002c10 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002c08:	f06f 0303 	mvn.w	r3, #3
 8002c0c:	60fb      	str	r3, [r7, #12]
 8002c0e:	e00c      	b.n	8002c2a <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002c10:	2028      	movs	r0, #40	@ 0x28
 8002c12:	79fb      	ldrb	r3, [r7, #7]
 8002c14:	4a0b      	ldr	r2, [pc, #44]	@ (8002c44 <BSP_PB_Init+0xa4>)
 8002c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	f000 fd35 	bl	800368c <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002c22:	2328      	movs	r3, #40	@ 0x28
 8002c24:	4618      	mov	r0, r3
 8002c26:	f000 fd4d 	bl	80036c4 <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3710      	adds	r7, #16
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	0800be60 	.word	0x0800be60
 8002c38:	20000010 	.word	0x20000010
 8002c3c:	0800be64 	.word	0x0800be64
 8002c40:	0800be68 	.word	0x0800be68
 8002c44:	0800be6c 	.word	0x0800be6c

08002c48 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	4603      	mov	r3, r0
 8002c50:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8002c52:	79fb      	ldrb	r3, [r7, #7]
 8002c54:	4a09      	ldr	r2, [pc, #36]	@ (8002c7c <BSP_PB_GetState+0x34>)
 8002c56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c5a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c5e:	4611      	mov	r1, r2
 8002c60:	4618      	mov	r0, r3
 8002c62:	f001 f945 	bl	8003ef0 <HAL_GPIO_ReadPin>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	bf0c      	ite	eq
 8002c6c:	2301      	moveq	r3, #1
 8002c6e:	2300      	movne	r3, #0
 8002c70:	b2db      	uxtb	r3, r3
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	2000000c 	.word	0x2000000c

08002c80 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002c84:	2000      	movs	r0, #0
 8002c86:	f7fe f943 	bl	8000f10 <BSP_PB_Callback>
}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}
	...

08002c90 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b088      	sub	sp, #32
 8002c94:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c96:	4b19      	ldr	r3, [pc, #100]	@ (8002cfc <BUTTON_USER_GPIO_Init+0x6c>)
 8002c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c9a:	4a18      	ldr	r2, [pc, #96]	@ (8002cfc <BUTTON_USER_GPIO_Init+0x6c>)
 8002c9c:	f043 0304 	orr.w	r3, r3, #4
 8002ca0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ca2:	4b16      	ldr	r3, [pc, #88]	@ (8002cfc <BUTTON_USER_GPIO_Init+0x6c>)
 8002ca4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ca6:	f003 0304 	and.w	r3, r3, #4
 8002caa:	60bb      	str	r3, [r7, #8]
 8002cac:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cae:	f107 030c 	add.w	r3, r7, #12
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	601a      	str	r2, [r3, #0]
 8002cb6:	605a      	str	r2, [r3, #4]
 8002cb8:	609a      	str	r2, [r3, #8]
 8002cba:	60da      	str	r2, [r3, #12]
 8002cbc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8002cfc <BUTTON_USER_GPIO_Init+0x6c>)
 8002cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cc2:	4a0e      	ldr	r2, [pc, #56]	@ (8002cfc <BUTTON_USER_GPIO_Init+0x6c>)
 8002cc4:	f043 0304 	orr.w	r3, r3, #4
 8002cc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cca:	4b0c      	ldr	r3, [pc, #48]	@ (8002cfc <BUTTON_USER_GPIO_Init+0x6c>)
 8002ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cce:	f003 0304 	and.w	r3, r3, #4
 8002cd2:	607b      	str	r3, [r7, #4]
 8002cd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8002cd6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002cda:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002cdc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002ce0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8002ce6:	f107 030c 	add.w	r3, r7, #12
 8002cea:	4619      	mov	r1, r3
 8002cec:	4804      	ldr	r0, [pc, #16]	@ (8002d00 <BUTTON_USER_GPIO_Init+0x70>)
 8002cee:	f000 fe61 	bl	80039b4 <HAL_GPIO_Init>

}
 8002cf2:	bf00      	nop
 8002cf4:	3720      	adds	r7, #32
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	48000800 	.word	0x48000800

08002d04 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8002d08:	4802      	ldr	r0, [pc, #8]	@ (8002d14 <SENSOR_IO_Init+0x10>)
 8002d0a:	f000 f85b 	bl	8002dc4 <I2Cx_Init>
}
 8002d0e:	bf00      	nop
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	20001c14 	.word	0x20001c14

08002d18 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b084      	sub	sp, #16
 8002d1c:	af02      	add	r7, sp, #8
 8002d1e:	4603      	mov	r3, r0
 8002d20:	71fb      	strb	r3, [r7, #7]
 8002d22:	460b      	mov	r3, r1
 8002d24:	71bb      	strb	r3, [r7, #6]
 8002d26:	4613      	mov	r3, r2
 8002d28:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002d2a:	79bb      	ldrb	r3, [r7, #6]
 8002d2c:	b29a      	uxth	r2, r3
 8002d2e:	79f9      	ldrb	r1, [r7, #7]
 8002d30:	2301      	movs	r3, #1
 8002d32:	9301      	str	r3, [sp, #4]
 8002d34:	1d7b      	adds	r3, r7, #5
 8002d36:	9300      	str	r3, [sp, #0]
 8002d38:	2301      	movs	r3, #1
 8002d3a:	4803      	ldr	r0, [pc, #12]	@ (8002d48 <SENSOR_IO_Write+0x30>)
 8002d3c:	f000 f8f5 	bl	8002f2a <I2Cx_WriteMultiple>
}
 8002d40:	bf00      	nop
 8002d42:	3708      	adds	r7, #8
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	20001c14 	.word	0x20001c14

08002d4c <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af02      	add	r7, sp, #8
 8002d52:	4603      	mov	r3, r0
 8002d54:	460a      	mov	r2, r1
 8002d56:	71fb      	strb	r3, [r7, #7]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002d60:	79bb      	ldrb	r3, [r7, #6]
 8002d62:	b29a      	uxth	r2, r3
 8002d64:	79f9      	ldrb	r1, [r7, #7]
 8002d66:	2301      	movs	r3, #1
 8002d68:	9301      	str	r3, [sp, #4]
 8002d6a:	f107 030f 	add.w	r3, r7, #15
 8002d6e:	9300      	str	r3, [sp, #0]
 8002d70:	2301      	movs	r3, #1
 8002d72:	4804      	ldr	r0, [pc, #16]	@ (8002d84 <SENSOR_IO_Read+0x38>)
 8002d74:	f000 f8ac 	bl	8002ed0 <I2Cx_ReadMultiple>

  return read_value;
 8002d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3710      	adds	r7, #16
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	20001c14 	.word	0x20001c14

08002d88 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af02      	add	r7, sp, #8
 8002d8e:	603a      	str	r2, [r7, #0]
 8002d90:	461a      	mov	r2, r3
 8002d92:	4603      	mov	r3, r0
 8002d94:	71fb      	strb	r3, [r7, #7]
 8002d96:	460b      	mov	r3, r1
 8002d98:	71bb      	strb	r3, [r7, #6]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8002d9e:	79bb      	ldrb	r3, [r7, #6]
 8002da0:	b29a      	uxth	r2, r3
 8002da2:	79f9      	ldrb	r1, [r7, #7]
 8002da4:	88bb      	ldrh	r3, [r7, #4]
 8002da6:	9301      	str	r3, [sp, #4]
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	9300      	str	r3, [sp, #0]
 8002dac:	2301      	movs	r3, #1
 8002dae:	4804      	ldr	r0, [pc, #16]	@ (8002dc0 <SENSOR_IO_ReadMultiple+0x38>)
 8002db0:	f000 f88e 	bl	8002ed0 <I2Cx_ReadMultiple>
 8002db4:	4603      	mov	r3, r0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3708      	adds	r7, #8
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	20001c14 	.word	0x20001c14

08002dc4 <I2Cx_Init>:
 * @brief  Initializes I2C HAL.
 * @param  i2c_handler  I2C handler
 * @retval None
 */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance = DISCOVERY_I2Cx;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a12      	ldr	r2, [pc, #72]	@ (8002e18 <I2Cx_Init+0x54>)
 8002dd0:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing = DISCOVERY_I2Cx_TIMING;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a11      	ldr	r2, [pc, #68]	@ (8002e1c <I2Cx_Init+0x58>)
 8002dd6:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1 = 0;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2201      	movs	r2, #1
 8002de2:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2 = 0;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2200      	movs	r2, #0
 8002df4:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f000 f80f 	bl	8002e20 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f001 f8e1 	bl	8003fca <HAL_I2C_Init>

  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);
 8002e08:	2100      	movs	r1, #0
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f001 fe98 	bl	8004b40 <HAL_I2CEx_ConfigAnalogFilter>
}
 8002e10:	bf00      	nop
 8002e12:	3708      	adds	r7, #8
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40005800 	.word	0x40005800
 8002e1c:	00702681 	.word	0x00702681

08002e20 <I2Cx_MspInit>:



static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b08a      	sub	sp, #40	@ 0x28
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002e28:	4b27      	ldr	r3, [pc, #156]	@ (8002ec8 <I2Cx_MspInit+0xa8>)
 8002e2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e2c:	4a26      	ldr	r2, [pc, #152]	@ (8002ec8 <I2Cx_MspInit+0xa8>)
 8002e2e:	f043 0302 	orr.w	r3, r3, #2
 8002e32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e34:	4b24      	ldr	r3, [pc, #144]	@ (8002ec8 <I2Cx_MspInit+0xa8>)
 8002e36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e38:	f003 0302 	and.w	r3, r3, #2
 8002e3c:	613b      	str	r3, [r7, #16]
 8002e3e:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8002e40:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002e44:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002e46:	2312      	movs	r3, #18
 8002e48:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002e52:	2304      	movs	r3, #4
 8002e54:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002e56:	f107 0314 	add.w	r3, r7, #20
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	481b      	ldr	r0, [pc, #108]	@ (8002ecc <I2Cx_MspInit+0xac>)
 8002e5e:	f000 fda9 	bl	80039b4 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002e62:	f107 0314 	add.w	r3, r7, #20
 8002e66:	4619      	mov	r1, r3
 8002e68:	4818      	ldr	r0, [pc, #96]	@ (8002ecc <I2Cx_MspInit+0xac>)
 8002e6a:	f000 fda3 	bl	80039b4 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8002e6e:	4b16      	ldr	r3, [pc, #88]	@ (8002ec8 <I2Cx_MspInit+0xa8>)
 8002e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e72:	4a15      	ldr	r2, [pc, #84]	@ (8002ec8 <I2Cx_MspInit+0xa8>)
 8002e74:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002e78:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e7a:	4b13      	ldr	r3, [pc, #76]	@ (8002ec8 <I2Cx_MspInit+0xa8>)
 8002e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e82:	60fb      	str	r3, [r7, #12]
 8002e84:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8002e86:	4b10      	ldr	r3, [pc, #64]	@ (8002ec8 <I2Cx_MspInit+0xa8>)
 8002e88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e8a:	4a0f      	ldr	r2, [pc, #60]	@ (8002ec8 <I2Cx_MspInit+0xa8>)
 8002e8c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002e90:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8002e92:	4b0d      	ldr	r3, [pc, #52]	@ (8002ec8 <I2Cx_MspInit+0xa8>)
 8002e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e96:	4a0c      	ldr	r2, [pc, #48]	@ (8002ec8 <I2Cx_MspInit+0xa8>)
 8002e98:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002e9c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	210f      	movs	r1, #15
 8002ea2:	2021      	movs	r0, #33	@ 0x21
 8002ea4:	f000 fbf2 	bl	800368c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002ea8:	2021      	movs	r0, #33	@ 0x21
 8002eaa:	f000 fc0b 	bl	80036c4 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002eae:	2200      	movs	r2, #0
 8002eb0:	210f      	movs	r1, #15
 8002eb2:	2022      	movs	r0, #34	@ 0x22
 8002eb4:	f000 fbea 	bl	800368c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8002eb8:	2022      	movs	r0, #34	@ 0x22
 8002eba:	f000 fc03 	bl	80036c4 <HAL_NVIC_EnableIRQ>
}
 8002ebe:	bf00      	nop
 8002ec0:	3728      	adds	r7, #40	@ 0x28
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	48000400 	.word	0x48000400

08002ed0 <I2Cx_ReadMultiple>:
 * @param  Buffer  Pointer to data buffer
 * @param  Length  Length of the data
 * @retval HAL status
 */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b08a      	sub	sp, #40	@ 0x28
 8002ed4:	af04      	add	r7, sp, #16
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	4608      	mov	r0, r1
 8002eda:	4611      	mov	r1, r2
 8002edc:	461a      	mov	r2, r3
 8002ede:	4603      	mov	r3, r0
 8002ee0:	72fb      	strb	r3, [r7, #11]
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	813b      	strh	r3, [r7, #8]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002eea:	2300      	movs	r3, #0
 8002eec:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002eee:	7afb      	ldrb	r3, [r7, #11]
 8002ef0:	b299      	uxth	r1, r3
 8002ef2:	88f8      	ldrh	r0, [r7, #6]
 8002ef4:	893a      	ldrh	r2, [r7, #8]
 8002ef6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002efa:	9302      	str	r3, [sp, #8]
 8002efc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002efe:	9301      	str	r3, [sp, #4]
 8002f00:	6a3b      	ldr	r3, [r7, #32]
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	4603      	mov	r3, r0
 8002f06:	68f8      	ldr	r0, [r7, #12]
 8002f08:	f001 fa3e 	bl	8004388 <HAL_I2C_Mem_Read>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8002f10:	7dfb      	ldrb	r3, [r7, #23]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d004      	beq.n	8002f20 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8002f16:	7afb      	ldrb	r3, [r7, #11]
 8002f18:	4619      	mov	r1, r3
 8002f1a:	68f8      	ldr	r0, [r7, #12]
 8002f1c:	f000 f832 	bl	8002f84 <I2Cx_Error>
  }
  return status;
 8002f20:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3718      	adds	r7, #24
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}

08002f2a <I2Cx_WriteMultiple>:
 * @param  Buffer  The target register value to be written
 * @param  Length  buffer size to be written
 * @retval HAL status
 */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002f2a:	b580      	push	{r7, lr}
 8002f2c:	b08a      	sub	sp, #40	@ 0x28
 8002f2e:	af04      	add	r7, sp, #16
 8002f30:	60f8      	str	r0, [r7, #12]
 8002f32:	4608      	mov	r0, r1
 8002f34:	4611      	mov	r1, r2
 8002f36:	461a      	mov	r2, r3
 8002f38:	4603      	mov	r3, r0
 8002f3a:	72fb      	strb	r3, [r7, #11]
 8002f3c:	460b      	mov	r3, r1
 8002f3e:	813b      	strh	r3, [r7, #8]
 8002f40:	4613      	mov	r3, r2
 8002f42:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002f44:	2300      	movs	r3, #0
 8002f46:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002f48:	7afb      	ldrb	r3, [r7, #11]
 8002f4a:	b299      	uxth	r1, r3
 8002f4c:	88f8      	ldrh	r0, [r7, #6]
 8002f4e:	893a      	ldrh	r2, [r7, #8]
 8002f50:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f54:	9302      	str	r3, [sp, #8]
 8002f56:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002f58:	9301      	str	r3, [sp, #4]
 8002f5a:	6a3b      	ldr	r3, [r7, #32]
 8002f5c:	9300      	str	r3, [sp, #0]
 8002f5e:	4603      	mov	r3, r0
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f001 f8fd 	bl	8004160 <HAL_I2C_Mem_Write>
 8002f66:	4603      	mov	r3, r0
 8002f68:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8002f6a:	7dfb      	ldrb	r3, [r7, #23]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d004      	beq.n	8002f7a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002f70:	7afb      	ldrb	r3, [r7, #11]
 8002f72:	4619      	mov	r1, r3
 8002f74:	68f8      	ldr	r0, [r7, #12]
 8002f76:	f000 f805 	bl	8002f84 <I2Cx_Error>
  }
  return status;
 8002f7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <I2Cx_Error>:
 * @param  i2c_handler  I2C handler
 * @param  Addr  I2C Address
 * @retval None
 */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f001 f8b5 	bl	8004100 <HAL_I2C_DeInit>

  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f7ff ff14 	bl	8002dc4 <I2Cx_Init>
}
 8002f9c:	bf00      	nop
 8002f9e:	3708      	adds	r7, #8
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <BSP_SPI3_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI3_Init(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002faa:	2300      	movs	r3, #0
 8002fac:	607b      	str	r3, [r7, #4]

  hspi3.Instance  = SPI3;
 8002fae:	4b12      	ldr	r3, [pc, #72]	@ (8002ff8 <BSP_SPI3_Init+0x54>)
 8002fb0:	4a12      	ldr	r2, [pc, #72]	@ (8002ffc <BSP_SPI3_Init+0x58>)
 8002fb2:	601a      	str	r2, [r3, #0]

  if(SPI3InitCounter++ == 0)
 8002fb4:	4b12      	ldr	r3, [pc, #72]	@ (8003000 <BSP_SPI3_Init+0x5c>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	1c5a      	adds	r2, r3, #1
 8002fba:	4911      	ldr	r1, [pc, #68]	@ (8003000 <BSP_SPI3_Init+0x5c>)
 8002fbc:	600a      	str	r2, [r1, #0]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d114      	bne.n	8002fec <BSP_SPI3_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_RESET)
 8002fc2:	480d      	ldr	r0, [pc, #52]	@ (8002ff8 <BSP_SPI3_Init+0x54>)
 8002fc4:	f003 fe44 	bl	8006c50 <HAL_SPI_GetState>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10e      	bne.n	8002fec <BSP_SPI3_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI3_MspInit(&hspi3);
 8002fce:	480a      	ldr	r0, [pc, #40]	@ (8002ff8 <BSP_SPI3_Init+0x54>)
 8002fd0:	f000 f882 	bl	80030d8 <SPI3_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d108      	bne.n	8002fec <BSP_SPI3_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI3_Init(&hspi3) != HAL_OK)
 8002fda:	4807      	ldr	r0, [pc, #28]	@ (8002ff8 <BSP_SPI3_Init+0x54>)
 8002fdc:	f000 f83a 	bl	8003054 <MX_SPI3_Init>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d002      	beq.n	8002fec <BSP_SPI3_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8002fe6:	f06f 0307 	mvn.w	r3, #7
 8002fea:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8002fec:	687b      	ldr	r3, [r7, #4]
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3708      	adds	r7, #8
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	20001c68 	.word	0x20001c68
 8002ffc:	40003c00 	.word	0x40003c00
 8003000:	20001ccc 	.word	0x20001ccc

08003004 <BSP_SPI3_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI3_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b088      	sub	sp, #32
 8003008:	af02      	add	r7, sp, #8
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	4613      	mov	r3, r2
 8003010:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8003012:	2300      	movs	r3, #0
 8003014:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi3, pTxData, pRxData, Length, BUS_SPI3_POLL_TIMEOUT) != HAL_OK)
 8003016:	88fb      	ldrh	r3, [r7, #6]
 8003018:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800301c:	9200      	str	r2, [sp, #0]
 800301e:	68ba      	ldr	r2, [r7, #8]
 8003020:	68f9      	ldr	r1, [r7, #12]
 8003022:	4807      	ldr	r0, [pc, #28]	@ (8003040 <BSP_SPI3_SendRecv+0x3c>)
 8003024:	f003 fbf5 	bl	8006812 <HAL_SPI_TransmitReceive>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d002      	beq.n	8003034 <BSP_SPI3_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 800302e:	f06f 0305 	mvn.w	r3, #5
 8003032:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8003034:	697b      	ldr	r3, [r7, #20]
}
 8003036:	4618      	mov	r0, r3
 8003038:	3718      	adds	r7, #24
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	20001c68 	.word	0x20001c68

08003044 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8003048:	f000 fa38 	bl	80034bc <HAL_GetTick>
 800304c:	4603      	mov	r3, r0
}
 800304e:	4618      	mov	r0, r3
 8003050:	bd80      	pop	{r7, pc}
	...

08003054 <MX_SPI3_Init>:

/* SPI3 init function */

__weak HAL_StatusTypeDef MX_SPI3_Init(SPI_HandleTypeDef* hspi)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800305c:	2300      	movs	r3, #0
 800305e:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI3;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	4a1c      	ldr	r2, [pc, #112]	@ (80030d4 <MX_SPI3_Init+0x80>)
 8003064:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800306c:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800307a:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800308e:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2207      	movs	r2, #7
 80030ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2208      	movs	r2, #8
 80030b8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f003 fafc 	bl	80066b8 <HAL_SPI_Init>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <MX_SPI3_Init+0x76>
  {
    ret = HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80030ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3710      	adds	r7, #16
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	40003c00 	.word	0x40003c00

080030d8 <SPI3_MspInit>:

static void SPI3_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b08a      	sub	sp, #40	@ 0x28
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80030e0:	4b27      	ldr	r3, [pc, #156]	@ (8003180 <SPI3_MspInit+0xa8>)
 80030e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030e4:	4a26      	ldr	r2, [pc, #152]	@ (8003180 <SPI3_MspInit+0xa8>)
 80030e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80030ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80030ec:	4b24      	ldr	r3, [pc, #144]	@ (8003180 <SPI3_MspInit+0xa8>)
 80030ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030f4:	613b      	str	r3, [r7, #16]
 80030f6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030f8:	4b21      	ldr	r3, [pc, #132]	@ (8003180 <SPI3_MspInit+0xa8>)
 80030fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030fc:	4a20      	ldr	r2, [pc, #128]	@ (8003180 <SPI3_MspInit+0xa8>)
 80030fe:	f043 0304 	orr.w	r3, r3, #4
 8003102:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003104:	4b1e      	ldr	r3, [pc, #120]	@ (8003180 <SPI3_MspInit+0xa8>)
 8003106:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003108:	f003 0304 	and.w	r3, r3, #4
 800310c:	60fb      	str	r3, [r7, #12]
 800310e:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI3_SCK_GPIO_PIN;
 8003110:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003114:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003116:	2302      	movs	r3, #2
 8003118:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800311a:	2300      	movs	r3, #0
 800311c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800311e:	2303      	movs	r3, #3
 8003120:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_SCK_GPIO_AF;
 8003122:	2306      	movs	r3, #6
 8003124:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_SCK_GPIO_PORT, &GPIO_InitStruct);
 8003126:	f107 0314 	add.w	r3, r7, #20
 800312a:	4619      	mov	r1, r3
 800312c:	4815      	ldr	r0, [pc, #84]	@ (8003184 <SPI3_MspInit+0xac>)
 800312e:	f000 fc41 	bl	80039b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MISO_GPIO_PIN;
 8003132:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003136:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003138:	2302      	movs	r3, #2
 800313a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800313c:	2300      	movs	r3, #0
 800313e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003140:	2303      	movs	r3, #3
 8003142:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MISO_GPIO_AF;
 8003144:	2306      	movs	r3, #6
 8003146:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MISO_GPIO_PORT, &GPIO_InitStruct);
 8003148:	f107 0314 	add.w	r3, r7, #20
 800314c:	4619      	mov	r1, r3
 800314e:	480d      	ldr	r0, [pc, #52]	@ (8003184 <SPI3_MspInit+0xac>)
 8003150:	f000 fc30 	bl	80039b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MOSI_GPIO_PIN;
 8003154:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003158:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800315a:	2302      	movs	r3, #2
 800315c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800315e:	2300      	movs	r3, #0
 8003160:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003162:	2303      	movs	r3, #3
 8003164:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MOSI_GPIO_AF;
 8003166:	2306      	movs	r3, #6
 8003168:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800316a:	f107 0314 	add.w	r3, r7, #20
 800316e:	4619      	mov	r1, r3
 8003170:	4804      	ldr	r0, [pc, #16]	@ (8003184 <SPI3_MspInit+0xac>)
 8003172:	f000 fc1f 	bl	80039b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
}
 8003176:	bf00      	nop
 8003178:	3728      	adds	r7, #40	@ 0x28
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	40021000 	.word	0x40021000
 8003184:	48000800 	.word	0x48000800

08003188 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003192:	2300      	movs	r3, #0
 8003194:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003196:	2110      	movs	r1, #16
 8003198:	20d4      	movs	r0, #212	@ 0xd4
 800319a:	f7ff fdd7 	bl	8002d4c <SENSOR_IO_Read>
 800319e:	4603      	mov	r3, r0
 80031a0:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 80031a2:	88fb      	ldrh	r3, [r7, #6]
 80031a4:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 80031a6:	7bbb      	ldrb	r3, [r7, #14]
 80031a8:	f003 0303 	and.w	r3, r3, #3
 80031ac:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 80031ae:	7bba      	ldrb	r2, [r7, #14]
 80031b0:	7bfb      	ldrb	r3, [r7, #15]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 80031b6:	7bbb      	ldrb	r3, [r7, #14]
 80031b8:	461a      	mov	r2, r3
 80031ba:	2110      	movs	r1, #16
 80031bc:	20d4      	movs	r0, #212	@ 0xd4
 80031be:	f7ff fdab 	bl	8002d18 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 80031c2:	2112      	movs	r1, #18
 80031c4:	20d4      	movs	r0, #212	@ 0xd4
 80031c6:	f7ff fdc1 	bl	8002d4c <SENSOR_IO_Read>
 80031ca:	4603      	mov	r3, r0
 80031cc:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 80031ce:	88fb      	ldrh	r3, [r7, #6]
 80031d0:	0a1b      	lsrs	r3, r3, #8
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 80031d6:	7bbb      	ldrb	r3, [r7, #14]
 80031d8:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 80031dc:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 80031de:	7bba      	ldrb	r2, [r7, #14]
 80031e0:	7bfb      	ldrb	r3, [r7, #15]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 80031e6:	7bbb      	ldrb	r3, [r7, #14]
 80031e8:	461a      	mov	r2, r3
 80031ea:	2112      	movs	r1, #18
 80031ec:	20d4      	movs	r0, #212	@ 0xd4
 80031ee:	f7ff fd93 	bl	8002d18 <SENSOR_IO_Write>
}
 80031f2:	bf00      	nop
 80031f4:	3710      	adds	r7, #16
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}

080031fa <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 80031fa:	b580      	push	{r7, lr}
 80031fc:	b082      	sub	sp, #8
 80031fe:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8003200:	2300      	movs	r3, #0
 8003202:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003204:	2110      	movs	r1, #16
 8003206:	20d4      	movs	r0, #212	@ 0xd4
 8003208:	f7ff fda0 	bl	8002d4c <SENSOR_IO_Read>
 800320c:	4603      	mov	r3, r0
 800320e:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8003210:	79fb      	ldrb	r3, [r7, #7]
 8003212:	f003 030f 	and.w	r3, r3, #15
 8003216:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8003218:	79fb      	ldrb	r3, [r7, #7]
 800321a:	461a      	mov	r2, r3
 800321c:	2110      	movs	r1, #16
 800321e:	20d4      	movs	r0, #212	@ 0xd4
 8003220:	f7ff fd7a 	bl	8002d18 <SENSOR_IO_Write>
}
 8003224:	bf00      	nop
 8003226:	3708      	adds	r7, #8
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8003230:	f7ff fd68 	bl	8002d04 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8003234:	210f      	movs	r1, #15
 8003236:	20d4      	movs	r0, #212	@ 0xd4
 8003238:	f7ff fd88 	bl	8002d4c <SENSOR_IO_Read>
 800323c:	4603      	mov	r3, r0
}
 800323e:	4618      	mov	r0, r3
 8003240:	bd80      	pop	{r7, pc}

08003242 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8003242:	b580      	push	{r7, lr}
 8003244:	b084      	sub	sp, #16
 8003246:	af00      	add	r7, sp, #0
 8003248:	4603      	mov	r3, r0
 800324a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800324c:	2300      	movs	r3, #0
 800324e:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8003250:	2115      	movs	r1, #21
 8003252:	20d4      	movs	r0, #212	@ 0xd4
 8003254:	f7ff fd7a 	bl	8002d4c <SENSOR_IO_Read>
 8003258:	4603      	mov	r3, r0
 800325a:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 800325c:	7bfb      	ldrb	r3, [r7, #15]
 800325e:	f023 0310 	bic.w	r3, r3, #16
 8003262:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8003264:	88fb      	ldrh	r3, [r7, #6]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d003      	beq.n	8003272 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 800326a:	7bfb      	ldrb	r3, [r7, #15]
 800326c:	f043 0310 	orr.w	r3, r3, #16
 8003270:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8003272:	7bfb      	ldrb	r3, [r7, #15]
 8003274:	461a      	mov	r2, r3
 8003276:	2115      	movs	r1, #21
 8003278:	20d4      	movs	r0, #212	@ 0xd4
 800327a:	f7ff fd4d 	bl	8002d18 <SENSOR_IO_Write>
}
 800327e:	bf00      	nop
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
	...

08003288 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b088      	sub	sp, #32
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8003290:	2300      	movs	r3, #0
 8003292:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8003294:	2300      	movs	r3, #0
 8003296:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8003298:	f04f 0300 	mov.w	r3, #0
 800329c:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800329e:	2110      	movs	r1, #16
 80032a0:	20d4      	movs	r0, #212	@ 0xd4
 80032a2:	f7ff fd53 	bl	8002d4c <SENSOR_IO_Read>
 80032a6:	4603      	mov	r3, r0
 80032a8:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 80032aa:	f107 0208 	add.w	r2, r7, #8
 80032ae:	2306      	movs	r3, #6
 80032b0:	2128      	movs	r1, #40	@ 0x28
 80032b2:	20d4      	movs	r0, #212	@ 0xd4
 80032b4:	f7ff fd68 	bl	8002d88 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80032b8:	2300      	movs	r3, #0
 80032ba:	77fb      	strb	r3, [r7, #31]
 80032bc:	e01a      	b.n	80032f4 <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80032be:	7ffb      	ldrb	r3, [r7, #31]
 80032c0:	005b      	lsls	r3, r3, #1
 80032c2:	3301      	adds	r3, #1
 80032c4:	3320      	adds	r3, #32
 80032c6:	443b      	add	r3, r7
 80032c8:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80032cc:	021b      	lsls	r3, r3, #8
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	7ffa      	ldrb	r2, [r7, #31]
 80032d2:	0052      	lsls	r2, r2, #1
 80032d4:	3220      	adds	r2, #32
 80032d6:	443a      	add	r2, r7
 80032d8:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80032dc:	4413      	add	r3, r2
 80032de:	b29a      	uxth	r2, r3
 80032e0:	7ffb      	ldrb	r3, [r7, #31]
 80032e2:	b212      	sxth	r2, r2
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	3320      	adds	r3, #32
 80032e8:	443b      	add	r3, r7
 80032ea:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80032ee:	7ffb      	ldrb	r3, [r7, #31]
 80032f0:	3301      	adds	r3, #1
 80032f2:	77fb      	strb	r3, [r7, #31]
 80032f4:	7ffb      	ldrb	r3, [r7, #31]
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d9e1      	bls.n	80032be <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 80032fa:	7dfb      	ldrb	r3, [r7, #23]
 80032fc:	f003 030c 	and.w	r3, r3, #12
 8003300:	2b0c      	cmp	r3, #12
 8003302:	d829      	bhi.n	8003358 <LSM6DSL_AccReadXYZ+0xd0>
 8003304:	a201      	add	r2, pc, #4	@ (adr r2, 800330c <LSM6DSL_AccReadXYZ+0x84>)
 8003306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800330a:	bf00      	nop
 800330c:	08003341 	.word	0x08003341
 8003310:	08003359 	.word	0x08003359
 8003314:	08003359 	.word	0x08003359
 8003318:	08003359 	.word	0x08003359
 800331c:	08003353 	.word	0x08003353
 8003320:	08003359 	.word	0x08003359
 8003324:	08003359 	.word	0x08003359
 8003328:	08003359 	.word	0x08003359
 800332c:	08003347 	.word	0x08003347
 8003330:	08003359 	.word	0x08003359
 8003334:	08003359 	.word	0x08003359
 8003338:	08003359 	.word	0x08003359
 800333c:	0800334d 	.word	0x0800334d
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8003340:	4b18      	ldr	r3, [pc, #96]	@ (80033a4 <LSM6DSL_AccReadXYZ+0x11c>)
 8003342:	61bb      	str	r3, [r7, #24]
    break;
 8003344:	e008      	b.n	8003358 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8003346:	4b18      	ldr	r3, [pc, #96]	@ (80033a8 <LSM6DSL_AccReadXYZ+0x120>)
 8003348:	61bb      	str	r3, [r7, #24]
    break;
 800334a:	e005      	b.n	8003358 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 800334c:	4b17      	ldr	r3, [pc, #92]	@ (80033ac <LSM6DSL_AccReadXYZ+0x124>)
 800334e:	61bb      	str	r3, [r7, #24]
    break;
 8003350:	e002      	b.n	8003358 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8003352:	4b17      	ldr	r3, [pc, #92]	@ (80033b0 <LSM6DSL_AccReadXYZ+0x128>)
 8003354:	61bb      	str	r3, [r7, #24]
    break;    
 8003356:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8003358:	2300      	movs	r3, #0
 800335a:	77fb      	strb	r3, [r7, #31]
 800335c:	e01a      	b.n	8003394 <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 800335e:	7ffb      	ldrb	r3, [r7, #31]
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	3320      	adds	r3, #32
 8003364:	443b      	add	r3, r7
 8003366:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800336a:	ee07 3a90 	vmov	s15, r3
 800336e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003372:	edd7 7a06 	vldr	s15, [r7, #24]
 8003376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800337a:	7ffb      	ldrb	r3, [r7, #31]
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	4413      	add	r3, r2
 8003382:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003386:	ee17 2a90 	vmov	r2, s15
 800338a:	b212      	sxth	r2, r2
 800338c:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 800338e:	7ffb      	ldrb	r3, [r7, #31]
 8003390:	3301      	adds	r3, #1
 8003392:	77fb      	strb	r3, [r7, #31]
 8003394:	7ffb      	ldrb	r3, [r7, #31]
 8003396:	2b02      	cmp	r3, #2
 8003398:	d9e1      	bls.n	800335e <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 800339a:	bf00      	nop
 800339c:	bf00      	nop
 800339e:	3720      	adds	r7, #32
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	3d79db23 	.word	0x3d79db23
 80033a8:	3df9db23 	.word	0x3df9db23
 80033ac:	3e79db23 	.word	0x3e79db23
 80033b0:	3ef9db23 	.word	0x3ef9db23

080033b4 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b084      	sub	sp, #16
 80033b8:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 80033ba:	2300      	movs	r3, #0
 80033bc:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80033be:	2300      	movs	r3, #0
 80033c0:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80033c2:	4b1a      	ldr	r3, [pc, #104]	@ (800342c <BSP_ACCELERO_Init+0x78>)
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	4798      	blx	r3
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b6a      	cmp	r3, #106	@ 0x6a
 80033cc:	d002      	beq.n	80033d4 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	73fb      	strb	r3, [r7, #15]
 80033d2:	e025      	b.n	8003420 <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 80033d4:	4b16      	ldr	r3, [pc, #88]	@ (8003430 <BSP_ACCELERO_Init+0x7c>)
 80033d6:	4a15      	ldr	r2, [pc, #84]	@ (800342c <BSP_ACCELERO_Init+0x78>)
 80033d8:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 80033da:	2330      	movs	r3, #48	@ 0x30
 80033dc:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 80033de:	2300      	movs	r3, #0
 80033e0:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 80033e2:	2300      	movs	r3, #0
 80033e4:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 80033e6:	2340      	movs	r3, #64	@ 0x40
 80033e8:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 80033ea:	2300      	movs	r3, #0
 80033ec:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 80033ee:	2300      	movs	r3, #0
 80033f0:	72fb      	strb	r3, [r7, #11]

    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 80033f2:	797a      	ldrb	r2, [r7, #5]
 80033f4:	7abb      	ldrb	r3, [r7, #10]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	81bb      	strh	r3, [r7, #12]

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 80033fc:	7a3b      	ldrb	r3, [r7, #8]
 80033fe:	f043 0304 	orr.w	r3, r3, #4
 8003402:	b2db      	uxtb	r3, r3
 8003404:	b21b      	sxth	r3, r3
 8003406:	021b      	lsls	r3, r3, #8
 8003408:	b21a      	sxth	r2, r3
 800340a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800340e:	4313      	orrs	r3, r2
 8003410:	b21b      	sxth	r3, r3
 8003412:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8003414:	4b06      	ldr	r3, [pc, #24]	@ (8003430 <BSP_ACCELERO_Init+0x7c>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	89ba      	ldrh	r2, [r7, #12]
 800341c:	4610      	mov	r0, r2
 800341e:	4798      	blx	r3
  }

  return ret;
 8003420:	7bfb      	ldrb	r3, [r7, #15]
}
 8003422:	4618      	mov	r0, r3
 8003424:	3710      	adds	r7, #16
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	20000018 	.word	0x20000018
 8003430:	20001cd0 	.word	0x20001cd0

08003434 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 800343c:	4b08      	ldr	r3, [pc, #32]	@ (8003460 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d009      	beq.n	8003458 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8003444:	4b06      	ldr	r3, [pc, #24]	@ (8003460 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800344a:	2b00      	cmp	r3, #0
 800344c:	d004      	beq.n	8003458 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 800344e:	4b04      	ldr	r3, [pc, #16]	@ (8003460 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	4798      	blx	r3
    }
  }
}
 8003458:	bf00      	nop
 800345a:	3708      	adds	r7, #8
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}
 8003460:	20001cd0 	.word	0x20001cd0

08003464 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800346a:	2300      	movs	r3, #0
 800346c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800346e:	2003      	movs	r0, #3
 8003470:	f000 f901 	bl	8003676 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003474:	200f      	movs	r0, #15
 8003476:	f7ff f95b 	bl	8002730 <HAL_InitTick>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d002      	beq.n	8003486 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	71fb      	strb	r3, [r7, #7]
 8003484:	e001      	b.n	800348a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003486:	f7fe fec1 	bl	800220c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800348a:	79fb      	ldrb	r3, [r7, #7]
}
 800348c:	4618      	mov	r0, r3
 800348e:	3708      	adds	r7, #8
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003498:	4b06      	ldr	r3, [pc, #24]	@ (80034b4 <HAL_IncTick+0x20>)
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	461a      	mov	r2, r3
 800349e:	4b06      	ldr	r3, [pc, #24]	@ (80034b8 <HAL_IncTick+0x24>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4413      	add	r3, r2
 80034a4:	4a04      	ldr	r2, [pc, #16]	@ (80034b8 <HAL_IncTick+0x24>)
 80034a6:	6013      	str	r3, [r2, #0]
}
 80034a8:	bf00      	nop
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	20000050 	.word	0x20000050
 80034b8:	20001cd4 	.word	0x20001cd4

080034bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0
  return uwTick;
 80034c0:	4b03      	ldr	r3, [pc, #12]	@ (80034d0 <HAL_GetTick+0x14>)
 80034c2:	681b      	ldr	r3, [r3, #0]
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
 80034ce:	bf00      	nop
 80034d0:	20001cd4 	.word	0x20001cd4

080034d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034dc:	f7ff ffee 	bl	80034bc <HAL_GetTick>
 80034e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034ec:	d005      	beq.n	80034fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80034ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003518 <HAL_Delay+0x44>)
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	461a      	mov	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	4413      	add	r3, r2
 80034f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80034fa:	bf00      	nop
 80034fc:	f7ff ffde 	bl	80034bc <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	68fa      	ldr	r2, [r7, #12]
 8003508:	429a      	cmp	r2, r3
 800350a:	d8f7      	bhi.n	80034fc <HAL_Delay+0x28>
  {
  }
}
 800350c:	bf00      	nop
 800350e:	bf00      	nop
 8003510:	3710      	adds	r7, #16
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	20000050 	.word	0x20000050

0800351c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f003 0307 	and.w	r3, r3, #7
 800352a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800352c:	4b0c      	ldr	r3, [pc, #48]	@ (8003560 <__NVIC_SetPriorityGrouping+0x44>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003532:	68ba      	ldr	r2, [r7, #8]
 8003534:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003538:	4013      	ands	r3, r2
 800353a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003544:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003548:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800354c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800354e:	4a04      	ldr	r2, [pc, #16]	@ (8003560 <__NVIC_SetPriorityGrouping+0x44>)
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	60d3      	str	r3, [r2, #12]
}
 8003554:	bf00      	nop
 8003556:	3714      	adds	r7, #20
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr
 8003560:	e000ed00 	.word	0xe000ed00

08003564 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003564:	b480      	push	{r7}
 8003566:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003568:	4b04      	ldr	r3, [pc, #16]	@ (800357c <__NVIC_GetPriorityGrouping+0x18>)
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	0a1b      	lsrs	r3, r3, #8
 800356e:	f003 0307 	and.w	r3, r3, #7
}
 8003572:	4618      	mov	r0, r3
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr
 800357c:	e000ed00 	.word	0xe000ed00

08003580 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 8003586:	4603      	mov	r3, r0
 8003588:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800358a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800358e:	2b00      	cmp	r3, #0
 8003590:	db0b      	blt.n	80035aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003592:	79fb      	ldrb	r3, [r7, #7]
 8003594:	f003 021f 	and.w	r2, r3, #31
 8003598:	4907      	ldr	r1, [pc, #28]	@ (80035b8 <__NVIC_EnableIRQ+0x38>)
 800359a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800359e:	095b      	lsrs	r3, r3, #5
 80035a0:	2001      	movs	r0, #1
 80035a2:	fa00 f202 	lsl.w	r2, r0, r2
 80035a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035aa:	bf00      	nop
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	e000e100 	.word	0xe000e100

080035bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	4603      	mov	r3, r0
 80035c4:	6039      	str	r1, [r7, #0]
 80035c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	db0a      	blt.n	80035e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	b2da      	uxtb	r2, r3
 80035d4:	490c      	ldr	r1, [pc, #48]	@ (8003608 <__NVIC_SetPriority+0x4c>)
 80035d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035da:	0112      	lsls	r2, r2, #4
 80035dc:	b2d2      	uxtb	r2, r2
 80035de:	440b      	add	r3, r1
 80035e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035e4:	e00a      	b.n	80035fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	b2da      	uxtb	r2, r3
 80035ea:	4908      	ldr	r1, [pc, #32]	@ (800360c <__NVIC_SetPriority+0x50>)
 80035ec:	79fb      	ldrb	r3, [r7, #7]
 80035ee:	f003 030f 	and.w	r3, r3, #15
 80035f2:	3b04      	subs	r3, #4
 80035f4:	0112      	lsls	r2, r2, #4
 80035f6:	b2d2      	uxtb	r2, r2
 80035f8:	440b      	add	r3, r1
 80035fa:	761a      	strb	r2, [r3, #24]
}
 80035fc:	bf00      	nop
 80035fe:	370c      	adds	r7, #12
 8003600:	46bd      	mov	sp, r7
 8003602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003606:	4770      	bx	lr
 8003608:	e000e100 	.word	0xe000e100
 800360c:	e000ed00 	.word	0xe000ed00

08003610 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003610:	b480      	push	{r7}
 8003612:	b089      	sub	sp, #36	@ 0x24
 8003614:	af00      	add	r7, sp, #0
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	60b9      	str	r1, [r7, #8]
 800361a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f003 0307 	and.w	r3, r3, #7
 8003622:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	f1c3 0307 	rsb	r3, r3, #7
 800362a:	2b04      	cmp	r3, #4
 800362c:	bf28      	it	cs
 800362e:	2304      	movcs	r3, #4
 8003630:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	3304      	adds	r3, #4
 8003636:	2b06      	cmp	r3, #6
 8003638:	d902      	bls.n	8003640 <NVIC_EncodePriority+0x30>
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	3b03      	subs	r3, #3
 800363e:	e000      	b.n	8003642 <NVIC_EncodePriority+0x32>
 8003640:	2300      	movs	r3, #0
 8003642:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003644:	f04f 32ff 	mov.w	r2, #4294967295
 8003648:	69bb      	ldr	r3, [r7, #24]
 800364a:	fa02 f303 	lsl.w	r3, r2, r3
 800364e:	43da      	mvns	r2, r3
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	401a      	ands	r2, r3
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003658:	f04f 31ff 	mov.w	r1, #4294967295
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	fa01 f303 	lsl.w	r3, r1, r3
 8003662:	43d9      	mvns	r1, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003668:	4313      	orrs	r3, r2
         );
}
 800366a:	4618      	mov	r0, r3
 800366c:	3724      	adds	r7, #36	@ 0x24
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr

08003676 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003676:	b580      	push	{r7, lr}
 8003678:	b082      	sub	sp, #8
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f7ff ff4c 	bl	800351c <__NVIC_SetPriorityGrouping>
}
 8003684:	bf00      	nop
 8003686:	3708      	adds	r7, #8
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b086      	sub	sp, #24
 8003690:	af00      	add	r7, sp, #0
 8003692:	4603      	mov	r3, r0
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
 8003698:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800369a:	2300      	movs	r3, #0
 800369c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800369e:	f7ff ff61 	bl	8003564 <__NVIC_GetPriorityGrouping>
 80036a2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036a4:	687a      	ldr	r2, [r7, #4]
 80036a6:	68b9      	ldr	r1, [r7, #8]
 80036a8:	6978      	ldr	r0, [r7, #20]
 80036aa:	f7ff ffb1 	bl	8003610 <NVIC_EncodePriority>
 80036ae:	4602      	mov	r2, r0
 80036b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036b4:	4611      	mov	r1, r2
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7ff ff80 	bl	80035bc <__NVIC_SetPriority>
}
 80036bc:	bf00      	nop
 80036be:	3718      	adds	r7, #24
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	4603      	mov	r3, r0
 80036cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7ff ff54 	bl	8003580 <__NVIC_EnableIRQ>
}
 80036d8:	bf00      	nop
 80036da:	3708      	adds	r7, #8
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d101      	bne.n	80036f2 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e0ac      	b.n	800384c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4618      	mov	r0, r3
 80036f8:	f000 f8b2 	bl	8003860 <DFSDM_GetChannelFromInstance>
 80036fc:	4603      	mov	r3, r0
 80036fe:	4a55      	ldr	r2, [pc, #340]	@ (8003854 <HAL_DFSDM_ChannelInit+0x174>)
 8003700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d001      	beq.n	800370c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e09f      	b.n	800384c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f7fe fda5 	bl	800225c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8003712:	4b51      	ldr	r3, [pc, #324]	@ (8003858 <HAL_DFSDM_ChannelInit+0x178>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	3301      	adds	r3, #1
 8003718:	4a4f      	ldr	r2, [pc, #316]	@ (8003858 <HAL_DFSDM_ChannelInit+0x178>)
 800371a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 800371c:	4b4e      	ldr	r3, [pc, #312]	@ (8003858 <HAL_DFSDM_ChannelInit+0x178>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2b01      	cmp	r3, #1
 8003722:	d125      	bne.n	8003770 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8003724:	4b4d      	ldr	r3, [pc, #308]	@ (800385c <HAL_DFSDM_ChannelInit+0x17c>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a4c      	ldr	r2, [pc, #304]	@ (800385c <HAL_DFSDM_ChannelInit+0x17c>)
 800372a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800372e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003730:	4b4a      	ldr	r3, [pc, #296]	@ (800385c <HAL_DFSDM_ChannelInit+0x17c>)
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	4948      	ldr	r1, [pc, #288]	@ (800385c <HAL_DFSDM_ChannelInit+0x17c>)
 800373a:	4313      	orrs	r3, r2
 800373c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800373e:	4b47      	ldr	r3, [pc, #284]	@ (800385c <HAL_DFSDM_ChannelInit+0x17c>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a46      	ldr	r2, [pc, #280]	@ (800385c <HAL_DFSDM_ChannelInit+0x17c>)
 8003744:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8003748:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	791b      	ldrb	r3, [r3, #4]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d108      	bne.n	8003764 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003752:	4b42      	ldr	r3, [pc, #264]	@ (800385c <HAL_DFSDM_ChannelInit+0x17c>)
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	68db      	ldr	r3, [r3, #12]
 800375a:	3b01      	subs	r3, #1
 800375c:	041b      	lsls	r3, r3, #16
 800375e:	493f      	ldr	r1, [pc, #252]	@ (800385c <HAL_DFSDM_ChannelInit+0x17c>)
 8003760:	4313      	orrs	r3, r2
 8003762:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003764:	4b3d      	ldr	r3, [pc, #244]	@ (800385c <HAL_DFSDM_ChannelInit+0x17c>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a3c      	ldr	r2, [pc, #240]	@ (800385c <HAL_DFSDM_ChannelInit+0x17c>)
 800376a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800376e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 800377e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	6819      	ldr	r1, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800378e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003794:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	430a      	orrs	r2, r1
 800379c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f022 020f 	bic.w	r2, r2, #15
 80037ac:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	6819      	ldr	r1, [r3, #0]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80037bc:	431a      	orrs	r2, r3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	430a      	orrs	r2, r1
 80037c4:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 80037d4:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	6899      	ldr	r1, [r3, #8]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037e4:	3b01      	subs	r3, #1
 80037e6:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80037e8:	431a      	orrs	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	430a      	orrs	r2, r1
 80037f0:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	685a      	ldr	r2, [r3, #4]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f002 0207 	and.w	r2, r2, #7
 8003800:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	6859      	ldr	r1, [r3, #4]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800380c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003812:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003814:	431a      	orrs	r2, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	430a      	orrs	r2, r1
 800381c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800382c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2201      	movs	r2, #1
 8003832:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4618      	mov	r0, r3
 800383c:	f000 f810 	bl	8003860 <DFSDM_GetChannelFromInstance>
 8003840:	4602      	mov	r2, r0
 8003842:	4904      	ldr	r1, [pc, #16]	@ (8003854 <HAL_DFSDM_ChannelInit+0x174>)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 800384a:	2300      	movs	r3, #0
}
 800384c:	4618      	mov	r0, r3
 800384e:	3708      	adds	r7, #8
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	20001cdc 	.word	0x20001cdc
 8003858:	20001cd8 	.word	0x20001cd8
 800385c:	40016000 	.word	0x40016000

08003860 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a1c      	ldr	r2, [pc, #112]	@ (80038dc <DFSDM_GetChannelFromInstance+0x7c>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d102      	bne.n	8003876 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003870:	2300      	movs	r3, #0
 8003872:	60fb      	str	r3, [r7, #12]
 8003874:	e02b      	b.n	80038ce <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a19      	ldr	r2, [pc, #100]	@ (80038e0 <DFSDM_GetChannelFromInstance+0x80>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d102      	bne.n	8003884 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800387e:	2301      	movs	r3, #1
 8003880:	60fb      	str	r3, [r7, #12]
 8003882:	e024      	b.n	80038ce <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4a17      	ldr	r2, [pc, #92]	@ (80038e4 <DFSDM_GetChannelFromInstance+0x84>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d102      	bne.n	8003892 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 800388c:	2302      	movs	r3, #2
 800388e:	60fb      	str	r3, [r7, #12]
 8003890:	e01d      	b.n	80038ce <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a14      	ldr	r2, [pc, #80]	@ (80038e8 <DFSDM_GetChannelFromInstance+0x88>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d102      	bne.n	80038a0 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800389a:	2304      	movs	r3, #4
 800389c:	60fb      	str	r3, [r7, #12]
 800389e:	e016      	b.n	80038ce <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a12      	ldr	r2, [pc, #72]	@ (80038ec <DFSDM_GetChannelFromInstance+0x8c>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d102      	bne.n	80038ae <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80038a8:	2305      	movs	r3, #5
 80038aa:	60fb      	str	r3, [r7, #12]
 80038ac:	e00f      	b.n	80038ce <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a0f      	ldr	r2, [pc, #60]	@ (80038f0 <DFSDM_GetChannelFromInstance+0x90>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d102      	bne.n	80038bc <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80038b6:	2306      	movs	r3, #6
 80038b8:	60fb      	str	r3, [r7, #12]
 80038ba:	e008      	b.n	80038ce <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a0d      	ldr	r2, [pc, #52]	@ (80038f4 <DFSDM_GetChannelFromInstance+0x94>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d102      	bne.n	80038ca <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80038c4:	2307      	movs	r3, #7
 80038c6:	60fb      	str	r3, [r7, #12]
 80038c8:	e001      	b.n	80038ce <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80038ca:	2303      	movs	r3, #3
 80038cc:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80038ce:	68fb      	ldr	r3, [r7, #12]
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3714      	adds	r7, #20
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr
 80038dc:	40016000 	.word	0x40016000
 80038e0:	40016020 	.word	0x40016020
 80038e4:	40016040 	.word	0x40016040
 80038e8:	40016080 	.word	0x40016080
 80038ec:	400160a0 	.word	0x400160a0
 80038f0:	400160c0 	.word	0x400160c0
 80038f4:	400160e0 	.word	0x400160e0

080038f8 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80038f8:	b480      	push	{r7}
 80038fa:	b087      	sub	sp, #28
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	460b      	mov	r3, r1
 8003902:	607a      	str	r2, [r7, #4]
 8003904:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8003906:	2300      	movs	r3, #0
 8003908:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800390a:	7afb      	ldrb	r3, [r7, #11]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d103      	bne.n	8003918 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	605a      	str	r2, [r3, #4]
      break;
 8003916:	e002      	b.n	800391e <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	75fb      	strb	r3, [r7, #23]
      break;
 800391c:	bf00      	nop
  }

  return status;
 800391e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003920:	4618      	mov	r0, r3
 8003922:	371c      	adds	r7, #28
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d101      	bne.n	8003940 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e003      	b.n	8003948 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003946:	2300      	movs	r3, #0
  }
}
 8003948:	4618      	mov	r0, r3
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b086      	sub	sp, #24
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	0c1b      	lsrs	r3, r3, #16
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 031f 	and.w	r3, r3, #31
 8003970:	2201      	movs	r2, #1
 8003972:	fa02 f303 	lsl.w	r3, r2, r3
 8003976:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	015a      	lsls	r2, r3, #5
 800397c:	4b0c      	ldr	r3, [pc, #48]	@ (80039b0 <HAL_EXTI_IRQHandler+0x5c>)
 800397e:	4413      	add	r3, r2
 8003980:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	693a      	ldr	r2, [r7, #16]
 8003988:	4013      	ands	r3, r2
 800398a:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d009      	beq.n	80039a6 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	693a      	ldr	r2, [r7, #16]
 8003996:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d002      	beq.n	80039a6 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	4798      	blx	r3
    }
  }
}
 80039a6:	bf00      	nop
 80039a8:	3718      	adds	r7, #24
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	40010414 	.word	0x40010414

080039b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b087      	sub	sp, #28
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80039be:	2300      	movs	r3, #0
 80039c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039c2:	e17f      	b.n	8003cc4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	2101      	movs	r1, #1
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	fa01 f303 	lsl.w	r3, r1, r3
 80039d0:	4013      	ands	r3, r2
 80039d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	f000 8171 	beq.w	8003cbe <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f003 0303 	and.w	r3, r3, #3
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d005      	beq.n	80039f4 <HAL_GPIO_Init+0x40>
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f003 0303 	and.w	r3, r3, #3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d130      	bne.n	8003a56 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	2203      	movs	r2, #3
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	43db      	mvns	r3, r3
 8003a06:	693a      	ldr	r2, [r7, #16]
 8003a08:	4013      	ands	r3, r2
 8003a0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	68da      	ldr	r2, [r3, #12]
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	005b      	lsls	r3, r3, #1
 8003a14:	fa02 f303 	lsl.w	r3, r2, r3
 8003a18:	693a      	ldr	r2, [r7, #16]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	693a      	ldr	r2, [r7, #16]
 8003a22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a32:	43db      	mvns	r3, r3
 8003a34:	693a      	ldr	r2, [r7, #16]
 8003a36:	4013      	ands	r3, r2
 8003a38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	091b      	lsrs	r3, r3, #4
 8003a40:	f003 0201 	and.w	r2, r3, #1
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4a:	693a      	ldr	r2, [r7, #16]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f003 0303 	and.w	r3, r3, #3
 8003a5e:	2b03      	cmp	r3, #3
 8003a60:	d118      	bne.n	8003a94 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003a68:	2201      	movs	r2, #1
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a70:	43db      	mvns	r3, r3
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	4013      	ands	r3, r2
 8003a76:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	08db      	lsrs	r3, r3, #3
 8003a7e:	f003 0201 	and.w	r2, r3, #1
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	693a      	ldr	r2, [r7, #16]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f003 0303 	and.w	r3, r3, #3
 8003a9c:	2b03      	cmp	r3, #3
 8003a9e:	d017      	beq.n	8003ad0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	005b      	lsls	r3, r3, #1
 8003aaa:	2203      	movs	r2, #3
 8003aac:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab0:	43db      	mvns	r3, r3
 8003ab2:	693a      	ldr	r2, [r7, #16]
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	689a      	ldr	r2, [r3, #8]
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	005b      	lsls	r3, r3, #1
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	693a      	ldr	r2, [r7, #16]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	693a      	ldr	r2, [r7, #16]
 8003ace:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f003 0303 	and.w	r3, r3, #3
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d123      	bne.n	8003b24 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	08da      	lsrs	r2, r3, #3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	3208      	adds	r2, #8
 8003ae4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	f003 0307 	and.w	r3, r3, #7
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	220f      	movs	r2, #15
 8003af4:	fa02 f303 	lsl.w	r3, r2, r3
 8003af8:	43db      	mvns	r3, r3
 8003afa:	693a      	ldr	r2, [r7, #16]
 8003afc:	4013      	ands	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	691a      	ldr	r2, [r3, #16]
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	f003 0307 	and.w	r3, r3, #7
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b10:	693a      	ldr	r2, [r7, #16]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	08da      	lsrs	r2, r3, #3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	3208      	adds	r2, #8
 8003b1e:	6939      	ldr	r1, [r7, #16]
 8003b20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	2203      	movs	r2, #3
 8003b30:	fa02 f303 	lsl.w	r3, r2, r3
 8003b34:	43db      	mvns	r3, r3
 8003b36:	693a      	ldr	r2, [r7, #16]
 8003b38:	4013      	ands	r3, r2
 8003b3a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f003 0203 	and.w	r2, r3, #3
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	005b      	lsls	r3, r3, #1
 8003b48:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4c:	693a      	ldr	r2, [r7, #16]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	f000 80ac 	beq.w	8003cbe <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b66:	4b5f      	ldr	r3, [pc, #380]	@ (8003ce4 <HAL_GPIO_Init+0x330>)
 8003b68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b6a:	4a5e      	ldr	r2, [pc, #376]	@ (8003ce4 <HAL_GPIO_Init+0x330>)
 8003b6c:	f043 0301 	orr.w	r3, r3, #1
 8003b70:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b72:	4b5c      	ldr	r3, [pc, #368]	@ (8003ce4 <HAL_GPIO_Init+0x330>)
 8003b74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b76:	f003 0301 	and.w	r3, r3, #1
 8003b7a:	60bb      	str	r3, [r7, #8]
 8003b7c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b7e:	4a5a      	ldr	r2, [pc, #360]	@ (8003ce8 <HAL_GPIO_Init+0x334>)
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	089b      	lsrs	r3, r3, #2
 8003b84:	3302      	adds	r3, #2
 8003b86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	f003 0303 	and.w	r3, r3, #3
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	220f      	movs	r2, #15
 8003b96:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9a:	43db      	mvns	r3, r3
 8003b9c:	693a      	ldr	r2, [r7, #16]
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003ba8:	d025      	beq.n	8003bf6 <HAL_GPIO_Init+0x242>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a4f      	ldr	r2, [pc, #316]	@ (8003cec <HAL_GPIO_Init+0x338>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d01f      	beq.n	8003bf2 <HAL_GPIO_Init+0x23e>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a4e      	ldr	r2, [pc, #312]	@ (8003cf0 <HAL_GPIO_Init+0x33c>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d019      	beq.n	8003bee <HAL_GPIO_Init+0x23a>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4a4d      	ldr	r2, [pc, #308]	@ (8003cf4 <HAL_GPIO_Init+0x340>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d013      	beq.n	8003bea <HAL_GPIO_Init+0x236>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4a4c      	ldr	r2, [pc, #304]	@ (8003cf8 <HAL_GPIO_Init+0x344>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d00d      	beq.n	8003be6 <HAL_GPIO_Init+0x232>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a4b      	ldr	r2, [pc, #300]	@ (8003cfc <HAL_GPIO_Init+0x348>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d007      	beq.n	8003be2 <HAL_GPIO_Init+0x22e>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	4a4a      	ldr	r2, [pc, #296]	@ (8003d00 <HAL_GPIO_Init+0x34c>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d101      	bne.n	8003bde <HAL_GPIO_Init+0x22a>
 8003bda:	2306      	movs	r3, #6
 8003bdc:	e00c      	b.n	8003bf8 <HAL_GPIO_Init+0x244>
 8003bde:	2307      	movs	r3, #7
 8003be0:	e00a      	b.n	8003bf8 <HAL_GPIO_Init+0x244>
 8003be2:	2305      	movs	r3, #5
 8003be4:	e008      	b.n	8003bf8 <HAL_GPIO_Init+0x244>
 8003be6:	2304      	movs	r3, #4
 8003be8:	e006      	b.n	8003bf8 <HAL_GPIO_Init+0x244>
 8003bea:	2303      	movs	r3, #3
 8003bec:	e004      	b.n	8003bf8 <HAL_GPIO_Init+0x244>
 8003bee:	2302      	movs	r3, #2
 8003bf0:	e002      	b.n	8003bf8 <HAL_GPIO_Init+0x244>
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e000      	b.n	8003bf8 <HAL_GPIO_Init+0x244>
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	697a      	ldr	r2, [r7, #20]
 8003bfa:	f002 0203 	and.w	r2, r2, #3
 8003bfe:	0092      	lsls	r2, r2, #2
 8003c00:	4093      	lsls	r3, r2
 8003c02:	693a      	ldr	r2, [r7, #16]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c08:	4937      	ldr	r1, [pc, #220]	@ (8003ce8 <HAL_GPIO_Init+0x334>)
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	089b      	lsrs	r3, r3, #2
 8003c0e:	3302      	adds	r3, #2
 8003c10:	693a      	ldr	r2, [r7, #16]
 8003c12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c16:	4b3b      	ldr	r3, [pc, #236]	@ (8003d04 <HAL_GPIO_Init+0x350>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	43db      	mvns	r3, r3
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	4013      	ands	r3, r2
 8003c24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d003      	beq.n	8003c3a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c3a:	4a32      	ldr	r2, [pc, #200]	@ (8003d04 <HAL_GPIO_Init+0x350>)
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003c40:	4b30      	ldr	r3, [pc, #192]	@ (8003d04 <HAL_GPIO_Init+0x350>)
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	43db      	mvns	r3, r3
 8003c4a:	693a      	ldr	r2, [r7, #16]
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d003      	beq.n	8003c64 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003c5c:	693a      	ldr	r2, [r7, #16]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c64:	4a27      	ldr	r2, [pc, #156]	@ (8003d04 <HAL_GPIO_Init+0x350>)
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003c6a:	4b26      	ldr	r3, [pc, #152]	@ (8003d04 <HAL_GPIO_Init+0x350>)
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	43db      	mvns	r3, r3
 8003c74:	693a      	ldr	r2, [r7, #16]
 8003c76:	4013      	ands	r3, r2
 8003c78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d003      	beq.n	8003c8e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003c86:	693a      	ldr	r2, [r7, #16]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003c8e:	4a1d      	ldr	r2, [pc, #116]	@ (8003d04 <HAL_GPIO_Init+0x350>)
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003c94:	4b1b      	ldr	r3, [pc, #108]	@ (8003d04 <HAL_GPIO_Init+0x350>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	43db      	mvns	r3, r3
 8003c9e:	693a      	ldr	r2, [r7, #16]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d003      	beq.n	8003cb8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003cb8:	4a12      	ldr	r2, [pc, #72]	@ (8003d04 <HAL_GPIO_Init+0x350>)
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	fa22 f303 	lsr.w	r3, r2, r3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	f47f ae78 	bne.w	80039c4 <HAL_GPIO_Init+0x10>
  }
}
 8003cd4:	bf00      	nop
 8003cd6:	bf00      	nop
 8003cd8:	371c      	adds	r7, #28
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	40021000 	.word	0x40021000
 8003ce8:	40010000 	.word	0x40010000
 8003cec:	48000400 	.word	0x48000400
 8003cf0:	48000800 	.word	0x48000800
 8003cf4:	48000c00 	.word	0x48000c00
 8003cf8:	48001000 	.word	0x48001000
 8003cfc:	48001400 	.word	0x48001400
 8003d00:	48001800 	.word	0x48001800
 8003d04:	40010400 	.word	0x40010400

08003d08 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b087      	sub	sp, #28
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d12:	2300      	movs	r3, #0
 8003d14:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003d16:	e0cd      	b.n	8003eb4 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003d18:	2201      	movs	r2, #1
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d20:	683a      	ldr	r2, [r7, #0]
 8003d22:	4013      	ands	r3, r2
 8003d24:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	f000 80c0 	beq.w	8003eae <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003d2e:	4a68      	ldr	r2, [pc, #416]	@ (8003ed0 <HAL_GPIO_DeInit+0x1c8>)
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	089b      	lsrs	r3, r3, #2
 8003d34:	3302      	adds	r3, #2
 8003d36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d3a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	f003 0303 	and.w	r3, r3, #3
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	220f      	movs	r2, #15
 8003d46:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4a:	68fa      	ldr	r2, [r7, #12]
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003d56:	d025      	beq.n	8003da4 <HAL_GPIO_DeInit+0x9c>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4a5e      	ldr	r2, [pc, #376]	@ (8003ed4 <HAL_GPIO_DeInit+0x1cc>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d01f      	beq.n	8003da0 <HAL_GPIO_DeInit+0x98>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a5d      	ldr	r2, [pc, #372]	@ (8003ed8 <HAL_GPIO_DeInit+0x1d0>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d019      	beq.n	8003d9c <HAL_GPIO_DeInit+0x94>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a5c      	ldr	r2, [pc, #368]	@ (8003edc <HAL_GPIO_DeInit+0x1d4>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d013      	beq.n	8003d98 <HAL_GPIO_DeInit+0x90>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4a5b      	ldr	r2, [pc, #364]	@ (8003ee0 <HAL_GPIO_DeInit+0x1d8>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d00d      	beq.n	8003d94 <HAL_GPIO_DeInit+0x8c>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4a5a      	ldr	r2, [pc, #360]	@ (8003ee4 <HAL_GPIO_DeInit+0x1dc>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d007      	beq.n	8003d90 <HAL_GPIO_DeInit+0x88>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	4a59      	ldr	r2, [pc, #356]	@ (8003ee8 <HAL_GPIO_DeInit+0x1e0>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d101      	bne.n	8003d8c <HAL_GPIO_DeInit+0x84>
 8003d88:	2306      	movs	r3, #6
 8003d8a:	e00c      	b.n	8003da6 <HAL_GPIO_DeInit+0x9e>
 8003d8c:	2307      	movs	r3, #7
 8003d8e:	e00a      	b.n	8003da6 <HAL_GPIO_DeInit+0x9e>
 8003d90:	2305      	movs	r3, #5
 8003d92:	e008      	b.n	8003da6 <HAL_GPIO_DeInit+0x9e>
 8003d94:	2304      	movs	r3, #4
 8003d96:	e006      	b.n	8003da6 <HAL_GPIO_DeInit+0x9e>
 8003d98:	2303      	movs	r3, #3
 8003d9a:	e004      	b.n	8003da6 <HAL_GPIO_DeInit+0x9e>
 8003d9c:	2302      	movs	r3, #2
 8003d9e:	e002      	b.n	8003da6 <HAL_GPIO_DeInit+0x9e>
 8003da0:	2301      	movs	r3, #1
 8003da2:	e000      	b.n	8003da6 <HAL_GPIO_DeInit+0x9e>
 8003da4:	2300      	movs	r3, #0
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	f002 0203 	and.w	r2, r2, #3
 8003dac:	0092      	lsls	r2, r2, #2
 8003dae:	4093      	lsls	r3, r2
 8003db0:	68fa      	ldr	r2, [r7, #12]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d132      	bne.n	8003e1c <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003db6:	4b4d      	ldr	r3, [pc, #308]	@ (8003eec <HAL_GPIO_DeInit+0x1e4>)
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	43db      	mvns	r3, r3
 8003dbe:	494b      	ldr	r1, [pc, #300]	@ (8003eec <HAL_GPIO_DeInit+0x1e4>)
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003dc4:	4b49      	ldr	r3, [pc, #292]	@ (8003eec <HAL_GPIO_DeInit+0x1e4>)
 8003dc6:	685a      	ldr	r2, [r3, #4]
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	43db      	mvns	r3, r3
 8003dcc:	4947      	ldr	r1, [pc, #284]	@ (8003eec <HAL_GPIO_DeInit+0x1e4>)
 8003dce:	4013      	ands	r3, r2
 8003dd0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003dd2:	4b46      	ldr	r3, [pc, #280]	@ (8003eec <HAL_GPIO_DeInit+0x1e4>)
 8003dd4:	68da      	ldr	r2, [r3, #12]
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	43db      	mvns	r3, r3
 8003dda:	4944      	ldr	r1, [pc, #272]	@ (8003eec <HAL_GPIO_DeInit+0x1e4>)
 8003ddc:	4013      	ands	r3, r2
 8003dde:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003de0:	4b42      	ldr	r3, [pc, #264]	@ (8003eec <HAL_GPIO_DeInit+0x1e4>)
 8003de2:	689a      	ldr	r2, [r3, #8]
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	43db      	mvns	r3, r3
 8003de8:	4940      	ldr	r1, [pc, #256]	@ (8003eec <HAL_GPIO_DeInit+0x1e4>)
 8003dea:	4013      	ands	r3, r2
 8003dec:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	f003 0303 	and.w	r3, r3, #3
 8003df4:	009b      	lsls	r3, r3, #2
 8003df6:	220f      	movs	r2, #15
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003dfe:	4a34      	ldr	r2, [pc, #208]	@ (8003ed0 <HAL_GPIO_DeInit+0x1c8>)
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	089b      	lsrs	r3, r3, #2
 8003e04:	3302      	adds	r3, #2
 8003e06:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	43da      	mvns	r2, r3
 8003e0e:	4830      	ldr	r0, [pc, #192]	@ (8003ed0 <HAL_GPIO_DeInit+0x1c8>)
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	089b      	lsrs	r3, r3, #2
 8003e14:	400a      	ands	r2, r1
 8003e16:	3302      	adds	r3, #2
 8003e18:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	005b      	lsls	r3, r3, #1
 8003e24:	2103      	movs	r1, #3
 8003e26:	fa01 f303 	lsl.w	r3, r1, r3
 8003e2a:	431a      	orrs	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	08da      	lsrs	r2, r3, #3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	3208      	adds	r2, #8
 8003e38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	f003 0307 	and.w	r3, r3, #7
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	220f      	movs	r2, #15
 8003e46:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4a:	43db      	mvns	r3, r3
 8003e4c:	697a      	ldr	r2, [r7, #20]
 8003e4e:	08d2      	lsrs	r2, r2, #3
 8003e50:	4019      	ands	r1, r3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	3208      	adds	r2, #8
 8003e56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	689a      	ldr	r2, [r3, #8]
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	005b      	lsls	r3, r3, #1
 8003e62:	2103      	movs	r1, #3
 8003e64:	fa01 f303 	lsl.w	r3, r1, r3
 8003e68:	43db      	mvns	r3, r3
 8003e6a:	401a      	ands	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	685a      	ldr	r2, [r3, #4]
 8003e74:	2101      	movs	r1, #1
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	fa01 f303 	lsl.w	r3, r1, r3
 8003e7c:	43db      	mvns	r3, r3
 8003e7e:	401a      	ands	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	68da      	ldr	r2, [r3, #12]
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	2103      	movs	r1, #3
 8003e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e92:	43db      	mvns	r3, r3
 8003e94:	401a      	ands	r2, r3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e9e:	2101      	movs	r1, #1
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea6:	43db      	mvns	r3, r3
 8003ea8:	401a      	ands	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003eb4:	683a      	ldr	r2, [r7, #0]
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	f47f af2b 	bne.w	8003d18 <HAL_GPIO_DeInit+0x10>
  }
}
 8003ec2:	bf00      	nop
 8003ec4:	bf00      	nop
 8003ec6:	371c      	adds	r7, #28
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr
 8003ed0:	40010000 	.word	0x40010000
 8003ed4:	48000400 	.word	0x48000400
 8003ed8:	48000800 	.word	0x48000800
 8003edc:	48000c00 	.word	0x48000c00
 8003ee0:	48001000 	.word	0x48001000
 8003ee4:	48001400 	.word	0x48001400
 8003ee8:	48001800 	.word	0x48001800
 8003eec:	40010400 	.word	0x40010400

08003ef0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b085      	sub	sp, #20
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	460b      	mov	r3, r1
 8003efa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	691a      	ldr	r2, [r3, #16]
 8003f00:	887b      	ldrh	r3, [r7, #2]
 8003f02:	4013      	ands	r3, r2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d002      	beq.n	8003f0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	73fb      	strb	r3, [r7, #15]
 8003f0c:	e001      	b.n	8003f12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f12:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3714      	adds	r7, #20
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b083      	sub	sp, #12
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	460b      	mov	r3, r1
 8003f2a:	807b      	strh	r3, [r7, #2]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f30:	787b      	ldrb	r3, [r7, #1]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d003      	beq.n	8003f3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f36:	887a      	ldrh	r2, [r7, #2]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f3c:	e002      	b.n	8003f44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f3e:	887a      	ldrh	r2, [r7, #2]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr

08003f50 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b085      	sub	sp, #20
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	460b      	mov	r3, r1
 8003f5a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	695b      	ldr	r3, [r3, #20]
 8003f60:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f62:	887a      	ldrh	r2, [r7, #2]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	4013      	ands	r3, r2
 8003f68:	041a      	lsls	r2, r3, #16
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	43d9      	mvns	r1, r3
 8003f6e:	887b      	ldrh	r3, [r7, #2]
 8003f70:	400b      	ands	r3, r1
 8003f72:	431a      	orrs	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	619a      	str	r2, [r3, #24]
}
 8003f78:	bf00      	nop
 8003f7a:	3714      	adds	r7, #20
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b082      	sub	sp, #8
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003f8e:	4b08      	ldr	r3, [pc, #32]	@ (8003fb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f90:	695a      	ldr	r2, [r3, #20]
 8003f92:	88fb      	ldrh	r3, [r7, #6]
 8003f94:	4013      	ands	r3, r2
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d006      	beq.n	8003fa8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f9a:	4a05      	ldr	r2, [pc, #20]	@ (8003fb0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f9c:	88fb      	ldrh	r3, [r7, #6]
 8003f9e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003fa0:	88fb      	ldrh	r3, [r7, #6]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f000 f806 	bl	8003fb4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003fa8:	bf00      	nop
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	40010400 	.word	0x40010400

08003fb4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	4603      	mov	r3, r0
 8003fbc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003fbe:	bf00      	nop
 8003fc0:	370c      	adds	r7, #12
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr

08003fca <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b082      	sub	sp, #8
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d101      	bne.n	8003fdc <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e08d      	b.n	80040f8 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d106      	bne.n	8003ff6 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f7fe f997 	bl	8002324 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2224      	movs	r2, #36	@ 0x24
 8003ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f022 0201 	bic.w	r2, r2, #1
 800400c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685a      	ldr	r2, [r3, #4]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800401a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	689a      	ldr	r2, [r3, #8]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800402a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d107      	bne.n	8004044 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	689a      	ldr	r2, [r3, #8]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004040:	609a      	str	r2, [r3, #8]
 8004042:	e006      	b.n	8004052 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	689a      	ldr	r2, [r3, #8]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004050:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	2b02      	cmp	r3, #2
 8004058:	d108      	bne.n	800406c <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	685a      	ldr	r2, [r3, #4]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004068:	605a      	str	r2, [r3, #4]
 800406a:	e007      	b.n	800407c <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	685a      	ldr	r2, [r3, #4]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800407a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	6812      	ldr	r2, [r2, #0]
 8004086:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800408a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800408e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68da      	ldr	r2, [r3, #12]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800409e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	691a      	ldr	r2, [r3, #16]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	695b      	ldr	r3, [r3, #20]
 80040a8:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	699b      	ldr	r3, [r3, #24]
 80040b0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	430a      	orrs	r2, r1
 80040b8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	69d9      	ldr	r1, [r3, #28]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a1a      	ldr	r2, [r3, #32]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f042 0201 	orr.w	r2, r2, #1
 80040d8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2220      	movs	r2, #32
 80040e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80040f6:	2300      	movs	r3, #0
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3708      	adds	r7, #8
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e021      	b.n	8004156 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2224      	movs	r2, #36	@ 0x24
 8004116:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f022 0201 	bic.w	r2, r2, #1
 8004128:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f7fe f958 	bl	80023e0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
	...

08004160 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b088      	sub	sp, #32
 8004164:	af02      	add	r7, sp, #8
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	4608      	mov	r0, r1
 800416a:	4611      	mov	r1, r2
 800416c:	461a      	mov	r2, r3
 800416e:	4603      	mov	r3, r0
 8004170:	817b      	strh	r3, [r7, #10]
 8004172:	460b      	mov	r3, r1
 8004174:	813b      	strh	r3, [r7, #8]
 8004176:	4613      	mov	r3, r2
 8004178:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b20      	cmp	r3, #32
 8004184:	f040 80f9 	bne.w	800437a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004188:	6a3b      	ldr	r3, [r7, #32]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d002      	beq.n	8004194 <HAL_I2C_Mem_Write+0x34>
 800418e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004190:	2b00      	cmp	r3, #0
 8004192:	d105      	bne.n	80041a0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800419a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e0ed      	b.n	800437c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d101      	bne.n	80041ae <HAL_I2C_Mem_Write+0x4e>
 80041aa:	2302      	movs	r3, #2
 80041ac:	e0e6      	b.n	800437c <HAL_I2C_Mem_Write+0x21c>
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2201      	movs	r2, #1
 80041b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80041b6:	f7ff f981 	bl	80034bc <HAL_GetTick>
 80041ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	9300      	str	r3, [sp, #0]
 80041c0:	2319      	movs	r3, #25
 80041c2:	2201      	movs	r2, #1
 80041c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80041c8:	68f8      	ldr	r0, [r7, #12]
 80041ca:	f000 fac3 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d001      	beq.n	80041d8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e0d1      	b.n	800437c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2221      	movs	r2, #33	@ 0x21
 80041dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2240      	movs	r2, #64	@ 0x40
 80041e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2200      	movs	r2, #0
 80041ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6a3a      	ldr	r2, [r7, #32]
 80041f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80041f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004200:	88f8      	ldrh	r0, [r7, #6]
 8004202:	893a      	ldrh	r2, [r7, #8]
 8004204:	8979      	ldrh	r1, [r7, #10]
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	9301      	str	r3, [sp, #4]
 800420a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800420c:	9300      	str	r3, [sp, #0]
 800420e:	4603      	mov	r3, r0
 8004210:	68f8      	ldr	r0, [r7, #12]
 8004212:	f000 f9d3 	bl	80045bc <I2C_RequestMemoryWrite>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d005      	beq.n	8004228 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	e0a9      	b.n	800437c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800422c:	b29b      	uxth	r3, r3
 800422e:	2bff      	cmp	r3, #255	@ 0xff
 8004230:	d90e      	bls.n	8004250 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	22ff      	movs	r2, #255	@ 0xff
 8004236:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800423c:	b2da      	uxtb	r2, r3
 800423e:	8979      	ldrh	r1, [r7, #10]
 8004240:	2300      	movs	r3, #0
 8004242:	9300      	str	r3, [sp, #0]
 8004244:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004248:	68f8      	ldr	r0, [r7, #12]
 800424a:	f000 fc47 	bl	8004adc <I2C_TransferConfig>
 800424e:	e00f      	b.n	8004270 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004254:	b29a      	uxth	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800425e:	b2da      	uxtb	r2, r3
 8004260:	8979      	ldrh	r1, [r7, #10]
 8004262:	2300      	movs	r3, #0
 8004264:	9300      	str	r3, [sp, #0]
 8004266:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800426a:	68f8      	ldr	r0, [r7, #12]
 800426c:	f000 fc36 	bl	8004adc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004270:	697a      	ldr	r2, [r7, #20]
 8004272:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004274:	68f8      	ldr	r0, [r7, #12]
 8004276:	f000 fac6 	bl	8004806 <I2C_WaitOnTXISFlagUntilTimeout>
 800427a:	4603      	mov	r3, r0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d001      	beq.n	8004284 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e07b      	b.n	800437c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004288:	781a      	ldrb	r2, [r3, #0]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004294:	1c5a      	adds	r2, r3, #1
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800429e:	b29b      	uxth	r3, r3
 80042a0:	3b01      	subs	r3, #1
 80042a2:	b29a      	uxth	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042ac:	3b01      	subs	r3, #1
 80042ae:	b29a      	uxth	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d034      	beq.n	8004328 <HAL_I2C_Mem_Write+0x1c8>
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d130      	bne.n	8004328 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042cc:	2200      	movs	r2, #0
 80042ce:	2180      	movs	r1, #128	@ 0x80
 80042d0:	68f8      	ldr	r0, [r7, #12]
 80042d2:	f000 fa3f 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d001      	beq.n	80042e0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e04d      	b.n	800437c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	2bff      	cmp	r3, #255	@ 0xff
 80042e8:	d90e      	bls.n	8004308 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	22ff      	movs	r2, #255	@ 0xff
 80042ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042f4:	b2da      	uxtb	r2, r3
 80042f6:	8979      	ldrh	r1, [r7, #10]
 80042f8:	2300      	movs	r3, #0
 80042fa:	9300      	str	r3, [sp, #0]
 80042fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	f000 fbeb 	bl	8004adc <I2C_TransferConfig>
 8004306:	e00f      	b.n	8004328 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800430c:	b29a      	uxth	r2, r3
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004316:	b2da      	uxtb	r2, r3
 8004318:	8979      	ldrh	r1, [r7, #10]
 800431a:	2300      	movs	r3, #0
 800431c:	9300      	str	r3, [sp, #0]
 800431e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f000 fbda 	bl	8004adc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800432c:	b29b      	uxth	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d19e      	bne.n	8004270 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004332:	697a      	ldr	r2, [r7, #20]
 8004334:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004336:	68f8      	ldr	r0, [r7, #12]
 8004338:	f000 faac 	bl	8004894 <I2C_WaitOnSTOPFlagUntilTimeout>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d001      	beq.n	8004346 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e01a      	b.n	800437c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	2220      	movs	r2, #32
 800434c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	6859      	ldr	r1, [r3, #4]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	4b0a      	ldr	r3, [pc, #40]	@ (8004384 <HAL_I2C_Mem_Write+0x224>)
 800435a:	400b      	ands	r3, r1
 800435c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2220      	movs	r2, #32
 8004362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2200      	movs	r2, #0
 800436a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004376:	2300      	movs	r3, #0
 8004378:	e000      	b.n	800437c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800437a:	2302      	movs	r3, #2
  }
}
 800437c:	4618      	mov	r0, r3
 800437e:	3718      	adds	r7, #24
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}
 8004384:	fe00e800 	.word	0xfe00e800

08004388 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b088      	sub	sp, #32
 800438c:	af02      	add	r7, sp, #8
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	4608      	mov	r0, r1
 8004392:	4611      	mov	r1, r2
 8004394:	461a      	mov	r2, r3
 8004396:	4603      	mov	r3, r0
 8004398:	817b      	strh	r3, [r7, #10]
 800439a:	460b      	mov	r3, r1
 800439c:	813b      	strh	r3, [r7, #8]
 800439e:	4613      	mov	r3, r2
 80043a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	2b20      	cmp	r3, #32
 80043ac:	f040 80fd 	bne.w	80045aa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80043b0:	6a3b      	ldr	r3, [r7, #32]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d002      	beq.n	80043bc <HAL_I2C_Mem_Read+0x34>
 80043b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d105      	bne.n	80043c8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043c2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e0f1      	b.n	80045ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d101      	bne.n	80043d6 <HAL_I2C_Mem_Read+0x4e>
 80043d2:	2302      	movs	r3, #2
 80043d4:	e0ea      	b.n	80045ac <HAL_I2C_Mem_Read+0x224>
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2201      	movs	r2, #1
 80043da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80043de:	f7ff f86d 	bl	80034bc <HAL_GetTick>
 80043e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	9300      	str	r3, [sp, #0]
 80043e8:	2319      	movs	r3, #25
 80043ea:	2201      	movs	r2, #1
 80043ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80043f0:	68f8      	ldr	r0, [r7, #12]
 80043f2:	f000 f9af 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d001      	beq.n	8004400 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e0d5      	b.n	80045ac <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2222      	movs	r2, #34	@ 0x22
 8004404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2240      	movs	r2, #64	@ 0x40
 800440c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2200      	movs	r2, #0
 8004414:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6a3a      	ldr	r2, [r7, #32]
 800441a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004420:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004428:	88f8      	ldrh	r0, [r7, #6]
 800442a:	893a      	ldrh	r2, [r7, #8]
 800442c:	8979      	ldrh	r1, [r7, #10]
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	9301      	str	r3, [sp, #4]
 8004432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004434:	9300      	str	r3, [sp, #0]
 8004436:	4603      	mov	r3, r0
 8004438:	68f8      	ldr	r0, [r7, #12]
 800443a:	f000 f913 	bl	8004664 <I2C_RequestMemoryRead>
 800443e:	4603      	mov	r3, r0
 8004440:	2b00      	cmp	r3, #0
 8004442:	d005      	beq.n	8004450 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e0ad      	b.n	80045ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004454:	b29b      	uxth	r3, r3
 8004456:	2bff      	cmp	r3, #255	@ 0xff
 8004458:	d90e      	bls.n	8004478 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2201      	movs	r2, #1
 800445e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004464:	b2da      	uxtb	r2, r3
 8004466:	8979      	ldrh	r1, [r7, #10]
 8004468:	4b52      	ldr	r3, [pc, #328]	@ (80045b4 <HAL_I2C_Mem_Read+0x22c>)
 800446a:	9300      	str	r3, [sp, #0]
 800446c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004470:	68f8      	ldr	r0, [r7, #12]
 8004472:	f000 fb33 	bl	8004adc <I2C_TransferConfig>
 8004476:	e00f      	b.n	8004498 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800447c:	b29a      	uxth	r2, r3
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004486:	b2da      	uxtb	r2, r3
 8004488:	8979      	ldrh	r1, [r7, #10]
 800448a:	4b4a      	ldr	r3, [pc, #296]	@ (80045b4 <HAL_I2C_Mem_Read+0x22c>)
 800448c:	9300      	str	r3, [sp, #0]
 800448e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004492:	68f8      	ldr	r0, [r7, #12]
 8004494:	f000 fb22 	bl	8004adc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	9300      	str	r3, [sp, #0]
 800449c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800449e:	2200      	movs	r2, #0
 80044a0:	2104      	movs	r1, #4
 80044a2:	68f8      	ldr	r0, [r7, #12]
 80044a4:	f000 f956 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d001      	beq.n	80044b2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e07c      	b.n	80045ac <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044bc:	b2d2      	uxtb	r2, r2
 80044be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c4:	1c5a      	adds	r2, r3, #1
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ce:	3b01      	subs	r3, #1
 80044d0:	b29a      	uxth	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044da:	b29b      	uxth	r3, r3
 80044dc:	3b01      	subs	r3, #1
 80044de:	b29a      	uxth	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d034      	beq.n	8004558 <HAL_I2C_Mem_Read+0x1d0>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d130      	bne.n	8004558 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	9300      	str	r3, [sp, #0]
 80044fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044fc:	2200      	movs	r2, #0
 80044fe:	2180      	movs	r1, #128	@ 0x80
 8004500:	68f8      	ldr	r0, [r7, #12]
 8004502:	f000 f927 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d001      	beq.n	8004510 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e04d      	b.n	80045ac <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004514:	b29b      	uxth	r3, r3
 8004516:	2bff      	cmp	r3, #255	@ 0xff
 8004518:	d90e      	bls.n	8004538 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2201      	movs	r2, #1
 800451e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004524:	b2da      	uxtb	r2, r3
 8004526:	8979      	ldrh	r1, [r7, #10]
 8004528:	2300      	movs	r3, #0
 800452a:	9300      	str	r3, [sp, #0]
 800452c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004530:	68f8      	ldr	r0, [r7, #12]
 8004532:	f000 fad3 	bl	8004adc <I2C_TransferConfig>
 8004536:	e00f      	b.n	8004558 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800453c:	b29a      	uxth	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004546:	b2da      	uxtb	r2, r3
 8004548:	8979      	ldrh	r1, [r7, #10]
 800454a:	2300      	movs	r3, #0
 800454c:	9300      	str	r3, [sp, #0]
 800454e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004552:	68f8      	ldr	r0, [r7, #12]
 8004554:	f000 fac2 	bl	8004adc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800455c:	b29b      	uxth	r3, r3
 800455e:	2b00      	cmp	r3, #0
 8004560:	d19a      	bne.n	8004498 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004562:	697a      	ldr	r2, [r7, #20]
 8004564:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004566:	68f8      	ldr	r0, [r7, #12]
 8004568:	f000 f994 	bl	8004894 <I2C_WaitOnSTOPFlagUntilTimeout>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d001      	beq.n	8004576 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e01a      	b.n	80045ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2220      	movs	r2, #32
 800457c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	6859      	ldr	r1, [r3, #4]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	4b0b      	ldr	r3, [pc, #44]	@ (80045b8 <HAL_I2C_Mem_Read+0x230>)
 800458a:	400b      	ands	r3, r1
 800458c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2220      	movs	r2, #32
 8004592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80045a6:	2300      	movs	r3, #0
 80045a8:	e000      	b.n	80045ac <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80045aa:	2302      	movs	r3, #2
  }
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3718      	adds	r7, #24
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	80002400 	.word	0x80002400
 80045b8:	fe00e800 	.word	0xfe00e800

080045bc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b086      	sub	sp, #24
 80045c0:	af02      	add	r7, sp, #8
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	4608      	mov	r0, r1
 80045c6:	4611      	mov	r1, r2
 80045c8:	461a      	mov	r2, r3
 80045ca:	4603      	mov	r3, r0
 80045cc:	817b      	strh	r3, [r7, #10]
 80045ce:	460b      	mov	r3, r1
 80045d0:	813b      	strh	r3, [r7, #8]
 80045d2:	4613      	mov	r3, r2
 80045d4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80045d6:	88fb      	ldrh	r3, [r7, #6]
 80045d8:	b2da      	uxtb	r2, r3
 80045da:	8979      	ldrh	r1, [r7, #10]
 80045dc:	4b20      	ldr	r3, [pc, #128]	@ (8004660 <I2C_RequestMemoryWrite+0xa4>)
 80045de:	9300      	str	r3, [sp, #0]
 80045e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f000 fa79 	bl	8004adc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045ea:	69fa      	ldr	r2, [r7, #28]
 80045ec:	69b9      	ldr	r1, [r7, #24]
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f000 f909 	bl	8004806 <I2C_WaitOnTXISFlagUntilTimeout>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d001      	beq.n	80045fe <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e02c      	b.n	8004658 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80045fe:	88fb      	ldrh	r3, [r7, #6]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d105      	bne.n	8004610 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004604:	893b      	ldrh	r3, [r7, #8]
 8004606:	b2da      	uxtb	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	629a      	str	r2, [r3, #40]	@ 0x28
 800460e:	e015      	b.n	800463c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004610:	893b      	ldrh	r3, [r7, #8]
 8004612:	0a1b      	lsrs	r3, r3, #8
 8004614:	b29b      	uxth	r3, r3
 8004616:	b2da      	uxtb	r2, r3
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800461e:	69fa      	ldr	r2, [r7, #28]
 8004620:	69b9      	ldr	r1, [r7, #24]
 8004622:	68f8      	ldr	r0, [r7, #12]
 8004624:	f000 f8ef 	bl	8004806 <I2C_WaitOnTXISFlagUntilTimeout>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d001      	beq.n	8004632 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e012      	b.n	8004658 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004632:	893b      	ldrh	r3, [r7, #8]
 8004634:	b2da      	uxtb	r2, r3
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	69bb      	ldr	r3, [r7, #24]
 8004642:	2200      	movs	r2, #0
 8004644:	2180      	movs	r1, #128	@ 0x80
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	f000 f884 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d001      	beq.n	8004656 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e000      	b.n	8004658 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3710      	adds	r7, #16
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}
 8004660:	80002000 	.word	0x80002000

08004664 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b086      	sub	sp, #24
 8004668:	af02      	add	r7, sp, #8
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	4608      	mov	r0, r1
 800466e:	4611      	mov	r1, r2
 8004670:	461a      	mov	r2, r3
 8004672:	4603      	mov	r3, r0
 8004674:	817b      	strh	r3, [r7, #10]
 8004676:	460b      	mov	r3, r1
 8004678:	813b      	strh	r3, [r7, #8]
 800467a:	4613      	mov	r3, r2
 800467c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800467e:	88fb      	ldrh	r3, [r7, #6]
 8004680:	b2da      	uxtb	r2, r3
 8004682:	8979      	ldrh	r1, [r7, #10]
 8004684:	4b20      	ldr	r3, [pc, #128]	@ (8004708 <I2C_RequestMemoryRead+0xa4>)
 8004686:	9300      	str	r3, [sp, #0]
 8004688:	2300      	movs	r3, #0
 800468a:	68f8      	ldr	r0, [r7, #12]
 800468c:	f000 fa26 	bl	8004adc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004690:	69fa      	ldr	r2, [r7, #28]
 8004692:	69b9      	ldr	r1, [r7, #24]
 8004694:	68f8      	ldr	r0, [r7, #12]
 8004696:	f000 f8b6 	bl	8004806 <I2C_WaitOnTXISFlagUntilTimeout>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d001      	beq.n	80046a4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e02c      	b.n	80046fe <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80046a4:	88fb      	ldrh	r3, [r7, #6]
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d105      	bne.n	80046b6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80046aa:	893b      	ldrh	r3, [r7, #8]
 80046ac:	b2da      	uxtb	r2, r3
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80046b4:	e015      	b.n	80046e2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80046b6:	893b      	ldrh	r3, [r7, #8]
 80046b8:	0a1b      	lsrs	r3, r3, #8
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	b2da      	uxtb	r2, r3
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046c4:	69fa      	ldr	r2, [r7, #28]
 80046c6:	69b9      	ldr	r1, [r7, #24]
 80046c8:	68f8      	ldr	r0, [r7, #12]
 80046ca:	f000 f89c 	bl	8004806 <I2C_WaitOnTXISFlagUntilTimeout>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d001      	beq.n	80046d8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e012      	b.n	80046fe <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80046d8:	893b      	ldrh	r3, [r7, #8]
 80046da:	b2da      	uxtb	r2, r3
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	9300      	str	r3, [sp, #0]
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	2200      	movs	r2, #0
 80046ea:	2140      	movs	r1, #64	@ 0x40
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f000 f831 	bl	8004754 <I2C_WaitOnFlagUntilTimeout>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d001      	beq.n	80046fc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e000      	b.n	80046fe <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	80002000 	.word	0x80002000

0800470c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	699b      	ldr	r3, [r3, #24]
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	2b02      	cmp	r3, #2
 8004720:	d103      	bne.n	800472a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2200      	movs	r2, #0
 8004728:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	f003 0301 	and.w	r3, r3, #1
 8004734:	2b01      	cmp	r3, #1
 8004736:	d007      	beq.n	8004748 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	699a      	ldr	r2, [r3, #24]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f042 0201 	orr.w	r2, r2, #1
 8004746:	619a      	str	r2, [r3, #24]
  }
}
 8004748:	bf00      	nop
 800474a:	370c      	adds	r7, #12
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr

08004754 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	603b      	str	r3, [r7, #0]
 8004760:	4613      	mov	r3, r2
 8004762:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004764:	e03b      	b.n	80047de <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004766:	69ba      	ldr	r2, [r7, #24]
 8004768:	6839      	ldr	r1, [r7, #0]
 800476a:	68f8      	ldr	r0, [r7, #12]
 800476c:	f000 f8d6 	bl	800491c <I2C_IsErrorOccurred>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d001      	beq.n	800477a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e041      	b.n	80047fe <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004780:	d02d      	beq.n	80047de <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004782:	f7fe fe9b 	bl	80034bc <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	69bb      	ldr	r3, [r7, #24]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	429a      	cmp	r2, r3
 8004790:	d302      	bcc.n	8004798 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d122      	bne.n	80047de <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	699a      	ldr	r2, [r3, #24]
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	4013      	ands	r3, r2
 80047a2:	68ba      	ldr	r2, [r7, #8]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	bf0c      	ite	eq
 80047a8:	2301      	moveq	r3, #1
 80047aa:	2300      	movne	r3, #0
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	461a      	mov	r2, r3
 80047b0:	79fb      	ldrb	r3, [r7, #7]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d113      	bne.n	80047de <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ba:	f043 0220 	orr.w	r2, r3, #32
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2220      	movs	r2, #32
 80047c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e00f      	b.n	80047fe <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	699a      	ldr	r2, [r3, #24]
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	4013      	ands	r3, r2
 80047e8:	68ba      	ldr	r2, [r7, #8]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	bf0c      	ite	eq
 80047ee:	2301      	moveq	r3, #1
 80047f0:	2300      	movne	r3, #0
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	461a      	mov	r2, r3
 80047f6:	79fb      	ldrb	r3, [r7, #7]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d0b4      	beq.n	8004766 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3710      	adds	r7, #16
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}

08004806 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004806:	b580      	push	{r7, lr}
 8004808:	b084      	sub	sp, #16
 800480a:	af00      	add	r7, sp, #0
 800480c:	60f8      	str	r0, [r7, #12]
 800480e:	60b9      	str	r1, [r7, #8]
 8004810:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004812:	e033      	b.n	800487c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	68b9      	ldr	r1, [r7, #8]
 8004818:	68f8      	ldr	r0, [r7, #12]
 800481a:	f000 f87f 	bl	800491c <I2C_IsErrorOccurred>
 800481e:	4603      	mov	r3, r0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d001      	beq.n	8004828 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e031      	b.n	800488c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800482e:	d025      	beq.n	800487c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004830:	f7fe fe44 	bl	80034bc <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	429a      	cmp	r2, r3
 800483e:	d302      	bcc.n	8004846 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d11a      	bne.n	800487c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	f003 0302 	and.w	r3, r3, #2
 8004850:	2b02      	cmp	r3, #2
 8004852:	d013      	beq.n	800487c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004858:	f043 0220 	orr.w	r2, r3, #32
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2220      	movs	r2, #32
 8004864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	2200      	movs	r2, #0
 800486c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e007      	b.n	800488c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	f003 0302 	and.w	r3, r3, #2
 8004886:	2b02      	cmp	r3, #2
 8004888:	d1c4      	bne.n	8004814 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	60b9      	str	r1, [r7, #8]
 800489e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80048a0:	e02f      	b.n	8004902 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80048a2:	687a      	ldr	r2, [r7, #4]
 80048a4:	68b9      	ldr	r1, [r7, #8]
 80048a6:	68f8      	ldr	r0, [r7, #12]
 80048a8:	f000 f838 	bl	800491c <I2C_IsErrorOccurred>
 80048ac:	4603      	mov	r3, r0
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d001      	beq.n	80048b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e02d      	b.n	8004912 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048b6:	f7fe fe01 	bl	80034bc <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	68ba      	ldr	r2, [r7, #8]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d302      	bcc.n	80048cc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d11a      	bne.n	8004902 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	699b      	ldr	r3, [r3, #24]
 80048d2:	f003 0320 	and.w	r3, r3, #32
 80048d6:	2b20      	cmp	r3, #32
 80048d8:	d013      	beq.n	8004902 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048de:	f043 0220 	orr.w	r2, r3, #32
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2220      	movs	r2, #32
 80048ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2200      	movs	r2, #0
 80048f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2200      	movs	r2, #0
 80048fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80048fe:	2301      	movs	r3, #1
 8004900:	e007      	b.n	8004912 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	699b      	ldr	r3, [r3, #24]
 8004908:	f003 0320 	and.w	r3, r3, #32
 800490c:	2b20      	cmp	r3, #32
 800490e:	d1c8      	bne.n	80048a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
	...

0800491c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b08a      	sub	sp, #40	@ 0x28
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004928:	2300      	movs	r3, #0
 800492a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	699b      	ldr	r3, [r3, #24]
 8004934:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004936:	2300      	movs	r3, #0
 8004938:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	f003 0310 	and.w	r3, r3, #16
 8004944:	2b00      	cmp	r3, #0
 8004946:	d068      	beq.n	8004a1a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2210      	movs	r2, #16
 800494e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004950:	e049      	b.n	80049e6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004958:	d045      	beq.n	80049e6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800495a:	f7fe fdaf 	bl	80034bc <HAL_GetTick>
 800495e:	4602      	mov	r2, r0
 8004960:	69fb      	ldr	r3, [r7, #28]
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	68ba      	ldr	r2, [r7, #8]
 8004966:	429a      	cmp	r2, r3
 8004968:	d302      	bcc.n	8004970 <I2C_IsErrorOccurred+0x54>
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d13a      	bne.n	80049e6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800497a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004982:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	699b      	ldr	r3, [r3, #24]
 800498a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800498e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004992:	d121      	bne.n	80049d8 <I2C_IsErrorOccurred+0xbc>
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800499a:	d01d      	beq.n	80049d8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800499c:	7cfb      	ldrb	r3, [r7, #19]
 800499e:	2b20      	cmp	r3, #32
 80049a0:	d01a      	beq.n	80049d8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	685a      	ldr	r2, [r3, #4]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049b0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80049b2:	f7fe fd83 	bl	80034bc <HAL_GetTick>
 80049b6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80049b8:	e00e      	b.n	80049d8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80049ba:	f7fe fd7f 	bl	80034bc <HAL_GetTick>
 80049be:	4602      	mov	r2, r0
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	1ad3      	subs	r3, r2, r3
 80049c4:	2b19      	cmp	r3, #25
 80049c6:	d907      	bls.n	80049d8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80049c8:	6a3b      	ldr	r3, [r7, #32]
 80049ca:	f043 0320 	orr.w	r3, r3, #32
 80049ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80049d6:	e006      	b.n	80049e6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	699b      	ldr	r3, [r3, #24]
 80049de:	f003 0320 	and.w	r3, r3, #32
 80049e2:	2b20      	cmp	r3, #32
 80049e4:	d1e9      	bne.n	80049ba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	f003 0320 	and.w	r3, r3, #32
 80049f0:	2b20      	cmp	r3, #32
 80049f2:	d003      	beq.n	80049fc <I2C_IsErrorOccurred+0xe0>
 80049f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d0aa      	beq.n	8004952 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80049fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d103      	bne.n	8004a0c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2220      	movs	r2, #32
 8004a0a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004a0c:	6a3b      	ldr	r3, [r7, #32]
 8004a0e:	f043 0304 	orr.w	r3, r3, #4
 8004a12:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d00b      	beq.n	8004a44 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004a2c:	6a3b      	ldr	r3, [r7, #32]
 8004a2e:	f043 0301 	orr.w	r3, r3, #1
 8004a32:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a3c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00b      	beq.n	8004a66 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004a4e:	6a3b      	ldr	r3, [r7, #32]
 8004a50:	f043 0308 	orr.w	r3, r3, #8
 8004a54:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004a5e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d00b      	beq.n	8004a88 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004a70:	6a3b      	ldr	r3, [r7, #32]
 8004a72:	f043 0302 	orr.w	r3, r3, #2
 8004a76:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a80:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004a88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d01c      	beq.n	8004aca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004a90:	68f8      	ldr	r0, [r7, #12]
 8004a92:	f7ff fe3b 	bl	800470c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	6859      	ldr	r1, [r3, #4]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	4b0d      	ldr	r3, [pc, #52]	@ (8004ad8 <I2C_IsErrorOccurred+0x1bc>)
 8004aa2:	400b      	ands	r3, r1
 8004aa4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004aaa:	6a3b      	ldr	r3, [r7, #32]
 8004aac:	431a      	orrs	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2220      	movs	r2, #32
 8004ab6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004aca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3728      	adds	r7, #40	@ 0x28
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	fe00e800 	.word	0xfe00e800

08004adc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b087      	sub	sp, #28
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	60f8      	str	r0, [r7, #12]
 8004ae4:	607b      	str	r3, [r7, #4]
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	817b      	strh	r3, [r7, #10]
 8004aea:	4613      	mov	r3, r2
 8004aec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004aee:	897b      	ldrh	r3, [r7, #10]
 8004af0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004af4:	7a7b      	ldrb	r3, [r7, #9]
 8004af6:	041b      	lsls	r3, r3, #16
 8004af8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004afc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b02:	6a3b      	ldr	r3, [r7, #32]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004b0a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	685a      	ldr	r2, [r3, #4]
 8004b12:	6a3b      	ldr	r3, [r7, #32]
 8004b14:	0d5b      	lsrs	r3, r3, #21
 8004b16:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004b1a:	4b08      	ldr	r3, [pc, #32]	@ (8004b3c <I2C_TransferConfig+0x60>)
 8004b1c:	430b      	orrs	r3, r1
 8004b1e:	43db      	mvns	r3, r3
 8004b20:	ea02 0103 	and.w	r1, r2, r3
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	697a      	ldr	r2, [r7, #20]
 8004b2a:	430a      	orrs	r2, r1
 8004b2c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004b2e:	bf00      	nop
 8004b30:	371c      	adds	r7, #28
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	03ff63ff 	.word	0x03ff63ff

08004b40 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b083      	sub	sp, #12
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b20      	cmp	r3, #32
 8004b54:	d138      	bne.n	8004bc8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d101      	bne.n	8004b64 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004b60:	2302      	movs	r3, #2
 8004b62:	e032      	b.n	8004bca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2224      	movs	r2, #36	@ 0x24
 8004b70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f022 0201 	bic.w	r2, r2, #1
 8004b82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004b92:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	6819      	ldr	r1, [r3, #0]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	683a      	ldr	r2, [r7, #0]
 8004ba0:	430a      	orrs	r2, r1
 8004ba2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f042 0201 	orr.w	r2, r2, #1
 8004bb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2220      	movs	r2, #32
 8004bb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	e000      	b.n	8004bca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004bc8:	2302      	movs	r3, #2
  }
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr

08004bd6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004bd6:	b580      	push	{r7, lr}
 8004bd8:	b086      	sub	sp, #24
 8004bda:	af02      	add	r7, sp, #8
 8004bdc:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d101      	bne.n	8004be8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e101      	b.n	8004dec <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d106      	bne.n	8004c02 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f7fd fcfb 	bl	80025f8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2203      	movs	r2, #3
 8004c06:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4618      	mov	r0, r3
 8004c16:	f003 fa2b 	bl	8008070 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6818      	ldr	r0, [r3, #0]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	7c1a      	ldrb	r2, [r3, #16]
 8004c22:	f88d 2000 	strb.w	r2, [sp]
 8004c26:	3304      	adds	r3, #4
 8004c28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c2a:	f003 f9f4 	bl	8008016 <USB_CoreInit>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d005      	beq.n	8004c40 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2202      	movs	r2, #2
 8004c38:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	e0d5      	b.n	8004dec <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2100      	movs	r1, #0
 8004c46:	4618      	mov	r0, r3
 8004c48:	f003 fa23 	bl	8008092 <USB_SetCurrentMode>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d005      	beq.n	8004c5e <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2202      	movs	r2, #2
 8004c56:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e0c6      	b.n	8004dec <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c5e:	2300      	movs	r3, #0
 8004c60:	73fb      	strb	r3, [r7, #15]
 8004c62:	e04a      	b.n	8004cfa <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004c64:	7bfa      	ldrb	r2, [r7, #15]
 8004c66:	6879      	ldr	r1, [r7, #4]
 8004c68:	4613      	mov	r3, r2
 8004c6a:	00db      	lsls	r3, r3, #3
 8004c6c:	4413      	add	r3, r2
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	440b      	add	r3, r1
 8004c72:	3315      	adds	r3, #21
 8004c74:	2201      	movs	r2, #1
 8004c76:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004c78:	7bfa      	ldrb	r2, [r7, #15]
 8004c7a:	6879      	ldr	r1, [r7, #4]
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	00db      	lsls	r3, r3, #3
 8004c80:	4413      	add	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	440b      	add	r3, r1
 8004c86:	3314      	adds	r3, #20
 8004c88:	7bfa      	ldrb	r2, [r7, #15]
 8004c8a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004c8c:	7bfa      	ldrb	r2, [r7, #15]
 8004c8e:	7bfb      	ldrb	r3, [r7, #15]
 8004c90:	b298      	uxth	r0, r3
 8004c92:	6879      	ldr	r1, [r7, #4]
 8004c94:	4613      	mov	r3, r2
 8004c96:	00db      	lsls	r3, r3, #3
 8004c98:	4413      	add	r3, r2
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	440b      	add	r3, r1
 8004c9e:	332e      	adds	r3, #46	@ 0x2e
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004ca4:	7bfa      	ldrb	r2, [r7, #15]
 8004ca6:	6879      	ldr	r1, [r7, #4]
 8004ca8:	4613      	mov	r3, r2
 8004caa:	00db      	lsls	r3, r3, #3
 8004cac:	4413      	add	r3, r2
 8004cae:	009b      	lsls	r3, r3, #2
 8004cb0:	440b      	add	r3, r1
 8004cb2:	3318      	adds	r3, #24
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004cb8:	7bfa      	ldrb	r2, [r7, #15]
 8004cba:	6879      	ldr	r1, [r7, #4]
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	00db      	lsls	r3, r3, #3
 8004cc0:	4413      	add	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	440b      	add	r3, r1
 8004cc6:	331c      	adds	r3, #28
 8004cc8:	2200      	movs	r2, #0
 8004cca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004ccc:	7bfa      	ldrb	r2, [r7, #15]
 8004cce:	6879      	ldr	r1, [r7, #4]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	00db      	lsls	r3, r3, #3
 8004cd4:	4413      	add	r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	440b      	add	r3, r1
 8004cda:	3320      	adds	r3, #32
 8004cdc:	2200      	movs	r2, #0
 8004cde:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004ce0:	7bfa      	ldrb	r2, [r7, #15]
 8004ce2:	6879      	ldr	r1, [r7, #4]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	00db      	lsls	r3, r3, #3
 8004ce8:	4413      	add	r3, r2
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	440b      	add	r3, r1
 8004cee:	3324      	adds	r3, #36	@ 0x24
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004cf4:	7bfb      	ldrb	r3, [r7, #15]
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	73fb      	strb	r3, [r7, #15]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	791b      	ldrb	r3, [r3, #4]
 8004cfe:	7bfa      	ldrb	r2, [r7, #15]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d3af      	bcc.n	8004c64 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d04:	2300      	movs	r3, #0
 8004d06:	73fb      	strb	r3, [r7, #15]
 8004d08:	e044      	b.n	8004d94 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004d0a:	7bfa      	ldrb	r2, [r7, #15]
 8004d0c:	6879      	ldr	r1, [r7, #4]
 8004d0e:	4613      	mov	r3, r2
 8004d10:	00db      	lsls	r3, r3, #3
 8004d12:	4413      	add	r3, r2
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	440b      	add	r3, r1
 8004d18:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004d20:	7bfa      	ldrb	r2, [r7, #15]
 8004d22:	6879      	ldr	r1, [r7, #4]
 8004d24:	4613      	mov	r3, r2
 8004d26:	00db      	lsls	r3, r3, #3
 8004d28:	4413      	add	r3, r2
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	440b      	add	r3, r1
 8004d2e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004d32:	7bfa      	ldrb	r2, [r7, #15]
 8004d34:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004d36:	7bfa      	ldrb	r2, [r7, #15]
 8004d38:	6879      	ldr	r1, [r7, #4]
 8004d3a:	4613      	mov	r3, r2
 8004d3c:	00db      	lsls	r3, r3, #3
 8004d3e:	4413      	add	r3, r2
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	440b      	add	r3, r1
 8004d44:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004d48:	2200      	movs	r2, #0
 8004d4a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004d4c:	7bfa      	ldrb	r2, [r7, #15]
 8004d4e:	6879      	ldr	r1, [r7, #4]
 8004d50:	4613      	mov	r3, r2
 8004d52:	00db      	lsls	r3, r3, #3
 8004d54:	4413      	add	r3, r2
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	440b      	add	r3, r1
 8004d5a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004d5e:	2200      	movs	r2, #0
 8004d60:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004d62:	7bfa      	ldrb	r2, [r7, #15]
 8004d64:	6879      	ldr	r1, [r7, #4]
 8004d66:	4613      	mov	r3, r2
 8004d68:	00db      	lsls	r3, r3, #3
 8004d6a:	4413      	add	r3, r2
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	440b      	add	r3, r1
 8004d70:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004d74:	2200      	movs	r2, #0
 8004d76:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004d78:	7bfa      	ldrb	r2, [r7, #15]
 8004d7a:	6879      	ldr	r1, [r7, #4]
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	00db      	lsls	r3, r3, #3
 8004d80:	4413      	add	r3, r2
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	440b      	add	r3, r1
 8004d86:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d8e:	7bfb      	ldrb	r3, [r7, #15]
 8004d90:	3301      	adds	r3, #1
 8004d92:	73fb      	strb	r3, [r7, #15]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	791b      	ldrb	r3, [r3, #4]
 8004d98:	7bfa      	ldrb	r2, [r7, #15]
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d3b5      	bcc.n	8004d0a <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6818      	ldr	r0, [r3, #0]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	7c1a      	ldrb	r2, [r3, #16]
 8004da6:	f88d 2000 	strb.w	r2, [sp]
 8004daa:	3304      	adds	r3, #4
 8004dac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004dae:	f003 f9bd 	bl	800812c <USB_DevInit>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d005      	beq.n	8004dc4 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2202      	movs	r2, #2
 8004dbc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e013      	b.n	8004dec <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2201      	movs	r2, #1
 8004dce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	7b1b      	ldrb	r3, [r3, #12]
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d102      	bne.n	8004de0 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f000 f80a 	bl	8004df4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4618      	mov	r0, r3
 8004de6:	f003 fb62 	bl	80084ae <USB_DevDisconnect>

  return HAL_OK;
 8004dea:	2300      	movs	r3, #0
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3710      	adds	r7, #16
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b085      	sub	sp, #20
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2201      	movs	r2, #1
 8004e06:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	699b      	ldr	r3, [r3, #24]
 8004e16:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e26:	f043 0303 	orr.w	r3, r3, #3
 8004e2a:	68fa      	ldr	r2, [r7, #12]
 8004e2c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3714      	adds	r7, #20
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e40:	4b05      	ldr	r3, [pc, #20]	@ (8004e58 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a04      	ldr	r2, [pc, #16]	@ (8004e58 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004e46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e4a:	6013      	str	r3, [r2, #0]
}
 8004e4c:	bf00      	nop
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	40007000 	.word	0x40007000

08004e5c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004e60:	4b04      	ldr	r3, [pc, #16]	@ (8004e74 <HAL_PWREx_GetVoltageRange+0x18>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr
 8004e72:	bf00      	nop
 8004e74:	40007000 	.word	0x40007000

08004e78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b085      	sub	sp, #20
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e86:	d130      	bne.n	8004eea <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e88:	4b23      	ldr	r3, [pc, #140]	@ (8004f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e94:	d038      	beq.n	8004f08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004e96:	4b20      	ldr	r3, [pc, #128]	@ (8004f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e9e:	4a1e      	ldr	r2, [pc, #120]	@ (8004f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ea0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ea4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004ea6:	4b1d      	ldr	r3, [pc, #116]	@ (8004f1c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	2232      	movs	r2, #50	@ 0x32
 8004eac:	fb02 f303 	mul.w	r3, r2, r3
 8004eb0:	4a1b      	ldr	r2, [pc, #108]	@ (8004f20 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb6:	0c9b      	lsrs	r3, r3, #18
 8004eb8:	3301      	adds	r3, #1
 8004eba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ebc:	e002      	b.n	8004ec4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	3b01      	subs	r3, #1
 8004ec2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ec4:	4b14      	ldr	r3, [pc, #80]	@ (8004f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ec6:	695b      	ldr	r3, [r3, #20]
 8004ec8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ecc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ed0:	d102      	bne.n	8004ed8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1f2      	bne.n	8004ebe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8004f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004eda:	695b      	ldr	r3, [r3, #20]
 8004edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ee0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ee4:	d110      	bne.n	8004f08 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e00f      	b.n	8004f0a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004eea:	4b0b      	ldr	r3, [pc, #44]	@ (8004f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ef2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ef6:	d007      	beq.n	8004f08 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004ef8:	4b07      	ldr	r3, [pc, #28]	@ (8004f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004f00:	4a05      	ldr	r2, [pc, #20]	@ (8004f18 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004f06:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3714      	adds	r7, #20
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr
 8004f16:	bf00      	nop
 8004f18:	40007000 	.word	0x40007000
 8004f1c:	20000004 	.word	0x20000004
 8004f20:	431bde83 	.word	0x431bde83

08004f24 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004f24:	b480      	push	{r7}
 8004f26:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004f28:	4b05      	ldr	r3, [pc, #20]	@ (8004f40 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	4a04      	ldr	r2, [pc, #16]	@ (8004f40 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004f2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004f32:	6053      	str	r3, [r2, #4]
}
 8004f34:	bf00      	nop
 8004f36:	46bd      	mov	sp, r7
 8004f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3c:	4770      	bx	lr
 8004f3e:	bf00      	nop
 8004f40:	40007000 	.word	0x40007000

08004f44 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b086      	sub	sp, #24
 8004f48:	af02      	add	r7, sp, #8
 8004f4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004f4c:	f7fe fab6 	bl	80034bc <HAL_GetTick>
 8004f50:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d101      	bne.n	8004f5c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e063      	b.n	8005024 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d10b      	bne.n	8004f80 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f7fd fa59 	bl	8002428 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8004f76:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 f858 	bl	8005030 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	3b01      	subs	r3, #1
 8004f90:	021a      	lsls	r2, r3, #8
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	430a      	orrs	r2, r1
 8004f98:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f9e:	9300      	str	r3, [sp, #0]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	2120      	movs	r1, #32
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f000 f850 	bl	800504c <QSPI_WaitFlagStateUntilTimeout>
 8004fac:	4603      	mov	r3, r0
 8004fae:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004fb0:	7afb      	ldrb	r3, [r7, #11]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d131      	bne.n	800501a <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004fc0:	f023 0310 	bic.w	r3, r3, #16
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	6852      	ldr	r2, [r2, #4]
 8004fc8:	0611      	lsls	r1, r2, #24
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	68d2      	ldr	r2, [r2, #12]
 8004fce:	4311      	orrs	r1, r2
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	6812      	ldr	r2, [r2, #0]
 8004fd4:	430b      	orrs	r3, r1
 8004fd6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685a      	ldr	r2, [r3, #4]
 8004fde:	4b13      	ldr	r3, [pc, #76]	@ (800502c <HAL_QSPI_Init+0xe8>)
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	687a      	ldr	r2, [r7, #4]
 8004fe4:	6912      	ldr	r2, [r2, #16]
 8004fe6:	0411      	lsls	r1, r2, #16
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	6952      	ldr	r2, [r2, #20]
 8004fec:	4311      	orrs	r1, r2
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	6992      	ldr	r2, [r2, #24]
 8004ff2:	4311      	orrs	r1, r2
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	6812      	ldr	r2, [r2, #0]
 8004ff8:	430b      	orrs	r3, r1
 8004ffa:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f042 0201 	orr.w	r2, r2, #1
 800500a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2201      	movs	r2, #1
 8005016:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2200      	movs	r2, #0
 800501e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 8005022:	7afb      	ldrb	r3, [r7, #11]
}
 8005024:	4618      	mov	r0, r3
 8005026:	3710      	adds	r7, #16
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}
 800502c:	ffe0f8fe 	.word	0xffe0f8fe

08005030 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8005030:	b480      	push	{r7}
 8005032:	b083      	sub	sp, #12
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	683a      	ldr	r2, [r7, #0]
 800503e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005040:	bf00      	nop
 8005042:	370c      	adds	r7, #12
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr

0800504c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b084      	sub	sp, #16
 8005050:	af00      	add	r7, sp, #0
 8005052:	60f8      	str	r0, [r7, #12]
 8005054:	60b9      	str	r1, [r7, #8]
 8005056:	603b      	str	r3, [r7, #0]
 8005058:	4613      	mov	r3, r2
 800505a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800505c:	e01a      	b.n	8005094 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005064:	d016      	beq.n	8005094 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005066:	f7fe fa29 	bl	80034bc <HAL_GetTick>
 800506a:	4602      	mov	r2, r0
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	69ba      	ldr	r2, [r7, #24]
 8005072:	429a      	cmp	r2, r3
 8005074:	d302      	bcc.n	800507c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8005076:	69bb      	ldr	r3, [r7, #24]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d10b      	bne.n	8005094 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2204      	movs	r2, #4
 8005080:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005088:	f043 0201 	orr.w	r2, r3, #1
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	e00e      	b.n	80050b2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	689a      	ldr	r2, [r3, #8]
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	4013      	ands	r3, r2
 800509e:	2b00      	cmp	r3, #0
 80050a0:	bf14      	ite	ne
 80050a2:	2301      	movne	r3, #1
 80050a4:	2300      	moveq	r3, #0
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	461a      	mov	r2, r3
 80050aa:	79fb      	ldrb	r3, [r7, #7]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d1d6      	bne.n	800505e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3710      	adds	r7, #16
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
	...

080050bc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b088      	sub	sp, #32
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d101      	bne.n	80050ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e3ca      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050ce:	4b97      	ldr	r3, [pc, #604]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	f003 030c 	and.w	r3, r3, #12
 80050d6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050d8:	4b94      	ldr	r3, [pc, #592]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	f003 0303 	and.w	r3, r3, #3
 80050e0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f003 0310 	and.w	r3, r3, #16
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	f000 80e4 	beq.w	80052b8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d007      	beq.n	8005106 <HAL_RCC_OscConfig+0x4a>
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	2b0c      	cmp	r3, #12
 80050fa:	f040 808b 	bne.w	8005214 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	2b01      	cmp	r3, #1
 8005102:	f040 8087 	bne.w	8005214 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005106:	4b89      	ldr	r3, [pc, #548]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0302 	and.w	r3, r3, #2
 800510e:	2b00      	cmp	r3, #0
 8005110:	d005      	beq.n	800511e <HAL_RCC_OscConfig+0x62>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	699b      	ldr	r3, [r3, #24]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d101      	bne.n	800511e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e3a2      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6a1a      	ldr	r2, [r3, #32]
 8005122:	4b82      	ldr	r3, [pc, #520]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0308 	and.w	r3, r3, #8
 800512a:	2b00      	cmp	r3, #0
 800512c:	d004      	beq.n	8005138 <HAL_RCC_OscConfig+0x7c>
 800512e:	4b7f      	ldr	r3, [pc, #508]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005136:	e005      	b.n	8005144 <HAL_RCC_OscConfig+0x88>
 8005138:	4b7c      	ldr	r3, [pc, #496]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 800513a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800513e:	091b      	lsrs	r3, r3, #4
 8005140:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005144:	4293      	cmp	r3, r2
 8005146:	d223      	bcs.n	8005190 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a1b      	ldr	r3, [r3, #32]
 800514c:	4618      	mov	r0, r3
 800514e:	f000 fd87 	bl	8005c60 <RCC_SetFlashLatencyFromMSIRange>
 8005152:	4603      	mov	r3, r0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d001      	beq.n	800515c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e383      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800515c:	4b73      	ldr	r3, [pc, #460]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a72      	ldr	r2, [pc, #456]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005162:	f043 0308 	orr.w	r3, r3, #8
 8005166:	6013      	str	r3, [r2, #0]
 8005168:	4b70      	ldr	r3, [pc, #448]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6a1b      	ldr	r3, [r3, #32]
 8005174:	496d      	ldr	r1, [pc, #436]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005176:	4313      	orrs	r3, r2
 8005178:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800517a:	4b6c      	ldr	r3, [pc, #432]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	69db      	ldr	r3, [r3, #28]
 8005186:	021b      	lsls	r3, r3, #8
 8005188:	4968      	ldr	r1, [pc, #416]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 800518a:	4313      	orrs	r3, r2
 800518c:	604b      	str	r3, [r1, #4]
 800518e:	e025      	b.n	80051dc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005190:	4b66      	ldr	r3, [pc, #408]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a65      	ldr	r2, [pc, #404]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005196:	f043 0308 	orr.w	r3, r3, #8
 800519a:	6013      	str	r3, [r2, #0]
 800519c:	4b63      	ldr	r3, [pc, #396]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	4960      	ldr	r1, [pc, #384]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 80051aa:	4313      	orrs	r3, r2
 80051ac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80051ae:	4b5f      	ldr	r3, [pc, #380]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	69db      	ldr	r3, [r3, #28]
 80051ba:	021b      	lsls	r3, r3, #8
 80051bc:	495b      	ldr	r1, [pc, #364]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d109      	bne.n	80051dc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6a1b      	ldr	r3, [r3, #32]
 80051cc:	4618      	mov	r0, r3
 80051ce:	f000 fd47 	bl	8005c60 <RCC_SetFlashLatencyFromMSIRange>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d001      	beq.n	80051dc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e343      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80051dc:	f000 fc4a 	bl	8005a74 <HAL_RCC_GetSysClockFreq>
 80051e0:	4602      	mov	r2, r0
 80051e2:	4b52      	ldr	r3, [pc, #328]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	091b      	lsrs	r3, r3, #4
 80051e8:	f003 030f 	and.w	r3, r3, #15
 80051ec:	4950      	ldr	r1, [pc, #320]	@ (8005330 <HAL_RCC_OscConfig+0x274>)
 80051ee:	5ccb      	ldrb	r3, [r1, r3]
 80051f0:	f003 031f 	and.w	r3, r3, #31
 80051f4:	fa22 f303 	lsr.w	r3, r2, r3
 80051f8:	4a4e      	ldr	r2, [pc, #312]	@ (8005334 <HAL_RCC_OscConfig+0x278>)
 80051fa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80051fc:	4b4e      	ldr	r3, [pc, #312]	@ (8005338 <HAL_RCC_OscConfig+0x27c>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4618      	mov	r0, r3
 8005202:	f7fd fa95 	bl	8002730 <HAL_InitTick>
 8005206:	4603      	mov	r3, r0
 8005208:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800520a:	7bfb      	ldrb	r3, [r7, #15]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d052      	beq.n	80052b6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005210:	7bfb      	ldrb	r3, [r7, #15]
 8005212:	e327      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	699b      	ldr	r3, [r3, #24]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d032      	beq.n	8005282 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800521c:	4b43      	ldr	r3, [pc, #268]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a42      	ldr	r2, [pc, #264]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005222:	f043 0301 	orr.w	r3, r3, #1
 8005226:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005228:	f7fe f948 	bl	80034bc <HAL_GetTick>
 800522c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800522e:	e008      	b.n	8005242 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005230:	f7fe f944 	bl	80034bc <HAL_GetTick>
 8005234:	4602      	mov	r2, r0
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	2b02      	cmp	r3, #2
 800523c:	d901      	bls.n	8005242 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e310      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005242:	4b3a      	ldr	r3, [pc, #232]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b00      	cmp	r3, #0
 800524c:	d0f0      	beq.n	8005230 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800524e:	4b37      	ldr	r3, [pc, #220]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a36      	ldr	r2, [pc, #216]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005254:	f043 0308 	orr.w	r3, r3, #8
 8005258:	6013      	str	r3, [r2, #0]
 800525a:	4b34      	ldr	r3, [pc, #208]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a1b      	ldr	r3, [r3, #32]
 8005266:	4931      	ldr	r1, [pc, #196]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005268:	4313      	orrs	r3, r2
 800526a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800526c:	4b2f      	ldr	r3, [pc, #188]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	69db      	ldr	r3, [r3, #28]
 8005278:	021b      	lsls	r3, r3, #8
 800527a:	492c      	ldr	r1, [pc, #176]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 800527c:	4313      	orrs	r3, r2
 800527e:	604b      	str	r3, [r1, #4]
 8005280:	e01a      	b.n	80052b8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005282:	4b2a      	ldr	r3, [pc, #168]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a29      	ldr	r2, [pc, #164]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005288:	f023 0301 	bic.w	r3, r3, #1
 800528c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800528e:	f7fe f915 	bl	80034bc <HAL_GetTick>
 8005292:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005294:	e008      	b.n	80052a8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005296:	f7fe f911 	bl	80034bc <HAL_GetTick>
 800529a:	4602      	mov	r2, r0
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	1ad3      	subs	r3, r2, r3
 80052a0:	2b02      	cmp	r3, #2
 80052a2:	d901      	bls.n	80052a8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e2dd      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80052a8:	4b20      	ldr	r3, [pc, #128]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0302 	and.w	r3, r3, #2
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d1f0      	bne.n	8005296 <HAL_RCC_OscConfig+0x1da>
 80052b4:	e000      	b.n	80052b8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80052b6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0301 	and.w	r3, r3, #1
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d074      	beq.n	80053ae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80052c4:	69bb      	ldr	r3, [r7, #24]
 80052c6:	2b08      	cmp	r3, #8
 80052c8:	d005      	beq.n	80052d6 <HAL_RCC_OscConfig+0x21a>
 80052ca:	69bb      	ldr	r3, [r7, #24]
 80052cc:	2b0c      	cmp	r3, #12
 80052ce:	d10e      	bne.n	80052ee <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	2b03      	cmp	r3, #3
 80052d4:	d10b      	bne.n	80052ee <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052d6:	4b15      	ldr	r3, [pc, #84]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d064      	beq.n	80053ac <HAL_RCC_OscConfig+0x2f0>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d160      	bne.n	80053ac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e2ba      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052f6:	d106      	bne.n	8005306 <HAL_RCC_OscConfig+0x24a>
 80052f8:	4b0c      	ldr	r3, [pc, #48]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a0b      	ldr	r2, [pc, #44]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 80052fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005302:	6013      	str	r3, [r2, #0]
 8005304:	e026      	b.n	8005354 <HAL_RCC_OscConfig+0x298>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800530e:	d115      	bne.n	800533c <HAL_RCC_OscConfig+0x280>
 8005310:	4b06      	ldr	r3, [pc, #24]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a05      	ldr	r2, [pc, #20]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005316:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800531a:	6013      	str	r3, [r2, #0]
 800531c:	4b03      	ldr	r3, [pc, #12]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a02      	ldr	r2, [pc, #8]	@ (800532c <HAL_RCC_OscConfig+0x270>)
 8005322:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005326:	6013      	str	r3, [r2, #0]
 8005328:	e014      	b.n	8005354 <HAL_RCC_OscConfig+0x298>
 800532a:	bf00      	nop
 800532c:	40021000 	.word	0x40021000
 8005330:	0800be14 	.word	0x0800be14
 8005334:	20000004 	.word	0x20000004
 8005338:	2000004c 	.word	0x2000004c
 800533c:	4ba0      	ldr	r3, [pc, #640]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a9f      	ldr	r2, [pc, #636]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 8005342:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005346:	6013      	str	r3, [r2, #0]
 8005348:	4b9d      	ldr	r3, [pc, #628]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a9c      	ldr	r2, [pc, #624]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 800534e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005352:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d013      	beq.n	8005384 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800535c:	f7fe f8ae 	bl	80034bc <HAL_GetTick>
 8005360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005362:	e008      	b.n	8005376 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005364:	f7fe f8aa 	bl	80034bc <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	2b64      	cmp	r3, #100	@ 0x64
 8005370:	d901      	bls.n	8005376 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e276      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005376:	4b92      	ldr	r3, [pc, #584]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800537e:	2b00      	cmp	r3, #0
 8005380:	d0f0      	beq.n	8005364 <HAL_RCC_OscConfig+0x2a8>
 8005382:	e014      	b.n	80053ae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005384:	f7fe f89a 	bl	80034bc <HAL_GetTick>
 8005388:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800538a:	e008      	b.n	800539e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800538c:	f7fe f896 	bl	80034bc <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	2b64      	cmp	r3, #100	@ 0x64
 8005398:	d901      	bls.n	800539e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	e262      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800539e:	4b88      	ldr	r3, [pc, #544]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d1f0      	bne.n	800538c <HAL_RCC_OscConfig+0x2d0>
 80053aa:	e000      	b.n	80053ae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 0302 	and.w	r3, r3, #2
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d060      	beq.n	800547c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	2b04      	cmp	r3, #4
 80053be:	d005      	beq.n	80053cc <HAL_RCC_OscConfig+0x310>
 80053c0:	69bb      	ldr	r3, [r7, #24]
 80053c2:	2b0c      	cmp	r3, #12
 80053c4:	d119      	bne.n	80053fa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d116      	bne.n	80053fa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80053cc:	4b7c      	ldr	r3, [pc, #496]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d005      	beq.n	80053e4 <HAL_RCC_OscConfig+0x328>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d101      	bne.n	80053e4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e23f      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053e4:	4b76      	ldr	r3, [pc, #472]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	061b      	lsls	r3, r3, #24
 80053f2:	4973      	ldr	r1, [pc, #460]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 80053f4:	4313      	orrs	r3, r2
 80053f6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80053f8:	e040      	b.n	800547c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d023      	beq.n	800544a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005402:	4b6f      	ldr	r3, [pc, #444]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a6e      	ldr	r2, [pc, #440]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 8005408:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800540c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800540e:	f7fe f855 	bl	80034bc <HAL_GetTick>
 8005412:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005414:	e008      	b.n	8005428 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005416:	f7fe f851 	bl	80034bc <HAL_GetTick>
 800541a:	4602      	mov	r2, r0
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	1ad3      	subs	r3, r2, r3
 8005420:	2b02      	cmp	r3, #2
 8005422:	d901      	bls.n	8005428 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005424:	2303      	movs	r3, #3
 8005426:	e21d      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005428:	4b65      	ldr	r3, [pc, #404]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005430:	2b00      	cmp	r3, #0
 8005432:	d0f0      	beq.n	8005416 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005434:	4b62      	ldr	r3, [pc, #392]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	691b      	ldr	r3, [r3, #16]
 8005440:	061b      	lsls	r3, r3, #24
 8005442:	495f      	ldr	r1, [pc, #380]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 8005444:	4313      	orrs	r3, r2
 8005446:	604b      	str	r3, [r1, #4]
 8005448:	e018      	b.n	800547c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800544a:	4b5d      	ldr	r3, [pc, #372]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a5c      	ldr	r2, [pc, #368]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 8005450:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005454:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005456:	f7fe f831 	bl	80034bc <HAL_GetTick>
 800545a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800545c:	e008      	b.n	8005470 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800545e:	f7fe f82d 	bl	80034bc <HAL_GetTick>
 8005462:	4602      	mov	r2, r0
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	2b02      	cmp	r3, #2
 800546a:	d901      	bls.n	8005470 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800546c:	2303      	movs	r3, #3
 800546e:	e1f9      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005470:	4b53      	ldr	r3, [pc, #332]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005478:	2b00      	cmp	r3, #0
 800547a:	d1f0      	bne.n	800545e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 0308 	and.w	r3, r3, #8
 8005484:	2b00      	cmp	r3, #0
 8005486:	d03c      	beq.n	8005502 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	695b      	ldr	r3, [r3, #20]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d01c      	beq.n	80054ca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005490:	4b4b      	ldr	r3, [pc, #300]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 8005492:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005496:	4a4a      	ldr	r2, [pc, #296]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 8005498:	f043 0301 	orr.w	r3, r3, #1
 800549c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054a0:	f7fe f80c 	bl	80034bc <HAL_GetTick>
 80054a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80054a6:	e008      	b.n	80054ba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054a8:	f7fe f808 	bl	80034bc <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d901      	bls.n	80054ba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e1d4      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80054ba:	4b41      	ldr	r3, [pc, #260]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 80054bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054c0:	f003 0302 	and.w	r3, r3, #2
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d0ef      	beq.n	80054a8 <HAL_RCC_OscConfig+0x3ec>
 80054c8:	e01b      	b.n	8005502 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054ca:	4b3d      	ldr	r3, [pc, #244]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 80054cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054d0:	4a3b      	ldr	r2, [pc, #236]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 80054d2:	f023 0301 	bic.w	r3, r3, #1
 80054d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054da:	f7fd ffef 	bl	80034bc <HAL_GetTick>
 80054de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80054e0:	e008      	b.n	80054f4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054e2:	f7fd ffeb 	bl	80034bc <HAL_GetTick>
 80054e6:	4602      	mov	r2, r0
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	2b02      	cmp	r3, #2
 80054ee:	d901      	bls.n	80054f4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e1b7      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80054f4:	4b32      	ldr	r3, [pc, #200]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 80054f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054fa:	f003 0302 	and.w	r3, r3, #2
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d1ef      	bne.n	80054e2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 0304 	and.w	r3, r3, #4
 800550a:	2b00      	cmp	r3, #0
 800550c:	f000 80a6 	beq.w	800565c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005510:	2300      	movs	r3, #0
 8005512:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005514:	4b2a      	ldr	r3, [pc, #168]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 8005516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005518:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800551c:	2b00      	cmp	r3, #0
 800551e:	d10d      	bne.n	800553c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005520:	4b27      	ldr	r3, [pc, #156]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 8005522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005524:	4a26      	ldr	r2, [pc, #152]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 8005526:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800552a:	6593      	str	r3, [r2, #88]	@ 0x58
 800552c:	4b24      	ldr	r3, [pc, #144]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 800552e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005530:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005534:	60bb      	str	r3, [r7, #8]
 8005536:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005538:	2301      	movs	r3, #1
 800553a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800553c:	4b21      	ldr	r3, [pc, #132]	@ (80055c4 <HAL_RCC_OscConfig+0x508>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005544:	2b00      	cmp	r3, #0
 8005546:	d118      	bne.n	800557a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005548:	4b1e      	ldr	r3, [pc, #120]	@ (80055c4 <HAL_RCC_OscConfig+0x508>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a1d      	ldr	r2, [pc, #116]	@ (80055c4 <HAL_RCC_OscConfig+0x508>)
 800554e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005552:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005554:	f7fd ffb2 	bl	80034bc <HAL_GetTick>
 8005558:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800555a:	e008      	b.n	800556e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800555c:	f7fd ffae 	bl	80034bc <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	2b02      	cmp	r3, #2
 8005568:	d901      	bls.n	800556e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e17a      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800556e:	4b15      	ldr	r3, [pc, #84]	@ (80055c4 <HAL_RCC_OscConfig+0x508>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005576:	2b00      	cmp	r3, #0
 8005578:	d0f0      	beq.n	800555c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	2b01      	cmp	r3, #1
 8005580:	d108      	bne.n	8005594 <HAL_RCC_OscConfig+0x4d8>
 8005582:	4b0f      	ldr	r3, [pc, #60]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 8005584:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005588:	4a0d      	ldr	r2, [pc, #52]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 800558a:	f043 0301 	orr.w	r3, r3, #1
 800558e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005592:	e029      	b.n	80055e8 <HAL_RCC_OscConfig+0x52c>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	2b05      	cmp	r3, #5
 800559a:	d115      	bne.n	80055c8 <HAL_RCC_OscConfig+0x50c>
 800559c:	4b08      	ldr	r3, [pc, #32]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 800559e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055a2:	4a07      	ldr	r2, [pc, #28]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 80055a4:	f043 0304 	orr.w	r3, r3, #4
 80055a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80055ac:	4b04      	ldr	r3, [pc, #16]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 80055ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055b2:	4a03      	ldr	r2, [pc, #12]	@ (80055c0 <HAL_RCC_OscConfig+0x504>)
 80055b4:	f043 0301 	orr.w	r3, r3, #1
 80055b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80055bc:	e014      	b.n	80055e8 <HAL_RCC_OscConfig+0x52c>
 80055be:	bf00      	nop
 80055c0:	40021000 	.word	0x40021000
 80055c4:	40007000 	.word	0x40007000
 80055c8:	4b9c      	ldr	r3, [pc, #624]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 80055ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ce:	4a9b      	ldr	r2, [pc, #620]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 80055d0:	f023 0301 	bic.w	r3, r3, #1
 80055d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80055d8:	4b98      	ldr	r3, [pc, #608]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 80055da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055de:	4a97      	ldr	r2, [pc, #604]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 80055e0:	f023 0304 	bic.w	r3, r3, #4
 80055e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d016      	beq.n	800561e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055f0:	f7fd ff64 	bl	80034bc <HAL_GetTick>
 80055f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055f6:	e00a      	b.n	800560e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055f8:	f7fd ff60 	bl	80034bc <HAL_GetTick>
 80055fc:	4602      	mov	r2, r0
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	1ad3      	subs	r3, r2, r3
 8005602:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005606:	4293      	cmp	r3, r2
 8005608:	d901      	bls.n	800560e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e12a      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800560e:	4b8b      	ldr	r3, [pc, #556]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 8005610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005614:	f003 0302 	and.w	r3, r3, #2
 8005618:	2b00      	cmp	r3, #0
 800561a:	d0ed      	beq.n	80055f8 <HAL_RCC_OscConfig+0x53c>
 800561c:	e015      	b.n	800564a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800561e:	f7fd ff4d 	bl	80034bc <HAL_GetTick>
 8005622:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005624:	e00a      	b.n	800563c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005626:	f7fd ff49 	bl	80034bc <HAL_GetTick>
 800562a:	4602      	mov	r2, r0
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005634:	4293      	cmp	r3, r2
 8005636:	d901      	bls.n	800563c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005638:	2303      	movs	r3, #3
 800563a:	e113      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800563c:	4b7f      	ldr	r3, [pc, #508]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 800563e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005642:	f003 0302 	and.w	r3, r3, #2
 8005646:	2b00      	cmp	r3, #0
 8005648:	d1ed      	bne.n	8005626 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800564a:	7ffb      	ldrb	r3, [r7, #31]
 800564c:	2b01      	cmp	r3, #1
 800564e:	d105      	bne.n	800565c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005650:	4b7a      	ldr	r3, [pc, #488]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 8005652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005654:	4a79      	ldr	r2, [pc, #484]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 8005656:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800565a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005660:	2b00      	cmp	r3, #0
 8005662:	f000 80fe 	beq.w	8005862 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800566a:	2b02      	cmp	r3, #2
 800566c:	f040 80d0 	bne.w	8005810 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005670:	4b72      	ldr	r3, [pc, #456]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	f003 0203 	and.w	r2, r3, #3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005680:	429a      	cmp	r2, r3
 8005682:	d130      	bne.n	80056e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800568e:	3b01      	subs	r3, #1
 8005690:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005692:	429a      	cmp	r2, r3
 8005694:	d127      	bne.n	80056e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056a0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80056a2:	429a      	cmp	r2, r3
 80056a4:	d11f      	bne.n	80056e6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056ac:	687a      	ldr	r2, [r7, #4]
 80056ae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80056b0:	2a07      	cmp	r2, #7
 80056b2:	bf14      	ite	ne
 80056b4:	2201      	movne	r2, #1
 80056b6:	2200      	moveq	r2, #0
 80056b8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d113      	bne.n	80056e6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056c8:	085b      	lsrs	r3, r3, #1
 80056ca:	3b01      	subs	r3, #1
 80056cc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80056ce:	429a      	cmp	r2, r3
 80056d0:	d109      	bne.n	80056e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056dc:	085b      	lsrs	r3, r3, #1
 80056de:	3b01      	subs	r3, #1
 80056e0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d06e      	beq.n	80057c4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80056e6:	69bb      	ldr	r3, [r7, #24]
 80056e8:	2b0c      	cmp	r3, #12
 80056ea:	d069      	beq.n	80057c0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80056ec:	4b53      	ldr	r3, [pc, #332]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d105      	bne.n	8005704 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80056f8:	4b50      	ldr	r3, [pc, #320]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005700:	2b00      	cmp	r3, #0
 8005702:	d001      	beq.n	8005708 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005704:	2301      	movs	r3, #1
 8005706:	e0ad      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005708:	4b4c      	ldr	r3, [pc, #304]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a4b      	ldr	r2, [pc, #300]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 800570e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005712:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005714:	f7fd fed2 	bl	80034bc <HAL_GetTick>
 8005718:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800571a:	e008      	b.n	800572e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800571c:	f7fd fece 	bl	80034bc <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	2b02      	cmp	r3, #2
 8005728:	d901      	bls.n	800572e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	e09a      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800572e:	4b43      	ldr	r3, [pc, #268]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1f0      	bne.n	800571c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800573a:	4b40      	ldr	r3, [pc, #256]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 800573c:	68da      	ldr	r2, [r3, #12]
 800573e:	4b40      	ldr	r3, [pc, #256]	@ (8005840 <HAL_RCC_OscConfig+0x784>)
 8005740:	4013      	ands	r3, r2
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800574a:	3a01      	subs	r2, #1
 800574c:	0112      	lsls	r2, r2, #4
 800574e:	4311      	orrs	r1, r2
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005754:	0212      	lsls	r2, r2, #8
 8005756:	4311      	orrs	r1, r2
 8005758:	687a      	ldr	r2, [r7, #4]
 800575a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800575c:	0852      	lsrs	r2, r2, #1
 800575e:	3a01      	subs	r2, #1
 8005760:	0552      	lsls	r2, r2, #21
 8005762:	4311      	orrs	r1, r2
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005768:	0852      	lsrs	r2, r2, #1
 800576a:	3a01      	subs	r2, #1
 800576c:	0652      	lsls	r2, r2, #25
 800576e:	4311      	orrs	r1, r2
 8005770:	687a      	ldr	r2, [r7, #4]
 8005772:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005774:	0912      	lsrs	r2, r2, #4
 8005776:	0452      	lsls	r2, r2, #17
 8005778:	430a      	orrs	r2, r1
 800577a:	4930      	ldr	r1, [pc, #192]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 800577c:	4313      	orrs	r3, r2
 800577e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005780:	4b2e      	ldr	r3, [pc, #184]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a2d      	ldr	r2, [pc, #180]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 8005786:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800578a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800578c:	4b2b      	ldr	r3, [pc, #172]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	4a2a      	ldr	r2, [pc, #168]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 8005792:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005796:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005798:	f7fd fe90 	bl	80034bc <HAL_GetTick>
 800579c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800579e:	e008      	b.n	80057b2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057a0:	f7fd fe8c 	bl	80034bc <HAL_GetTick>
 80057a4:	4602      	mov	r2, r0
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	2b02      	cmp	r3, #2
 80057ac:	d901      	bls.n	80057b2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80057ae:	2303      	movs	r3, #3
 80057b0:	e058      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057b2:	4b22      	ldr	r3, [pc, #136]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d0f0      	beq.n	80057a0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80057be:	e050      	b.n	8005862 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80057c0:	2301      	movs	r3, #1
 80057c2:	e04f      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057c4:	4b1d      	ldr	r3, [pc, #116]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d148      	bne.n	8005862 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80057d0:	4b1a      	ldr	r3, [pc, #104]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a19      	ldr	r2, [pc, #100]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 80057d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80057da:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80057dc:	4b17      	ldr	r3, [pc, #92]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	4a16      	ldr	r2, [pc, #88]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 80057e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80057e6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80057e8:	f7fd fe68 	bl	80034bc <HAL_GetTick>
 80057ec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057ee:	e008      	b.n	8005802 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057f0:	f7fd fe64 	bl	80034bc <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	2b02      	cmp	r3, #2
 80057fc:	d901      	bls.n	8005802 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	e030      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005802:	4b0e      	ldr	r3, [pc, #56]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800580a:	2b00      	cmp	r3, #0
 800580c:	d0f0      	beq.n	80057f0 <HAL_RCC_OscConfig+0x734>
 800580e:	e028      	b.n	8005862 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	2b0c      	cmp	r3, #12
 8005814:	d023      	beq.n	800585e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005816:	4b09      	ldr	r3, [pc, #36]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a08      	ldr	r2, [pc, #32]	@ (800583c <HAL_RCC_OscConfig+0x780>)
 800581c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005820:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005822:	f7fd fe4b 	bl	80034bc <HAL_GetTick>
 8005826:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005828:	e00c      	b.n	8005844 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800582a:	f7fd fe47 	bl	80034bc <HAL_GetTick>
 800582e:	4602      	mov	r2, r0
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	2b02      	cmp	r3, #2
 8005836:	d905      	bls.n	8005844 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005838:	2303      	movs	r3, #3
 800583a:	e013      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
 800583c:	40021000 	.word	0x40021000
 8005840:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005844:	4b09      	ldr	r3, [pc, #36]	@ (800586c <HAL_RCC_OscConfig+0x7b0>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800584c:	2b00      	cmp	r3, #0
 800584e:	d1ec      	bne.n	800582a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005850:	4b06      	ldr	r3, [pc, #24]	@ (800586c <HAL_RCC_OscConfig+0x7b0>)
 8005852:	68da      	ldr	r2, [r3, #12]
 8005854:	4905      	ldr	r1, [pc, #20]	@ (800586c <HAL_RCC_OscConfig+0x7b0>)
 8005856:	4b06      	ldr	r3, [pc, #24]	@ (8005870 <HAL_RCC_OscConfig+0x7b4>)
 8005858:	4013      	ands	r3, r2
 800585a:	60cb      	str	r3, [r1, #12]
 800585c:	e001      	b.n	8005862 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e000      	b.n	8005864 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005862:	2300      	movs	r3, #0
}
 8005864:	4618      	mov	r0, r3
 8005866:	3720      	adds	r7, #32
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}
 800586c:	40021000 	.word	0x40021000
 8005870:	feeefffc 	.word	0xfeeefffc

08005874 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d101      	bne.n	8005888 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	e0e7      	b.n	8005a58 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005888:	4b75      	ldr	r3, [pc, #468]	@ (8005a60 <HAL_RCC_ClockConfig+0x1ec>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 0307 	and.w	r3, r3, #7
 8005890:	683a      	ldr	r2, [r7, #0]
 8005892:	429a      	cmp	r2, r3
 8005894:	d910      	bls.n	80058b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005896:	4b72      	ldr	r3, [pc, #456]	@ (8005a60 <HAL_RCC_ClockConfig+0x1ec>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f023 0207 	bic.w	r2, r3, #7
 800589e:	4970      	ldr	r1, [pc, #448]	@ (8005a60 <HAL_RCC_ClockConfig+0x1ec>)
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058a6:	4b6e      	ldr	r3, [pc, #440]	@ (8005a60 <HAL_RCC_ClockConfig+0x1ec>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0307 	and.w	r3, r3, #7
 80058ae:	683a      	ldr	r2, [r7, #0]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d001      	beq.n	80058b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e0cf      	b.n	8005a58 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f003 0302 	and.w	r3, r3, #2
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d010      	beq.n	80058e6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	689a      	ldr	r2, [r3, #8]
 80058c8:	4b66      	ldr	r3, [pc, #408]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d908      	bls.n	80058e6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058d4:	4b63      	ldr	r3, [pc, #396]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	4960      	ldr	r1, [pc, #384]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 80058e2:	4313      	orrs	r3, r2
 80058e4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 0301 	and.w	r3, r3, #1
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d04c      	beq.n	800598c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	2b03      	cmp	r3, #3
 80058f8:	d107      	bne.n	800590a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058fa:	4b5a      	ldr	r3, [pc, #360]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d121      	bne.n	800594a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e0a6      	b.n	8005a58 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	2b02      	cmp	r3, #2
 8005910:	d107      	bne.n	8005922 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005912:	4b54      	ldr	r3, [pc, #336]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800591a:	2b00      	cmp	r3, #0
 800591c:	d115      	bne.n	800594a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e09a      	b.n	8005a58 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d107      	bne.n	800593a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800592a:	4b4e      	ldr	r3, [pc, #312]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 0302 	and.w	r3, r3, #2
 8005932:	2b00      	cmp	r3, #0
 8005934:	d109      	bne.n	800594a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e08e      	b.n	8005a58 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800593a:	4b4a      	ldr	r3, [pc, #296]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005942:	2b00      	cmp	r3, #0
 8005944:	d101      	bne.n	800594a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e086      	b.n	8005a58 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800594a:	4b46      	ldr	r3, [pc, #280]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f023 0203 	bic.w	r2, r3, #3
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	4943      	ldr	r1, [pc, #268]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 8005958:	4313      	orrs	r3, r2
 800595a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800595c:	f7fd fdae 	bl	80034bc <HAL_GetTick>
 8005960:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005962:	e00a      	b.n	800597a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005964:	f7fd fdaa 	bl	80034bc <HAL_GetTick>
 8005968:	4602      	mov	r2, r0
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	1ad3      	subs	r3, r2, r3
 800596e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005972:	4293      	cmp	r3, r2
 8005974:	d901      	bls.n	800597a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005976:	2303      	movs	r3, #3
 8005978:	e06e      	b.n	8005a58 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800597a:	4b3a      	ldr	r3, [pc, #232]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	f003 020c 	and.w	r2, r3, #12
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	429a      	cmp	r2, r3
 800598a:	d1eb      	bne.n	8005964 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 0302 	and.w	r3, r3, #2
 8005994:	2b00      	cmp	r3, #0
 8005996:	d010      	beq.n	80059ba <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	689a      	ldr	r2, [r3, #8]
 800599c:	4b31      	ldr	r3, [pc, #196]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d208      	bcs.n	80059ba <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059a8:	4b2e      	ldr	r3, [pc, #184]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	492b      	ldr	r1, [pc, #172]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 80059b6:	4313      	orrs	r3, r2
 80059b8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059ba:	4b29      	ldr	r3, [pc, #164]	@ (8005a60 <HAL_RCC_ClockConfig+0x1ec>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f003 0307 	and.w	r3, r3, #7
 80059c2:	683a      	ldr	r2, [r7, #0]
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d210      	bcs.n	80059ea <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059c8:	4b25      	ldr	r3, [pc, #148]	@ (8005a60 <HAL_RCC_ClockConfig+0x1ec>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f023 0207 	bic.w	r2, r3, #7
 80059d0:	4923      	ldr	r1, [pc, #140]	@ (8005a60 <HAL_RCC_ClockConfig+0x1ec>)
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059d8:	4b21      	ldr	r3, [pc, #132]	@ (8005a60 <HAL_RCC_ClockConfig+0x1ec>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f003 0307 	and.w	r3, r3, #7
 80059e0:	683a      	ldr	r2, [r7, #0]
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d001      	beq.n	80059ea <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e036      	b.n	8005a58 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0304 	and.w	r3, r3, #4
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d008      	beq.n	8005a08 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059f6:	4b1b      	ldr	r3, [pc, #108]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	4918      	ldr	r1, [pc, #96]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 8005a04:	4313      	orrs	r3, r2
 8005a06:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f003 0308 	and.w	r3, r3, #8
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d009      	beq.n	8005a28 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a14:	4b13      	ldr	r3, [pc, #76]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	691b      	ldr	r3, [r3, #16]
 8005a20:	00db      	lsls	r3, r3, #3
 8005a22:	4910      	ldr	r1, [pc, #64]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 8005a24:	4313      	orrs	r3, r2
 8005a26:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005a28:	f000 f824 	bl	8005a74 <HAL_RCC_GetSysClockFreq>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a64 <HAL_RCC_ClockConfig+0x1f0>)
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	091b      	lsrs	r3, r3, #4
 8005a34:	f003 030f 	and.w	r3, r3, #15
 8005a38:	490b      	ldr	r1, [pc, #44]	@ (8005a68 <HAL_RCC_ClockConfig+0x1f4>)
 8005a3a:	5ccb      	ldrb	r3, [r1, r3]
 8005a3c:	f003 031f 	and.w	r3, r3, #31
 8005a40:	fa22 f303 	lsr.w	r3, r2, r3
 8005a44:	4a09      	ldr	r2, [pc, #36]	@ (8005a6c <HAL_RCC_ClockConfig+0x1f8>)
 8005a46:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005a48:	4b09      	ldr	r3, [pc, #36]	@ (8005a70 <HAL_RCC_ClockConfig+0x1fc>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f7fc fe6f 	bl	8002730 <HAL_InitTick>
 8005a52:	4603      	mov	r3, r0
 8005a54:	72fb      	strb	r3, [r7, #11]

  return status;
 8005a56:	7afb      	ldrb	r3, [r7, #11]
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3710      	adds	r7, #16
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	40022000 	.word	0x40022000
 8005a64:	40021000 	.word	0x40021000
 8005a68:	0800be14 	.word	0x0800be14
 8005a6c:	20000004 	.word	0x20000004
 8005a70:	2000004c 	.word	0x2000004c

08005a74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b089      	sub	sp, #36	@ 0x24
 8005a78:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	61fb      	str	r3, [r7, #28]
 8005a7e:	2300      	movs	r3, #0
 8005a80:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a82:	4b3e      	ldr	r3, [pc, #248]	@ (8005b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	f003 030c 	and.w	r3, r3, #12
 8005a8a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a8c:	4b3b      	ldr	r3, [pc, #236]	@ (8005b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005a8e:	68db      	ldr	r3, [r3, #12]
 8005a90:	f003 0303 	and.w	r3, r3, #3
 8005a94:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d005      	beq.n	8005aa8 <HAL_RCC_GetSysClockFreq+0x34>
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	2b0c      	cmp	r3, #12
 8005aa0:	d121      	bne.n	8005ae6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d11e      	bne.n	8005ae6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005aa8:	4b34      	ldr	r3, [pc, #208]	@ (8005b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f003 0308 	and.w	r3, r3, #8
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d107      	bne.n	8005ac4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005ab4:	4b31      	ldr	r3, [pc, #196]	@ (8005b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005aba:	0a1b      	lsrs	r3, r3, #8
 8005abc:	f003 030f 	and.w	r3, r3, #15
 8005ac0:	61fb      	str	r3, [r7, #28]
 8005ac2:	e005      	b.n	8005ad0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005ac4:	4b2d      	ldr	r3, [pc, #180]	@ (8005b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	091b      	lsrs	r3, r3, #4
 8005aca:	f003 030f 	and.w	r3, r3, #15
 8005ace:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005ad0:	4a2b      	ldr	r2, [pc, #172]	@ (8005b80 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ad8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d10d      	bne.n	8005afc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ae4:	e00a      	b.n	8005afc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	2b04      	cmp	r3, #4
 8005aea:	d102      	bne.n	8005af2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005aec:	4b25      	ldr	r3, [pc, #148]	@ (8005b84 <HAL_RCC_GetSysClockFreq+0x110>)
 8005aee:	61bb      	str	r3, [r7, #24]
 8005af0:	e004      	b.n	8005afc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	2b08      	cmp	r3, #8
 8005af6:	d101      	bne.n	8005afc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005af8:	4b23      	ldr	r3, [pc, #140]	@ (8005b88 <HAL_RCC_GetSysClockFreq+0x114>)
 8005afa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	2b0c      	cmp	r3, #12
 8005b00:	d134      	bne.n	8005b6c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005b02:	4b1e      	ldr	r3, [pc, #120]	@ (8005b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	f003 0303 	and.w	r3, r3, #3
 8005b0a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	2b02      	cmp	r3, #2
 8005b10:	d003      	beq.n	8005b1a <HAL_RCC_GetSysClockFreq+0xa6>
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	2b03      	cmp	r3, #3
 8005b16:	d003      	beq.n	8005b20 <HAL_RCC_GetSysClockFreq+0xac>
 8005b18:	e005      	b.n	8005b26 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005b1a:	4b1a      	ldr	r3, [pc, #104]	@ (8005b84 <HAL_RCC_GetSysClockFreq+0x110>)
 8005b1c:	617b      	str	r3, [r7, #20]
      break;
 8005b1e:	e005      	b.n	8005b2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005b20:	4b19      	ldr	r3, [pc, #100]	@ (8005b88 <HAL_RCC_GetSysClockFreq+0x114>)
 8005b22:	617b      	str	r3, [r7, #20]
      break;
 8005b24:	e002      	b.n	8005b2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	617b      	str	r3, [r7, #20]
      break;
 8005b2a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005b2c:	4b13      	ldr	r3, [pc, #76]	@ (8005b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	091b      	lsrs	r3, r3, #4
 8005b32:	f003 0307 	and.w	r3, r3, #7
 8005b36:	3301      	adds	r3, #1
 8005b38:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005b3a:	4b10      	ldr	r3, [pc, #64]	@ (8005b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	0a1b      	lsrs	r3, r3, #8
 8005b40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b44:	697a      	ldr	r2, [r7, #20]
 8005b46:	fb03 f202 	mul.w	r2, r3, r2
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b50:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005b52:	4b0a      	ldr	r3, [pc, #40]	@ (8005b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	0e5b      	lsrs	r3, r3, #25
 8005b58:	f003 0303 	and.w	r3, r3, #3
 8005b5c:	3301      	adds	r3, #1
 8005b5e:	005b      	lsls	r3, r3, #1
 8005b60:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005b62:	697a      	ldr	r2, [r7, #20]
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b6a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005b6c:	69bb      	ldr	r3, [r7, #24]
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3724      	adds	r7, #36	@ 0x24
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr
 8005b7a:	bf00      	nop
 8005b7c:	40021000 	.word	0x40021000
 8005b80:	0800be2c 	.word	0x0800be2c
 8005b84:	00f42400 	.word	0x00f42400
 8005b88:	007a1200 	.word	0x007a1200

08005b8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b90:	4b03      	ldr	r3, [pc, #12]	@ (8005ba0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005b92:	681b      	ldr	r3, [r3, #0]
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr
 8005b9e:	bf00      	nop
 8005ba0:	20000004 	.word	0x20000004

08005ba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005ba8:	f7ff fff0 	bl	8005b8c <HAL_RCC_GetHCLKFreq>
 8005bac:	4602      	mov	r2, r0
 8005bae:	4b06      	ldr	r3, [pc, #24]	@ (8005bc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	0a1b      	lsrs	r3, r3, #8
 8005bb4:	f003 0307 	and.w	r3, r3, #7
 8005bb8:	4904      	ldr	r1, [pc, #16]	@ (8005bcc <HAL_RCC_GetPCLK1Freq+0x28>)
 8005bba:	5ccb      	ldrb	r3, [r1, r3]
 8005bbc:	f003 031f 	and.w	r3, r3, #31
 8005bc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	40021000 	.word	0x40021000
 8005bcc:	0800be24 	.word	0x0800be24

08005bd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005bd4:	f7ff ffda 	bl	8005b8c <HAL_RCC_GetHCLKFreq>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	4b06      	ldr	r3, [pc, #24]	@ (8005bf4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	0adb      	lsrs	r3, r3, #11
 8005be0:	f003 0307 	and.w	r3, r3, #7
 8005be4:	4904      	ldr	r1, [pc, #16]	@ (8005bf8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005be6:	5ccb      	ldrb	r3, [r1, r3]
 8005be8:	f003 031f 	and.w	r3, r3, #31
 8005bec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	40021000 	.word	0x40021000
 8005bf8:	0800be24 	.word	0x0800be24

08005bfc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b083      	sub	sp, #12
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	220f      	movs	r2, #15
 8005c0a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005c0c:	4b12      	ldr	r3, [pc, #72]	@ (8005c58 <HAL_RCC_GetClockConfig+0x5c>)
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	f003 0203 	and.w	r2, r3, #3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005c18:	4b0f      	ldr	r3, [pc, #60]	@ (8005c58 <HAL_RCC_GetClockConfig+0x5c>)
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005c24:	4b0c      	ldr	r3, [pc, #48]	@ (8005c58 <HAL_RCC_GetClockConfig+0x5c>)
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005c30:	4b09      	ldr	r3, [pc, #36]	@ (8005c58 <HAL_RCC_GetClockConfig+0x5c>)
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	08db      	lsrs	r3, r3, #3
 8005c36:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005c3e:	4b07      	ldr	r3, [pc, #28]	@ (8005c5c <HAL_RCC_GetClockConfig+0x60>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f003 0207 	and.w	r2, r3, #7
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	601a      	str	r2, [r3, #0]
}
 8005c4a:	bf00      	nop
 8005c4c:	370c      	adds	r7, #12
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop
 8005c58:	40021000 	.word	0x40021000
 8005c5c:	40022000 	.word	0x40022000

08005c60 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b086      	sub	sp, #24
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005c68:	2300      	movs	r3, #0
 8005c6a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005c6c:	4b2a      	ldr	r3, [pc, #168]	@ (8005d18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d003      	beq.n	8005c80 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005c78:	f7ff f8f0 	bl	8004e5c <HAL_PWREx_GetVoltageRange>
 8005c7c:	6178      	str	r0, [r7, #20]
 8005c7e:	e014      	b.n	8005caa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005c80:	4b25      	ldr	r3, [pc, #148]	@ (8005d18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c84:	4a24      	ldr	r2, [pc, #144]	@ (8005d18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005c86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c8c:	4b22      	ldr	r3, [pc, #136]	@ (8005d18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c94:	60fb      	str	r3, [r7, #12]
 8005c96:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005c98:	f7ff f8e0 	bl	8004e5c <HAL_PWREx_GetVoltageRange>
 8005c9c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8005d18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ca0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ca2:	4a1d      	ldr	r2, [pc, #116]	@ (8005d18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005ca4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ca8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cb0:	d10b      	bne.n	8005cca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2b80      	cmp	r3, #128	@ 0x80
 8005cb6:	d919      	bls.n	8005cec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2ba0      	cmp	r3, #160	@ 0xa0
 8005cbc:	d902      	bls.n	8005cc4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005cbe:	2302      	movs	r3, #2
 8005cc0:	613b      	str	r3, [r7, #16]
 8005cc2:	e013      	b.n	8005cec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	613b      	str	r3, [r7, #16]
 8005cc8:	e010      	b.n	8005cec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2b80      	cmp	r3, #128	@ 0x80
 8005cce:	d902      	bls.n	8005cd6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005cd0:	2303      	movs	r3, #3
 8005cd2:	613b      	str	r3, [r7, #16]
 8005cd4:	e00a      	b.n	8005cec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2b80      	cmp	r3, #128	@ 0x80
 8005cda:	d102      	bne.n	8005ce2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005cdc:	2302      	movs	r3, #2
 8005cde:	613b      	str	r3, [r7, #16]
 8005ce0:	e004      	b.n	8005cec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2b70      	cmp	r3, #112	@ 0x70
 8005ce6:	d101      	bne.n	8005cec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005ce8:	2301      	movs	r3, #1
 8005cea:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005cec:	4b0b      	ldr	r3, [pc, #44]	@ (8005d1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f023 0207 	bic.w	r2, r3, #7
 8005cf4:	4909      	ldr	r1, [pc, #36]	@ (8005d1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005cf6:	693b      	ldr	r3, [r7, #16]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005cfc:	4b07      	ldr	r3, [pc, #28]	@ (8005d1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0307 	and.w	r3, r3, #7
 8005d04:	693a      	ldr	r2, [r7, #16]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d001      	beq.n	8005d0e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e000      	b.n	8005d10 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005d0e:	2300      	movs	r3, #0
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3718      	adds	r7, #24
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	40021000 	.word	0x40021000
 8005d1c:	40022000 	.word	0x40022000

08005d20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b086      	sub	sp, #24
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005d28:	2300      	movs	r3, #0
 8005d2a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d041      	beq.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d40:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005d44:	d02a      	beq.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005d46:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005d4a:	d824      	bhi.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005d4c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005d50:	d008      	beq.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005d52:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005d56:	d81e      	bhi.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d00a      	beq.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005d5c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005d60:	d010      	beq.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005d62:	e018      	b.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005d64:	4b86      	ldr	r3, [pc, #536]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	4a85      	ldr	r2, [pc, #532]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005d6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d6e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005d70:	e015      	b.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	3304      	adds	r3, #4
 8005d76:	2100      	movs	r1, #0
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f000 facb 	bl	8006314 <RCCEx_PLLSAI1_Config>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005d82:	e00c      	b.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	3320      	adds	r3, #32
 8005d88:	2100      	movs	r1, #0
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f000 fbb6 	bl	80064fc <RCCEx_PLLSAI2_Config>
 8005d90:	4603      	mov	r3, r0
 8005d92:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005d94:	e003      	b.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d96:	2301      	movs	r3, #1
 8005d98:	74fb      	strb	r3, [r7, #19]
      break;
 8005d9a:	e000      	b.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005d9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d9e:	7cfb      	ldrb	r3, [r7, #19]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d10b      	bne.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005da4:	4b76      	ldr	r3, [pc, #472]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005daa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005db2:	4973      	ldr	r1, [pc, #460]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005db4:	4313      	orrs	r3, r2
 8005db6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005dba:	e001      	b.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dbc:	7cfb      	ldrb	r3, [r7, #19]
 8005dbe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d041      	beq.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005dd0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005dd4:	d02a      	beq.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005dd6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005dda:	d824      	bhi.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005ddc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005de0:	d008      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005de2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005de6:	d81e      	bhi.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d00a      	beq.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005dec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005df0:	d010      	beq.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005df2:	e018      	b.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005df4:	4b62      	ldr	r3, [pc, #392]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005df6:	68db      	ldr	r3, [r3, #12]
 8005df8:	4a61      	ldr	r2, [pc, #388]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005dfa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dfe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005e00:	e015      	b.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	3304      	adds	r3, #4
 8005e06:	2100      	movs	r1, #0
 8005e08:	4618      	mov	r0, r3
 8005e0a:	f000 fa83 	bl	8006314 <RCCEx_PLLSAI1_Config>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005e12:	e00c      	b.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	3320      	adds	r3, #32
 8005e18:	2100      	movs	r1, #0
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f000 fb6e 	bl	80064fc <RCCEx_PLLSAI2_Config>
 8005e20:	4603      	mov	r3, r0
 8005e22:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005e24:	e003      	b.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	74fb      	strb	r3, [r7, #19]
      break;
 8005e2a:	e000      	b.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005e2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e2e:	7cfb      	ldrb	r3, [r7, #19]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d10b      	bne.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005e34:	4b52      	ldr	r3, [pc, #328]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e3a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005e42:	494f      	ldr	r1, [pc, #316]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e44:	4313      	orrs	r3, r2
 8005e46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005e4a:	e001      	b.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e4c:	7cfb      	ldrb	r3, [r7, #19]
 8005e4e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	f000 80a0 	beq.w	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005e62:	4b47      	ldr	r3, [pc, #284]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d101      	bne.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e000      	b.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005e72:	2300      	movs	r3, #0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d00d      	beq.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e78:	4b41      	ldr	r3, [pc, #260]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e7c:	4a40      	ldr	r2, [pc, #256]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e82:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e84:	4b3e      	ldr	r3, [pc, #248]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e8c:	60bb      	str	r3, [r7, #8]
 8005e8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e90:	2301      	movs	r3, #1
 8005e92:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e94:	4b3b      	ldr	r3, [pc, #236]	@ (8005f84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a3a      	ldr	r2, [pc, #232]	@ (8005f84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005e9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ea0:	f7fd fb0c 	bl	80034bc <HAL_GetTick>
 8005ea4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005ea6:	e009      	b.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ea8:	f7fd fb08 	bl	80034bc <HAL_GetTick>
 8005eac:	4602      	mov	r2, r0
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	1ad3      	subs	r3, r2, r3
 8005eb2:	2b02      	cmp	r3, #2
 8005eb4:	d902      	bls.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	74fb      	strb	r3, [r7, #19]
        break;
 8005eba:	e005      	b.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005ebc:	4b31      	ldr	r3, [pc, #196]	@ (8005f84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d0ef      	beq.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005ec8:	7cfb      	ldrb	r3, [r7, #19]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d15c      	bne.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005ece:	4b2c      	ldr	r3, [pc, #176]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ed4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ed8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d01f      	beq.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ee6:	697a      	ldr	r2, [r7, #20]
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d019      	beq.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005eec:	4b24      	ldr	r3, [pc, #144]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ef2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ef6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ef8:	4b21      	ldr	r3, [pc, #132]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005efe:	4a20      	ldr	r2, [pc, #128]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005f08:	4b1d      	ldr	r3, [pc, #116]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f0e:	4a1c      	ldr	r2, [pc, #112]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005f18:	4a19      	ldr	r2, [pc, #100]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	f003 0301 	and.w	r3, r3, #1
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d016      	beq.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f2a:	f7fd fac7 	bl	80034bc <HAL_GetTick>
 8005f2e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f30:	e00b      	b.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f32:	f7fd fac3 	bl	80034bc <HAL_GetTick>
 8005f36:	4602      	mov	r2, r0
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d902      	bls.n	8005f4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	74fb      	strb	r3, [r7, #19]
            break;
 8005f48:	e006      	b.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f50:	f003 0302 	and.w	r3, r3, #2
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d0ec      	beq.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005f58:	7cfb      	ldrb	r3, [r7, #19]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d10c      	bne.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f5e:	4b08      	ldr	r3, [pc, #32]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f6e:	4904      	ldr	r1, [pc, #16]	@ (8005f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005f70:	4313      	orrs	r3, r2
 8005f72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005f76:	e009      	b.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005f78:	7cfb      	ldrb	r3, [r7, #19]
 8005f7a:	74bb      	strb	r3, [r7, #18]
 8005f7c:	e006      	b.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005f7e:	bf00      	nop
 8005f80:	40021000 	.word	0x40021000
 8005f84:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f88:	7cfb      	ldrb	r3, [r7, #19]
 8005f8a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f8c:	7c7b      	ldrb	r3, [r7, #17]
 8005f8e:	2b01      	cmp	r3, #1
 8005f90:	d105      	bne.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f92:	4b9e      	ldr	r3, [pc, #632]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f96:	4a9d      	ldr	r2, [pc, #628]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005f98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f9c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 0301 	and.w	r3, r3, #1
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00a      	beq.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005faa:	4b98      	ldr	r3, [pc, #608]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fb0:	f023 0203 	bic.w	r2, r3, #3
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb8:	4994      	ldr	r1, [pc, #592]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0302 	and.w	r3, r3, #2
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d00a      	beq.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005fcc:	4b8f      	ldr	r3, [pc, #572]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fd2:	f023 020c 	bic.w	r2, r3, #12
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fda:	498c      	ldr	r1, [pc, #560]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f003 0304 	and.w	r3, r3, #4
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00a      	beq.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005fee:	4b87      	ldr	r3, [pc, #540]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ff4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ffc:	4983      	ldr	r1, [pc, #524]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ffe:	4313      	orrs	r3, r2
 8006000:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 0308 	and.w	r3, r3, #8
 800600c:	2b00      	cmp	r3, #0
 800600e:	d00a      	beq.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006010:	4b7e      	ldr	r3, [pc, #504]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006012:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006016:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800601e:	497b      	ldr	r1, [pc, #492]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006020:	4313      	orrs	r3, r2
 8006022:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 0310 	and.w	r3, r3, #16
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00a      	beq.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006032:	4b76      	ldr	r3, [pc, #472]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006034:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006038:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006040:	4972      	ldr	r1, [pc, #456]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006042:	4313      	orrs	r3, r2
 8006044:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 0320 	and.w	r3, r3, #32
 8006050:	2b00      	cmp	r3, #0
 8006052:	d00a      	beq.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006054:	4b6d      	ldr	r3, [pc, #436]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800605a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006062:	496a      	ldr	r1, [pc, #424]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006064:	4313      	orrs	r3, r2
 8006066:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00a      	beq.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006076:	4b65      	ldr	r3, [pc, #404]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800607c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006084:	4961      	ldr	r1, [pc, #388]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006086:	4313      	orrs	r3, r2
 8006088:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006094:	2b00      	cmp	r3, #0
 8006096:	d00a      	beq.n	80060ae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006098:	4b5c      	ldr	r3, [pc, #368]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800609a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800609e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060a6:	4959      	ldr	r1, [pc, #356]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060a8:	4313      	orrs	r3, r2
 80060aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d00a      	beq.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80060ba:	4b54      	ldr	r3, [pc, #336]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060c0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060c8:	4950      	ldr	r1, [pc, #320]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060ca:	4313      	orrs	r3, r2
 80060cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d00a      	beq.n	80060f2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80060dc:	4b4b      	ldr	r3, [pc, #300]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060e2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060ea:	4948      	ldr	r1, [pc, #288]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80060ec:	4313      	orrs	r3, r2
 80060ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d00a      	beq.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80060fe:	4b43      	ldr	r3, [pc, #268]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006104:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800610c:	493f      	ldr	r1, [pc, #252]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800610e:	4313      	orrs	r3, r2
 8006110:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800611c:	2b00      	cmp	r3, #0
 800611e:	d028      	beq.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006120:	4b3a      	ldr	r3, [pc, #232]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006126:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800612e:	4937      	ldr	r1, [pc, #220]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006130:	4313      	orrs	r3, r2
 8006132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800613a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800613e:	d106      	bne.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006140:	4b32      	ldr	r3, [pc, #200]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	4a31      	ldr	r2, [pc, #196]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006146:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800614a:	60d3      	str	r3, [r2, #12]
 800614c:	e011      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006152:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006156:	d10c      	bne.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	3304      	adds	r3, #4
 800615c:	2101      	movs	r1, #1
 800615e:	4618      	mov	r0, r3
 8006160:	f000 f8d8 	bl	8006314 <RCCEx_PLLSAI1_Config>
 8006164:	4603      	mov	r3, r0
 8006166:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006168:	7cfb      	ldrb	r3, [r7, #19]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d001      	beq.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800616e:	7cfb      	ldrb	r3, [r7, #19]
 8006170:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d028      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800617e:	4b23      	ldr	r3, [pc, #140]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006180:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006184:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800618c:	491f      	ldr	r1, [pc, #124]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800618e:	4313      	orrs	r3, r2
 8006190:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006198:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800619c:	d106      	bne.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800619e:	4b1b      	ldr	r3, [pc, #108]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	4a1a      	ldr	r2, [pc, #104]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061a8:	60d3      	str	r3, [r2, #12]
 80061aa:	e011      	b.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80061b4:	d10c      	bne.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	3304      	adds	r3, #4
 80061ba:	2101      	movs	r1, #1
 80061bc:	4618      	mov	r0, r3
 80061be:	f000 f8a9 	bl	8006314 <RCCEx_PLLSAI1_Config>
 80061c2:	4603      	mov	r3, r0
 80061c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80061c6:	7cfb      	ldrb	r3, [r7, #19]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d001      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80061cc:	7cfb      	ldrb	r3, [r7, #19]
 80061ce:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d02b      	beq.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80061dc:	4b0b      	ldr	r3, [pc, #44]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061ea:	4908      	ldr	r1, [pc, #32]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061ec:	4313      	orrs	r3, r2
 80061ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061fa:	d109      	bne.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061fc:	4b03      	ldr	r3, [pc, #12]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	4a02      	ldr	r2, [pc, #8]	@ (800620c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006202:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006206:	60d3      	str	r3, [r2, #12]
 8006208:	e014      	b.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800620a:	bf00      	nop
 800620c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006214:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006218:	d10c      	bne.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	3304      	adds	r3, #4
 800621e:	2101      	movs	r1, #1
 8006220:	4618      	mov	r0, r3
 8006222:	f000 f877 	bl	8006314 <RCCEx_PLLSAI1_Config>
 8006226:	4603      	mov	r3, r0
 8006228:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800622a:	7cfb      	ldrb	r3, [r7, #19]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d001      	beq.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006230:	7cfb      	ldrb	r3, [r7, #19]
 8006232:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800623c:	2b00      	cmp	r3, #0
 800623e:	d02f      	beq.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006240:	4b2b      	ldr	r3, [pc, #172]	@ (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006246:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800624e:	4928      	ldr	r1, [pc, #160]	@ (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006250:	4313      	orrs	r3, r2
 8006252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800625a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800625e:	d10d      	bne.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	3304      	adds	r3, #4
 8006264:	2102      	movs	r1, #2
 8006266:	4618      	mov	r0, r3
 8006268:	f000 f854 	bl	8006314 <RCCEx_PLLSAI1_Config>
 800626c:	4603      	mov	r3, r0
 800626e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006270:	7cfb      	ldrb	r3, [r7, #19]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d014      	beq.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006276:	7cfb      	ldrb	r3, [r7, #19]
 8006278:	74bb      	strb	r3, [r7, #18]
 800627a:	e011      	b.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006280:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006284:	d10c      	bne.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	3320      	adds	r3, #32
 800628a:	2102      	movs	r1, #2
 800628c:	4618      	mov	r0, r3
 800628e:	f000 f935 	bl	80064fc <RCCEx_PLLSAI2_Config>
 8006292:	4603      	mov	r3, r0
 8006294:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006296:	7cfb      	ldrb	r3, [r7, #19]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d001      	beq.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800629c:	7cfb      	ldrb	r3, [r7, #19]
 800629e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d00a      	beq.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80062ac:	4b10      	ldr	r3, [pc, #64]	@ (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80062ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062b2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062ba:	490d      	ldr	r1, [pc, #52]	@ (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80062bc:	4313      	orrs	r3, r2
 80062be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d00b      	beq.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80062ce:	4b08      	ldr	r3, [pc, #32]	@ (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80062d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062d4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062de:	4904      	ldr	r1, [pc, #16]	@ (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80062e0:	4313      	orrs	r3, r2
 80062e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80062e6:	7cbb      	ldrb	r3, [r7, #18]
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3718      	adds	r7, #24
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	40021000 	.word	0x40021000

080062f4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80062f4:	b480      	push	{r7}
 80062f6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80062f8:	4b05      	ldr	r3, [pc, #20]	@ (8006310 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a04      	ldr	r2, [pc, #16]	@ (8006310 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80062fe:	f043 0304 	orr.w	r3, r3, #4
 8006302:	6013      	str	r3, [r2, #0]
}
 8006304:	bf00      	nop
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop
 8006310:	40021000 	.word	0x40021000

08006314 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b084      	sub	sp, #16
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
 800631c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800631e:	2300      	movs	r3, #0
 8006320:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006322:	4b75      	ldr	r3, [pc, #468]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006324:	68db      	ldr	r3, [r3, #12]
 8006326:	f003 0303 	and.w	r3, r3, #3
 800632a:	2b00      	cmp	r3, #0
 800632c:	d018      	beq.n	8006360 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800632e:	4b72      	ldr	r3, [pc, #456]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006330:	68db      	ldr	r3, [r3, #12]
 8006332:	f003 0203 	and.w	r2, r3, #3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	429a      	cmp	r2, r3
 800633c:	d10d      	bne.n	800635a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
       ||
 8006342:	2b00      	cmp	r3, #0
 8006344:	d009      	beq.n	800635a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006346:	4b6c      	ldr	r3, [pc, #432]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006348:	68db      	ldr	r3, [r3, #12]
 800634a:	091b      	lsrs	r3, r3, #4
 800634c:	f003 0307 	and.w	r3, r3, #7
 8006350:	1c5a      	adds	r2, r3, #1
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	685b      	ldr	r3, [r3, #4]
       ||
 8006356:	429a      	cmp	r2, r3
 8006358:	d047      	beq.n	80063ea <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	73fb      	strb	r3, [r7, #15]
 800635e:	e044      	b.n	80063ea <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	2b03      	cmp	r3, #3
 8006366:	d018      	beq.n	800639a <RCCEx_PLLSAI1_Config+0x86>
 8006368:	2b03      	cmp	r3, #3
 800636a:	d825      	bhi.n	80063b8 <RCCEx_PLLSAI1_Config+0xa4>
 800636c:	2b01      	cmp	r3, #1
 800636e:	d002      	beq.n	8006376 <RCCEx_PLLSAI1_Config+0x62>
 8006370:	2b02      	cmp	r3, #2
 8006372:	d009      	beq.n	8006388 <RCCEx_PLLSAI1_Config+0x74>
 8006374:	e020      	b.n	80063b8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006376:	4b60      	ldr	r3, [pc, #384]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f003 0302 	and.w	r3, r3, #2
 800637e:	2b00      	cmp	r3, #0
 8006380:	d11d      	bne.n	80063be <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006386:	e01a      	b.n	80063be <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006388:	4b5b      	ldr	r3, [pc, #364]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006390:	2b00      	cmp	r3, #0
 8006392:	d116      	bne.n	80063c2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006394:	2301      	movs	r3, #1
 8006396:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006398:	e013      	b.n	80063c2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800639a:	4b57      	ldr	r3, [pc, #348]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d10f      	bne.n	80063c6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80063a6:	4b54      	ldr	r3, [pc, #336]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d109      	bne.n	80063c6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80063b2:	2301      	movs	r3, #1
 80063b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80063b6:	e006      	b.n	80063c6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	73fb      	strb	r3, [r7, #15]
      break;
 80063bc:	e004      	b.n	80063c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80063be:	bf00      	nop
 80063c0:	e002      	b.n	80063c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80063c2:	bf00      	nop
 80063c4:	e000      	b.n	80063c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80063c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80063c8:	7bfb      	ldrb	r3, [r7, #15]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d10d      	bne.n	80063ea <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80063ce:	4b4a      	ldr	r3, [pc, #296]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6819      	ldr	r1, [r3, #0]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	3b01      	subs	r3, #1
 80063e0:	011b      	lsls	r3, r3, #4
 80063e2:	430b      	orrs	r3, r1
 80063e4:	4944      	ldr	r1, [pc, #272]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80063e6:	4313      	orrs	r3, r2
 80063e8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80063ea:	7bfb      	ldrb	r3, [r7, #15]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d17d      	bne.n	80064ec <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80063f0:	4b41      	ldr	r3, [pc, #260]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a40      	ldr	r2, [pc, #256]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80063f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80063fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063fc:	f7fd f85e 	bl	80034bc <HAL_GetTick>
 8006400:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006402:	e009      	b.n	8006418 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006404:	f7fd f85a 	bl	80034bc <HAL_GetTick>
 8006408:	4602      	mov	r2, r0
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	2b02      	cmp	r3, #2
 8006410:	d902      	bls.n	8006418 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	73fb      	strb	r3, [r7, #15]
        break;
 8006416:	e005      	b.n	8006424 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006418:	4b37      	ldr	r3, [pc, #220]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006420:	2b00      	cmp	r3, #0
 8006422:	d1ef      	bne.n	8006404 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006424:	7bfb      	ldrb	r3, [r7, #15]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d160      	bne.n	80064ec <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d111      	bne.n	8006454 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006430:	4b31      	ldr	r3, [pc, #196]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006432:	691b      	ldr	r3, [r3, #16]
 8006434:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8006438:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	6892      	ldr	r2, [r2, #8]
 8006440:	0211      	lsls	r1, r2, #8
 8006442:	687a      	ldr	r2, [r7, #4]
 8006444:	68d2      	ldr	r2, [r2, #12]
 8006446:	0912      	lsrs	r2, r2, #4
 8006448:	0452      	lsls	r2, r2, #17
 800644a:	430a      	orrs	r2, r1
 800644c:	492a      	ldr	r1, [pc, #168]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800644e:	4313      	orrs	r3, r2
 8006450:	610b      	str	r3, [r1, #16]
 8006452:	e027      	b.n	80064a4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	2b01      	cmp	r3, #1
 8006458:	d112      	bne.n	8006480 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800645a:	4b27      	ldr	r3, [pc, #156]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8006462:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006466:	687a      	ldr	r2, [r7, #4]
 8006468:	6892      	ldr	r2, [r2, #8]
 800646a:	0211      	lsls	r1, r2, #8
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	6912      	ldr	r2, [r2, #16]
 8006470:	0852      	lsrs	r2, r2, #1
 8006472:	3a01      	subs	r2, #1
 8006474:	0552      	lsls	r2, r2, #21
 8006476:	430a      	orrs	r2, r1
 8006478:	491f      	ldr	r1, [pc, #124]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800647a:	4313      	orrs	r3, r2
 800647c:	610b      	str	r3, [r1, #16]
 800647e:	e011      	b.n	80064a4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006480:	4b1d      	ldr	r3, [pc, #116]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006482:	691b      	ldr	r3, [r3, #16]
 8006484:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006488:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	6892      	ldr	r2, [r2, #8]
 8006490:	0211      	lsls	r1, r2, #8
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	6952      	ldr	r2, [r2, #20]
 8006496:	0852      	lsrs	r2, r2, #1
 8006498:	3a01      	subs	r2, #1
 800649a:	0652      	lsls	r2, r2, #25
 800649c:	430a      	orrs	r2, r1
 800649e:	4916      	ldr	r1, [pc, #88]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064a0:	4313      	orrs	r3, r2
 80064a2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80064a4:	4b14      	ldr	r3, [pc, #80]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a13      	ldr	r2, [pc, #76]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80064ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064b0:	f7fd f804 	bl	80034bc <HAL_GetTick>
 80064b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80064b6:	e009      	b.n	80064cc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80064b8:	f7fd f800 	bl	80034bc <HAL_GetTick>
 80064bc:	4602      	mov	r2, r0
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	1ad3      	subs	r3, r2, r3
 80064c2:	2b02      	cmp	r3, #2
 80064c4:	d902      	bls.n	80064cc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80064c6:	2303      	movs	r3, #3
 80064c8:	73fb      	strb	r3, [r7, #15]
          break;
 80064ca:	e005      	b.n	80064d8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80064cc:	4b0a      	ldr	r3, [pc, #40]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d0ef      	beq.n	80064b8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80064d8:	7bfb      	ldrb	r3, [r7, #15]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d106      	bne.n	80064ec <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80064de:	4b06      	ldr	r3, [pc, #24]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064e0:	691a      	ldr	r2, [r3, #16]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	699b      	ldr	r3, [r3, #24]
 80064e6:	4904      	ldr	r1, [pc, #16]	@ (80064f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80064e8:	4313      	orrs	r3, r2
 80064ea:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80064ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3710      	adds	r7, #16
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	40021000 	.word	0x40021000

080064fc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b084      	sub	sp, #16
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006506:	2300      	movs	r3, #0
 8006508:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800650a:	4b6a      	ldr	r3, [pc, #424]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	f003 0303 	and.w	r3, r3, #3
 8006512:	2b00      	cmp	r3, #0
 8006514:	d018      	beq.n	8006548 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006516:	4b67      	ldr	r3, [pc, #412]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	f003 0203 	and.w	r2, r3, #3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	429a      	cmp	r2, r3
 8006524:	d10d      	bne.n	8006542 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
       ||
 800652a:	2b00      	cmp	r3, #0
 800652c:	d009      	beq.n	8006542 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800652e:	4b61      	ldr	r3, [pc, #388]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	091b      	lsrs	r3, r3, #4
 8006534:	f003 0307 	and.w	r3, r3, #7
 8006538:	1c5a      	adds	r2, r3, #1
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	685b      	ldr	r3, [r3, #4]
       ||
 800653e:	429a      	cmp	r2, r3
 8006540:	d047      	beq.n	80065d2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	73fb      	strb	r3, [r7, #15]
 8006546:	e044      	b.n	80065d2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2b03      	cmp	r3, #3
 800654e:	d018      	beq.n	8006582 <RCCEx_PLLSAI2_Config+0x86>
 8006550:	2b03      	cmp	r3, #3
 8006552:	d825      	bhi.n	80065a0 <RCCEx_PLLSAI2_Config+0xa4>
 8006554:	2b01      	cmp	r3, #1
 8006556:	d002      	beq.n	800655e <RCCEx_PLLSAI2_Config+0x62>
 8006558:	2b02      	cmp	r3, #2
 800655a:	d009      	beq.n	8006570 <RCCEx_PLLSAI2_Config+0x74>
 800655c:	e020      	b.n	80065a0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800655e:	4b55      	ldr	r3, [pc, #340]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f003 0302 	and.w	r3, r3, #2
 8006566:	2b00      	cmp	r3, #0
 8006568:	d11d      	bne.n	80065a6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800656e:	e01a      	b.n	80065a6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006570:	4b50      	ldr	r3, [pc, #320]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006578:	2b00      	cmp	r3, #0
 800657a:	d116      	bne.n	80065aa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800657c:	2301      	movs	r3, #1
 800657e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006580:	e013      	b.n	80065aa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006582:	4b4c      	ldr	r3, [pc, #304]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800658a:	2b00      	cmp	r3, #0
 800658c:	d10f      	bne.n	80065ae <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800658e:	4b49      	ldr	r3, [pc, #292]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006596:	2b00      	cmp	r3, #0
 8006598:	d109      	bne.n	80065ae <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800659e:	e006      	b.n	80065ae <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80065a0:	2301      	movs	r3, #1
 80065a2:	73fb      	strb	r3, [r7, #15]
      break;
 80065a4:	e004      	b.n	80065b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80065a6:	bf00      	nop
 80065a8:	e002      	b.n	80065b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80065aa:	bf00      	nop
 80065ac:	e000      	b.n	80065b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80065ae:	bf00      	nop
    }

    if(status == HAL_OK)
 80065b0:	7bfb      	ldrb	r3, [r7, #15]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d10d      	bne.n	80065d2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80065b6:	4b3f      	ldr	r3, [pc, #252]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6819      	ldr	r1, [r3, #0]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	3b01      	subs	r3, #1
 80065c8:	011b      	lsls	r3, r3, #4
 80065ca:	430b      	orrs	r3, r1
 80065cc:	4939      	ldr	r1, [pc, #228]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80065ce:	4313      	orrs	r3, r2
 80065d0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80065d2:	7bfb      	ldrb	r3, [r7, #15]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d167      	bne.n	80066a8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80065d8:	4b36      	ldr	r3, [pc, #216]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a35      	ldr	r2, [pc, #212]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80065de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80065e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065e4:	f7fc ff6a 	bl	80034bc <HAL_GetTick>
 80065e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80065ea:	e009      	b.n	8006600 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80065ec:	f7fc ff66 	bl	80034bc <HAL_GetTick>
 80065f0:	4602      	mov	r2, r0
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	1ad3      	subs	r3, r2, r3
 80065f6:	2b02      	cmp	r3, #2
 80065f8:	d902      	bls.n	8006600 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80065fa:	2303      	movs	r3, #3
 80065fc:	73fb      	strb	r3, [r7, #15]
        break;
 80065fe:	e005      	b.n	800660c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006600:	4b2c      	ldr	r3, [pc, #176]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006608:	2b00      	cmp	r3, #0
 800660a:	d1ef      	bne.n	80065ec <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800660c:	7bfb      	ldrb	r3, [r7, #15]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d14a      	bne.n	80066a8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d111      	bne.n	800663c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006618:	4b26      	ldr	r3, [pc, #152]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800661a:	695b      	ldr	r3, [r3, #20]
 800661c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8006620:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006624:	687a      	ldr	r2, [r7, #4]
 8006626:	6892      	ldr	r2, [r2, #8]
 8006628:	0211      	lsls	r1, r2, #8
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	68d2      	ldr	r2, [r2, #12]
 800662e:	0912      	lsrs	r2, r2, #4
 8006630:	0452      	lsls	r2, r2, #17
 8006632:	430a      	orrs	r2, r1
 8006634:	491f      	ldr	r1, [pc, #124]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006636:	4313      	orrs	r3, r2
 8006638:	614b      	str	r3, [r1, #20]
 800663a:	e011      	b.n	8006660 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800663c:	4b1d      	ldr	r3, [pc, #116]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800663e:	695b      	ldr	r3, [r3, #20]
 8006640:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006644:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006648:	687a      	ldr	r2, [r7, #4]
 800664a:	6892      	ldr	r2, [r2, #8]
 800664c:	0211      	lsls	r1, r2, #8
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	6912      	ldr	r2, [r2, #16]
 8006652:	0852      	lsrs	r2, r2, #1
 8006654:	3a01      	subs	r2, #1
 8006656:	0652      	lsls	r2, r2, #25
 8006658:	430a      	orrs	r2, r1
 800665a:	4916      	ldr	r1, [pc, #88]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800665c:	4313      	orrs	r3, r2
 800665e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006660:	4b14      	ldr	r3, [pc, #80]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a13      	ldr	r2, [pc, #76]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006666:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800666a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800666c:	f7fc ff26 	bl	80034bc <HAL_GetTick>
 8006670:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006672:	e009      	b.n	8006688 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006674:	f7fc ff22 	bl	80034bc <HAL_GetTick>
 8006678:	4602      	mov	r2, r0
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	2b02      	cmp	r3, #2
 8006680:	d902      	bls.n	8006688 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	73fb      	strb	r3, [r7, #15]
          break;
 8006686:	e005      	b.n	8006694 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006688:	4b0a      	ldr	r3, [pc, #40]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006690:	2b00      	cmp	r3, #0
 8006692:	d0ef      	beq.n	8006674 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006694:	7bfb      	ldrb	r3, [r7, #15]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d106      	bne.n	80066a8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800669a:	4b06      	ldr	r3, [pc, #24]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800669c:	695a      	ldr	r2, [r3, #20]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	695b      	ldr	r3, [r3, #20]
 80066a2:	4904      	ldr	r1, [pc, #16]	@ (80066b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80066a4:	4313      	orrs	r3, r2
 80066a6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80066a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3710      	adds	r7, #16
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	40021000 	.word	0x40021000

080066b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d101      	bne.n	80066ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	e095      	b.n	80067f6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d108      	bne.n	80066e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066da:	d009      	beq.n	80066f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	61da      	str	r2, [r3, #28]
 80066e2:	e005      	b.n	80066f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2200      	movs	r2, #0
 80066ee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2200      	movs	r2, #0
 80066f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d106      	bne.n	8006710 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 f877 	bl	80067fe <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2202      	movs	r2, #2
 8006714:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	681a      	ldr	r2, [r3, #0]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006726:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	68db      	ldr	r3, [r3, #12]
 800672c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006730:	d902      	bls.n	8006738 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006732:	2300      	movs	r3, #0
 8006734:	60fb      	str	r3, [r7, #12]
 8006736:	e002      	b.n	800673e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006738:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800673c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006746:	d007      	beq.n	8006758 <HAL_SPI_Init+0xa0>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006750:	d002      	beq.n	8006758 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2200      	movs	r2, #0
 8006756:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006768:	431a      	orrs	r2, r3
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	691b      	ldr	r3, [r3, #16]
 800676e:	f003 0302 	and.w	r3, r3, #2
 8006772:	431a      	orrs	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	695b      	ldr	r3, [r3, #20]
 8006778:	f003 0301 	and.w	r3, r3, #1
 800677c:	431a      	orrs	r2, r3
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	699b      	ldr	r3, [r3, #24]
 8006782:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006786:	431a      	orrs	r2, r3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	69db      	ldr	r3, [r3, #28]
 800678c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006790:	431a      	orrs	r2, r3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800679a:	ea42 0103 	orr.w	r1, r2, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	430a      	orrs	r2, r1
 80067ac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	699b      	ldr	r3, [r3, #24]
 80067b2:	0c1b      	lsrs	r3, r3, #16
 80067b4:	f003 0204 	and.w	r2, r3, #4
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067bc:	f003 0310 	and.w	r3, r3, #16
 80067c0:	431a      	orrs	r2, r3
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067c6:	f003 0308 	and.w	r3, r3, #8
 80067ca:	431a      	orrs	r2, r3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80067d4:	ea42 0103 	orr.w	r1, r2, r3
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	430a      	orrs	r2, r1
 80067e4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2200      	movs	r2, #0
 80067ea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80067f4:	2300      	movs	r3, #0
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}

080067fe <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80067fe:	b480      	push	{r7}
 8006800:	b083      	sub	sp, #12
 8006802:	af00      	add	r7, sp, #0
 8006804:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8006806:	bf00      	nop
 8006808:	370c      	adds	r7, #12
 800680a:	46bd      	mov	sp, r7
 800680c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006810:	4770      	bx	lr

08006812 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006812:	b580      	push	{r7, lr}
 8006814:	b08a      	sub	sp, #40	@ 0x28
 8006816:	af00      	add	r7, sp, #0
 8006818:	60f8      	str	r0, [r7, #12]
 800681a:	60b9      	str	r1, [r7, #8]
 800681c:	607a      	str	r2, [r7, #4]
 800681e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006820:	2301      	movs	r3, #1
 8006822:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006824:	f7fc fe4a 	bl	80034bc <HAL_GetTick>
 8006828:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006830:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006838:	887b      	ldrh	r3, [r7, #2]
 800683a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800683c:	887b      	ldrh	r3, [r7, #2]
 800683e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006840:	7ffb      	ldrb	r3, [r7, #31]
 8006842:	2b01      	cmp	r3, #1
 8006844:	d00c      	beq.n	8006860 <HAL_SPI_TransmitReceive+0x4e>
 8006846:	69bb      	ldr	r3, [r7, #24]
 8006848:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800684c:	d106      	bne.n	800685c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d102      	bne.n	800685c <HAL_SPI_TransmitReceive+0x4a>
 8006856:	7ffb      	ldrb	r3, [r7, #31]
 8006858:	2b04      	cmp	r3, #4
 800685a:	d001      	beq.n	8006860 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800685c:	2302      	movs	r3, #2
 800685e:	e1f3      	b.n	8006c48 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d005      	beq.n	8006872 <HAL_SPI_TransmitReceive+0x60>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d002      	beq.n	8006872 <HAL_SPI_TransmitReceive+0x60>
 800686c:	887b      	ldrh	r3, [r7, #2]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d101      	bne.n	8006876 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e1e8      	b.n	8006c48 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800687c:	2b01      	cmp	r3, #1
 800687e:	d101      	bne.n	8006884 <HAL_SPI_TransmitReceive+0x72>
 8006880:	2302      	movs	r3, #2
 8006882:	e1e1      	b.n	8006c48 <HAL_SPI_TransmitReceive+0x436>
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006892:	b2db      	uxtb	r3, r3
 8006894:	2b04      	cmp	r3, #4
 8006896:	d003      	beq.n	80068a0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2205      	movs	r2, #5
 800689c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2200      	movs	r2, #0
 80068a4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	687a      	ldr	r2, [r7, #4]
 80068aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	887a      	ldrh	r2, [r7, #2]
 80068b0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	887a      	ldrh	r2, [r7, #2]
 80068b8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	68ba      	ldr	r2, [r7, #8]
 80068c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	887a      	ldrh	r2, [r7, #2]
 80068c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	887a      	ldrh	r2, [r7, #2]
 80068cc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2200      	movs	r2, #0
 80068d2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2200      	movs	r2, #0
 80068d8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	68db      	ldr	r3, [r3, #12]
 80068de:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80068e2:	d802      	bhi.n	80068ea <HAL_SPI_TransmitReceive+0xd8>
 80068e4:	8abb      	ldrh	r3, [r7, #20]
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d908      	bls.n	80068fc <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	685a      	ldr	r2, [r3, #4]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80068f8:	605a      	str	r2, [r3, #4]
 80068fa:	e007      	b.n	800690c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	685a      	ldr	r2, [r3, #4]
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800690a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006916:	2b40      	cmp	r3, #64	@ 0x40
 8006918:	d007      	beq.n	800692a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006928:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	68db      	ldr	r3, [r3, #12]
 800692e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006932:	f240 8083 	bls.w	8006a3c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d002      	beq.n	8006944 <HAL_SPI_TransmitReceive+0x132>
 800693e:	8afb      	ldrh	r3, [r7, #22]
 8006940:	2b01      	cmp	r3, #1
 8006942:	d16f      	bne.n	8006a24 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006948:	881a      	ldrh	r2, [r3, #0]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006954:	1c9a      	adds	r2, r3, #2
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800695e:	b29b      	uxth	r3, r3
 8006960:	3b01      	subs	r3, #1
 8006962:	b29a      	uxth	r2, r3
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006968:	e05c      	b.n	8006a24 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	f003 0302 	and.w	r3, r3, #2
 8006974:	2b02      	cmp	r3, #2
 8006976:	d11b      	bne.n	80069b0 <HAL_SPI_TransmitReceive+0x19e>
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800697c:	b29b      	uxth	r3, r3
 800697e:	2b00      	cmp	r3, #0
 8006980:	d016      	beq.n	80069b0 <HAL_SPI_TransmitReceive+0x19e>
 8006982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006984:	2b01      	cmp	r3, #1
 8006986:	d113      	bne.n	80069b0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800698c:	881a      	ldrh	r2, [r3, #0]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006998:	1c9a      	adds	r2, r3, #2
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069a2:	b29b      	uxth	r3, r3
 80069a4:	3b01      	subs	r3, #1
 80069a6:	b29a      	uxth	r2, r3
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80069ac:	2300      	movs	r3, #0
 80069ae:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	f003 0301 	and.w	r3, r3, #1
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	d11c      	bne.n	80069f8 <HAL_SPI_TransmitReceive+0x1e6>
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d016      	beq.n	80069f8 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	68da      	ldr	r2, [r3, #12]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069d4:	b292      	uxth	r2, r2
 80069d6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069dc:	1c9a      	adds	r2, r3, #2
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	3b01      	subs	r3, #1
 80069ec:	b29a      	uxth	r2, r3
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80069f4:	2301      	movs	r3, #1
 80069f6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80069f8:	f7fc fd60 	bl	80034bc <HAL_GetTick>
 80069fc:	4602      	mov	r2, r0
 80069fe:	6a3b      	ldr	r3, [r7, #32]
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d80d      	bhi.n	8006a24 <HAL_SPI_TransmitReceive+0x212>
 8006a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a0e:	d009      	beq.n	8006a24 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006a20:	2303      	movs	r3, #3
 8006a22:	e111      	b.n	8006c48 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d19d      	bne.n	800696a <HAL_SPI_TransmitReceive+0x158>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a34:	b29b      	uxth	r3, r3
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d197      	bne.n	800696a <HAL_SPI_TransmitReceive+0x158>
 8006a3a:	e0e5      	b.n	8006c08 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d003      	beq.n	8006a4c <HAL_SPI_TransmitReceive+0x23a>
 8006a44:	8afb      	ldrh	r3, [r7, #22]
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	f040 80d1 	bne.w	8006bee <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d912      	bls.n	8006a7c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a5a:	881a      	ldrh	r2, [r3, #0]
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a66:	1c9a      	adds	r2, r3, #2
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	3b02      	subs	r3, #2
 8006a74:	b29a      	uxth	r2, r3
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006a7a:	e0b8      	b.n	8006bee <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	330c      	adds	r3, #12
 8006a86:	7812      	ldrb	r2, [r2, #0]
 8006a88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a8e:	1c5a      	adds	r2, r3, #1
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a98:	b29b      	uxth	r3, r3
 8006a9a:	3b01      	subs	r3, #1
 8006a9c:	b29a      	uxth	r2, r3
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006aa2:	e0a4      	b.n	8006bee <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	f003 0302 	and.w	r3, r3, #2
 8006aae:	2b02      	cmp	r3, #2
 8006ab0:	d134      	bne.n	8006b1c <HAL_SPI_TransmitReceive+0x30a>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d02f      	beq.n	8006b1c <HAL_SPI_TransmitReceive+0x30a>
 8006abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	d12c      	bne.n	8006b1c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ac6:	b29b      	uxth	r3, r3
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d912      	bls.n	8006af2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ad0:	881a      	ldrh	r2, [r3, #0]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006adc:	1c9a      	adds	r2, r3, #2
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	3b02      	subs	r3, #2
 8006aea:	b29a      	uxth	r2, r3
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006af0:	e012      	b.n	8006b18 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	330c      	adds	r3, #12
 8006afc:	7812      	ldrb	r2, [r2, #0]
 8006afe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b04:	1c5a      	adds	r2, r3, #1
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b0e:	b29b      	uxth	r3, r3
 8006b10:	3b01      	subs	r3, #1
 8006b12:	b29a      	uxth	r2, r3
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	689b      	ldr	r3, [r3, #8]
 8006b22:	f003 0301 	and.w	r3, r3, #1
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d148      	bne.n	8006bbc <HAL_SPI_TransmitReceive+0x3aa>
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d042      	beq.n	8006bbc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	d923      	bls.n	8006b8a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	68da      	ldr	r2, [r3, #12]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b4c:	b292      	uxth	r2, r2
 8006b4e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b54:	1c9a      	adds	r2, r3, #2
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	3b02      	subs	r3, #2
 8006b64:	b29a      	uxth	r2, r3
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d81f      	bhi.n	8006bb8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	685a      	ldr	r2, [r3, #4]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b86:	605a      	str	r2, [r3, #4]
 8006b88:	e016      	b.n	8006bb8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f103 020c 	add.w	r2, r3, #12
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b96:	7812      	ldrb	r2, [r2, #0]
 8006b98:	b2d2      	uxtb	r2, r2
 8006b9a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ba0:	1c5a      	adds	r2, r3, #1
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	3b01      	subs	r3, #1
 8006bb0:	b29a      	uxth	r2, r3
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006bbc:	f7fc fc7e 	bl	80034bc <HAL_GetTick>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	6a3b      	ldr	r3, [r7, #32]
 8006bc4:	1ad3      	subs	r3, r2, r3
 8006bc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bc8:	429a      	cmp	r2, r3
 8006bca:	d803      	bhi.n	8006bd4 <HAL_SPI_TransmitReceive+0x3c2>
 8006bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bd2:	d102      	bne.n	8006bda <HAL_SPI_TransmitReceive+0x3c8>
 8006bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d109      	bne.n	8006bee <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2201      	movs	r2, #1
 8006bde:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2200      	movs	r2, #0
 8006be6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006bea:	2303      	movs	r3, #3
 8006bec:	e02c      	b.n	8006c48 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	f47f af55 	bne.w	8006aa4 <HAL_SPI_TransmitReceive+0x292>
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	f47f af4e 	bne.w	8006aa4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c08:	6a3a      	ldr	r2, [r7, #32]
 8006c0a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006c0c:	68f8      	ldr	r0, [r7, #12]
 8006c0e:	f000 f94b 	bl	8006ea8 <SPI_EndRxTxTransaction>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d008      	beq.n	8006c2a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2220      	movs	r2, #32
 8006c1c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2200      	movs	r2, #0
 8006c22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	e00e      	b.n	8006c48 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2200      	movs	r2, #0
 8006c36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d001      	beq.n	8006c46 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e000      	b.n	8006c48 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006c46:	2300      	movs	r3, #0
  }
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3728      	adds	r7, #40	@ 0x28
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}

08006c50 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b083      	sub	sp, #12
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c5e:	b2db      	uxtb	r3, r3
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	370c      	adds	r7, #12
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr

08006c6c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b088      	sub	sp, #32
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	60f8      	str	r0, [r7, #12]
 8006c74:	60b9      	str	r1, [r7, #8]
 8006c76:	603b      	str	r3, [r7, #0]
 8006c78:	4613      	mov	r3, r2
 8006c7a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006c7c:	f7fc fc1e 	bl	80034bc <HAL_GetTick>
 8006c80:	4602      	mov	r2, r0
 8006c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c84:	1a9b      	subs	r3, r3, r2
 8006c86:	683a      	ldr	r2, [r7, #0]
 8006c88:	4413      	add	r3, r2
 8006c8a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006c8c:	f7fc fc16 	bl	80034bc <HAL_GetTick>
 8006c90:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006c92:	4b39      	ldr	r3, [pc, #228]	@ (8006d78 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	015b      	lsls	r3, r3, #5
 8006c98:	0d1b      	lsrs	r3, r3, #20
 8006c9a:	69fa      	ldr	r2, [r7, #28]
 8006c9c:	fb02 f303 	mul.w	r3, r2, r3
 8006ca0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ca2:	e054      	b.n	8006d4e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006caa:	d050      	beq.n	8006d4e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006cac:	f7fc fc06 	bl	80034bc <HAL_GetTick>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	69bb      	ldr	r3, [r7, #24]
 8006cb4:	1ad3      	subs	r3, r2, r3
 8006cb6:	69fa      	ldr	r2, [r7, #28]
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d902      	bls.n	8006cc2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006cbc:	69fb      	ldr	r3, [r7, #28]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d13d      	bne.n	8006d3e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	685a      	ldr	r2, [r3, #4]
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006cd0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cda:	d111      	bne.n	8006d00 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	689b      	ldr	r3, [r3, #8]
 8006ce0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ce4:	d004      	beq.n	8006cf0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cee:	d107      	bne.n	8006d00 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	681a      	ldr	r2, [r3, #0]
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cfe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d08:	d10f      	bne.n	8006d2a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d18:	601a      	str	r2, [r3, #0]
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d28:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e017      	b.n	8006d6e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d101      	bne.n	8006d48 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006d44:	2300      	movs	r3, #0
 8006d46:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	3b01      	subs	r3, #1
 8006d4c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	689a      	ldr	r2, [r3, #8]
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	4013      	ands	r3, r2
 8006d58:	68ba      	ldr	r2, [r7, #8]
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	bf0c      	ite	eq
 8006d5e:	2301      	moveq	r3, #1
 8006d60:	2300      	movne	r3, #0
 8006d62:	b2db      	uxtb	r3, r3
 8006d64:	461a      	mov	r2, r3
 8006d66:	79fb      	ldrb	r3, [r7, #7]
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d19b      	bne.n	8006ca4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006d6c:	2300      	movs	r3, #0
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3720      	adds	r7, #32
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	20000004 	.word	0x20000004

08006d7c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b08a      	sub	sp, #40	@ 0x28
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	60f8      	str	r0, [r7, #12]
 8006d84:	60b9      	str	r1, [r7, #8]
 8006d86:	607a      	str	r2, [r7, #4]
 8006d88:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006d8e:	f7fc fb95 	bl	80034bc <HAL_GetTick>
 8006d92:	4602      	mov	r2, r0
 8006d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d96:	1a9b      	subs	r3, r3, r2
 8006d98:	683a      	ldr	r2, [r7, #0]
 8006d9a:	4413      	add	r3, r2
 8006d9c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006d9e:	f7fc fb8d 	bl	80034bc <HAL_GetTick>
 8006da2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	330c      	adds	r3, #12
 8006daa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006dac:	4b3d      	ldr	r3, [pc, #244]	@ (8006ea4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006dae:	681a      	ldr	r2, [r3, #0]
 8006db0:	4613      	mov	r3, r2
 8006db2:	009b      	lsls	r3, r3, #2
 8006db4:	4413      	add	r3, r2
 8006db6:	00da      	lsls	r2, r3, #3
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	0d1b      	lsrs	r3, r3, #20
 8006dbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dbe:	fb02 f303 	mul.w	r3, r2, r3
 8006dc2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006dc4:	e060      	b.n	8006e88 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006dcc:	d107      	bne.n	8006dde <SPI_WaitFifoStateUntilTimeout+0x62>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d104      	bne.n	8006dde <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006dd4:	69fb      	ldr	r3, [r7, #28]
 8006dd6:	781b      	ldrb	r3, [r3, #0]
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006ddc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006de4:	d050      	beq.n	8006e88 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006de6:	f7fc fb69 	bl	80034bc <HAL_GetTick>
 8006dea:	4602      	mov	r2, r0
 8006dec:	6a3b      	ldr	r3, [r7, #32]
 8006dee:	1ad3      	subs	r3, r2, r3
 8006df0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d902      	bls.n	8006dfc <SPI_WaitFifoStateUntilTimeout+0x80>
 8006df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d13d      	bne.n	8006e78 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	685a      	ldr	r2, [r3, #4]
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006e0a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e14:	d111      	bne.n	8006e3a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	689b      	ldr	r3, [r3, #8]
 8006e1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e1e:	d004      	beq.n	8006e2a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e28:	d107      	bne.n	8006e3a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e38:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e42:	d10f      	bne.n	8006e64 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006e52:	601a      	str	r2, [r3, #0]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006e62:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2201      	movs	r2, #1
 8006e68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006e74:	2303      	movs	r3, #3
 8006e76:	e010      	b.n	8006e9a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006e78:	69bb      	ldr	r3, [r7, #24]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d101      	bne.n	8006e82 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006e82:	69bb      	ldr	r3, [r7, #24]
 8006e84:	3b01      	subs	r3, #1
 8006e86:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	689a      	ldr	r2, [r3, #8]
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	4013      	ands	r3, r2
 8006e92:	687a      	ldr	r2, [r7, #4]
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d196      	bne.n	8006dc6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006e98:	2300      	movs	r3, #0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3728      	adds	r7, #40	@ 0x28
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	20000004 	.word	0x20000004

08006ea8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b086      	sub	sp, #24
 8006eac:	af02      	add	r7, sp, #8
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	9300      	str	r3, [sp, #0]
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006ec0:	68f8      	ldr	r0, [r7, #12]
 8006ec2:	f7ff ff5b 	bl	8006d7c <SPI_WaitFifoStateUntilTimeout>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d007      	beq.n	8006edc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ed0:	f043 0220 	orr.w	r2, r3, #32
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006ed8:	2303      	movs	r3, #3
 8006eda:	e027      	b.n	8006f2c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	9300      	str	r3, [sp, #0]
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	2180      	movs	r1, #128	@ 0x80
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	f7ff fec0 	bl	8006c6c <SPI_WaitFlagStateUntilTimeout>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d007      	beq.n	8006f02 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ef6:	f043 0220 	orr.w	r2, r3, #32
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e014      	b.n	8006f2c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	9300      	str	r3, [sp, #0]
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006f0e:	68f8      	ldr	r0, [r7, #12]
 8006f10:	f7ff ff34 	bl	8006d7c <SPI_WaitFifoStateUntilTimeout>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d007      	beq.n	8006f2a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f1e:	f043 0220 	orr.w	r2, r3, #32
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006f26:	2303      	movs	r3, #3
 8006f28:	e000      	b.n	8006f2c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006f2a:	2300      	movs	r3, #0
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	3710      	adds	r7, #16
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}

08006f34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b082      	sub	sp, #8
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d101      	bne.n	8006f46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e049      	b.n	8006fda <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d106      	bne.n	8006f60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2200      	movs	r2, #0
 8006f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 f841 	bl	8006fe2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2202      	movs	r2, #2
 8006f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	3304      	adds	r3, #4
 8006f70:	4619      	mov	r1, r3
 8006f72:	4610      	mov	r0, r2
 8006f74:	f000 f9e0 	bl	8007338 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006fd8:	2300      	movs	r3, #0
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3708      	adds	r7, #8
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}

08006fe2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006fe2:	b480      	push	{r7}
 8006fe4:	b083      	sub	sp, #12
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006fea:	bf00      	nop
 8006fec:	370c      	adds	r7, #12
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr
	...

08006ff8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b085      	sub	sp, #20
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007006:	b2db      	uxtb	r3, r3
 8007008:	2b01      	cmp	r3, #1
 800700a:	d001      	beq.n	8007010 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800700c:	2301      	movs	r3, #1
 800700e:	e04f      	b.n	80070b0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2202      	movs	r2, #2
 8007014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	68da      	ldr	r2, [r3, #12]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f042 0201 	orr.w	r2, r2, #1
 8007026:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a23      	ldr	r2, [pc, #140]	@ (80070bc <HAL_TIM_Base_Start_IT+0xc4>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d01d      	beq.n	800706e <HAL_TIM_Base_Start_IT+0x76>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800703a:	d018      	beq.n	800706e <HAL_TIM_Base_Start_IT+0x76>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a1f      	ldr	r2, [pc, #124]	@ (80070c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d013      	beq.n	800706e <HAL_TIM_Base_Start_IT+0x76>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a1e      	ldr	r2, [pc, #120]	@ (80070c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d00e      	beq.n	800706e <HAL_TIM_Base_Start_IT+0x76>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a1c      	ldr	r2, [pc, #112]	@ (80070c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d009      	beq.n	800706e <HAL_TIM_Base_Start_IT+0x76>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a1b      	ldr	r2, [pc, #108]	@ (80070cc <HAL_TIM_Base_Start_IT+0xd4>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d004      	beq.n	800706e <HAL_TIM_Base_Start_IT+0x76>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a19      	ldr	r2, [pc, #100]	@ (80070d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d115      	bne.n	800709a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	689a      	ldr	r2, [r3, #8]
 8007074:	4b17      	ldr	r3, [pc, #92]	@ (80070d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007076:	4013      	ands	r3, r2
 8007078:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2b06      	cmp	r3, #6
 800707e:	d015      	beq.n	80070ac <HAL_TIM_Base_Start_IT+0xb4>
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007086:	d011      	beq.n	80070ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f042 0201 	orr.w	r2, r2, #1
 8007096:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007098:	e008      	b.n	80070ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	681a      	ldr	r2, [r3, #0]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f042 0201 	orr.w	r2, r2, #1
 80070a8:	601a      	str	r2, [r3, #0]
 80070aa:	e000      	b.n	80070ae <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80070ae:	2300      	movs	r3, #0
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3714      	adds	r7, #20
 80070b4:	46bd      	mov	sp, r7
 80070b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ba:	4770      	bx	lr
 80070bc:	40012c00 	.word	0x40012c00
 80070c0:	40000400 	.word	0x40000400
 80070c4:	40000800 	.word	0x40000800
 80070c8:	40000c00 	.word	0x40000c00
 80070cc:	40013400 	.word	0x40013400
 80070d0:	40014000 	.word	0x40014000
 80070d4:	00010007 	.word	0x00010007

080070d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	68db      	ldr	r3, [r3, #12]
 80070e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	691b      	ldr	r3, [r3, #16]
 80070ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	f003 0302 	and.w	r3, r3, #2
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d020      	beq.n	800713c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	f003 0302 	and.w	r3, r3, #2
 8007100:	2b00      	cmp	r3, #0
 8007102:	d01b      	beq.n	800713c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f06f 0202 	mvn.w	r2, #2
 800710c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2201      	movs	r2, #1
 8007112:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	699b      	ldr	r3, [r3, #24]
 800711a:	f003 0303 	and.w	r3, r3, #3
 800711e:	2b00      	cmp	r3, #0
 8007120:	d003      	beq.n	800712a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f000 f8e9 	bl	80072fa <HAL_TIM_IC_CaptureCallback>
 8007128:	e005      	b.n	8007136 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f000 f8db 	bl	80072e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f000 f8ec 	bl	800730e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	f003 0304 	and.w	r3, r3, #4
 8007142:	2b00      	cmp	r3, #0
 8007144:	d020      	beq.n	8007188 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f003 0304 	and.w	r3, r3, #4
 800714c:	2b00      	cmp	r3, #0
 800714e:	d01b      	beq.n	8007188 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f06f 0204 	mvn.w	r2, #4
 8007158:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2202      	movs	r2, #2
 800715e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	699b      	ldr	r3, [r3, #24]
 8007166:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800716a:	2b00      	cmp	r3, #0
 800716c:	d003      	beq.n	8007176 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f000 f8c3 	bl	80072fa <HAL_TIM_IC_CaptureCallback>
 8007174:	e005      	b.n	8007182 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 f8b5 	bl	80072e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 f8c6 	bl	800730e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	f003 0308 	and.w	r3, r3, #8
 800718e:	2b00      	cmp	r3, #0
 8007190:	d020      	beq.n	80071d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f003 0308 	and.w	r3, r3, #8
 8007198:	2b00      	cmp	r3, #0
 800719a:	d01b      	beq.n	80071d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f06f 0208 	mvn.w	r2, #8
 80071a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2204      	movs	r2, #4
 80071aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	69db      	ldr	r3, [r3, #28]
 80071b2:	f003 0303 	and.w	r3, r3, #3
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d003      	beq.n	80071c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071ba:	6878      	ldr	r0, [r7, #4]
 80071bc:	f000 f89d 	bl	80072fa <HAL_TIM_IC_CaptureCallback>
 80071c0:	e005      	b.n	80071ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 f88f 	bl	80072e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f000 f8a0 	bl	800730e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2200      	movs	r2, #0
 80071d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	f003 0310 	and.w	r3, r3, #16
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d020      	beq.n	8007220 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	f003 0310 	and.w	r3, r3, #16
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d01b      	beq.n	8007220 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f06f 0210 	mvn.w	r2, #16
 80071f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2208      	movs	r2, #8
 80071f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	69db      	ldr	r3, [r3, #28]
 80071fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007202:	2b00      	cmp	r3, #0
 8007204:	d003      	beq.n	800720e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f000 f877 	bl	80072fa <HAL_TIM_IC_CaptureCallback>
 800720c:	e005      	b.n	800721a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 f869 	bl	80072e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f000 f87a 	bl	800730e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	f003 0301 	and.w	r3, r3, #1
 8007226:	2b00      	cmp	r3, #0
 8007228:	d00c      	beq.n	8007244 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	f003 0301 	and.w	r3, r3, #1
 8007230:	2b00      	cmp	r3, #0
 8007232:	d007      	beq.n	8007244 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f06f 0201 	mvn.w	r2, #1
 800723c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f7fa ffcc 	bl	80021dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800724a:	2b00      	cmp	r3, #0
 800724c:	d104      	bne.n	8007258 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007254:	2b00      	cmp	r3, #0
 8007256:	d00c      	beq.n	8007272 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800725e:	2b00      	cmp	r3, #0
 8007260:	d007      	beq.n	8007272 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800726a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 f913 	bl	8007498 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007278:	2b00      	cmp	r3, #0
 800727a:	d00c      	beq.n	8007296 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007282:	2b00      	cmp	r3, #0
 8007284:	d007      	beq.n	8007296 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800728e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f000 f90b 	bl	80074ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800729c:	2b00      	cmp	r3, #0
 800729e:	d00c      	beq.n	80072ba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d007      	beq.n	80072ba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80072b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f000 f834 	bl	8007322 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	f003 0320 	and.w	r3, r3, #32
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d00c      	beq.n	80072de <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f003 0320 	and.w	r3, r3, #32
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d007      	beq.n	80072de <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f06f 0220 	mvn.w	r2, #32
 80072d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f000 f8d3 	bl	8007484 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80072de:	bf00      	nop
 80072e0:	3710      	adds	r7, #16
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}

080072e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80072e6:	b480      	push	{r7}
 80072e8:	b083      	sub	sp, #12
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80072ee:	bf00      	nop
 80072f0:	370c      	adds	r7, #12
 80072f2:	46bd      	mov	sp, r7
 80072f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f8:	4770      	bx	lr

080072fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80072fa:	b480      	push	{r7}
 80072fc:	b083      	sub	sp, #12
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007302:	bf00      	nop
 8007304:	370c      	adds	r7, #12
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr

0800730e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800730e:	b480      	push	{r7}
 8007310:	b083      	sub	sp, #12
 8007312:	af00      	add	r7, sp, #0
 8007314:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007316:	bf00      	nop
 8007318:	370c      	adds	r7, #12
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr

08007322 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007322:	b480      	push	{r7}
 8007324:	b083      	sub	sp, #12
 8007326:	af00      	add	r7, sp, #0
 8007328:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800732a:	bf00      	nop
 800732c:	370c      	adds	r7, #12
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr
	...

08007338 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007338:	b480      	push	{r7}
 800733a:	b085      	sub	sp, #20
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	4a46      	ldr	r2, [pc, #280]	@ (8007464 <TIM_Base_SetConfig+0x12c>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d013      	beq.n	8007378 <TIM_Base_SetConfig+0x40>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007356:	d00f      	beq.n	8007378 <TIM_Base_SetConfig+0x40>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	4a43      	ldr	r2, [pc, #268]	@ (8007468 <TIM_Base_SetConfig+0x130>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d00b      	beq.n	8007378 <TIM_Base_SetConfig+0x40>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	4a42      	ldr	r2, [pc, #264]	@ (800746c <TIM_Base_SetConfig+0x134>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d007      	beq.n	8007378 <TIM_Base_SetConfig+0x40>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	4a41      	ldr	r2, [pc, #260]	@ (8007470 <TIM_Base_SetConfig+0x138>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d003      	beq.n	8007378 <TIM_Base_SetConfig+0x40>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	4a40      	ldr	r2, [pc, #256]	@ (8007474 <TIM_Base_SetConfig+0x13c>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d108      	bne.n	800738a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800737e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	68fa      	ldr	r2, [r7, #12]
 8007386:	4313      	orrs	r3, r2
 8007388:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	4a35      	ldr	r2, [pc, #212]	@ (8007464 <TIM_Base_SetConfig+0x12c>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d01f      	beq.n	80073d2 <TIM_Base_SetConfig+0x9a>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007398:	d01b      	beq.n	80073d2 <TIM_Base_SetConfig+0x9a>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	4a32      	ldr	r2, [pc, #200]	@ (8007468 <TIM_Base_SetConfig+0x130>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d017      	beq.n	80073d2 <TIM_Base_SetConfig+0x9a>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	4a31      	ldr	r2, [pc, #196]	@ (800746c <TIM_Base_SetConfig+0x134>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d013      	beq.n	80073d2 <TIM_Base_SetConfig+0x9a>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	4a30      	ldr	r2, [pc, #192]	@ (8007470 <TIM_Base_SetConfig+0x138>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d00f      	beq.n	80073d2 <TIM_Base_SetConfig+0x9a>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	4a2f      	ldr	r2, [pc, #188]	@ (8007474 <TIM_Base_SetConfig+0x13c>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d00b      	beq.n	80073d2 <TIM_Base_SetConfig+0x9a>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	4a2e      	ldr	r2, [pc, #184]	@ (8007478 <TIM_Base_SetConfig+0x140>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d007      	beq.n	80073d2 <TIM_Base_SetConfig+0x9a>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4a2d      	ldr	r2, [pc, #180]	@ (800747c <TIM_Base_SetConfig+0x144>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d003      	beq.n	80073d2 <TIM_Base_SetConfig+0x9a>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	4a2c      	ldr	r2, [pc, #176]	@ (8007480 <TIM_Base_SetConfig+0x148>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d108      	bne.n	80073e4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80073d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	68db      	ldr	r3, [r3, #12]
 80073de:	68fa      	ldr	r2, [r7, #12]
 80073e0:	4313      	orrs	r3, r2
 80073e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	4313      	orrs	r3, r2
 80073f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	68fa      	ldr	r2, [r7, #12]
 80073f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	689a      	ldr	r2, [r3, #8]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	681a      	ldr	r2, [r3, #0]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	4a16      	ldr	r2, [pc, #88]	@ (8007464 <TIM_Base_SetConfig+0x12c>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d00f      	beq.n	8007430 <TIM_Base_SetConfig+0xf8>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	4a18      	ldr	r2, [pc, #96]	@ (8007474 <TIM_Base_SetConfig+0x13c>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d00b      	beq.n	8007430 <TIM_Base_SetConfig+0xf8>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	4a17      	ldr	r2, [pc, #92]	@ (8007478 <TIM_Base_SetConfig+0x140>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d007      	beq.n	8007430 <TIM_Base_SetConfig+0xf8>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	4a16      	ldr	r2, [pc, #88]	@ (800747c <TIM_Base_SetConfig+0x144>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d003      	beq.n	8007430 <TIM_Base_SetConfig+0xf8>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	4a15      	ldr	r2, [pc, #84]	@ (8007480 <TIM_Base_SetConfig+0x148>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d103      	bne.n	8007438 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	691a      	ldr	r2, [r3, #16]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2201      	movs	r2, #1
 800743c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	691b      	ldr	r3, [r3, #16]
 8007442:	f003 0301 	and.w	r3, r3, #1
 8007446:	2b01      	cmp	r3, #1
 8007448:	d105      	bne.n	8007456 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	691b      	ldr	r3, [r3, #16]
 800744e:	f023 0201 	bic.w	r2, r3, #1
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	611a      	str	r2, [r3, #16]
  }
}
 8007456:	bf00      	nop
 8007458:	3714      	adds	r7, #20
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr
 8007462:	bf00      	nop
 8007464:	40012c00 	.word	0x40012c00
 8007468:	40000400 	.word	0x40000400
 800746c:	40000800 	.word	0x40000800
 8007470:	40000c00 	.word	0x40000c00
 8007474:	40013400 	.word	0x40013400
 8007478:	40014000 	.word	0x40014000
 800747c:	40014400 	.word	0x40014400
 8007480:	40014800 	.word	0x40014800

08007484 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007484:	b480      	push	{r7}
 8007486:	b083      	sub	sp, #12
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800748c:	bf00      	nop
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007498:	b480      	push	{r7}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074a0:	bf00      	nop
 80074a2:	370c      	adds	r7, #12
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b083      	sub	sp, #12
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80074b4:	bf00      	nop
 80074b6:	370c      	adds	r7, #12
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr

080074c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b082      	sub	sp, #8
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d101      	bne.n	80074d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e040      	b.n	8007554 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d106      	bne.n	80074e8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f7fa ffe4 	bl	80024b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2224      	movs	r2, #36	@ 0x24
 80074ec:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	681a      	ldr	r2, [r3, #0]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f022 0201 	bic.w	r2, r2, #1
 80074fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007502:	2b00      	cmp	r3, #0
 8007504:	d002      	beq.n	800750c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f000 fb6a 	bl	8007be0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 f8af 	bl	8007670 <UART_SetConfig>
 8007512:	4603      	mov	r3, r0
 8007514:	2b01      	cmp	r3, #1
 8007516:	d101      	bne.n	800751c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007518:	2301      	movs	r3, #1
 800751a:	e01b      	b.n	8007554 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	685a      	ldr	r2, [r3, #4]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800752a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	689a      	ldr	r2, [r3, #8]
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800753a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	681a      	ldr	r2, [r3, #0]
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f042 0201 	orr.w	r2, r2, #1
 800754a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 fbe9 	bl	8007d24 <UART_CheckIdleState>
 8007552:	4603      	mov	r3, r0
}
 8007554:	4618      	mov	r0, r3
 8007556:	3708      	adds	r7, #8
 8007558:	46bd      	mov	sp, r7
 800755a:	bd80      	pop	{r7, pc}

0800755c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b08a      	sub	sp, #40	@ 0x28
 8007560:	af02      	add	r7, sp, #8
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	60b9      	str	r1, [r7, #8]
 8007566:	603b      	str	r3, [r7, #0]
 8007568:	4613      	mov	r3, r2
 800756a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007570:	2b20      	cmp	r3, #32
 8007572:	d177      	bne.n	8007664 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d002      	beq.n	8007580 <HAL_UART_Transmit+0x24>
 800757a:	88fb      	ldrh	r3, [r7, #6]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d101      	bne.n	8007584 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	e070      	b.n	8007666 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2200      	movs	r2, #0
 8007588:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2221      	movs	r2, #33	@ 0x21
 8007590:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007592:	f7fb ff93 	bl	80034bc <HAL_GetTick>
 8007596:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	88fa      	ldrh	r2, [r7, #6]
 800759c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	88fa      	ldrh	r2, [r7, #6]
 80075a4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075b0:	d108      	bne.n	80075c4 <HAL_UART_Transmit+0x68>
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	691b      	ldr	r3, [r3, #16]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d104      	bne.n	80075c4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80075ba:	2300      	movs	r3, #0
 80075bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	61bb      	str	r3, [r7, #24]
 80075c2:	e003      	b.n	80075cc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80075c8:	2300      	movs	r3, #0
 80075ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80075cc:	e02f      	b.n	800762e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	9300      	str	r3, [sp, #0]
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	2200      	movs	r2, #0
 80075d6:	2180      	movs	r1, #128	@ 0x80
 80075d8:	68f8      	ldr	r0, [r7, #12]
 80075da:	f000 fc4b 	bl	8007e74 <UART_WaitOnFlagUntilTimeout>
 80075de:	4603      	mov	r3, r0
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d004      	beq.n	80075ee <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2220      	movs	r2, #32
 80075e8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80075ea:	2303      	movs	r3, #3
 80075ec:	e03b      	b.n	8007666 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80075ee:	69fb      	ldr	r3, [r7, #28]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d10b      	bne.n	800760c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80075f4:	69bb      	ldr	r3, [r7, #24]
 80075f6:	881a      	ldrh	r2, [r3, #0]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007600:	b292      	uxth	r2, r2
 8007602:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007604:	69bb      	ldr	r3, [r7, #24]
 8007606:	3302      	adds	r3, #2
 8007608:	61bb      	str	r3, [r7, #24]
 800760a:	e007      	b.n	800761c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800760c:	69fb      	ldr	r3, [r7, #28]
 800760e:	781a      	ldrb	r2, [r3, #0]
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007616:	69fb      	ldr	r3, [r7, #28]
 8007618:	3301      	adds	r3, #1
 800761a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007622:	b29b      	uxth	r3, r3
 8007624:	3b01      	subs	r3, #1
 8007626:	b29a      	uxth	r2, r3
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007634:	b29b      	uxth	r3, r3
 8007636:	2b00      	cmp	r3, #0
 8007638:	d1c9      	bne.n	80075ce <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	9300      	str	r3, [sp, #0]
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	2200      	movs	r2, #0
 8007642:	2140      	movs	r1, #64	@ 0x40
 8007644:	68f8      	ldr	r0, [r7, #12]
 8007646:	f000 fc15 	bl	8007e74 <UART_WaitOnFlagUntilTimeout>
 800764a:	4603      	mov	r3, r0
 800764c:	2b00      	cmp	r3, #0
 800764e:	d004      	beq.n	800765a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2220      	movs	r2, #32
 8007654:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007656:	2303      	movs	r3, #3
 8007658:	e005      	b.n	8007666 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2220      	movs	r2, #32
 800765e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007660:	2300      	movs	r3, #0
 8007662:	e000      	b.n	8007666 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007664:	2302      	movs	r3, #2
  }
}
 8007666:	4618      	mov	r0, r3
 8007668:	3720      	adds	r7, #32
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
	...

08007670 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007670:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007674:	b08a      	sub	sp, #40	@ 0x28
 8007676:	af00      	add	r7, sp, #0
 8007678:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800767a:	2300      	movs	r3, #0
 800767c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	689a      	ldr	r2, [r3, #8]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	691b      	ldr	r3, [r3, #16]
 8007688:	431a      	orrs	r2, r3
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	695b      	ldr	r3, [r3, #20]
 800768e:	431a      	orrs	r2, r3
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	69db      	ldr	r3, [r3, #28]
 8007694:	4313      	orrs	r3, r2
 8007696:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	4ba4      	ldr	r3, [pc, #656]	@ (8007930 <UART_SetConfig+0x2c0>)
 80076a0:	4013      	ands	r3, r2
 80076a2:	68fa      	ldr	r2, [r7, #12]
 80076a4:	6812      	ldr	r2, [r2, #0]
 80076a6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80076a8:	430b      	orrs	r3, r1
 80076aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	685b      	ldr	r3, [r3, #4]
 80076b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	68da      	ldr	r2, [r3, #12]
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	430a      	orrs	r2, r1
 80076c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	699b      	ldr	r3, [r3, #24]
 80076c6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a99      	ldr	r2, [pc, #612]	@ (8007934 <UART_SetConfig+0x2c4>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d004      	beq.n	80076dc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	6a1b      	ldr	r3, [r3, #32]
 80076d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076d8:	4313      	orrs	r3, r2
 80076da:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076ec:	430a      	orrs	r2, r1
 80076ee:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a90      	ldr	r2, [pc, #576]	@ (8007938 <UART_SetConfig+0x2c8>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d126      	bne.n	8007748 <UART_SetConfig+0xd8>
 80076fa:	4b90      	ldr	r3, [pc, #576]	@ (800793c <UART_SetConfig+0x2cc>)
 80076fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007700:	f003 0303 	and.w	r3, r3, #3
 8007704:	2b03      	cmp	r3, #3
 8007706:	d81b      	bhi.n	8007740 <UART_SetConfig+0xd0>
 8007708:	a201      	add	r2, pc, #4	@ (adr r2, 8007710 <UART_SetConfig+0xa0>)
 800770a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800770e:	bf00      	nop
 8007710:	08007721 	.word	0x08007721
 8007714:	08007731 	.word	0x08007731
 8007718:	08007729 	.word	0x08007729
 800771c:	08007739 	.word	0x08007739
 8007720:	2301      	movs	r3, #1
 8007722:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007726:	e116      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007728:	2302      	movs	r3, #2
 800772a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800772e:	e112      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007730:	2304      	movs	r3, #4
 8007732:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007736:	e10e      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007738:	2308      	movs	r3, #8
 800773a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800773e:	e10a      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007740:	2310      	movs	r3, #16
 8007742:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007746:	e106      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a7c      	ldr	r2, [pc, #496]	@ (8007940 <UART_SetConfig+0x2d0>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d138      	bne.n	80077c4 <UART_SetConfig+0x154>
 8007752:	4b7a      	ldr	r3, [pc, #488]	@ (800793c <UART_SetConfig+0x2cc>)
 8007754:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007758:	f003 030c 	and.w	r3, r3, #12
 800775c:	2b0c      	cmp	r3, #12
 800775e:	d82d      	bhi.n	80077bc <UART_SetConfig+0x14c>
 8007760:	a201      	add	r2, pc, #4	@ (adr r2, 8007768 <UART_SetConfig+0xf8>)
 8007762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007766:	bf00      	nop
 8007768:	0800779d 	.word	0x0800779d
 800776c:	080077bd 	.word	0x080077bd
 8007770:	080077bd 	.word	0x080077bd
 8007774:	080077bd 	.word	0x080077bd
 8007778:	080077ad 	.word	0x080077ad
 800777c:	080077bd 	.word	0x080077bd
 8007780:	080077bd 	.word	0x080077bd
 8007784:	080077bd 	.word	0x080077bd
 8007788:	080077a5 	.word	0x080077a5
 800778c:	080077bd 	.word	0x080077bd
 8007790:	080077bd 	.word	0x080077bd
 8007794:	080077bd 	.word	0x080077bd
 8007798:	080077b5 	.word	0x080077b5
 800779c:	2300      	movs	r3, #0
 800779e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077a2:	e0d8      	b.n	8007956 <UART_SetConfig+0x2e6>
 80077a4:	2302      	movs	r3, #2
 80077a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077aa:	e0d4      	b.n	8007956 <UART_SetConfig+0x2e6>
 80077ac:	2304      	movs	r3, #4
 80077ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077b2:	e0d0      	b.n	8007956 <UART_SetConfig+0x2e6>
 80077b4:	2308      	movs	r3, #8
 80077b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077ba:	e0cc      	b.n	8007956 <UART_SetConfig+0x2e6>
 80077bc:	2310      	movs	r3, #16
 80077be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077c2:	e0c8      	b.n	8007956 <UART_SetConfig+0x2e6>
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a5e      	ldr	r2, [pc, #376]	@ (8007944 <UART_SetConfig+0x2d4>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d125      	bne.n	800781a <UART_SetConfig+0x1aa>
 80077ce:	4b5b      	ldr	r3, [pc, #364]	@ (800793c <UART_SetConfig+0x2cc>)
 80077d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077d4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80077d8:	2b30      	cmp	r3, #48	@ 0x30
 80077da:	d016      	beq.n	800780a <UART_SetConfig+0x19a>
 80077dc:	2b30      	cmp	r3, #48	@ 0x30
 80077de:	d818      	bhi.n	8007812 <UART_SetConfig+0x1a2>
 80077e0:	2b20      	cmp	r3, #32
 80077e2:	d00a      	beq.n	80077fa <UART_SetConfig+0x18a>
 80077e4:	2b20      	cmp	r3, #32
 80077e6:	d814      	bhi.n	8007812 <UART_SetConfig+0x1a2>
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d002      	beq.n	80077f2 <UART_SetConfig+0x182>
 80077ec:	2b10      	cmp	r3, #16
 80077ee:	d008      	beq.n	8007802 <UART_SetConfig+0x192>
 80077f0:	e00f      	b.n	8007812 <UART_SetConfig+0x1a2>
 80077f2:	2300      	movs	r3, #0
 80077f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80077f8:	e0ad      	b.n	8007956 <UART_SetConfig+0x2e6>
 80077fa:	2302      	movs	r3, #2
 80077fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007800:	e0a9      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007802:	2304      	movs	r3, #4
 8007804:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007808:	e0a5      	b.n	8007956 <UART_SetConfig+0x2e6>
 800780a:	2308      	movs	r3, #8
 800780c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007810:	e0a1      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007812:	2310      	movs	r3, #16
 8007814:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007818:	e09d      	b.n	8007956 <UART_SetConfig+0x2e6>
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a4a      	ldr	r2, [pc, #296]	@ (8007948 <UART_SetConfig+0x2d8>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d125      	bne.n	8007870 <UART_SetConfig+0x200>
 8007824:	4b45      	ldr	r3, [pc, #276]	@ (800793c <UART_SetConfig+0x2cc>)
 8007826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800782a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800782e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007830:	d016      	beq.n	8007860 <UART_SetConfig+0x1f0>
 8007832:	2bc0      	cmp	r3, #192	@ 0xc0
 8007834:	d818      	bhi.n	8007868 <UART_SetConfig+0x1f8>
 8007836:	2b80      	cmp	r3, #128	@ 0x80
 8007838:	d00a      	beq.n	8007850 <UART_SetConfig+0x1e0>
 800783a:	2b80      	cmp	r3, #128	@ 0x80
 800783c:	d814      	bhi.n	8007868 <UART_SetConfig+0x1f8>
 800783e:	2b00      	cmp	r3, #0
 8007840:	d002      	beq.n	8007848 <UART_SetConfig+0x1d8>
 8007842:	2b40      	cmp	r3, #64	@ 0x40
 8007844:	d008      	beq.n	8007858 <UART_SetConfig+0x1e8>
 8007846:	e00f      	b.n	8007868 <UART_SetConfig+0x1f8>
 8007848:	2300      	movs	r3, #0
 800784a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800784e:	e082      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007850:	2302      	movs	r3, #2
 8007852:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007856:	e07e      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007858:	2304      	movs	r3, #4
 800785a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800785e:	e07a      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007860:	2308      	movs	r3, #8
 8007862:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007866:	e076      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007868:	2310      	movs	r3, #16
 800786a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800786e:	e072      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a35      	ldr	r2, [pc, #212]	@ (800794c <UART_SetConfig+0x2dc>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d12a      	bne.n	80078d0 <UART_SetConfig+0x260>
 800787a:	4b30      	ldr	r3, [pc, #192]	@ (800793c <UART_SetConfig+0x2cc>)
 800787c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007880:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007884:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007888:	d01a      	beq.n	80078c0 <UART_SetConfig+0x250>
 800788a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800788e:	d81b      	bhi.n	80078c8 <UART_SetConfig+0x258>
 8007890:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007894:	d00c      	beq.n	80078b0 <UART_SetConfig+0x240>
 8007896:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800789a:	d815      	bhi.n	80078c8 <UART_SetConfig+0x258>
 800789c:	2b00      	cmp	r3, #0
 800789e:	d003      	beq.n	80078a8 <UART_SetConfig+0x238>
 80078a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078a4:	d008      	beq.n	80078b8 <UART_SetConfig+0x248>
 80078a6:	e00f      	b.n	80078c8 <UART_SetConfig+0x258>
 80078a8:	2300      	movs	r3, #0
 80078aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078ae:	e052      	b.n	8007956 <UART_SetConfig+0x2e6>
 80078b0:	2302      	movs	r3, #2
 80078b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078b6:	e04e      	b.n	8007956 <UART_SetConfig+0x2e6>
 80078b8:	2304      	movs	r3, #4
 80078ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078be:	e04a      	b.n	8007956 <UART_SetConfig+0x2e6>
 80078c0:	2308      	movs	r3, #8
 80078c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078c6:	e046      	b.n	8007956 <UART_SetConfig+0x2e6>
 80078c8:	2310      	movs	r3, #16
 80078ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078ce:	e042      	b.n	8007956 <UART_SetConfig+0x2e6>
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a17      	ldr	r2, [pc, #92]	@ (8007934 <UART_SetConfig+0x2c4>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d13a      	bne.n	8007950 <UART_SetConfig+0x2e0>
 80078da:	4b18      	ldr	r3, [pc, #96]	@ (800793c <UART_SetConfig+0x2cc>)
 80078dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80078e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078e8:	d01a      	beq.n	8007920 <UART_SetConfig+0x2b0>
 80078ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80078ee:	d81b      	bhi.n	8007928 <UART_SetConfig+0x2b8>
 80078f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078f4:	d00c      	beq.n	8007910 <UART_SetConfig+0x2a0>
 80078f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078fa:	d815      	bhi.n	8007928 <UART_SetConfig+0x2b8>
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d003      	beq.n	8007908 <UART_SetConfig+0x298>
 8007900:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007904:	d008      	beq.n	8007918 <UART_SetConfig+0x2a8>
 8007906:	e00f      	b.n	8007928 <UART_SetConfig+0x2b8>
 8007908:	2300      	movs	r3, #0
 800790a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800790e:	e022      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007910:	2302      	movs	r3, #2
 8007912:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007916:	e01e      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007918:	2304      	movs	r3, #4
 800791a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800791e:	e01a      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007920:	2308      	movs	r3, #8
 8007922:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007926:	e016      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007928:	2310      	movs	r3, #16
 800792a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800792e:	e012      	b.n	8007956 <UART_SetConfig+0x2e6>
 8007930:	efff69f3 	.word	0xefff69f3
 8007934:	40008000 	.word	0x40008000
 8007938:	40013800 	.word	0x40013800
 800793c:	40021000 	.word	0x40021000
 8007940:	40004400 	.word	0x40004400
 8007944:	40004800 	.word	0x40004800
 8007948:	40004c00 	.word	0x40004c00
 800794c:	40005000 	.word	0x40005000
 8007950:	2310      	movs	r3, #16
 8007952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a9f      	ldr	r2, [pc, #636]	@ (8007bd8 <UART_SetConfig+0x568>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d17a      	bne.n	8007a56 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007960:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007964:	2b08      	cmp	r3, #8
 8007966:	d824      	bhi.n	80079b2 <UART_SetConfig+0x342>
 8007968:	a201      	add	r2, pc, #4	@ (adr r2, 8007970 <UART_SetConfig+0x300>)
 800796a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800796e:	bf00      	nop
 8007970:	08007995 	.word	0x08007995
 8007974:	080079b3 	.word	0x080079b3
 8007978:	0800799d 	.word	0x0800799d
 800797c:	080079b3 	.word	0x080079b3
 8007980:	080079a3 	.word	0x080079a3
 8007984:	080079b3 	.word	0x080079b3
 8007988:	080079b3 	.word	0x080079b3
 800798c:	080079b3 	.word	0x080079b3
 8007990:	080079ab 	.word	0x080079ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007994:	f7fe f906 	bl	8005ba4 <HAL_RCC_GetPCLK1Freq>
 8007998:	61f8      	str	r0, [r7, #28]
        break;
 800799a:	e010      	b.n	80079be <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800799c:	4b8f      	ldr	r3, [pc, #572]	@ (8007bdc <UART_SetConfig+0x56c>)
 800799e:	61fb      	str	r3, [r7, #28]
        break;
 80079a0:	e00d      	b.n	80079be <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079a2:	f7fe f867 	bl	8005a74 <HAL_RCC_GetSysClockFreq>
 80079a6:	61f8      	str	r0, [r7, #28]
        break;
 80079a8:	e009      	b.n	80079be <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079ae:	61fb      	str	r3, [r7, #28]
        break;
 80079b0:	e005      	b.n	80079be <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80079b2:	2300      	movs	r3, #0
 80079b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80079bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	f000 80fb 	beq.w	8007bbc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	685a      	ldr	r2, [r3, #4]
 80079ca:	4613      	mov	r3, r2
 80079cc:	005b      	lsls	r3, r3, #1
 80079ce:	4413      	add	r3, r2
 80079d0:	69fa      	ldr	r2, [r7, #28]
 80079d2:	429a      	cmp	r2, r3
 80079d4:	d305      	bcc.n	80079e2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80079dc:	69fa      	ldr	r2, [r7, #28]
 80079de:	429a      	cmp	r2, r3
 80079e0:	d903      	bls.n	80079ea <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80079e2:	2301      	movs	r3, #1
 80079e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80079e8:	e0e8      	b.n	8007bbc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	2200      	movs	r2, #0
 80079ee:	461c      	mov	r4, r3
 80079f0:	4615      	mov	r5, r2
 80079f2:	f04f 0200 	mov.w	r2, #0
 80079f6:	f04f 0300 	mov.w	r3, #0
 80079fa:	022b      	lsls	r3, r5, #8
 80079fc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007a00:	0222      	lsls	r2, r4, #8
 8007a02:	68f9      	ldr	r1, [r7, #12]
 8007a04:	6849      	ldr	r1, [r1, #4]
 8007a06:	0849      	lsrs	r1, r1, #1
 8007a08:	2000      	movs	r0, #0
 8007a0a:	4688      	mov	r8, r1
 8007a0c:	4681      	mov	r9, r0
 8007a0e:	eb12 0a08 	adds.w	sl, r2, r8
 8007a12:	eb43 0b09 	adc.w	fp, r3, r9
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	685b      	ldr	r3, [r3, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	603b      	str	r3, [r7, #0]
 8007a1e:	607a      	str	r2, [r7, #4]
 8007a20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a24:	4650      	mov	r0, sl
 8007a26:	4659      	mov	r1, fp
 8007a28:	f7f8 fe36 	bl	8000698 <__aeabi_uldivmod>
 8007a2c:	4602      	mov	r2, r0
 8007a2e:	460b      	mov	r3, r1
 8007a30:	4613      	mov	r3, r2
 8007a32:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a34:	69bb      	ldr	r3, [r7, #24]
 8007a36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a3a:	d308      	bcc.n	8007a4e <UART_SetConfig+0x3de>
 8007a3c:	69bb      	ldr	r3, [r7, #24]
 8007a3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a42:	d204      	bcs.n	8007a4e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	69ba      	ldr	r2, [r7, #24]
 8007a4a:	60da      	str	r2, [r3, #12]
 8007a4c:	e0b6      	b.n	8007bbc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007a54:	e0b2      	b.n	8007bbc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	69db      	ldr	r3, [r3, #28]
 8007a5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a5e:	d15e      	bne.n	8007b1e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007a60:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007a64:	2b08      	cmp	r3, #8
 8007a66:	d828      	bhi.n	8007aba <UART_SetConfig+0x44a>
 8007a68:	a201      	add	r2, pc, #4	@ (adr r2, 8007a70 <UART_SetConfig+0x400>)
 8007a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a6e:	bf00      	nop
 8007a70:	08007a95 	.word	0x08007a95
 8007a74:	08007a9d 	.word	0x08007a9d
 8007a78:	08007aa5 	.word	0x08007aa5
 8007a7c:	08007abb 	.word	0x08007abb
 8007a80:	08007aab 	.word	0x08007aab
 8007a84:	08007abb 	.word	0x08007abb
 8007a88:	08007abb 	.word	0x08007abb
 8007a8c:	08007abb 	.word	0x08007abb
 8007a90:	08007ab3 	.word	0x08007ab3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a94:	f7fe f886 	bl	8005ba4 <HAL_RCC_GetPCLK1Freq>
 8007a98:	61f8      	str	r0, [r7, #28]
        break;
 8007a9a:	e014      	b.n	8007ac6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a9c:	f7fe f898 	bl	8005bd0 <HAL_RCC_GetPCLK2Freq>
 8007aa0:	61f8      	str	r0, [r7, #28]
        break;
 8007aa2:	e010      	b.n	8007ac6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007aa4:	4b4d      	ldr	r3, [pc, #308]	@ (8007bdc <UART_SetConfig+0x56c>)
 8007aa6:	61fb      	str	r3, [r7, #28]
        break;
 8007aa8:	e00d      	b.n	8007ac6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007aaa:	f7fd ffe3 	bl	8005a74 <HAL_RCC_GetSysClockFreq>
 8007aae:	61f8      	str	r0, [r7, #28]
        break;
 8007ab0:	e009      	b.n	8007ac6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ab2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ab6:	61fb      	str	r3, [r7, #28]
        break;
 8007ab8:	e005      	b.n	8007ac6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007aba:	2300      	movs	r3, #0
 8007abc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007ac4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ac6:	69fb      	ldr	r3, [r7, #28]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d077      	beq.n	8007bbc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007acc:	69fb      	ldr	r3, [r7, #28]
 8007ace:	005a      	lsls	r2, r3, #1
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	085b      	lsrs	r3, r3, #1
 8007ad6:	441a      	add	r2, r3
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ae0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ae2:	69bb      	ldr	r3, [r7, #24]
 8007ae4:	2b0f      	cmp	r3, #15
 8007ae6:	d916      	bls.n	8007b16 <UART_SetConfig+0x4a6>
 8007ae8:	69bb      	ldr	r3, [r7, #24]
 8007aea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007aee:	d212      	bcs.n	8007b16 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007af0:	69bb      	ldr	r3, [r7, #24]
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	f023 030f 	bic.w	r3, r3, #15
 8007af8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007afa:	69bb      	ldr	r3, [r7, #24]
 8007afc:	085b      	lsrs	r3, r3, #1
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	f003 0307 	and.w	r3, r3, #7
 8007b04:	b29a      	uxth	r2, r3
 8007b06:	8afb      	ldrh	r3, [r7, #22]
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	8afa      	ldrh	r2, [r7, #22]
 8007b12:	60da      	str	r2, [r3, #12]
 8007b14:	e052      	b.n	8007bbc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007b16:	2301      	movs	r3, #1
 8007b18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007b1c:	e04e      	b.n	8007bbc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b1e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007b22:	2b08      	cmp	r3, #8
 8007b24:	d827      	bhi.n	8007b76 <UART_SetConfig+0x506>
 8007b26:	a201      	add	r2, pc, #4	@ (adr r2, 8007b2c <UART_SetConfig+0x4bc>)
 8007b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b2c:	08007b51 	.word	0x08007b51
 8007b30:	08007b59 	.word	0x08007b59
 8007b34:	08007b61 	.word	0x08007b61
 8007b38:	08007b77 	.word	0x08007b77
 8007b3c:	08007b67 	.word	0x08007b67
 8007b40:	08007b77 	.word	0x08007b77
 8007b44:	08007b77 	.word	0x08007b77
 8007b48:	08007b77 	.word	0x08007b77
 8007b4c:	08007b6f 	.word	0x08007b6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b50:	f7fe f828 	bl	8005ba4 <HAL_RCC_GetPCLK1Freq>
 8007b54:	61f8      	str	r0, [r7, #28]
        break;
 8007b56:	e014      	b.n	8007b82 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b58:	f7fe f83a 	bl	8005bd0 <HAL_RCC_GetPCLK2Freq>
 8007b5c:	61f8      	str	r0, [r7, #28]
        break;
 8007b5e:	e010      	b.n	8007b82 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b60:	4b1e      	ldr	r3, [pc, #120]	@ (8007bdc <UART_SetConfig+0x56c>)
 8007b62:	61fb      	str	r3, [r7, #28]
        break;
 8007b64:	e00d      	b.n	8007b82 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b66:	f7fd ff85 	bl	8005a74 <HAL_RCC_GetSysClockFreq>
 8007b6a:	61f8      	str	r0, [r7, #28]
        break;
 8007b6c:	e009      	b.n	8007b82 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b72:	61fb      	str	r3, [r7, #28]
        break;
 8007b74:	e005      	b.n	8007b82 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007b76:	2300      	movs	r3, #0
 8007b78:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007b80:	bf00      	nop
    }

    if (pclk != 0U)
 8007b82:	69fb      	ldr	r3, [r7, #28]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d019      	beq.n	8007bbc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	085a      	lsrs	r2, r3, #1
 8007b8e:	69fb      	ldr	r3, [r7, #28]
 8007b90:	441a      	add	r2, r3
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b9a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b9c:	69bb      	ldr	r3, [r7, #24]
 8007b9e:	2b0f      	cmp	r3, #15
 8007ba0:	d909      	bls.n	8007bb6 <UART_SetConfig+0x546>
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ba8:	d205      	bcs.n	8007bb6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007baa:	69bb      	ldr	r3, [r7, #24]
 8007bac:	b29a      	uxth	r2, r3
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	60da      	str	r2, [r3, #12]
 8007bb4:	e002      	b.n	8007bbc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007bc8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3728      	adds	r7, #40	@ 0x28
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007bd6:	bf00      	nop
 8007bd8:	40008000 	.word	0x40008000
 8007bdc:	00f42400 	.word	0x00f42400

08007be0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007be0:	b480      	push	{r7}
 8007be2:	b083      	sub	sp, #12
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bec:	f003 0308 	and.w	r3, r3, #8
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d00a      	beq.n	8007c0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	430a      	orrs	r2, r1
 8007c08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c0e:	f003 0301 	and.w	r3, r3, #1
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d00a      	beq.n	8007c2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	430a      	orrs	r2, r1
 8007c2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c30:	f003 0302 	and.w	r3, r3, #2
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d00a      	beq.n	8007c4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	430a      	orrs	r2, r1
 8007c4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c52:	f003 0304 	and.w	r3, r3, #4
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d00a      	beq.n	8007c70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	430a      	orrs	r2, r1
 8007c6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c74:	f003 0310 	and.w	r3, r3, #16
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d00a      	beq.n	8007c92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	430a      	orrs	r2, r1
 8007c90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c96:	f003 0320 	and.w	r3, r3, #32
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d00a      	beq.n	8007cb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	430a      	orrs	r2, r1
 8007cb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d01a      	beq.n	8007cf6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	430a      	orrs	r2, r1
 8007cd4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cde:	d10a      	bne.n	8007cf6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	430a      	orrs	r2, r1
 8007cf4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d00a      	beq.n	8007d18 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	430a      	orrs	r2, r1
 8007d16:	605a      	str	r2, [r3, #4]
  }
}
 8007d18:	bf00      	nop
 8007d1a:	370c      	adds	r7, #12
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b098      	sub	sp, #96	@ 0x60
 8007d28:	af02      	add	r7, sp, #8
 8007d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d34:	f7fb fbc2 	bl	80034bc <HAL_GetTick>
 8007d38:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f003 0308 	and.w	r3, r3, #8
 8007d44:	2b08      	cmp	r3, #8
 8007d46:	d12e      	bne.n	8007da6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d48:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d4c:	9300      	str	r3, [sp, #0]
 8007d4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d50:	2200      	movs	r2, #0
 8007d52:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f000 f88c 	bl	8007e74 <UART_WaitOnFlagUntilTimeout>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d021      	beq.n	8007da6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d6a:	e853 3f00 	ldrex	r3, [r3]
 8007d6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d76:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	461a      	mov	r2, r3
 8007d7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d80:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d82:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d88:	e841 2300 	strex	r3, r2, [r1]
 8007d8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d1e6      	bne.n	8007d62 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2220      	movs	r2, #32
 8007d98:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007da2:	2303      	movs	r3, #3
 8007da4:	e062      	b.n	8007e6c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f003 0304 	and.w	r3, r3, #4
 8007db0:	2b04      	cmp	r3, #4
 8007db2:	d149      	bne.n	8007e48 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007db4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007db8:	9300      	str	r3, [sp, #0]
 8007dba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f000 f856 	bl	8007e74 <UART_WaitOnFlagUntilTimeout>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d03c      	beq.n	8007e48 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd6:	e853 3f00 	ldrex	r3, [r3]
 8007dda:	623b      	str	r3, [r7, #32]
   return(result);
 8007ddc:	6a3b      	ldr	r3, [r7, #32]
 8007dde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	461a      	mov	r2, r3
 8007dea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007dec:	633b      	str	r3, [r7, #48]	@ 0x30
 8007dee:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007df2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007df4:	e841 2300 	strex	r3, r2, [r1]
 8007df8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d1e6      	bne.n	8007dce <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	3308      	adds	r3, #8
 8007e06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	e853 3f00 	ldrex	r3, [r3]
 8007e0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f023 0301 	bic.w	r3, r3, #1
 8007e16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	3308      	adds	r3, #8
 8007e1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e20:	61fa      	str	r2, [r7, #28]
 8007e22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e24:	69b9      	ldr	r1, [r7, #24]
 8007e26:	69fa      	ldr	r2, [r7, #28]
 8007e28:	e841 2300 	strex	r3, r2, [r1]
 8007e2c:	617b      	str	r3, [r7, #20]
   return(result);
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d1e5      	bne.n	8007e00 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2220      	movs	r2, #32
 8007e38:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e44:	2303      	movs	r3, #3
 8007e46:	e011      	b.n	8007e6c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2220      	movs	r2, #32
 8007e4c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2220      	movs	r2, #32
 8007e52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2200      	movs	r2, #0
 8007e66:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007e6a:	2300      	movs	r3, #0
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3758      	adds	r7, #88	@ 0x58
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b084      	sub	sp, #16
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	60b9      	str	r1, [r7, #8]
 8007e7e:	603b      	str	r3, [r7, #0]
 8007e80:	4613      	mov	r3, r2
 8007e82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e84:	e04f      	b.n	8007f26 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e86:	69bb      	ldr	r3, [r7, #24]
 8007e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e8c:	d04b      	beq.n	8007f26 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e8e:	f7fb fb15 	bl	80034bc <HAL_GetTick>
 8007e92:	4602      	mov	r2, r0
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	1ad3      	subs	r3, r2, r3
 8007e98:	69ba      	ldr	r2, [r7, #24]
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d302      	bcc.n	8007ea4 <UART_WaitOnFlagUntilTimeout+0x30>
 8007e9e:	69bb      	ldr	r3, [r7, #24]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d101      	bne.n	8007ea8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ea4:	2303      	movs	r3, #3
 8007ea6:	e04e      	b.n	8007f46 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f003 0304 	and.w	r3, r3, #4
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d037      	beq.n	8007f26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	2b80      	cmp	r3, #128	@ 0x80
 8007eba:	d034      	beq.n	8007f26 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	2b40      	cmp	r3, #64	@ 0x40
 8007ec0:	d031      	beq.n	8007f26 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	69db      	ldr	r3, [r3, #28]
 8007ec8:	f003 0308 	and.w	r3, r3, #8
 8007ecc:	2b08      	cmp	r3, #8
 8007ece:	d110      	bne.n	8007ef2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	2208      	movs	r2, #8
 8007ed6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ed8:	68f8      	ldr	r0, [r7, #12]
 8007eda:	f000 f838 	bl	8007f4e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	2208      	movs	r2, #8
 8007ee2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	e029      	b.n	8007f46 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	69db      	ldr	r3, [r3, #28]
 8007ef8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007efc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f00:	d111      	bne.n	8007f26 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f0c:	68f8      	ldr	r0, [r7, #12]
 8007f0e:	f000 f81e 	bl	8007f4e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	2220      	movs	r2, #32
 8007f16:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007f22:	2303      	movs	r3, #3
 8007f24:	e00f      	b.n	8007f46 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	69da      	ldr	r2, [r3, #28]
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	4013      	ands	r3, r2
 8007f30:	68ba      	ldr	r2, [r7, #8]
 8007f32:	429a      	cmp	r2, r3
 8007f34:	bf0c      	ite	eq
 8007f36:	2301      	moveq	r3, #1
 8007f38:	2300      	movne	r3, #0
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	461a      	mov	r2, r3
 8007f3e:	79fb      	ldrb	r3, [r7, #7]
 8007f40:	429a      	cmp	r2, r3
 8007f42:	d0a0      	beq.n	8007e86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f44:	2300      	movs	r3, #0
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3710      	adds	r7, #16
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}

08007f4e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f4e:	b480      	push	{r7}
 8007f50:	b095      	sub	sp, #84	@ 0x54
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f5e:	e853 3f00 	ldrex	r3, [r3]
 8007f62:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f66:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	461a      	mov	r2, r3
 8007f72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f74:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f76:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f78:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f7a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f7c:	e841 2300 	strex	r3, r2, [r1]
 8007f80:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d1e6      	bne.n	8007f56 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	3308      	adds	r3, #8
 8007f8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f90:	6a3b      	ldr	r3, [r7, #32]
 8007f92:	e853 3f00 	ldrex	r3, [r3]
 8007f96:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f98:	69fb      	ldr	r3, [r7, #28]
 8007f9a:	f023 0301 	bic.w	r3, r3, #1
 8007f9e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	3308      	adds	r3, #8
 8007fa6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fa8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007faa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007fae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fb0:	e841 2300 	strex	r3, r2, [r1]
 8007fb4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d1e5      	bne.n	8007f88 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d118      	bne.n	8007ff6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	e853 3f00 	ldrex	r3, [r3]
 8007fd0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	f023 0310 	bic.w	r3, r3, #16
 8007fd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	461a      	mov	r2, r3
 8007fe0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007fe2:	61bb      	str	r3, [r7, #24]
 8007fe4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe6:	6979      	ldr	r1, [r7, #20]
 8007fe8:	69ba      	ldr	r2, [r7, #24]
 8007fea:	e841 2300 	strex	r3, r2, [r1]
 8007fee:	613b      	str	r3, [r7, #16]
   return(result);
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d1e6      	bne.n	8007fc4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2220      	movs	r2, #32
 8007ffa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2200      	movs	r2, #0
 8008002:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2200      	movs	r2, #0
 8008008:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800800a:	bf00      	nop
 800800c:	3754      	adds	r7, #84	@ 0x54
 800800e:	46bd      	mov	sp, r7
 8008010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008014:	4770      	bx	lr

08008016 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008016:	b084      	sub	sp, #16
 8008018:	b580      	push	{r7, lr}
 800801a:	b084      	sub	sp, #16
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
 8008020:	f107 001c 	add.w	r0, r7, #28
 8008024:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	68db      	ldr	r3, [r3, #12]
 800802c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f000 fa69 	bl	800850c <USB_CoreReset>
 800803a:	4603      	mov	r3, r0
 800803c:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800803e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008042:	2b00      	cmp	r3, #0
 8008044:	d106      	bne.n	8008054 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800804a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	639a      	str	r2, [r3, #56]	@ 0x38
 8008052:	e005      	b.n	8008060 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008058:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8008060:	7bfb      	ldrb	r3, [r7, #15]
}
 8008062:	4618      	mov	r0, r3
 8008064:	3710      	adds	r7, #16
 8008066:	46bd      	mov	sp, r7
 8008068:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800806c:	b004      	add	sp, #16
 800806e:	4770      	bx	lr

08008070 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008070:	b480      	push	{r7}
 8008072:	b083      	sub	sp, #12
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	689b      	ldr	r3, [r3, #8]
 800807c:	f023 0201 	bic.w	r2, r3, #1
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008084:	2300      	movs	r3, #0
}
 8008086:	4618      	mov	r0, r3
 8008088:	370c      	adds	r7, #12
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr

08008092 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8008092:	b580      	push	{r7, lr}
 8008094:	b084      	sub	sp, #16
 8008096:	af00      	add	r7, sp, #0
 8008098:	6078      	str	r0, [r7, #4]
 800809a:	460b      	mov	r3, r1
 800809c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800809e:	2300      	movs	r3, #0
 80080a0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	68db      	ldr	r3, [r3, #12]
 80080a6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80080ae:	78fb      	ldrb	r3, [r7, #3]
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d115      	bne.n	80080e0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	68db      	ldr	r3, [r3, #12]
 80080b8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80080c0:	200a      	movs	r0, #10
 80080c2:	f7fb fa07 	bl	80034d4 <HAL_Delay>
      ms += 10U;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	330a      	adds	r3, #10
 80080ca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 fa0f 	bl	80084f0 <USB_GetMode>
 80080d2:	4603      	mov	r3, r0
 80080d4:	2b01      	cmp	r3, #1
 80080d6:	d01e      	beq.n	8008116 <USB_SetCurrentMode+0x84>
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2bc7      	cmp	r3, #199	@ 0xc7
 80080dc:	d9f0      	bls.n	80080c0 <USB_SetCurrentMode+0x2e>
 80080de:	e01a      	b.n	8008116 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80080e0:	78fb      	ldrb	r3, [r7, #3]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d115      	bne.n	8008112 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	68db      	ldr	r3, [r3, #12]
 80080ea:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80080f2:	200a      	movs	r0, #10
 80080f4:	f7fb f9ee 	bl	80034d4 <HAL_Delay>
      ms += 10U;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	330a      	adds	r3, #10
 80080fc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f000 f9f6 	bl	80084f0 <USB_GetMode>
 8008104:	4603      	mov	r3, r0
 8008106:	2b00      	cmp	r3, #0
 8008108:	d005      	beq.n	8008116 <USB_SetCurrentMode+0x84>
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2bc7      	cmp	r3, #199	@ 0xc7
 800810e:	d9f0      	bls.n	80080f2 <USB_SetCurrentMode+0x60>
 8008110:	e001      	b.n	8008116 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008112:	2301      	movs	r3, #1
 8008114:	e005      	b.n	8008122 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2bc8      	cmp	r3, #200	@ 0xc8
 800811a:	d101      	bne.n	8008120 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	e000      	b.n	8008122 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008120:	2300      	movs	r3, #0
}
 8008122:	4618      	mov	r0, r3
 8008124:	3710      	adds	r7, #16
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}
	...

0800812c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800812c:	b084      	sub	sp, #16
 800812e:	b580      	push	{r7, lr}
 8008130:	b086      	sub	sp, #24
 8008132:	af00      	add	r7, sp, #0
 8008134:	6078      	str	r0, [r7, #4]
 8008136:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800813a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800813e:	2300      	movs	r3, #0
 8008140:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008146:	2300      	movs	r3, #0
 8008148:	613b      	str	r3, [r7, #16]
 800814a:	e009      	b.n	8008160 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800814c:	687a      	ldr	r2, [r7, #4]
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	3340      	adds	r3, #64	@ 0x40
 8008152:	009b      	lsls	r3, r3, #2
 8008154:	4413      	add	r3, r2
 8008156:	2200      	movs	r2, #0
 8008158:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	3301      	adds	r3, #1
 800815e:	613b      	str	r3, [r7, #16]
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	2b0e      	cmp	r3, #14
 8008164:	d9f2      	bls.n	800814c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008166:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800816a:	2b00      	cmp	r3, #0
 800816c:	d11c      	bne.n	80081a8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008174:	685b      	ldr	r3, [r3, #4]
 8008176:	68fa      	ldr	r2, [r7, #12]
 8008178:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800817c:	f043 0302 	orr.w	r3, r3, #2
 8008180:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008186:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	601a      	str	r2, [r3, #0]
 80081a6:	e005      	b.n	80081b4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081ac:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80081ba:	461a      	mov	r2, r3
 80081bc:	2300      	movs	r3, #0
 80081be:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80081c0:	2103      	movs	r1, #3
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f000 f95a 	bl	800847c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80081c8:	2110      	movs	r1, #16
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f000 f8f6 	bl	80083bc <USB_FlushTxFifo>
 80081d0:	4603      	mov	r3, r0
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d001      	beq.n	80081da <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 f920 	bl	8008420 <USB_FlushRxFifo>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d001      	beq.n	80081ea <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 80081e6:	2301      	movs	r3, #1
 80081e8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081f0:	461a      	mov	r2, r3
 80081f2:	2300      	movs	r3, #0
 80081f4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081fc:	461a      	mov	r2, r3
 80081fe:	2300      	movs	r3, #0
 8008200:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008208:	461a      	mov	r2, r3
 800820a:	2300      	movs	r3, #0
 800820c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800820e:	2300      	movs	r3, #0
 8008210:	613b      	str	r3, [r7, #16]
 8008212:	e043      	b.n	800829c <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	015a      	lsls	r2, r3, #5
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	4413      	add	r3, r2
 800821c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008226:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800822a:	d118      	bne.n	800825e <USB_DevInit+0x132>
    {
      if (i == 0U)
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d10a      	bne.n	8008248 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	015a      	lsls	r2, r3, #5
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	4413      	add	r3, r2
 800823a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800823e:	461a      	mov	r2, r3
 8008240:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008244:	6013      	str	r3, [r2, #0]
 8008246:	e013      	b.n	8008270 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	015a      	lsls	r2, r3, #5
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	4413      	add	r3, r2
 8008250:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008254:	461a      	mov	r2, r3
 8008256:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800825a:	6013      	str	r3, [r2, #0]
 800825c:	e008      	b.n	8008270 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	015a      	lsls	r2, r3, #5
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	4413      	add	r3, r2
 8008266:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800826a:	461a      	mov	r2, r3
 800826c:	2300      	movs	r3, #0
 800826e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	015a      	lsls	r2, r3, #5
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	4413      	add	r3, r2
 8008278:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800827c:	461a      	mov	r2, r3
 800827e:	2300      	movs	r3, #0
 8008280:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	015a      	lsls	r2, r3, #5
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	4413      	add	r3, r2
 800828a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800828e:	461a      	mov	r2, r3
 8008290:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008294:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	3301      	adds	r3, #1
 800829a:	613b      	str	r3, [r7, #16]
 800829c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80082a0:	461a      	mov	r2, r3
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d3b5      	bcc.n	8008214 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80082a8:	2300      	movs	r3, #0
 80082aa:	613b      	str	r3, [r7, #16]
 80082ac:	e043      	b.n	8008336 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80082ae:	693b      	ldr	r3, [r7, #16]
 80082b0:	015a      	lsls	r2, r3, #5
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	4413      	add	r3, r2
 80082b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80082c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80082c4:	d118      	bne.n	80082f8 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 80082c6:	693b      	ldr	r3, [r7, #16]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d10a      	bne.n	80082e2 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	015a      	lsls	r2, r3, #5
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	4413      	add	r3, r2
 80082d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082d8:	461a      	mov	r2, r3
 80082da:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80082de:	6013      	str	r3, [r2, #0]
 80082e0:	e013      	b.n	800830a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	015a      	lsls	r2, r3, #5
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	4413      	add	r3, r2
 80082ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082ee:	461a      	mov	r2, r3
 80082f0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80082f4:	6013      	str	r3, [r2, #0]
 80082f6:	e008      	b.n	800830a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	015a      	lsls	r2, r3, #5
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	4413      	add	r3, r2
 8008300:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008304:	461a      	mov	r2, r3
 8008306:	2300      	movs	r3, #0
 8008308:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	015a      	lsls	r2, r3, #5
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	4413      	add	r3, r2
 8008312:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008316:	461a      	mov	r2, r3
 8008318:	2300      	movs	r3, #0
 800831a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	015a      	lsls	r2, r3, #5
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	4413      	add	r3, r2
 8008324:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008328:	461a      	mov	r2, r3
 800832a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800832e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	3301      	adds	r3, #1
 8008334:	613b      	str	r3, [r7, #16]
 8008336:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800833a:	461a      	mov	r2, r3
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	4293      	cmp	r3, r2
 8008340:	d3b5      	bcc.n	80082ae <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008348:	691b      	ldr	r3, [r3, #16]
 800834a:	68fa      	ldr	r2, [r7, #12]
 800834c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008350:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008354:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2200      	movs	r2, #0
 800835a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008362:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	699b      	ldr	r3, [r3, #24]
 8008368:	f043 0210 	orr.w	r2, r3, #16
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	699a      	ldr	r2, [r3, #24]
 8008374:	4b10      	ldr	r3, [pc, #64]	@ (80083b8 <USB_DevInit+0x28c>)
 8008376:	4313      	orrs	r3, r2
 8008378:	687a      	ldr	r2, [r7, #4]
 800837a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800837c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008380:	2b00      	cmp	r3, #0
 8008382:	d005      	beq.n	8008390 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	699b      	ldr	r3, [r3, #24]
 8008388:	f043 0208 	orr.w	r2, r3, #8
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008390:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008394:	2b01      	cmp	r3, #1
 8008396:	d107      	bne.n	80083a8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	699b      	ldr	r3, [r3, #24]
 800839c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80083a0:	f043 0304 	orr.w	r3, r3, #4
 80083a4:	687a      	ldr	r2, [r7, #4]
 80083a6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80083a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3718      	adds	r7, #24
 80083ae:	46bd      	mov	sp, r7
 80083b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80083b4:	b004      	add	sp, #16
 80083b6:	4770      	bx	lr
 80083b8:	803c3800 	.word	0x803c3800

080083bc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80083bc:	b480      	push	{r7}
 80083be:	b085      	sub	sp, #20
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
 80083c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80083c6:	2300      	movs	r3, #0
 80083c8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	3301      	adds	r3, #1
 80083ce:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80083d6:	d901      	bls.n	80083dc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80083d8:	2303      	movs	r3, #3
 80083da:	e01b      	b.n	8008414 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	691b      	ldr	r3, [r3, #16]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	daf2      	bge.n	80083ca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80083e4:	2300      	movs	r3, #0
 80083e6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	019b      	lsls	r3, r3, #6
 80083ec:	f043 0220 	orr.w	r2, r3, #32
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	3301      	adds	r3, #1
 80083f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008400:	d901      	bls.n	8008406 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008402:	2303      	movs	r3, #3
 8008404:	e006      	b.n	8008414 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	691b      	ldr	r3, [r3, #16]
 800840a:	f003 0320 	and.w	r3, r3, #32
 800840e:	2b20      	cmp	r3, #32
 8008410:	d0f0      	beq.n	80083f4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008412:	2300      	movs	r3, #0
}
 8008414:	4618      	mov	r0, r3
 8008416:	3714      	adds	r7, #20
 8008418:	46bd      	mov	sp, r7
 800841a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841e:	4770      	bx	lr

08008420 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008420:	b480      	push	{r7}
 8008422:	b085      	sub	sp, #20
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008428:	2300      	movs	r3, #0
 800842a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	3301      	adds	r3, #1
 8008430:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008438:	d901      	bls.n	800843e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800843a:	2303      	movs	r3, #3
 800843c:	e018      	b.n	8008470 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	691b      	ldr	r3, [r3, #16]
 8008442:	2b00      	cmp	r3, #0
 8008444:	daf2      	bge.n	800842c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008446:	2300      	movs	r3, #0
 8008448:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2210      	movs	r2, #16
 800844e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	3301      	adds	r3, #1
 8008454:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800845c:	d901      	bls.n	8008462 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800845e:	2303      	movs	r3, #3
 8008460:	e006      	b.n	8008470 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	691b      	ldr	r3, [r3, #16]
 8008466:	f003 0310 	and.w	r3, r3, #16
 800846a:	2b10      	cmp	r3, #16
 800846c:	d0f0      	beq.n	8008450 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800846e:	2300      	movs	r3, #0
}
 8008470:	4618      	mov	r0, r3
 8008472:	3714      	adds	r7, #20
 8008474:	46bd      	mov	sp, r7
 8008476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847a:	4770      	bx	lr

0800847c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800847c:	b480      	push	{r7}
 800847e:	b085      	sub	sp, #20
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
 8008484:	460b      	mov	r3, r1
 8008486:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008492:	681a      	ldr	r2, [r3, #0]
 8008494:	78fb      	ldrb	r3, [r7, #3]
 8008496:	68f9      	ldr	r1, [r7, #12]
 8008498:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800849c:	4313      	orrs	r3, r2
 800849e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80084a0:	2300      	movs	r3, #0
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3714      	adds	r7, #20
 80084a6:	46bd      	mov	sp, r7
 80084a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ac:	4770      	bx	lr

080084ae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80084ae:	b480      	push	{r7}
 80084b0:	b085      	sub	sp, #20
 80084b2:	af00      	add	r7, sp, #0
 80084b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68fa      	ldr	r2, [r7, #12]
 80084c4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80084c8:	f023 0303 	bic.w	r3, r3, #3
 80084cc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084d4:	685b      	ldr	r3, [r3, #4]
 80084d6:	68fa      	ldr	r2, [r7, #12]
 80084d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80084dc:	f043 0302 	orr.w	r3, r3, #2
 80084e0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80084e2:	2300      	movs	r3, #0
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3714      	adds	r7, #20
 80084e8:	46bd      	mov	sp, r7
 80084ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ee:	4770      	bx	lr

080084f0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b083      	sub	sp, #12
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	695b      	ldr	r3, [r3, #20]
 80084fc:	f003 0301 	and.w	r3, r3, #1
}
 8008500:	4618      	mov	r0, r3
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800850c:	b480      	push	{r7}
 800850e:	b085      	sub	sp, #20
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008514:	2300      	movs	r3, #0
 8008516:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	3301      	adds	r3, #1
 800851c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008524:	d901      	bls.n	800852a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008526:	2303      	movs	r3, #3
 8008528:	e01b      	b.n	8008562 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	691b      	ldr	r3, [r3, #16]
 800852e:	2b00      	cmp	r3, #0
 8008530:	daf2      	bge.n	8008518 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008532:	2300      	movs	r3, #0
 8008534:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	691b      	ldr	r3, [r3, #16]
 800853a:	f043 0201 	orr.w	r2, r3, #1
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	3301      	adds	r3, #1
 8008546:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800854e:	d901      	bls.n	8008554 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008550:	2303      	movs	r3, #3
 8008552:	e006      	b.n	8008562 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	691b      	ldr	r3, [r3, #16]
 8008558:	f003 0301 	and.w	r3, r3, #1
 800855c:	2b01      	cmp	r3, #1
 800855e:	d0f0      	beq.n	8008542 <USB_CoreReset+0x36>

  return HAL_OK;
 8008560:	2300      	movs	r3, #0
}
 8008562:	4618      	mov	r0, r3
 8008564:	3714      	adds	r7, #20
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr

0800856e <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800856e:	b580      	push	{r7, lr}
 8008570:	b08c      	sub	sp, #48	@ 0x30
 8008572:	af00      	add	r7, sp, #0
 8008574:	603b      	str	r3, [r7, #0]
 8008576:	4603      	mov	r3, r0
 8008578:	71fb      	strb	r3, [r7, #7]
 800857a:	460b      	mov	r3, r1
 800857c:	71bb      	strb	r3, [r7, #6]
 800857e:	4613      	mov	r3, r2
 8008580:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 8008582:	79fb      	ldrb	r3, [r7, #7]
 8008584:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 8008586:	79bb      	ldrb	r3, [r7, #6]
 8008588:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 800858a:	797b      	ldrb	r3, [r7, #5]
 800858c:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800858e:	f107 030c 	add.w	r3, r7, #12
 8008592:	2207      	movs	r2, #7
 8008594:	2100      	movs	r1, #0
 8008596:	4618      	mov	r0, r3
 8008598:	f002 fd47 	bl	800b02a <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800859c:	f107 0318 	add.w	r3, r7, #24
 80085a0:	2218      	movs	r2, #24
 80085a2:	2100      	movs	r1, #0
 80085a4:	4618      	mov	r0, r3
 80085a6:	f002 fd40 	bl	800b02a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80085aa:	233f      	movs	r3, #63	@ 0x3f
 80085ac:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 80085ae:	238a      	movs	r3, #138	@ 0x8a
 80085b0:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 80085b2:	f107 0314 	add.w	r3, r7, #20
 80085b6:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 80085b8:	2303      	movs	r3, #3
 80085ba:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.rparam = &resp;
 80085bc:	f107 030c 	add.w	r3, r7, #12
 80085c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 80085c2:	2307      	movs	r3, #7
 80085c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 80085c6:	f107 0318 	add.w	r3, r7, #24
 80085ca:	2100      	movs	r1, #0
 80085cc:	4618      	mov	r0, r3
 80085ce:	f000 fea1 	bl	8009314 <hci_send_req>
 80085d2:	4603      	mov	r3, r0
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	da01      	bge.n	80085dc <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 80085d8:	23ff      	movs	r3, #255	@ 0xff
 80085da:	e014      	b.n	8008606 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 80085dc:	7b3b      	ldrb	r3, [r7, #12]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d001      	beq.n	80085e6 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 80085e2:	7b3b      	ldrb	r3, [r7, #12]
 80085e4:	e00f      	b.n	8008606 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 80085e6:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 80085ea:	b29a      	uxth	r2, r3
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 80085f0:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 80085f4:	b29a      	uxth	r2, r3
 80085f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085f8:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 80085fa:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 80085fe:	b29a      	uxth	r2, r3
 8008600:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008602:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8008604:	2300      	movs	r3, #0
}
 8008606:	4618      	mov	r0, r3
 8008608:	3730      	adds	r7, #48	@ 0x30
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 800860e:	b580      	push	{r7, lr}
 8008610:	b08e      	sub	sp, #56	@ 0x38
 8008612:	af00      	add	r7, sp, #0
 8008614:	60b9      	str	r1, [r7, #8]
 8008616:	607a      	str	r2, [r7, #4]
 8008618:	603b      	str	r3, [r7, #0]
 800861a:	4603      	mov	r3, r0
 800861c:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 800861e:	7bfb      	ldrb	r3, [r7, #15]
 8008620:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008622:	f107 0314 	add.w	r3, r7, #20
 8008626:	2207      	movs	r2, #7
 8008628:	2100      	movs	r1, #0
 800862a:	4618      	mov	r0, r3
 800862c:	f002 fcfd 	bl	800b02a <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008630:	f107 0320 	add.w	r3, r7, #32
 8008634:	2218      	movs	r2, #24
 8008636:	2100      	movs	r1, #0
 8008638:	4618      	mov	r0, r3
 800863a:	f002 fcf6 	bl	800b02a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800863e:	233f      	movs	r3, #63	@ 0x3f
 8008640:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 8008642:	238a      	movs	r3, #138	@ 0x8a
 8008644:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = &cp;
 8008646:	f107 031c 	add.w	r3, r7, #28
 800864a:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = sizeof(cp);
 800864c:	2301      	movs	r3, #1
 800864e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 8008650:	f107 0314 	add.w	r3, r7, #20
 8008654:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 8008656:	2307      	movs	r3, #7
 8008658:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800865a:	f107 0320 	add.w	r3, r7, #32
 800865e:	2100      	movs	r1, #0
 8008660:	4618      	mov	r0, r3
 8008662:	f000 fe57 	bl	8009314 <hci_send_req>
 8008666:	4603      	mov	r3, r0
 8008668:	2b00      	cmp	r3, #0
 800866a:	da01      	bge.n	8008670 <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 800866c:	23ff      	movs	r3, #255	@ 0xff
 800866e:	e014      	b.n	800869a <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 8008670:	7d3b      	ldrb	r3, [r7, #20]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d001      	beq.n	800867a <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 8008676:	7d3b      	ldrb	r3, [r7, #20]
 8008678:	e00f      	b.n	800869a <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 800867a:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 800867e:	b29a      	uxth	r2, r3
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8008684:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 8008688:	b29a      	uxth	r2, r3
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 800868e:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8008692:	b29a      	uxth	r2, r3
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8008698:	2300      	movs	r3, #0
}
 800869a:	4618      	mov	r0, r3
 800869c:	3738      	adds	r7, #56	@ 0x38
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}

080086a2 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 80086a2:	b590      	push	{r4, r7, lr}
 80086a4:	b095      	sub	sp, #84	@ 0x54
 80086a6:	af00      	add	r7, sp, #0
 80086a8:	4604      	mov	r4, r0
 80086aa:	4608      	mov	r0, r1
 80086ac:	4611      	mov	r1, r2
 80086ae:	461a      	mov	r2, r3
 80086b0:	4623      	mov	r3, r4
 80086b2:	71fb      	strb	r3, [r7, #7]
 80086b4:	4603      	mov	r3, r0
 80086b6:	80bb      	strh	r3, [r7, #4]
 80086b8:	460b      	mov	r3, r1
 80086ba:	807b      	strh	r3, [r7, #2]
 80086bc:	4613      	mov	r3, r2
 80086be:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 80086c0:	2300      	movs	r3, #0
 80086c2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 80086c6:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 80086ca:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 80086ce:	4413      	add	r3, r2
 80086d0:	330e      	adds	r3, #14
 80086d2:	2b28      	cmp	r3, #40	@ 0x28
 80086d4:	d901      	bls.n	80086da <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 80086d6:	2342      	movs	r3, #66	@ 0x42
 80086d8:	e0c9      	b.n	800886e <aci_gap_set_discoverable+0x1cc>

  buffer[indx] = AdvType;
 80086da:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80086de:	3350      	adds	r3, #80	@ 0x50
 80086e0:	443b      	add	r3, r7
 80086e2:	79fa      	ldrb	r2, [r7, #7]
 80086e4:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80086e8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80086ec:	3301      	adds	r3, #1
 80086ee:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 80086f2:	88bb      	ldrh	r3, [r7, #4]
 80086f4:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 80086f6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80086fa:	f107 0208 	add.w	r2, r7, #8
 80086fe:	4413      	add	r3, r2
 8008700:	88ba      	ldrh	r2, [r7, #4]
 8008702:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8008704:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008708:	3302      	adds	r3, #2
 800870a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 800870e:	887b      	ldrh	r3, [r7, #2]
 8008710:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 8008712:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008716:	f107 0208 	add.w	r2, r7, #8
 800871a:	4413      	add	r3, r2
 800871c:	887a      	ldrh	r2, [r7, #2]
 800871e:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8008720:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008724:	3302      	adds	r3, #2
 8008726:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = OwnAddrType;
 800872a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800872e:	3350      	adds	r3, #80	@ 0x50
 8008730:	443b      	add	r3, r7
 8008732:	79ba      	ldrb	r2, [r7, #6]
 8008734:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8008738:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800873c:	3301      	adds	r3, #1
 800873e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 8008742:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008746:	3350      	adds	r3, #80	@ 0x50
 8008748:	443b      	add	r3, r7
 800874a:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 800874e:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8008752:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008756:	3301      	adds	r3, #1
 8008758:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = LocalNameLen;
 800875c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008760:	3350      	adds	r3, #80	@ 0x50
 8008762:	443b      	add	r3, r7
 8008764:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8008768:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800876c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008770:	3301      	adds	r3, #1
 8008772:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 8008776:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800877a:	f107 0208 	add.w	r2, r7, #8
 800877e:	4413      	add	r3, r2
 8008780:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8008784:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008786:	4618      	mov	r0, r3
 8008788:	f002 fccb 	bl	800b122 <memcpy>
  indx +=  LocalNameLen;
 800878c:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8008790:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8008794:	4413      	add	r3, r2
 8008796:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 800879a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800879e:	3350      	adds	r3, #80	@ 0x50
 80087a0:	443b      	add	r3, r7
 80087a2:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 80087a6:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80087aa:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80087ae:	3301      	adds	r3, #1
 80087b0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 80087b4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80087b8:	f107 0208 	add.w	r2, r7, #8
 80087bc:	4413      	add	r3, r2
 80087be:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 80087c2:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80087c4:	4618      	mov	r0, r3
 80087c6:	f002 fcac 	bl	800b122 <memcpy>
  indx +=  ServiceUUIDLen;  
 80087ca:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80087ce:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 80087d2:	4413      	add	r3, r2
 80087d4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 80087d8:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 80087dc:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 80087e0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80087e4:	f107 0208 	add.w	r2, r7, #8
 80087e8:	4413      	add	r3, r2
 80087ea:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 80087ee:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 80087f0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80087f4:	3302      	adds	r3, #2
 80087f6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 80087fa:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 80087fe:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 8008802:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008806:	f107 0208 	add.w	r2, r7, #8
 800880a:	4413      	add	r3, r2
 800880c:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 8008810:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 8008812:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008816:	3302      	adds	r3, #2
 8008818:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800881c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008820:	2218      	movs	r2, #24
 8008822:	2100      	movs	r1, #0
 8008824:	4618      	mov	r0, r3
 8008826:	f002 fc00 	bl	800b02a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800882a:	233f      	movs	r3, #63	@ 0x3f
 800882c:	86bb      	strh	r3, [r7, #52]	@ 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 800882e:	2383      	movs	r3, #131	@ 0x83
 8008830:	86fb      	strh	r3, [r7, #54]	@ 0x36
  rq.cparam = (void *)buffer;
 8008832:	f107 0308 	add.w	r3, r7, #8
 8008836:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.clen = indx;
 8008838:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800883c:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rparam = &status;
 800883e:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 8008842:	647b      	str	r3, [r7, #68]	@ 0x44
  rq.rlen = 1;
 8008844:	2301      	movs	r3, #1
 8008846:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 8008848:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800884c:	2100      	movs	r1, #0
 800884e:	4618      	mov	r0, r3
 8008850:	f000 fd60 	bl	8009314 <hci_send_req>
 8008854:	4603      	mov	r3, r0
 8008856:	2b00      	cmp	r3, #0
 8008858:	da01      	bge.n	800885e <aci_gap_set_discoverable+0x1bc>
    return BLE_STATUS_TIMEOUT;
 800885a:	23ff      	movs	r3, #255	@ 0xff
 800885c:	e007      	b.n	800886e <aci_gap_set_discoverable+0x1cc>

  if (status) {
 800885e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008862:	2b00      	cmp	r3, #0
 8008864:	d002      	beq.n	800886c <aci_gap_set_discoverable+0x1ca>
    return status;
 8008866:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800886a:	e000      	b.n	800886e <aci_gap_set_discoverable+0x1cc>
  }

  return 0;
 800886c:	2300      	movs	r3, #0
}
 800886e:	4618      	mov	r0, r3
 8008870:	3754      	adds	r7, #84	@ 0x54
 8008872:	46bd      	mov	sp, r7
 8008874:	bd90      	pop	{r4, r7, pc}

08008876 <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 8008876:	b590      	push	{r4, r7, lr}
 8008878:	b091      	sub	sp, #68	@ 0x44
 800887a:	af00      	add	r7, sp, #0
 800887c:	603a      	str	r2, [r7, #0]
 800887e:	461a      	mov	r2, r3
 8008880:	4603      	mov	r3, r0
 8008882:	71fb      	strb	r3, [r7, #7]
 8008884:	460b      	mov	r3, r1
 8008886:	71bb      	strb	r3, [r7, #6]
 8008888:	4613      	mov	r3, r2
 800888a:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 800888c:	79fb      	ldrb	r3, [r7, #7]
 800888e:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 8008890:	79bb      	ldrb	r3, [r7, #6]
 8008892:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 8008894:	79bb      	ldrb	r3, [r7, #6]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d00a      	beq.n	80088b0 <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 800889a:	683a      	ldr	r2, [r7, #0]
 800889c:	f107 030e 	add.w	r3, r7, #14
 80088a0:	6814      	ldr	r4, [r2, #0]
 80088a2:	6850      	ldr	r0, [r2, #4]
 80088a4:	6891      	ldr	r1, [r2, #8]
 80088a6:	68d2      	ldr	r2, [r2, #12]
 80088a8:	601c      	str	r4, [r3, #0]
 80088aa:	6058      	str	r0, [r3, #4]
 80088ac:	6099      	str	r1, [r3, #8]
 80088ae:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 80088b0:	797b      	ldrb	r3, [r7, #5]
 80088b2:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 80088b4:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80088b8:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 80088ba:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80088be:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 80088c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80088c4:	f8c7 3021 	str.w	r3, [r7, #33]	@ 0x21
  cp.bonding_mode = bonding_mode;
 80088c8:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80088cc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80088d0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80088d4:	2218      	movs	r2, #24
 80088d6:	2100      	movs	r1, #0
 80088d8:	4618      	mov	r0, r3
 80088da:	f002 fba6 	bl	800b02a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80088de:	233f      	movs	r3, #63	@ 0x3f
 80088e0:	853b      	strh	r3, [r7, #40]	@ 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 80088e2:	2386      	movs	r3, #134	@ 0x86
 80088e4:	857b      	strh	r3, [r7, #42]	@ 0x2a
  rq.cparam = &cp;
 80088e6:	f107 030c 	add.w	r3, r7, #12
 80088ea:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.clen = sizeof(cp);
 80088ec:	231a      	movs	r3, #26
 80088ee:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rparam = &status;
 80088f0:	f107 030b 	add.w	r3, r7, #11
 80088f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rlen = 1;
 80088f6:	2301      	movs	r3, #1
 80088f8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 80088fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80088fe:	2100      	movs	r1, #0
 8008900:	4618      	mov	r0, r3
 8008902:	f000 fd07 	bl	8009314 <hci_send_req>
 8008906:	4603      	mov	r3, r0
 8008908:	2b00      	cmp	r3, #0
 800890a:	da01      	bge.n	8008910 <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 800890c:	23ff      	movs	r3, #255	@ 0xff
 800890e:	e005      	b.n	800891c <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 8008910:	7afb      	ldrb	r3, [r7, #11]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d001      	beq.n	800891a <aci_gap_set_auth_requirement+0xa4>
    return status;
 8008916:	7afb      	ldrb	r3, [r7, #11]
 8008918:	e000      	b.n	800891c <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 800891a:	2300      	movs	r3, #0
}
 800891c:	4618      	mov	r0, r3
 800891e:	3744      	adds	r7, #68	@ 0x44
 8008920:	46bd      	mov	sp, r7
 8008922:	bd90      	pop	{r4, r7, pc}

08008924 <aci_gap_update_adv_data>:
  return status;

}

tBleStatus aci_gap_update_adv_data(uint8_t AdvLen, const uint8_t *AdvData)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b092      	sub	sp, #72	@ 0x48
 8008928:	af00      	add	r7, sp, #0
 800892a:	4603      	mov	r3, r0
 800892c:	6039      	str	r1, [r7, #0]
 800892e:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[32];
  uint8_t indx = 0;
 8008930:	2300      	movs	r3, #0
 8008932:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  if (AdvLen > (sizeof(buffer)-1))
 8008936:	79fb      	ldrb	r3, [r7, #7]
 8008938:	2b1f      	cmp	r3, #31
 800893a:	d901      	bls.n	8008940 <aci_gap_update_adv_data+0x1c>
    return BLE_STATUS_INVALID_PARAMS;
 800893c:	2342      	movs	r3, #66	@ 0x42
 800893e:	e03e      	b.n	80089be <aci_gap_update_adv_data+0x9a>

  buffer[indx] = AdvLen;
 8008940:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008944:	3348      	adds	r3, #72	@ 0x48
 8008946:	443b      	add	r3, r7
 8008948:	79fa      	ldrb	r2, [r7, #7]
 800894a:	f803 2c40 	strb.w	r2, [r3, #-64]
  indx++;
 800894e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008952:	3301      	adds	r3, #1
 8008954:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memcpy(buffer + indx, AdvData, AdvLen);
 8008958:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800895c:	f107 0208 	add.w	r2, r7, #8
 8008960:	4413      	add	r3, r2
 8008962:	79fa      	ldrb	r2, [r7, #7]
 8008964:	6839      	ldr	r1, [r7, #0]
 8008966:	4618      	mov	r0, r3
 8008968:	f002 fbdb 	bl	800b122 <memcpy>
  indx +=  AdvLen;
 800896c:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8008970:	79fb      	ldrb	r3, [r7, #7]
 8008972:	4413      	add	r3, r2
 8008974:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008978:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800897c:	2218      	movs	r2, #24
 800897e:	2100      	movs	r1, #0
 8008980:	4618      	mov	r0, r3
 8008982:	f002 fb52 	bl	800b02a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008986:	233f      	movs	r3, #63	@ 0x3f
 8008988:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 800898a:	238e      	movs	r3, #142	@ 0x8e
 800898c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 800898e:	f107 0308 	add.w	r3, r7, #8
 8008992:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 8008994:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008998:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &status;
 800899a:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800899e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = 1;
 80089a0:	2301      	movs	r3, #1
 80089a2:	643b      	str	r3, [r7, #64]	@ 0x40
    
  if (hci_send_req(&rq, FALSE) < 0)
 80089a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80089a8:	2100      	movs	r1, #0
 80089aa:	4618      	mov	r0, r3
 80089ac:	f000 fcb2 	bl	8009314 <hci_send_req>
 80089b0:	4603      	mov	r3, r0
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	da01      	bge.n	80089ba <aci_gap_update_adv_data+0x96>
    return BLE_STATUS_TIMEOUT;
 80089b6:	23ff      	movs	r3, #255	@ 0xff
 80089b8:	e001      	b.n	80089be <aci_gap_update_adv_data+0x9a>
    
  return status;
 80089ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 80089be:	4618      	mov	r0, r3
 80089c0:	3748      	adds	r7, #72	@ 0x48
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}

080089c6 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 80089c6:	b580      	push	{r7, lr}
 80089c8:	b088      	sub	sp, #32
 80089ca:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80089cc:	f107 0308 	add.w	r3, r7, #8
 80089d0:	2218      	movs	r2, #24
 80089d2:	2100      	movs	r1, #0
 80089d4:	4618      	mov	r0, r3
 80089d6:	f002 fb28 	bl	800b02a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80089da:	233f      	movs	r3, #63	@ 0x3f
 80089dc:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 80089de:	f240 1301 	movw	r3, #257	@ 0x101
 80089e2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80089e4:	1dfb      	adds	r3, r7, #7
 80089e6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80089e8:	2301      	movs	r3, #1
 80089ea:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 80089ec:	f107 0308 	add.w	r3, r7, #8
 80089f0:	2100      	movs	r1, #0
 80089f2:	4618      	mov	r0, r3
 80089f4:	f000 fc8e 	bl	8009314 <hci_send_req>
 80089f8:	4603      	mov	r3, r0
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	da01      	bge.n	8008a02 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 80089fe:	23ff      	movs	r3, #255	@ 0xff
 8008a00:	e000      	b.n	8008a04 <aci_gatt_init+0x3e>

  return status;
 8008a02:	79fb      	ldrb	r3, [r7, #7]
}
 8008a04:	4618      	mov	r0, r3
 8008a06:	3720      	adds	r7, #32
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b090      	sub	sp, #64	@ 0x40
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6039      	str	r1, [r7, #0]
 8008a14:	4611      	mov	r1, r2
 8008a16:	461a      	mov	r2, r3
 8008a18:	4603      	mov	r3, r0
 8008a1a:	71fb      	strb	r3, [r7, #7]
 8008a1c:	460b      	mov	r3, r1
 8008a1e:	71bb      	strb	r3, [r7, #6]
 8008a20:	4613      	mov	r3, r2
 8008a22:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8008a24:	2300      	movs	r3, #0
 8008a26:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_uuid_type;
 8008a2a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008a2e:	3340      	adds	r3, #64	@ 0x40
 8008a30:	443b      	add	r3, r7
 8008a32:	79fa      	ldrb	r2, [r7, #7]
 8008a34:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8008a38:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008a3c:	3301      	adds	r3, #1
 8008a3e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 8008a42:	79fb      	ldrb	r3, [r7, #7]
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d103      	bne.n	8008a50 <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 8008a48:	2302      	movs	r3, #2
 8008a4a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008a4e:	e002      	b.n	8008a56 <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 8008a50:	2310      	movs	r3, #16
 8008a52:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 8008a56:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008a5a:	f107 020c 	add.w	r2, r7, #12
 8008a5e:	4413      	add	r3, r2
 8008a60:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008a64:	6839      	ldr	r1, [r7, #0]
 8008a66:	4618      	mov	r0, r3
 8008a68:	f002 fb5b 	bl	800b122 <memcpy>
  indx +=  uuid_len;
 8008a6c:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8008a70:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008a74:	4413      	add	r3, r2
 8008a76:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_type;
 8008a7a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008a7e:	3340      	adds	r3, #64	@ 0x40
 8008a80:	443b      	add	r3, r7
 8008a82:	79ba      	ldrb	r2, [r7, #6]
 8008a84:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8008a88:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008a8c:	3301      	adds	r3, #1
 8008a8e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = max_attr_records;
 8008a92:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008a96:	3340      	adds	r3, #64	@ 0x40
 8008a98:	443b      	add	r3, r7
 8008a9a:	797a      	ldrb	r2, [r7, #5]
 8008a9c:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8008aa0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008aa4:	3301      	adds	r3, #1
 8008aa6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008aaa:	f107 0320 	add.w	r3, r7, #32
 8008aae:	2203      	movs	r2, #3
 8008ab0:	2100      	movs	r1, #0
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	f002 fab9 	bl	800b02a <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008ab8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008abc:	2218      	movs	r2, #24
 8008abe:	2100      	movs	r1, #0
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	f002 fab2 	bl	800b02a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008ac6:	233f      	movs	r3, #63	@ 0x3f
 8008ac8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 8008aca:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8008ace:	84fb      	strh	r3, [r7, #38]	@ 0x26
  rq.cparam = (void *)buffer;
 8008ad0:	f107 030c 	add.w	r3, r7, #12
 8008ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.clen = indx;
 8008ad6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008ada:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rparam = &resp;
 8008adc:	f107 0320 	add.w	r3, r7, #32
 8008ae0:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 8008ae2:	2303      	movs	r3, #3
 8008ae4:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 8008ae6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008aea:	2100      	movs	r1, #0
 8008aec:	4618      	mov	r0, r3
 8008aee:	f000 fc11 	bl	8009314 <hci_send_req>
 8008af2:	4603      	mov	r3, r0
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	da01      	bge.n	8008afc <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 8008af8:	23ff      	movs	r3, #255	@ 0xff
 8008afa:	e00c      	b.n	8008b16 <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 8008afc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d002      	beq.n	8008b0a <aci_gatt_add_serv+0xfe>
    return resp.status;
 8008b04:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008b08:	e005      	b.n	8008b16 <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 8008b0a:	f8b7 3021 	ldrh.w	r3, [r7, #33]	@ 0x21
 8008b0e:	b29a      	uxth	r2, r3
 8008b10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b12:	801a      	strh	r2, [r3, #0]

  return 0;
 8008b14:	2300      	movs	r3, #0
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	3740      	adds	r7, #64	@ 0x40
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}

08008b1e <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 8008b1e:	b580      	push	{r7, lr}
 8008b20:	b092      	sub	sp, #72	@ 0x48
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	603a      	str	r2, [r7, #0]
 8008b26:	461a      	mov	r2, r3
 8008b28:	4603      	mov	r3, r0
 8008b2a:	80fb      	strh	r3, [r7, #6]
 8008b2c:	460b      	mov	r3, r1
 8008b2e:	717b      	strb	r3, [r7, #5]
 8008b30:	4613      	mov	r3, r2
 8008b32:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8008b34:	2300      	movs	r3, #0
 8008b36:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  serviceHandle = htobs(serviceHandle);
 8008b3a:	88fb      	ldrh	r3, [r7, #6]
 8008b3c:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 8008b3e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008b42:	f107 020c 	add.w	r2, r7, #12
 8008b46:	4413      	add	r3, r2
 8008b48:	88fa      	ldrh	r2, [r7, #6]
 8008b4a:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008b4c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008b50:	3302      	adds	r3, #2
 8008b52:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charUuidType;
 8008b56:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008b5a:	3348      	adds	r3, #72	@ 0x48
 8008b5c:	443b      	add	r3, r7
 8008b5e:	797a      	ldrb	r2, [r7, #5]
 8008b60:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008b64:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008b68:	3301      	adds	r3, #1
 8008b6a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  if(charUuidType == UUID_TYPE_16){
 8008b6e:	797b      	ldrb	r3, [r7, #5]
 8008b70:	2b01      	cmp	r3, #1
 8008b72:	d103      	bne.n	8008b7c <aci_gatt_add_char+0x5e>
    uuid_len = 2;
 8008b74:	2302      	movs	r3, #2
 8008b76:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008b7a:	e002      	b.n	8008b82 <aci_gatt_add_char+0x64>
  }
  else {
    uuid_len = 16;
 8008b7c:	2310      	movs	r3, #16
 8008b7e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8008b82:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008b86:	f107 020c 	add.w	r2, r7, #12
 8008b8a:	4413      	add	r3, r2
 8008b8c:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8008b90:	6839      	ldr	r1, [r7, #0]
 8008b92:	4618      	mov	r0, r3
 8008b94:	f002 fac5 	bl	800b122 <memcpy>
  indx +=  uuid_len;
 8008b98:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8008b9c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008ba0:	4413      	add	r3, r2
 8008ba2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charValueLen;
 8008ba6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008baa:	3348      	adds	r3, #72	@ 0x48
 8008bac:	443b      	add	r3, r7
 8008bae:	793a      	ldrb	r2, [r7, #4]
 8008bb0:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008bb4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008bb8:	3301      	adds	r3, #1
 8008bba:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charProperties;
 8008bbe:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008bc2:	3348      	adds	r3, #72	@ 0x48
 8008bc4:	443b      	add	r3, r7
 8008bc6:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8008bca:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008bce:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008bd2:	3301      	adds	r3, #1
 8008bd4:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = secPermissions;
 8008bd8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008bdc:	3348      	adds	r3, #72	@ 0x48
 8008bde:	443b      	add	r3, r7
 8008be0:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8008be4:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008be8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008bec:	3301      	adds	r3, #1
 8008bee:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = gattEvtMask;
 8008bf2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008bf6:	3348      	adds	r3, #72	@ 0x48
 8008bf8:	443b      	add	r3, r7
 8008bfa:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 8008bfe:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008c02:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008c06:	3301      	adds	r3, #1
 8008c08:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = encryKeySize;
 8008c0c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008c10:	3348      	adds	r3, #72	@ 0x48
 8008c12:	443b      	add	r3, r7
 8008c14:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8008c18:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008c1c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008c20:	3301      	adds	r3, #1
 8008c22:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = isVariable;
 8008c26:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008c2a:	3348      	adds	r3, #72	@ 0x48
 8008c2c:	443b      	add	r3, r7
 8008c2e:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 8008c32:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008c36:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008c3a:	3301      	adds	r3, #1
 8008c3c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008c40:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008c44:	2203      	movs	r2, #3
 8008c46:	2100      	movs	r1, #0
 8008c48:	4618      	mov	r0, r3
 8008c4a:	f002 f9ee 	bl	800b02a <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008c4e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008c52:	2218      	movs	r2, #24
 8008c54:	2100      	movs	r1, #0
 8008c56:	4618      	mov	r0, r3
 8008c58:	f002 f9e7 	bl	800b02a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008c5c:	233f      	movs	r3, #63	@ 0x3f
 8008c5e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 8008c60:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8008c64:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 8008c66:	f107 030c 	add.w	r3, r7, #12
 8008c6a:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 8008c6c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008c70:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &resp;
 8008c72:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 8008c78:	2303      	movs	r3, #3
 8008c7a:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 8008c7c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008c80:	2100      	movs	r1, #0
 8008c82:	4618      	mov	r0, r3
 8008c84:	f000 fb46 	bl	8009314 <hci_send_req>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	da01      	bge.n	8008c92 <aci_gatt_add_char+0x174>
    return BLE_STATUS_TIMEOUT;
 8008c8e:	23ff      	movs	r3, #255	@ 0xff
 8008c90:	e00c      	b.n	8008cac <aci_gatt_add_char+0x18e>

  if (resp.status) {
 8008c92:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d002      	beq.n	8008ca0 <aci_gatt_add_char+0x182>
    return resp.status;
 8008c9a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008c9e:	e005      	b.n	8008cac <aci_gatt_add_char+0x18e>
  }
    
  *charHandle = btohs(resp.handle);
 8008ca0:	f8b7 3029 	ldrh.w	r3, [r7, #41]	@ 0x29
 8008ca4:	b29a      	uxth	r2, r3
 8008ca6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008ca8:	801a      	strh	r2, [r3, #0]

  return 0;
 8008caa:	2300      	movs	r3, #0
}
 8008cac:	4618      	mov	r0, r3
 8008cae:	3748      	adds	r7, #72	@ 0x48
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}

08008cb4 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 8008cb4:	b590      	push	{r4, r7, lr}
 8008cb6:	b0ab      	sub	sp, #172	@ 0xac
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	4604      	mov	r4, r0
 8008cbc:	4608      	mov	r0, r1
 8008cbe:	4611      	mov	r1, r2
 8008cc0:	461a      	mov	r2, r3
 8008cc2:	4623      	mov	r3, r4
 8008cc4:	80fb      	strh	r3, [r7, #6]
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	80bb      	strh	r3, [r7, #4]
 8008cca:	460b      	mov	r3, r1
 8008ccc:	70fb      	strb	r3, [r7, #3]
 8008cce:	4613      	mov	r3, r2
 8008cd0:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 8008cd8:	78bb      	ldrb	r3, [r7, #2]
 8008cda:	2b7a      	cmp	r3, #122	@ 0x7a
 8008cdc:	d901      	bls.n	8008ce2 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 8008cde:	2342      	movs	r3, #66	@ 0x42
 8008ce0:	e074      	b.n	8008dcc <aci_gatt_update_char_value+0x118>

  servHandle = htobs(servHandle);
 8008ce2:	88fb      	ldrh	r3, [r7, #6]
 8008ce4:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 8008ce6:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008cea:	f107 0208 	add.w	r2, r7, #8
 8008cee:	4413      	add	r3, r2
 8008cf0:	88fa      	ldrh	r2, [r7, #6]
 8008cf2:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008cf4:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008cf8:	3302      	adds	r3, #2
 8008cfa:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  charHandle = htobs(charHandle);
 8008cfe:	88bb      	ldrh	r3, [r7, #4]
 8008d00:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 8008d02:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d06:	f107 0208 	add.w	r2, r7, #8
 8008d0a:	4413      	add	r3, r2
 8008d0c:	88ba      	ldrh	r2, [r7, #4]
 8008d0e:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008d10:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d14:	3302      	adds	r3, #2
 8008d16:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValOffset;
 8008d1a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d1e:	33a8      	adds	r3, #168	@ 0xa8
 8008d20:	443b      	add	r3, r7
 8008d22:	78fa      	ldrb	r2, [r7, #3]
 8008d24:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8008d28:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d2c:	3301      	adds	r3, #1
 8008d2e:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValueLen;
 8008d32:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d36:	33a8      	adds	r3, #168	@ 0xa8
 8008d38:	443b      	add	r3, r7
 8008d3a:	78ba      	ldrb	r2, [r7, #2]
 8008d3c:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8008d40:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d44:	3301      	adds	r3, #1
 8008d46:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 8008d4a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d4e:	f107 0208 	add.w	r2, r7, #8
 8008d52:	4413      	add	r3, r2
 8008d54:	78ba      	ldrb	r2, [r7, #2]
 8008d56:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f002 f9e1 	bl	800b122 <memcpy>
  indx +=  charValueLen;
 8008d60:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8008d64:	78bb      	ldrb	r3, [r7, #2]
 8008d66:	4413      	add	r3, r2
 8008d68:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008d6c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8008d70:	2218      	movs	r2, #24
 8008d72:	2100      	movs	r1, #0
 8008d74:	4618      	mov	r0, r3
 8008d76:	f002 f958 	bl	800b02a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008d7a:	233f      	movs	r3, #63	@ 0x3f
 8008d7c:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 8008d80:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8008d84:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 8008d88:	f107 0308 	add.w	r3, r7, #8
 8008d8c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 8008d90:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008d94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 8008d98:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 8008d9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 8008da0:	2301      	movs	r3, #1
 8008da2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8008da6:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8008daa:	2100      	movs	r1, #0
 8008dac:	4618      	mov	r0, r3
 8008dae:	f000 fab1 	bl	8009314 <hci_send_req>
 8008db2:	4603      	mov	r3, r0
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	da01      	bge.n	8008dbc <aci_gatt_update_char_value+0x108>
    return BLE_STATUS_TIMEOUT;
 8008db8:	23ff      	movs	r3, #255	@ 0xff
 8008dba:	e007      	b.n	8008dcc <aci_gatt_update_char_value+0x118>

  if (status) {
 8008dbc:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d002      	beq.n	8008dca <aci_gatt_update_char_value+0x116>
    return status;
 8008dc4:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8008dc8:	e000      	b.n	8008dcc <aci_gatt_update_char_value+0x118>
  }

  return 0;
 8008dca:	2300      	movs	r3, #0
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	37ac      	adds	r7, #172	@ 0xac
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd90      	pop	{r4, r7, pc}

08008dd4 <aci_gatt_allow_read>:

  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b08a      	sub	sp, #40	@ 0x28
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	4603      	mov	r3, r0
 8008ddc:	80fb      	strh	r3, [r7, #6]
    struct hci_request rq;
    gatt_allow_read_cp cp;
    uint8_t status;
    
    cp.conn_handle = htobs(conn_handle);
 8008dde:	88fb      	ldrh	r3, [r7, #6]
 8008de0:	81bb      	strh	r3, [r7, #12]

    BLUENRG_memset(&rq, 0, sizeof(rq));
 8008de2:	f107 0310 	add.w	r3, r7, #16
 8008de6:	2218      	movs	r2, #24
 8008de8:	2100      	movs	r1, #0
 8008dea:	4618      	mov	r0, r3
 8008dec:	f002 f91d 	bl	800b02a <memset>
    rq.ogf = OGF_VENDOR_CMD;
 8008df0:	233f      	movs	r3, #63	@ 0x3f
 8008df2:	823b      	strh	r3, [r7, #16]
    rq.ocf = OCF_GATT_ALLOW_READ;
 8008df4:	f240 1327 	movw	r3, #295	@ 0x127
 8008df8:	827b      	strh	r3, [r7, #18]
    rq.cparam = &cp;
 8008dfa:	f107 030c 	add.w	r3, r7, #12
 8008dfe:	61bb      	str	r3, [r7, #24]
    rq.clen = GATT_ALLOW_READ_CP_SIZE;
 8008e00:	2302      	movs	r3, #2
 8008e02:	61fb      	str	r3, [r7, #28]
    rq.rparam = &status;
 8008e04:	f107 030b 	add.w	r3, r7, #11
 8008e08:	623b      	str	r3, [r7, #32]
    rq.rlen = 1;
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	627b      	str	r3, [r7, #36]	@ 0x24

    if (hci_send_req(&rq, FALSE) < 0)
 8008e0e:	f107 0310 	add.w	r3, r7, #16
 8008e12:	2100      	movs	r1, #0
 8008e14:	4618      	mov	r0, r3
 8008e16:	f000 fa7d 	bl	8009314 <hci_send_req>
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	da01      	bge.n	8008e24 <aci_gatt_allow_read+0x50>
      return BLE_STATUS_TIMEOUT;
 8008e20:	23ff      	movs	r3, #255	@ 0xff
 8008e22:	e000      	b.n	8008e26 <aci_gatt_allow_read+0x52>

    return status;
 8008e24:	7afb      	ldrb	r3, [r7, #11]
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	3728      	adds	r7, #40	@ 0x28
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	bd80      	pop	{r7, pc}

08008e2e <aci_hal_read_config_data>:

  return status;
}

tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uint8_t *data)
{
 8008e2e:	b580      	push	{r7, lr}
 8008e30:	b0ac      	sub	sp, #176	@ 0xb0
 8008e32:	af00      	add	r7, sp, #0
 8008e34:	60ba      	str	r2, [r7, #8]
 8008e36:	607b      	str	r3, [r7, #4]
 8008e38:	4603      	mov	r3, r0
 8008e3a:	73fb      	strb	r3, [r7, #15]
 8008e3c:	460b      	mov	r3, r1
 8008e3e:	81bb      	strh	r3, [r7, #12]
  struct hci_request rq;
  hal_read_config_data_cp cp;
  hal_read_config_data_rp rp;
  
  cp.offset = offset;
 8008e40:	7bfb      	ldrb	r3, [r7, #15]
 8008e42:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008e46:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8008e4a:	2218      	movs	r2, #24
 8008e4c:	2100      	movs	r1, #0
 8008e4e:	4618      	mov	r0, r3
 8008e50:	f002 f8eb 	bl	800b02a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008e54:	233f      	movs	r3, #63	@ 0x3f
 8008e56:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
  rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 8008e5a:	230d      	movs	r3, #13
 8008e5c:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  rq.cparam = &cp;
 8008e60:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8008e64:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  rq.clen = sizeof(cp);
 8008e68:	2301      	movs	r3, #1
 8008e6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  rq.rparam = &rp;
 8008e6e:	f107 0314 	add.w	r3, r7, #20
 8008e72:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  rq.rlen = sizeof(rp);
 8008e76:	2380      	movs	r3, #128	@ 0x80
 8008e78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008e7c:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8008e80:	2100      	movs	r1, #0
 8008e82:	4618      	mov	r0, r3
 8008e84:	f000 fa46 	bl	8009314 <hci_send_req>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	da01      	bge.n	8008e92 <aci_hal_read_config_data+0x64>
    return BLE_STATUS_TIMEOUT;
 8008e8e:	23ff      	movs	r3, #255	@ 0xff
 8008e90:	e01e      	b.n	8008ed0 <aci_hal_read_config_data+0xa2>
  
  if(rp.status)
 8008e92:	7d3b      	ldrb	r3, [r7, #20]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d001      	beq.n	8008e9c <aci_hal_read_config_data+0x6e>
    return rp.status;
 8008e98:	7d3b      	ldrb	r3, [r7, #20]
 8008e9a:	e019      	b.n	8008ed0 <aci_hal_read_config_data+0xa2>
  
  *data_len_out_p = rq.rlen-1;
 8008e9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ea0:	b2db      	uxtb	r3, r3
 8008ea2:	3b01      	subs	r3, #1
 8008ea4:	b2da      	uxtb	r2, r3
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	701a      	strb	r2, [r3, #0]
  
  BLUENRG_memcpy(data, rp.data, MIN(data_len, *data_len_out_p));
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	781b      	ldrb	r3, [r3, #0]
 8008eae:	461a      	mov	r2, r3
 8008eb0:	89bb      	ldrh	r3, [r7, #12]
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d201      	bcs.n	8008eba <aci_hal_read_config_data+0x8c>
 8008eb6:	89ba      	ldrh	r2, [r7, #12]
 8008eb8:	e002      	b.n	8008ec0 <aci_hal_read_config_data+0x92>
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	781b      	ldrb	r3, [r3, #0]
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	f107 0314 	add.w	r3, r7, #20
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	f002 f92a 	bl	800b122 <memcpy>
  
  return 0;
 8008ece:	2300      	movs	r3, #0
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	37b0      	adds	r7, #176	@ 0xb0
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}

08008ed8 <aci_hal_set_tx_power_level>:

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b08a      	sub	sp, #40	@ 0x28
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	4603      	mov	r3, r0
 8008ee0:	460a      	mov	r2, r1
 8008ee2:	71fb      	strb	r3, [r7, #7]
 8008ee4:	4613      	mov	r3, r2
 8008ee6:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 8008ee8:	79fb      	ldrb	r3, [r7, #7]
 8008eea:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 8008eec:	79bb      	ldrb	r3, [r7, #6]
 8008eee:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008ef0:	f107 0310 	add.w	r3, r7, #16
 8008ef4:	2218      	movs	r2, #24
 8008ef6:	2100      	movs	r1, #0
 8008ef8:	4618      	mov	r0, r3
 8008efa:	f002 f896 	bl	800b02a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008efe:	233f      	movs	r3, #63	@ 0x3f
 8008f00:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 8008f02:	230f      	movs	r3, #15
 8008f04:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 8008f06:	f107 030c 	add.w	r3, r7, #12
 8008f0a:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 8008f0c:	2302      	movs	r3, #2
 8008f0e:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 8008f10:	f107 030b 	add.w	r3, r7, #11
 8008f14:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 8008f16:	2301      	movs	r3, #1
 8008f18:	627b      	str	r3, [r7, #36]	@ 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 8008f1a:	f107 0310 	add.w	r3, r7, #16
 8008f1e:	2100      	movs	r1, #0
 8008f20:	4618      	mov	r0, r3
 8008f22:	f000 f9f7 	bl	8009314 <hci_send_req>
 8008f26:	4603      	mov	r3, r0
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	da01      	bge.n	8008f30 <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 8008f2c:	23ff      	movs	r3, #255	@ 0xff
 8008f2e:	e000      	b.n	8008f32 <aci_hal_set_tx_power_level+0x5a>

  return status;
 8008f30:	7afb      	ldrb	r3, [r7, #11]
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	3728      	adds	r7, #40	@ 0x28
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}

08008f3a <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 8008f3a:	b590      	push	{r4, r7, lr}
 8008f3c:	b089      	sub	sp, #36	@ 0x24
 8008f3e:	af02      	add	r7, sp, #8
 8008f40:	6078      	str	r0, [r7, #4]
 8008f42:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 8008f44:	f107 0410 	add.w	r4, r7, #16
 8008f48:	f107 0215 	add.w	r2, r7, #21
 8008f4c:	f107 0112 	add.w	r1, r7, #18
 8008f50:	f107 0016 	add.w	r0, r7, #22
 8008f54:	f107 030e 	add.w	r3, r7, #14
 8008f58:	9300      	str	r3, [sp, #0]
 8008f5a:	4623      	mov	r3, r4
 8008f5c:	f000 f851 	bl	8009002 <hci_le_read_local_version>
 8008f60:	4603      	mov	r3, r0
 8008f62:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 8008f64:	7dfb      	ldrb	r3, [r7, #23]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d124      	bne.n	8008fb4 <getBlueNRGVersion+0x7a>
    *hwVersion = hci_revision >> 8;
 8008f6a:	8a7b      	ldrh	r3, [r7, #18]
 8008f6c:	0a1b      	lsrs	r3, r3, #8
 8008f6e:	b29b      	uxth	r3, r3
 8008f70:	b2da      	uxtb	r2, r3
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 8008f76:	8a7b      	ldrh	r3, [r7, #18]
 8008f78:	021b      	lsls	r3, r3, #8
 8008f7a:	b29a      	uxth	r2, r3
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	881b      	ldrh	r3, [r3, #0]
 8008f84:	b21a      	sxth	r2, r3
 8008f86:	89fb      	ldrh	r3, [r7, #14]
 8008f88:	b21b      	sxth	r3, r3
 8008f8a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008f8e:	b21b      	sxth	r3, r3
 8008f90:	4313      	orrs	r3, r2
 8008f92:	b21b      	sxth	r3, r3
 8008f94:	b29a      	uxth	r2, r3
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	881b      	ldrh	r3, [r3, #0]
 8008f9e:	b21a      	sxth	r2, r3
 8008fa0:	89fb      	ldrh	r3, [r7, #14]
 8008fa2:	b21b      	sxth	r3, r3
 8008fa4:	f003 030f 	and.w	r3, r3, #15
 8008fa8:	b21b      	sxth	r3, r3
 8008faa:	4313      	orrs	r3, r2
 8008fac:	b21b      	sxth	r3, r3
 8008fae:	b29a      	uxth	r2, r3
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	801a      	strh	r2, [r3, #0]
  }
  return status;
 8008fb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	371c      	adds	r7, #28
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd90      	pop	{r4, r7, pc}

08008fbe <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 8008fbe:	b580      	push	{r7, lr}
 8008fc0:	b088      	sub	sp, #32
 8008fc2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008fc4:	f107 0308 	add.w	r3, r7, #8
 8008fc8:	2218      	movs	r2, #24
 8008fca:	2100      	movs	r1, #0
 8008fcc:	4618      	mov	r0, r3
 8008fce:	f002 f82c 	bl	800b02a <memset>
  rq.ogf = OGF_HOST_CTL;
 8008fd2:	2303      	movs	r3, #3
 8008fd4:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 8008fd6:	2303      	movs	r3, #3
 8008fd8:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8008fda:	1dfb      	adds	r3, r7, #7
 8008fdc:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8008fde:	2301      	movs	r3, #1
 8008fe0:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008fe2:	f107 0308 	add.w	r3, r7, #8
 8008fe6:	2100      	movs	r1, #0
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f000 f993 	bl	8009314 <hci_send_req>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	da01      	bge.n	8008ff8 <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 8008ff4:	23ff      	movs	r3, #255	@ 0xff
 8008ff6:	e000      	b.n	8008ffa <hci_reset+0x3c>
  
  return status;  
 8008ff8:	79fb      	ldrb	r3, [r7, #7]
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3720      	adds	r7, #32
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}

08009002 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 8009002:	b580      	push	{r7, lr}
 8009004:	b08e      	sub	sp, #56	@ 0x38
 8009006:	af00      	add	r7, sp, #0
 8009008:	60f8      	str	r0, [r7, #12]
 800900a:	60b9      	str	r1, [r7, #8]
 800900c:	607a      	str	r2, [r7, #4]
 800900e:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8009010:	f107 0314 	add.w	r3, r7, #20
 8009014:	2209      	movs	r2, #9
 8009016:	2100      	movs	r1, #0
 8009018:	4618      	mov	r0, r3
 800901a:	f002 f806 	bl	800b02a <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800901e:	f107 0320 	add.w	r3, r7, #32
 8009022:	2218      	movs	r2, #24
 8009024:	2100      	movs	r1, #0
 8009026:	4618      	mov	r0, r3
 8009028:	f001 ffff 	bl	800b02a <memset>
  rq.ogf = OGF_INFO_PARAM;
 800902c:	2304      	movs	r3, #4
 800902e:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 8009030:	2301      	movs	r3, #1
 8009032:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = NULL;
 8009034:	2300      	movs	r3, #0
 8009036:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = 0;
 8009038:	2300      	movs	r3, #0
 800903a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 800903c:	f107 0314 	add.w	r3, r7, #20
 8009040:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 8009042:	2309      	movs	r3, #9
 8009044:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8009046:	f107 0320 	add.w	r3, r7, #32
 800904a:	2100      	movs	r1, #0
 800904c:	4618      	mov	r0, r3
 800904e:	f000 f961 	bl	8009314 <hci_send_req>
 8009052:	4603      	mov	r3, r0
 8009054:	2b00      	cmp	r3, #0
 8009056:	da01      	bge.n	800905c <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 8009058:	23ff      	movs	r3, #255	@ 0xff
 800905a:	e018      	b.n	800908e <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 800905c:	7d3b      	ldrb	r3, [r7, #20]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d001      	beq.n	8009066 <hci_le_read_local_version+0x64>
    return resp.status;
 8009062:	7d3b      	ldrb	r3, [r7, #20]
 8009064:	e013      	b.n	800908e <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 8009066:	7d7a      	ldrb	r2, [r7, #21]
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 800906c:	8afa      	ldrh	r2, [r7, #22]
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 8009072:	7e3a      	ldrb	r2, [r7, #24]
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 8009078:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800907c:	b29a      	uxth	r2, r3
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 8009082:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 8009086:	b29a      	uxth	r2, r3
 8009088:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800908a:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800908c:	2300      	movs	r3, #0
}
 800908e:	4618      	mov	r0, r3
 8009090:	3738      	adds	r7, #56	@ 0x38
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}

08009096 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 8009096:	b580      	push	{r7, lr}
 8009098:	b092      	sub	sp, #72	@ 0x48
 800909a:	af00      	add	r7, sp, #0
 800909c:	4603      	mov	r3, r0
 800909e:	6039      	str	r1, [r7, #0]
 80090a0:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 80090a2:	f107 0310 	add.w	r3, r7, #16
 80090a6:	2220      	movs	r2, #32
 80090a8:	2100      	movs	r1, #0
 80090aa:	4618      	mov	r0, r3
 80090ac:	f001 ffbd 	bl	800b02a <memset>
  scan_resp_cp.length = length;
 80090b0:	79fb      	ldrb	r3, [r7, #7]
 80090b2:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 80090b4:	79fb      	ldrb	r3, [r7, #7]
 80090b6:	2b1f      	cmp	r3, #31
 80090b8:	bf28      	it	cs
 80090ba:	231f      	movcs	r3, #31
 80090bc:	b2db      	uxtb	r3, r3
 80090be:	461a      	mov	r2, r3
 80090c0:	f107 0310 	add.w	r3, r7, #16
 80090c4:	3301      	adds	r3, #1
 80090c6:	6839      	ldr	r1, [r7, #0]
 80090c8:	4618      	mov	r0, r3
 80090ca:	f002 f82a 	bl	800b122 <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80090ce:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80090d2:	2218      	movs	r2, #24
 80090d4:	2100      	movs	r1, #0
 80090d6:	4618      	mov	r0, r3
 80090d8:	f001 ffa7 	bl	800b02a <memset>
  rq.ogf = OGF_LE_CTL;
 80090dc:	2308      	movs	r3, #8
 80090de:	863b      	strh	r3, [r7, #48]	@ 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 80090e0:	2309      	movs	r3, #9
 80090e2:	867b      	strh	r3, [r7, #50]	@ 0x32
  rq.cparam = &scan_resp_cp;
 80090e4:	f107 0310 	add.w	r3, r7, #16
 80090e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 80090ea:	2320      	movs	r3, #32
 80090ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rparam = &status;
 80090ee:	f107 030f 	add.w	r3, r7, #15
 80090f2:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rlen = 1;
 80090f4:	2301      	movs	r3, #1
 80090f6:	647b      	str	r3, [r7, #68]	@ 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 80090f8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80090fc:	2100      	movs	r1, #0
 80090fe:	4618      	mov	r0, r3
 8009100:	f000 f908 	bl	8009314 <hci_send_req>
 8009104:	4603      	mov	r3, r0
 8009106:	2b00      	cmp	r3, #0
 8009108:	da01      	bge.n	800910e <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 800910a:	23ff      	movs	r3, #255	@ 0xff
 800910c:	e000      	b.n	8009110 <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 800910e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009110:	4618      	mov	r0, r3
 8009112:	3748      	adds	r7, #72	@ 0x48
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}

08009118 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 8009118:	b480      	push	{r7}
 800911a:	b085      	sub	sp, #20
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	3308      	adds	r3, #8
 8009124:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	781b      	ldrb	r3, [r3, #0]
 800912a:	2b04      	cmp	r3, #4
 800912c:	d001      	beq.n	8009132 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 800912e:	2301      	movs	r3, #1
 8009130:	e00c      	b.n	800914c <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	3302      	adds	r3, #2
 8009136:	781b      	ldrb	r3, [r3, #0]
 8009138:	461a      	mov	r2, r3
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009140:	3b03      	subs	r3, #3
 8009142:	429a      	cmp	r2, r3
 8009144:	d001      	beq.n	800914a <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 8009146:	2302      	movs	r3, #2
 8009148:	e000      	b.n	800914c <verify_packet+0x34>
  
  return 0;      
 800914a:	2300      	movs	r3, #0
}
 800914c:	4618      	mov	r0, r3
 800914e:	3714      	adds	r7, #20
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr

08009158 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b0a6      	sub	sp, #152	@ 0x98
 800915c:	af00      	add	r7, sp, #0
 800915e:	607b      	str	r3, [r7, #4]
 8009160:	4603      	mov	r3, r0
 8009162:	81fb      	strh	r3, [r7, #14]
 8009164:	460b      	mov	r3, r1
 8009166:	81bb      	strh	r3, [r7, #12]
 8009168:	4613      	mov	r3, r2
 800916a:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800916c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009170:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009174:	b21a      	sxth	r2, r3
 8009176:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800917a:	029b      	lsls	r3, r3, #10
 800917c:	b21b      	sxth	r3, r3
 800917e:	4313      	orrs	r3, r2
 8009180:	b21b      	sxth	r3, r3
 8009182:	b29b      	uxth	r3, r3
 8009184:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 8009186:	7afb      	ldrb	r3, [r7, #11]
 8009188:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800918a:	2301      	movs	r3, #1
 800918c:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 800918e:	f107 0318 	add.w	r3, r7, #24
 8009192:	3301      	adds	r3, #1
 8009194:	461a      	mov	r2, r3
 8009196:	f107 0314 	add.w	r3, r7, #20
 800919a:	8819      	ldrh	r1, [r3, #0]
 800919c:	789b      	ldrb	r3, [r3, #2]
 800919e:	8011      	strh	r1, [r2, #0]
 80091a0:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 80091a2:	f107 0318 	add.w	r3, r7, #24
 80091a6:	3304      	adds	r3, #4
 80091a8:	7afa      	ldrb	r2, [r7, #11]
 80091aa:	6879      	ldr	r1, [r7, #4]
 80091ac:	4618      	mov	r0, r3
 80091ae:	f001 ffb8 	bl	800b122 <memcpy>
  
  if (hciContext.io.Send)
 80091b2:	4b09      	ldr	r3, [pc, #36]	@ (80091d8 <send_cmd+0x80>)
 80091b4:	691b      	ldr	r3, [r3, #16]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d009      	beq.n	80091ce <send_cmd+0x76>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 80091ba:	4b07      	ldr	r3, [pc, #28]	@ (80091d8 <send_cmd+0x80>)
 80091bc:	691b      	ldr	r3, [r3, #16]
 80091be:	7afa      	ldrb	r2, [r7, #11]
 80091c0:	b292      	uxth	r2, r2
 80091c2:	3204      	adds	r2, #4
 80091c4:	b291      	uxth	r1, r2
 80091c6:	f107 0218 	add.w	r2, r7, #24
 80091ca:	4610      	mov	r0, r2
 80091cc:	4798      	blx	r3
  }
}
 80091ce:	bf00      	nop
 80091d0:	3798      	adds	r7, #152	@ 0x98
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}
 80091d6:	bf00      	nop
 80091d8:	20001fc8 	.word	0x20001fc8

080091dc <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b084      	sub	sp, #16
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
 80091e4:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 80091e6:	e00a      	b.n	80091fe <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 80091e8:	f107 030c 	add.w	r3, r7, #12
 80091ec:	4619      	mov	r1, r3
 80091ee:	6838      	ldr	r0, [r7, #0]
 80091f0:	f000 fae8 	bl	80097c4 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	4619      	mov	r1, r3
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f000 fa4f 	bl	800969c <list_insert_head>
  while (!list_is_empty(src_list))
 80091fe:	6838      	ldr	r0, [r7, #0]
 8009200:	f000 fa2a 	bl	8009658 <list_is_empty>
 8009204:	4603      	mov	r3, r0
 8009206:	2b00      	cmp	r3, #0
 8009208:	d0ee      	beq.n	80091e8 <move_list+0xc>
  }
}
 800920a:	bf00      	nop
 800920c:	bf00      	nop
 800920e:	3710      	adds	r7, #16
 8009210:	46bd      	mov	sp, r7
 8009212:	bd80      	pop	{r7, pc}

08009214 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b082      	sub	sp, #8
 8009218:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800921a:	e009      	b.n	8009230 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800921c:	1d3b      	adds	r3, r7, #4
 800921e:	4619      	mov	r1, r3
 8009220:	4809      	ldr	r0, [pc, #36]	@ (8009248 <free_event_list+0x34>)
 8009222:	f000 faa8 	bl	8009776 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	4619      	mov	r1, r3
 800922a:	4808      	ldr	r0, [pc, #32]	@ (800924c <free_event_list+0x38>)
 800922c:	f000 fa5c 	bl	80096e8 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8009230:	4806      	ldr	r0, [pc, #24]	@ (800924c <free_event_list+0x38>)
 8009232:	f000 faee 	bl	8009812 <list_get_size>
 8009236:	4603      	mov	r3, r0
 8009238:	2b01      	cmp	r3, #1
 800923a:	ddef      	ble.n	800921c <free_event_list+0x8>
  }
}
 800923c:	bf00      	nop
 800923e:	bf00      	nop
 8009240:	3708      	adds	r7, #8
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}
 8009246:	bf00      	nop
 8009248:	20001d04 	.word	0x20001d04
 800924c:	20001cfc 	.word	0x20001cfc

08009250 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b084      	sub	sp, #16
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d002      	beq.n	8009266 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 8009260:	4a18      	ldr	r2, [pc, #96]	@ (80092c4 <hci_init+0x74>)
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8009266:	4818      	ldr	r0, [pc, #96]	@ (80092c8 <hci_init+0x78>)
 8009268:	f000 f9e6 	bl	8009638 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 800926c:	4817      	ldr	r0, [pc, #92]	@ (80092cc <hci_init+0x7c>)
 800926e:	f000 f9e3 	bl	8009638 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8009272:	f7f8 fbd3 	bl	8001a1c <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8009276:	2300      	movs	r3, #0
 8009278:	73fb      	strb	r3, [r7, #15]
 800927a:	e00c      	b.n	8009296 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800927c:	7bfb      	ldrb	r3, [r7, #15]
 800927e:	228c      	movs	r2, #140	@ 0x8c
 8009280:	fb02 f303 	mul.w	r3, r2, r3
 8009284:	4a12      	ldr	r2, [pc, #72]	@ (80092d0 <hci_init+0x80>)
 8009286:	4413      	add	r3, r2
 8009288:	4619      	mov	r1, r3
 800928a:	480f      	ldr	r0, [pc, #60]	@ (80092c8 <hci_init+0x78>)
 800928c:	f000 fa2c 	bl	80096e8 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8009290:	7bfb      	ldrb	r3, [r7, #15]
 8009292:	3301      	adds	r3, #1
 8009294:	73fb      	strb	r3, [r7, #15]
 8009296:	7bfb      	ldrb	r3, [r7, #15]
 8009298:	2b04      	cmp	r3, #4
 800929a:	d9ef      	bls.n	800927c <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 800929c:	4b09      	ldr	r3, [pc, #36]	@ (80092c4 <hci_init+0x74>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d003      	beq.n	80092ac <hci_init+0x5c>
 80092a4:	4b07      	ldr	r3, [pc, #28]	@ (80092c4 <hci_init+0x74>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	2000      	movs	r0, #0
 80092aa:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 80092ac:	4b05      	ldr	r3, [pc, #20]	@ (80092c4 <hci_init+0x74>)
 80092ae:	689b      	ldr	r3, [r3, #8]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d002      	beq.n	80092ba <hci_init+0x6a>
 80092b4:	4b03      	ldr	r3, [pc, #12]	@ (80092c4 <hci_init+0x74>)
 80092b6:	689b      	ldr	r3, [r3, #8]
 80092b8:	4798      	blx	r3
}
 80092ba:	bf00      	nop
 80092bc:	3710      	adds	r7, #16
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}
 80092c2:	bf00      	nop
 80092c4:	20001fc8 	.word	0x20001fc8
 80092c8:	20001cfc 	.word	0x20001cfc
 80092cc:	20001d04 	.word	0x20001d04
 80092d0:	20001d0c 	.word	0x20001d0c

080092d4 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 80092d4:	b480      	push	{r7}
 80092d6:	b083      	sub	sp, #12
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4a0b      	ldr	r2, [pc, #44]	@ (8009310 <hci_register_io_bus+0x3c>)
 80092e2:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	68db      	ldr	r3, [r3, #12]
 80092e8:	4a09      	ldr	r2, [pc, #36]	@ (8009310 <hci_register_io_bus+0x3c>)
 80092ea:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	691b      	ldr	r3, [r3, #16]
 80092f0:	4a07      	ldr	r2, [pc, #28]	@ (8009310 <hci_register_io_bus+0x3c>)
 80092f2:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	699b      	ldr	r3, [r3, #24]
 80092f8:	4a05      	ldr	r2, [pc, #20]	@ (8009310 <hci_register_io_bus+0x3c>)
 80092fa:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	689b      	ldr	r3, [r3, #8]
 8009300:	4a03      	ldr	r2, [pc, #12]	@ (8009310 <hci_register_io_bus+0x3c>)
 8009302:	6093      	str	r3, [r2, #8]
}
 8009304:	bf00      	nop
 8009306:	370c      	adds	r7, #12
 8009308:	46bd      	mov	sp, r7
 800930a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930e:	4770      	bx	lr
 8009310:	20001fc8 	.word	0x20001fc8

08009314 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b08e      	sub	sp, #56	@ 0x38
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
 800931c:	460b      	mov	r3, r1
 800931e:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	885b      	ldrh	r3, [r3, #2]
 8009324:	b21b      	sxth	r3, r3
 8009326:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800932a:	b21a      	sxth	r2, r3
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	881b      	ldrh	r3, [r3, #0]
 8009330:	b21b      	sxth	r3, r3
 8009332:	029b      	lsls	r3, r3, #10
 8009334:	b21b      	sxth	r3, r3
 8009336:	4313      	orrs	r3, r2
 8009338:	b21b      	sxth	r3, r3
 800933a:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 800933c:	2300      	movs	r3, #0
 800933e:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8009340:	f107 0308 	add.w	r3, r7, #8
 8009344:	4618      	mov	r0, r3
 8009346:	f000 f977 	bl	8009638 <list_init_head>

  free_event_list();
 800934a:	f7ff ff63 	bl	8009214 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	8818      	ldrh	r0, [r3, #0]
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	8859      	ldrh	r1, [r3, #2]
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	68db      	ldr	r3, [r3, #12]
 800935a:	b2da      	uxtb	r2, r3
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	689b      	ldr	r3, [r3, #8]
 8009360:	f7ff fefa 	bl	8009158 <send_cmd>
  
  if (async)
 8009364:	78fb      	ldrb	r3, [r7, #3]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d001      	beq.n	800936e <hci_send_req+0x5a>
  {
    return 0;
 800936a:	2300      	movs	r3, #0
 800936c:	e0e2      	b.n	8009534 <hci_send_req+0x220>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 800936e:	f7fa f8a5 	bl	80034bc <HAL_GetTick>
 8009372:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8009374:	f7fa f8a2 	bl	80034bc <HAL_GetTick>
 8009378:	4602      	mov	r2, r0
 800937a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800937c:	1ad3      	subs	r3, r2, r3
 800937e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009382:	f200 80b3 	bhi.w	80094ec <hci_send_req+0x1d8>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8009386:	486d      	ldr	r0, [pc, #436]	@ (800953c <hci_send_req+0x228>)
 8009388:	f000 f966 	bl	8009658 <list_is_empty>
 800938c:	4603      	mov	r3, r0
 800938e:	2b00      	cmp	r3, #0
 8009390:	d000      	beq.n	8009394 <hci_send_req+0x80>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8009392:	e7ef      	b.n	8009374 <hci_send_req+0x60>
      {
        break;
 8009394:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8009396:	f107 0310 	add.w	r3, r7, #16
 800939a:	4619      	mov	r1, r3
 800939c:	4867      	ldr	r0, [pc, #412]	@ (800953c <hci_send_req+0x228>)
 800939e:	f000 f9ea 	bl	8009776 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	3308      	adds	r3, #8
 80093a6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 80093a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093aa:	781b      	ldrb	r3, [r3, #0]
 80093ac:	2b04      	cmp	r3, #4
 80093ae:	d17f      	bne.n	80094b0 <hci_send_req+0x19c>
    {
      event_pckt = (void *)(hci_hdr->data);
 80093b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093b2:	3301      	adds	r3, #1
 80093b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 80093b6:	693b      	ldr	r3, [r7, #16]
 80093b8:	3308      	adds	r3, #8
 80093ba:	3303      	adds	r3, #3
 80093bc:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80093c4:	3b03      	subs	r3, #3
 80093c6:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 80093c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093ca:	781b      	ldrb	r3, [r3, #0]
 80093cc:	2b3e      	cmp	r3, #62	@ 0x3e
 80093ce:	d04c      	beq.n	800946a <hci_send_req+0x156>
 80093d0:	2b3e      	cmp	r3, #62	@ 0x3e
 80093d2:	dc68      	bgt.n	80094a6 <hci_send_req+0x192>
 80093d4:	2b10      	cmp	r3, #16
 80093d6:	f000 808b 	beq.w	80094f0 <hci_send_req+0x1dc>
 80093da:	2b10      	cmp	r3, #16
 80093dc:	dc63      	bgt.n	80094a6 <hci_send_req+0x192>
 80093de:	2b0e      	cmp	r3, #14
 80093e0:	d023      	beq.n	800942a <hci_send_req+0x116>
 80093e2:	2b0f      	cmp	r3, #15
 80093e4:	d15f      	bne.n	80094a6 <hci_send_req+0x192>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 80093e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093e8:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 80093ea:	69bb      	ldr	r3, [r7, #24]
 80093ec:	885b      	ldrh	r3, [r3, #2]
 80093ee:	b29b      	uxth	r3, r3
 80093f0:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80093f2:	429a      	cmp	r2, r3
 80093f4:	d17e      	bne.n	80094f4 <hci_send_req+0x1e0>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	685b      	ldr	r3, [r3, #4]
 80093fa:	2b0f      	cmp	r3, #15
 80093fc:	d004      	beq.n	8009408 <hci_send_req+0xf4>
          if (cs->status) {
 80093fe:	69bb      	ldr	r3, [r7, #24]
 8009400:	781b      	ldrb	r3, [r3, #0]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d051      	beq.n	80094aa <hci_send_req+0x196>
            goto failed;
 8009406:	e078      	b.n	80094fa <hci_send_req+0x1e6>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	695a      	ldr	r2, [r3, #20]
 800940c:	6a3b      	ldr	r3, [r7, #32]
 800940e:	429a      	cmp	r2, r3
 8009410:	bf28      	it	cs
 8009412:	461a      	movcs	r2, r3
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6918      	ldr	r0, [r3, #16]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	695b      	ldr	r3, [r3, #20]
 8009420:	461a      	mov	r2, r3
 8009422:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009424:	f001 fe7d 	bl	800b122 <memcpy>
        goto done;
 8009428:	e078      	b.n	800951c <hci_send_req+0x208>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 800942a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800942c:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 800942e:	697b      	ldr	r3, [r7, #20]
 8009430:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009434:	b29b      	uxth	r3, r3
 8009436:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009438:	429a      	cmp	r2, r3
 800943a:	d15d      	bne.n	80094f8 <hci_send_req+0x1e4>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 800943c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800943e:	3303      	adds	r3, #3
 8009440:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 8009442:	6a3b      	ldr	r3, [r7, #32]
 8009444:	3b03      	subs	r3, #3
 8009446:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	695a      	ldr	r2, [r3, #20]
 800944c:	6a3b      	ldr	r3, [r7, #32]
 800944e:	429a      	cmp	r2, r3
 8009450:	bf28      	it	cs
 8009452:	461a      	movcs	r2, r3
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	6918      	ldr	r0, [r3, #16]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	695b      	ldr	r3, [r3, #20]
 8009460:	461a      	mov	r2, r3
 8009462:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009464:	f001 fe5d 	bl	800b122 <memcpy>
        goto done;
 8009468:	e058      	b.n	800951c <hci_send_req+0x208>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 800946a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800946c:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 800946e:	69fb      	ldr	r3, [r7, #28]
 8009470:	781b      	ldrb	r3, [r3, #0]
 8009472:	461a      	mov	r2, r3
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	685b      	ldr	r3, [r3, #4]
 8009478:	429a      	cmp	r2, r3
 800947a:	d118      	bne.n	80094ae <hci_send_req+0x19a>
          break;
      
        len -= 1;
 800947c:	6a3b      	ldr	r3, [r7, #32]
 800947e:	3b01      	subs	r3, #1
 8009480:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	695a      	ldr	r2, [r3, #20]
 8009486:	6a3b      	ldr	r3, [r7, #32]
 8009488:	429a      	cmp	r2, r3
 800948a:	bf28      	it	cs
 800948c:	461a      	movcs	r2, r3
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6918      	ldr	r0, [r3, #16]
 8009496:	69fb      	ldr	r3, [r7, #28]
 8009498:	1c59      	adds	r1, r3, #1
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	695b      	ldr	r3, [r3, #20]
 800949e:	461a      	mov	r2, r3
 80094a0:	f001 fe3f 	bl	800b122 <memcpy>
        goto done;
 80094a4:	e03a      	b.n	800951c <hci_send_req+0x208>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 80094a6:	bf00      	nop
 80094a8:	e002      	b.n	80094b0 <hci_send_req+0x19c>
          break;
 80094aa:	bf00      	nop
 80094ac:	e000      	b.n	80094b0 <hci_send_req+0x19c>
          break;
 80094ae:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 80094b0:	4823      	ldr	r0, [pc, #140]	@ (8009540 <hci_send_req+0x22c>)
 80094b2:	f000 f8d1 	bl	8009658 <list_is_empty>
 80094b6:	4603      	mov	r3, r0
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d00d      	beq.n	80094d8 <hci_send_req+0x1c4>
 80094bc:	481f      	ldr	r0, [pc, #124]	@ (800953c <hci_send_req+0x228>)
 80094be:	f000 f8cb 	bl	8009658 <list_is_empty>
 80094c2:	4603      	mov	r3, r0
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d007      	beq.n	80094d8 <hci_send_req+0x1c4>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 80094c8:	693b      	ldr	r3, [r7, #16]
 80094ca:	4619      	mov	r1, r3
 80094cc:	481c      	ldr	r0, [pc, #112]	@ (8009540 <hci_send_req+0x22c>)
 80094ce:	f000 f90b 	bl	80096e8 <list_insert_tail>
      hciReadPacket=NULL;
 80094d2:	2300      	movs	r3, #0
 80094d4:	613b      	str	r3, [r7, #16]
 80094d6:	e008      	b.n	80094ea <hci_send_req+0x1d6>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 80094d8:	693a      	ldr	r2, [r7, #16]
 80094da:	f107 0308 	add.w	r3, r7, #8
 80094de:	4611      	mov	r1, r2
 80094e0:	4618      	mov	r0, r3
 80094e2:	f000 f901 	bl	80096e8 <list_insert_tail>
      hciReadPacket=NULL;
 80094e6:	2300      	movs	r3, #0
 80094e8:	613b      	str	r3, [r7, #16]
  {
 80094ea:	e740      	b.n	800936e <hci_send_req+0x5a>
        goto failed;
 80094ec:	bf00      	nop
 80094ee:	e004      	b.n	80094fa <hci_send_req+0x1e6>
        goto failed;
 80094f0:	bf00      	nop
 80094f2:	e002      	b.n	80094fa <hci_send_req+0x1e6>
          goto failed;
 80094f4:	bf00      	nop
 80094f6:	e000      	b.n	80094fa <hci_send_req+0x1e6>
          goto failed;
 80094f8:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 80094fa:	693b      	ldr	r3, [r7, #16]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d004      	beq.n	800950a <hci_send_req+0x1f6>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	4619      	mov	r1, r3
 8009504:	480e      	ldr	r0, [pc, #56]	@ (8009540 <hci_send_req+0x22c>)
 8009506:	f000 f8c9 	bl	800969c <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800950a:	f107 0308 	add.w	r3, r7, #8
 800950e:	4619      	mov	r1, r3
 8009510:	480a      	ldr	r0, [pc, #40]	@ (800953c <hci_send_req+0x228>)
 8009512:	f7ff fe63 	bl	80091dc <move_list>

  return -1;
 8009516:	f04f 33ff 	mov.w	r3, #4294967295
 800951a:	e00b      	b.n	8009534 <hci_send_req+0x220>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	4619      	mov	r1, r3
 8009520:	4807      	ldr	r0, [pc, #28]	@ (8009540 <hci_send_req+0x22c>)
 8009522:	f000 f8bb 	bl	800969c <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8009526:	f107 0308 	add.w	r3, r7, #8
 800952a:	4619      	mov	r1, r3
 800952c:	4803      	ldr	r0, [pc, #12]	@ (800953c <hci_send_req+0x228>)
 800952e:	f7ff fe55 	bl	80091dc <move_list>

  return 0;
 8009532:	2300      	movs	r3, #0
}
 8009534:	4618      	mov	r0, r3
 8009536:	3738      	adds	r7, #56	@ 0x38
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}
 800953c:	20001d04 	.word	0x20001d04
 8009540:	20001cfc 	.word	0x20001cfc

08009544 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b082      	sub	sp, #8
 8009548:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800954a:	2300      	movs	r3, #0
 800954c:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800954e:	e013      	b.n	8009578 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 8009550:	1d3b      	adds	r3, r7, #4
 8009552:	4619      	mov	r1, r3
 8009554:	480e      	ldr	r0, [pc, #56]	@ (8009590 <hci_user_evt_proc+0x4c>)
 8009556:	f000 f90e 	bl	8009776 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800955a:	4b0e      	ldr	r3, [pc, #56]	@ (8009594 <hci_user_evt_proc+0x50>)
 800955c:	69db      	ldr	r3, [r3, #28]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d005      	beq.n	800956e <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 8009562:	4b0c      	ldr	r3, [pc, #48]	@ (8009594 <hci_user_evt_proc+0x50>)
 8009564:	69db      	ldr	r3, [r3, #28]
 8009566:	687a      	ldr	r2, [r7, #4]
 8009568:	3208      	adds	r2, #8
 800956a:	4610      	mov	r0, r2
 800956c:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	4619      	mov	r1, r3
 8009572:	4809      	ldr	r0, [pc, #36]	@ (8009598 <hci_user_evt_proc+0x54>)
 8009574:	f000 f8b8 	bl	80096e8 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8009578:	4805      	ldr	r0, [pc, #20]	@ (8009590 <hci_user_evt_proc+0x4c>)
 800957a:	f000 f86d 	bl	8009658 <list_is_empty>
 800957e:	4603      	mov	r3, r0
 8009580:	2b00      	cmp	r3, #0
 8009582:	d0e5      	beq.n	8009550 <hci_user_evt_proc+0xc>
  }
}
 8009584:	bf00      	nop
 8009586:	bf00      	nop
 8009588:	3708      	adds	r7, #8
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}
 800958e:	bf00      	nop
 8009590:	20001d04 	.word	0x20001d04
 8009594:	20001fc8 	.word	0x20001fc8
 8009598:	20001cfc 	.word	0x20001cfc

0800959c <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b086      	sub	sp, #24
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 80095a4:	2300      	movs	r3, #0
 80095a6:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 80095a8:	2300      	movs	r3, #0
 80095aa:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 80095ac:	481f      	ldr	r0, [pc, #124]	@ (800962c <hci_notify_asynch_evt+0x90>)
 80095ae:	f000 f853 	bl	8009658 <list_is_empty>
 80095b2:	4603      	mov	r3, r0
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d132      	bne.n	800961e <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 80095b8:	f107 030c 	add.w	r3, r7, #12
 80095bc:	4619      	mov	r1, r3
 80095be:	481b      	ldr	r0, [pc, #108]	@ (800962c <hci_notify_asynch_evt+0x90>)
 80095c0:	f000 f8d9 	bl	8009776 <list_remove_head>
    
    if (hciContext.io.Receive)
 80095c4:	4b1a      	ldr	r3, [pc, #104]	@ (8009630 <hci_notify_asynch_evt+0x94>)
 80095c6:	68db      	ldr	r3, [r3, #12]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d02a      	beq.n	8009622 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 80095cc:	4b18      	ldr	r3, [pc, #96]	@ (8009630 <hci_notify_asynch_evt+0x94>)
 80095ce:	68db      	ldr	r3, [r3, #12]
 80095d0:	68fa      	ldr	r2, [r7, #12]
 80095d2:	3208      	adds	r2, #8
 80095d4:	2180      	movs	r1, #128	@ 0x80
 80095d6:	4610      	mov	r0, r2
 80095d8:	4798      	blx	r3
 80095da:	4603      	mov	r3, r0
 80095dc:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 80095de:	7cfb      	ldrb	r3, [r7, #19]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d016      	beq.n	8009612 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	7cfa      	ldrb	r2, [r7, #19]
 80095e8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	4618      	mov	r0, r3
 80095f0:	f7ff fd92 	bl	8009118 <verify_packet>
 80095f4:	4603      	mov	r3, r0
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d105      	bne.n	8009606 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	4619      	mov	r1, r3
 80095fe:	480d      	ldr	r0, [pc, #52]	@ (8009634 <hci_notify_asynch_evt+0x98>)
 8009600:	f000 f872 	bl	80096e8 <list_insert_tail>
 8009604:	e00d      	b.n	8009622 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	4619      	mov	r1, r3
 800960a:	4808      	ldr	r0, [pc, #32]	@ (800962c <hci_notify_asynch_evt+0x90>)
 800960c:	f000 f846 	bl	800969c <list_insert_head>
 8009610:	e007      	b.n	8009622 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	4619      	mov	r1, r3
 8009616:	4805      	ldr	r0, [pc, #20]	@ (800962c <hci_notify_asynch_evt+0x90>)
 8009618:	f000 f840 	bl	800969c <list_insert_head>
 800961c:	e001      	b.n	8009622 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800961e:	2301      	movs	r3, #1
 8009620:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8009622:	697b      	ldr	r3, [r7, #20]

}
 8009624:	4618      	mov	r0, r3
 8009626:	3718      	adds	r7, #24
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}
 800962c:	20001cfc 	.word	0x20001cfc
 8009630:	20001fc8 	.word	0x20001fc8
 8009634:	20001d04 	.word	0x20001d04

08009638 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 8009638:	b480      	push	{r7}
 800963a:	b083      	sub	sp, #12
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	687a      	ldr	r2, [r7, #4]
 8009644:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	687a      	ldr	r2, [r7, #4]
 800964a:	605a      	str	r2, [r3, #4]
}
 800964c:	bf00      	nop
 800964e:	370c      	adds	r7, #12
 8009650:	46bd      	mov	sp, r7
 8009652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009656:	4770      	bx	lr

08009658 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8009658:	b480      	push	{r7}
 800965a:	b087      	sub	sp, #28
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009660:	f3ef 8310 	mrs	r3, PRIMASK
 8009664:	60fb      	str	r3, [r7, #12]
  return(result);
 8009666:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009668:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800966a:	b672      	cpsid	i
}
 800966c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	687a      	ldr	r2, [r7, #4]
 8009674:	429a      	cmp	r2, r3
 8009676:	d102      	bne.n	800967e <list_is_empty+0x26>
  {
    return_value = 1;
 8009678:	2301      	movs	r3, #1
 800967a:	75fb      	strb	r3, [r7, #23]
 800967c:	e001      	b.n	8009682 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800967e:	2300      	movs	r3, #0
 8009680:	75fb      	strb	r3, [r7, #23]
 8009682:	693b      	ldr	r3, [r7, #16]
 8009684:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	f383 8810 	msr	PRIMASK, r3
}
 800968c:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800968e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009690:	4618      	mov	r0, r3
 8009692:	371c      	adds	r7, #28
 8009694:	46bd      	mov	sp, r7
 8009696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969a:	4770      	bx	lr

0800969c <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800969c:	b480      	push	{r7}
 800969e:	b087      	sub	sp, #28
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
 80096a4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80096a6:	f3ef 8310 	mrs	r3, PRIMASK
 80096aa:	60fb      	str	r3, [r7, #12]
  return(result);
 80096ac:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80096ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80096b0:	b672      	cpsid	i
}
 80096b2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681a      	ldr	r2, [r3, #0]
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	687a      	ldr	r2, [r7, #4]
 80096c0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	683a      	ldr	r2, [r7, #0]
 80096c6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	683a      	ldr	r2, [r7, #0]
 80096ce:	605a      	str	r2, [r3, #4]
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	f383 8810 	msr	PRIMASK, r3
}
 80096da:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80096dc:	bf00      	nop
 80096de:	371c      	adds	r7, #28
 80096e0:	46bd      	mov	sp, r7
 80096e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e6:	4770      	bx	lr

080096e8 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 80096e8:	b480      	push	{r7}
 80096ea:	b087      	sub	sp, #28
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
 80096f0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80096f2:	f3ef 8310 	mrs	r3, PRIMASK
 80096f6:	60fb      	str	r3, [r7, #12]
  return(result);
 80096f8:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80096fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80096fc:	b672      	cpsid	i
}
 80096fe:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	687a      	ldr	r2, [r7, #4]
 8009704:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	685a      	ldr	r2, [r3, #4]
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	683a      	ldr	r2, [r7, #0]
 8009712:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	683a      	ldr	r2, [r7, #0]
 800971a:	601a      	str	r2, [r3, #0]
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009720:	693b      	ldr	r3, [r7, #16]
 8009722:	f383 8810 	msr	PRIMASK, r3
}
 8009726:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009728:	bf00      	nop
 800972a:	371c      	adds	r7, #28
 800972c:	46bd      	mov	sp, r7
 800972e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009732:	4770      	bx	lr

08009734 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 8009734:	b480      	push	{r7}
 8009736:	b087      	sub	sp, #28
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800973c:	f3ef 8310 	mrs	r3, PRIMASK
 8009740:	60fb      	str	r3, [r7, #12]
  return(result);
 8009742:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009744:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009746:	b672      	cpsid	i
}
 8009748:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	685b      	ldr	r3, [r3, #4]
 800974e:	687a      	ldr	r2, [r7, #4]
 8009750:	6812      	ldr	r2, [r2, #0]
 8009752:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	687a      	ldr	r2, [r7, #4]
 800975a:	6852      	ldr	r2, [r2, #4]
 800975c:	605a      	str	r2, [r3, #4]
 800975e:	697b      	ldr	r3, [r7, #20]
 8009760:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	f383 8810 	msr	PRIMASK, r3
}
 8009768:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800976a:	bf00      	nop
 800976c:	371c      	adds	r7, #28
 800976e:	46bd      	mov	sp, r7
 8009770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009774:	4770      	bx	lr

08009776 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8009776:	b580      	push	{r7, lr}
 8009778:	b086      	sub	sp, #24
 800977a:	af00      	add	r7, sp, #0
 800977c:	6078      	str	r0, [r7, #4]
 800977e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009780:	f3ef 8310 	mrs	r3, PRIMASK
 8009784:	60fb      	str	r3, [r7, #12]
  return(result);
 8009786:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009788:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800978a:	b672      	cpsid	i
}
 800978c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681a      	ldr	r2, [r3, #0]
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4618      	mov	r0, r3
 800979c:	f7ff ffca 	bl	8009734 <list_remove_node>
  (*node)->next = NULL;
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	2200      	movs	r2, #0
 80097a6:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	2200      	movs	r2, #0
 80097ae:	605a      	str	r2, [r3, #4]
 80097b0:	697b      	ldr	r3, [r7, #20]
 80097b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097b4:	693b      	ldr	r3, [r7, #16]
 80097b6:	f383 8810 	msr	PRIMASK, r3
}
 80097ba:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80097bc:	bf00      	nop
 80097be:	3718      	adds	r7, #24
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}

080097c4 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b086      	sub	sp, #24
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
 80097cc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80097ce:	f3ef 8310 	mrs	r3, PRIMASK
 80097d2:	60fb      	str	r3, [r7, #12]
  return(result);
 80097d4:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80097d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80097d8:	b672      	cpsid	i
}
 80097da:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	685a      	ldr	r2, [r3, #4]
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	685b      	ldr	r3, [r3, #4]
 80097e8:	4618      	mov	r0, r3
 80097ea:	f7ff ffa3 	bl	8009734 <list_remove_node>
  (*node)->next = NULL;
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	2200      	movs	r2, #0
 80097f4:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	2200      	movs	r2, #0
 80097fc:	605a      	str	r2, [r3, #4]
 80097fe:	697b      	ldr	r3, [r7, #20]
 8009800:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	f383 8810 	msr	PRIMASK, r3
}
 8009808:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800980a:	bf00      	nop
 800980c:	3718      	adds	r7, #24
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}

08009812 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8009812:	b480      	push	{r7}
 8009814:	b089      	sub	sp, #36	@ 0x24
 8009816:	af00      	add	r7, sp, #0
 8009818:	6078      	str	r0, [r7, #4]
  int size = 0;
 800981a:	2300      	movs	r3, #0
 800981c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800981e:	f3ef 8310 	mrs	r3, PRIMASK
 8009822:	613b      	str	r3, [r7, #16]
  return(result);
 8009824:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009826:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009828:	b672      	cpsid	i
}
 800982a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8009832:	e005      	b.n	8009840 <list_get_size+0x2e>
  {
    size++;
 8009834:	69fb      	ldr	r3, [r7, #28]
 8009836:	3301      	adds	r3, #1
 8009838:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800983a:	69bb      	ldr	r3, [r7, #24]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8009840:	69ba      	ldr	r2, [r7, #24]
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	429a      	cmp	r2, r3
 8009846:	d1f5      	bne.n	8009834 <list_get_size+0x22>
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	f383 8810 	msr	PRIMASK, r3
}
 8009852:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 8009854:	69fb      	ldr	r3, [r7, #28]
}
 8009856:	4618      	mov	r0, r3
 8009858:	3724      	adds	r7, #36	@ 0x24
 800985a:	46bd      	mov	sp, r7
 800985c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009860:	4770      	bx	lr

08009862 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009862:	b480      	push	{r7}
 8009864:	b085      	sub	sp, #20
 8009866:	af00      	add	r7, sp, #0
 8009868:	4603      	mov	r3, r0
 800986a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800986c:	2300      	movs	r3, #0
 800986e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009870:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009874:	2b84      	cmp	r3, #132	@ 0x84
 8009876:	d005      	beq.n	8009884 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009878:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	4413      	add	r3, r2
 8009880:	3303      	adds	r3, #3
 8009882:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009884:	68fb      	ldr	r3, [r7, #12]
}
 8009886:	4618      	mov	r0, r3
 8009888:	3714      	adds	r7, #20
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr

08009892 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009892:	b580      	push	{r7, lr}
 8009894:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009896:	f000 fae5 	bl	8009e64 <vTaskStartScheduler>
  
  return osOK;
 800989a:	2300      	movs	r3, #0
}
 800989c:	4618      	mov	r0, r3
 800989e:	bd80      	pop	{r7, pc}

080098a0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80098a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098a2:	b089      	sub	sp, #36	@ 0x24
 80098a4:	af04      	add	r7, sp, #16
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	695b      	ldr	r3, [r3, #20]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d020      	beq.n	80098f4 <osThreadCreate+0x54>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	699b      	ldr	r3, [r3, #24]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d01c      	beq.n	80098f4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	685c      	ldr	r4, [r3, #4]
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	691e      	ldr	r6, [r3, #16]
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80098cc:	4618      	mov	r0, r3
 80098ce:	f7ff ffc8 	bl	8009862 <makeFreeRtosPriority>
 80098d2:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	695b      	ldr	r3, [r3, #20]
 80098d8:	687a      	ldr	r2, [r7, #4]
 80098da:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80098dc:	9202      	str	r2, [sp, #8]
 80098de:	9301      	str	r3, [sp, #4]
 80098e0:	9100      	str	r1, [sp, #0]
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	4632      	mov	r2, r6
 80098e6:	4629      	mov	r1, r5
 80098e8:	4620      	mov	r0, r4
 80098ea:	f000 f8ed 	bl	8009ac8 <xTaskCreateStatic>
 80098ee:	4603      	mov	r3, r0
 80098f0:	60fb      	str	r3, [r7, #12]
 80098f2:	e01c      	b.n	800992e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	685c      	ldr	r4, [r3, #4]
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009900:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009908:	4618      	mov	r0, r3
 800990a:	f7ff ffaa 	bl	8009862 <makeFreeRtosPriority>
 800990e:	4602      	mov	r2, r0
 8009910:	f107 030c 	add.w	r3, r7, #12
 8009914:	9301      	str	r3, [sp, #4]
 8009916:	9200      	str	r2, [sp, #0]
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	4632      	mov	r2, r6
 800991c:	4629      	mov	r1, r5
 800991e:	4620      	mov	r0, r4
 8009920:	f000 f932 	bl	8009b88 <xTaskCreate>
 8009924:	4603      	mov	r3, r0
 8009926:	2b01      	cmp	r3, #1
 8009928:	d001      	beq.n	800992e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800992a:	2300      	movs	r3, #0
 800992c:	e000      	b.n	8009930 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800992e:	68fb      	ldr	r3, [r7, #12]
}
 8009930:	4618      	mov	r0, r3
 8009932:	3714      	adds	r7, #20
 8009934:	46bd      	mov	sp, r7
 8009936:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009938 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b084      	sub	sp, #16
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d001      	beq.n	800994e <osDelay+0x16>
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	e000      	b.n	8009950 <osDelay+0x18>
 800994e:	2301      	movs	r3, #1
 8009950:	4618      	mov	r0, r3
 8009952:	f000 fa51 	bl	8009df8 <vTaskDelay>
  
  return osOK;
 8009956:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009958:	4618      	mov	r0, r3
 800995a:	3710      	adds	r7, #16
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}

08009960 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009960:	b480      	push	{r7}
 8009962:	b083      	sub	sp, #12
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f103 0208 	add.w	r2, r3, #8
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f04f 32ff 	mov.w	r2, #4294967295
 8009978:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	f103 0208 	add.w	r2, r3, #8
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f103 0208 	add.w	r2, r3, #8
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2200      	movs	r2, #0
 8009992:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009994:	bf00      	nop
 8009996:	370c      	adds	r7, #12
 8009998:	46bd      	mov	sp, r7
 800999a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999e:	4770      	bx	lr

080099a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80099a0:	b480      	push	{r7}
 80099a2:	b083      	sub	sp, #12
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2200      	movs	r2, #0
 80099ac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80099ae:	bf00      	nop
 80099b0:	370c      	adds	r7, #12
 80099b2:	46bd      	mov	sp, r7
 80099b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b8:	4770      	bx	lr

080099ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80099ba:	b480      	push	{r7}
 80099bc:	b085      	sub	sp, #20
 80099be:	af00      	add	r7, sp, #0
 80099c0:	6078      	str	r0, [r7, #4]
 80099c2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	685b      	ldr	r3, [r3, #4]
 80099c8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	68fa      	ldr	r2, [r7, #12]
 80099ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	689a      	ldr	r2, [r3, #8]
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	689b      	ldr	r3, [r3, #8]
 80099dc:	683a      	ldr	r2, [r7, #0]
 80099de:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	683a      	ldr	r2, [r7, #0]
 80099e4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	687a      	ldr	r2, [r7, #4]
 80099ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	1c5a      	adds	r2, r3, #1
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	601a      	str	r2, [r3, #0]
}
 80099f6:	bf00      	nop
 80099f8:	3714      	adds	r7, #20
 80099fa:	46bd      	mov	sp, r7
 80099fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a00:	4770      	bx	lr

08009a02 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009a02:	b480      	push	{r7}
 8009a04:	b085      	sub	sp, #20
 8009a06:	af00      	add	r7, sp, #0
 8009a08:	6078      	str	r0, [r7, #4]
 8009a0a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a18:	d103      	bne.n	8009a22 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	691b      	ldr	r3, [r3, #16]
 8009a1e:	60fb      	str	r3, [r7, #12]
 8009a20:	e00c      	b.n	8009a3c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	3308      	adds	r3, #8
 8009a26:	60fb      	str	r3, [r7, #12]
 8009a28:	e002      	b.n	8009a30 <vListInsert+0x2e>
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	685b      	ldr	r3, [r3, #4]
 8009a2e:	60fb      	str	r3, [r7, #12]
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	685b      	ldr	r3, [r3, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	68ba      	ldr	r2, [r7, #8]
 8009a38:	429a      	cmp	r2, r3
 8009a3a:	d2f6      	bcs.n	8009a2a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	685a      	ldr	r2, [r3, #4]
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	685b      	ldr	r3, [r3, #4]
 8009a48:	683a      	ldr	r2, [r7, #0]
 8009a4a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	68fa      	ldr	r2, [r7, #12]
 8009a50:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	683a      	ldr	r2, [r7, #0]
 8009a56:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	687a      	ldr	r2, [r7, #4]
 8009a5c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	1c5a      	adds	r2, r3, #1
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	601a      	str	r2, [r3, #0]
}
 8009a68:	bf00      	nop
 8009a6a:	3714      	adds	r7, #20
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a72:	4770      	bx	lr

08009a74 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009a74:	b480      	push	{r7}
 8009a76:	b085      	sub	sp, #20
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	691b      	ldr	r3, [r3, #16]
 8009a80:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	685b      	ldr	r3, [r3, #4]
 8009a86:	687a      	ldr	r2, [r7, #4]
 8009a88:	6892      	ldr	r2, [r2, #8]
 8009a8a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	689b      	ldr	r3, [r3, #8]
 8009a90:	687a      	ldr	r2, [r7, #4]
 8009a92:	6852      	ldr	r2, [r2, #4]
 8009a94:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	685b      	ldr	r3, [r3, #4]
 8009a9a:	687a      	ldr	r2, [r7, #4]
 8009a9c:	429a      	cmp	r2, r3
 8009a9e:	d103      	bne.n	8009aa8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	689a      	ldr	r2, [r3, #8]
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	1e5a      	subs	r2, r3, #1
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	681b      	ldr	r3, [r3, #0]
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3714      	adds	r7, #20
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac6:	4770      	bx	lr

08009ac8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b08e      	sub	sp, #56	@ 0x38
 8009acc:	af04      	add	r7, sp, #16
 8009ace:	60f8      	str	r0, [r7, #12]
 8009ad0:	60b9      	str	r1, [r7, #8]
 8009ad2:	607a      	str	r2, [r7, #4]
 8009ad4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009ad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d10b      	bne.n	8009af4 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ae0:	f383 8811 	msr	BASEPRI, r3
 8009ae4:	f3bf 8f6f 	isb	sy
 8009ae8:	f3bf 8f4f 	dsb	sy
 8009aec:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009aee:	bf00      	nop
 8009af0:	bf00      	nop
 8009af2:	e7fd      	b.n	8009af0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009af4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d10b      	bne.n	8009b12 <xTaskCreateStatic+0x4a>
	__asm volatile
 8009afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009afe:	f383 8811 	msr	BASEPRI, r3
 8009b02:	f3bf 8f6f 	isb	sy
 8009b06:	f3bf 8f4f 	dsb	sy
 8009b0a:	61fb      	str	r3, [r7, #28]
}
 8009b0c:	bf00      	nop
 8009b0e:	bf00      	nop
 8009b10:	e7fd      	b.n	8009b0e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009b12:	2354      	movs	r3, #84	@ 0x54
 8009b14:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009b16:	693b      	ldr	r3, [r7, #16]
 8009b18:	2b54      	cmp	r3, #84	@ 0x54
 8009b1a:	d00b      	beq.n	8009b34 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b20:	f383 8811 	msr	BASEPRI, r3
 8009b24:	f3bf 8f6f 	isb	sy
 8009b28:	f3bf 8f4f 	dsb	sy
 8009b2c:	61bb      	str	r3, [r7, #24]
}
 8009b2e:	bf00      	nop
 8009b30:	bf00      	nop
 8009b32:	e7fd      	b.n	8009b30 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009b34:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d01e      	beq.n	8009b7a <xTaskCreateStatic+0xb2>
 8009b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d01b      	beq.n	8009b7a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b44:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b4a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b4e:	2202      	movs	r2, #2
 8009b50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009b54:	2300      	movs	r3, #0
 8009b56:	9303      	str	r3, [sp, #12]
 8009b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b5a:	9302      	str	r3, [sp, #8]
 8009b5c:	f107 0314 	add.w	r3, r7, #20
 8009b60:	9301      	str	r3, [sp, #4]
 8009b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b64:	9300      	str	r3, [sp, #0]
 8009b66:	683b      	ldr	r3, [r7, #0]
 8009b68:	687a      	ldr	r2, [r7, #4]
 8009b6a:	68b9      	ldr	r1, [r7, #8]
 8009b6c:	68f8      	ldr	r0, [r7, #12]
 8009b6e:	f000 f850 	bl	8009c12 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009b72:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009b74:	f000 f8d6 	bl	8009d24 <prvAddNewTaskToReadyList>
 8009b78:	e001      	b.n	8009b7e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009b7e:	697b      	ldr	r3, [r7, #20]
	}
 8009b80:	4618      	mov	r0, r3
 8009b82:	3728      	adds	r7, #40	@ 0x28
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b08c      	sub	sp, #48	@ 0x30
 8009b8c:	af04      	add	r7, sp, #16
 8009b8e:	60f8      	str	r0, [r7, #12]
 8009b90:	60b9      	str	r1, [r7, #8]
 8009b92:	603b      	str	r3, [r7, #0]
 8009b94:	4613      	mov	r3, r2
 8009b96:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009b98:	88fb      	ldrh	r3, [r7, #6]
 8009b9a:	009b      	lsls	r3, r3, #2
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	f000 fed3 	bl	800a948 <pvPortMalloc>
 8009ba2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d00e      	beq.n	8009bc8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009baa:	2054      	movs	r0, #84	@ 0x54
 8009bac:	f000 fecc 	bl	800a948 <pvPortMalloc>
 8009bb0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009bb2:	69fb      	ldr	r3, [r7, #28]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d003      	beq.n	8009bc0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009bb8:	69fb      	ldr	r3, [r7, #28]
 8009bba:	697a      	ldr	r2, [r7, #20]
 8009bbc:	631a      	str	r2, [r3, #48]	@ 0x30
 8009bbe:	e005      	b.n	8009bcc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009bc0:	6978      	ldr	r0, [r7, #20]
 8009bc2:	f000 ff8f 	bl	800aae4 <vPortFree>
 8009bc6:	e001      	b.n	8009bcc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009bc8:	2300      	movs	r3, #0
 8009bca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009bcc:	69fb      	ldr	r3, [r7, #28]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d017      	beq.n	8009c02 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009bd2:	69fb      	ldr	r3, [r7, #28]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009bda:	88fa      	ldrh	r2, [r7, #6]
 8009bdc:	2300      	movs	r3, #0
 8009bde:	9303      	str	r3, [sp, #12]
 8009be0:	69fb      	ldr	r3, [r7, #28]
 8009be2:	9302      	str	r3, [sp, #8]
 8009be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009be6:	9301      	str	r3, [sp, #4]
 8009be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bea:	9300      	str	r3, [sp, #0]
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	68b9      	ldr	r1, [r7, #8]
 8009bf0:	68f8      	ldr	r0, [r7, #12]
 8009bf2:	f000 f80e 	bl	8009c12 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009bf6:	69f8      	ldr	r0, [r7, #28]
 8009bf8:	f000 f894 	bl	8009d24 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	61bb      	str	r3, [r7, #24]
 8009c00:	e002      	b.n	8009c08 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009c02:	f04f 33ff 	mov.w	r3, #4294967295
 8009c06:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009c08:	69bb      	ldr	r3, [r7, #24]
	}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3720      	adds	r7, #32
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}

08009c12 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009c12:	b580      	push	{r7, lr}
 8009c14:	b088      	sub	sp, #32
 8009c16:	af00      	add	r7, sp, #0
 8009c18:	60f8      	str	r0, [r7, #12]
 8009c1a:	60b9      	str	r1, [r7, #8]
 8009c1c:	607a      	str	r2, [r7, #4]
 8009c1e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009c2a:	3b01      	subs	r3, #1
 8009c2c:	009b      	lsls	r3, r3, #2
 8009c2e:	4413      	add	r3, r2
 8009c30:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009c32:	69bb      	ldr	r3, [r7, #24]
 8009c34:	f023 0307 	bic.w	r3, r3, #7
 8009c38:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009c3a:	69bb      	ldr	r3, [r7, #24]
 8009c3c:	f003 0307 	and.w	r3, r3, #7
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d00b      	beq.n	8009c5c <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c48:	f383 8811 	msr	BASEPRI, r3
 8009c4c:	f3bf 8f6f 	isb	sy
 8009c50:	f3bf 8f4f 	dsb	sy
 8009c54:	617b      	str	r3, [r7, #20]
}
 8009c56:	bf00      	nop
 8009c58:	bf00      	nop
 8009c5a:	e7fd      	b.n	8009c58 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d01f      	beq.n	8009ca2 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c62:	2300      	movs	r3, #0
 8009c64:	61fb      	str	r3, [r7, #28]
 8009c66:	e012      	b.n	8009c8e <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009c68:	68ba      	ldr	r2, [r7, #8]
 8009c6a:	69fb      	ldr	r3, [r7, #28]
 8009c6c:	4413      	add	r3, r2
 8009c6e:	7819      	ldrb	r1, [r3, #0]
 8009c70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c72:	69fb      	ldr	r3, [r7, #28]
 8009c74:	4413      	add	r3, r2
 8009c76:	3334      	adds	r3, #52	@ 0x34
 8009c78:	460a      	mov	r2, r1
 8009c7a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009c7c:	68ba      	ldr	r2, [r7, #8]
 8009c7e:	69fb      	ldr	r3, [r7, #28]
 8009c80:	4413      	add	r3, r2
 8009c82:	781b      	ldrb	r3, [r3, #0]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d006      	beq.n	8009c96 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c88:	69fb      	ldr	r3, [r7, #28]
 8009c8a:	3301      	adds	r3, #1
 8009c8c:	61fb      	str	r3, [r7, #28]
 8009c8e:	69fb      	ldr	r3, [r7, #28]
 8009c90:	2b0f      	cmp	r3, #15
 8009c92:	d9e9      	bls.n	8009c68 <prvInitialiseNewTask+0x56>
 8009c94:	e000      	b.n	8009c98 <prvInitialiseNewTask+0x86>
			{
				break;
 8009c96:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009ca0:	e003      	b.n	8009caa <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cac:	2b06      	cmp	r3, #6
 8009cae:	d901      	bls.n	8009cb4 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009cb0:	2306      	movs	r3, #6
 8009cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009cb8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009cbe:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cc8:	3304      	adds	r3, #4
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f7ff fe68 	bl	80099a0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cd2:	3318      	adds	r3, #24
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f7ff fe63 	bl	80099a0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cde:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ce2:	f1c3 0207 	rsb	r2, r3, #7
 8009ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ce8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cee:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009cfe:	683a      	ldr	r2, [r7, #0]
 8009d00:	68f9      	ldr	r1, [r7, #12]
 8009d02:	69b8      	ldr	r0, [r7, #24]
 8009d04:	f000 fc0e 	bl	800a524 <pxPortInitialiseStack>
 8009d08:	4602      	mov	r2, r0
 8009d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d0c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d002      	beq.n	8009d1a <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d18:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d1a:	bf00      	nop
 8009d1c:	3720      	adds	r7, #32
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}
	...

08009d24 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b082      	sub	sp, #8
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009d2c:	f000 fd2c 	bl	800a788 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009d30:	4b2a      	ldr	r3, [pc, #168]	@ (8009ddc <prvAddNewTaskToReadyList+0xb8>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	3301      	adds	r3, #1
 8009d36:	4a29      	ldr	r2, [pc, #164]	@ (8009ddc <prvAddNewTaskToReadyList+0xb8>)
 8009d38:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009d3a:	4b29      	ldr	r3, [pc, #164]	@ (8009de0 <prvAddNewTaskToReadyList+0xbc>)
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d109      	bne.n	8009d56 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009d42:	4a27      	ldr	r2, [pc, #156]	@ (8009de0 <prvAddNewTaskToReadyList+0xbc>)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009d48:	4b24      	ldr	r3, [pc, #144]	@ (8009ddc <prvAddNewTaskToReadyList+0xb8>)
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	2b01      	cmp	r3, #1
 8009d4e:	d110      	bne.n	8009d72 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009d50:	f000 fac4 	bl	800a2dc <prvInitialiseTaskLists>
 8009d54:	e00d      	b.n	8009d72 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009d56:	4b23      	ldr	r3, [pc, #140]	@ (8009de4 <prvAddNewTaskToReadyList+0xc0>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d109      	bne.n	8009d72 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009d5e:	4b20      	ldr	r3, [pc, #128]	@ (8009de0 <prvAddNewTaskToReadyList+0xbc>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	d802      	bhi.n	8009d72 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009d6c:	4a1c      	ldr	r2, [pc, #112]	@ (8009de0 <prvAddNewTaskToReadyList+0xbc>)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009d72:	4b1d      	ldr	r3, [pc, #116]	@ (8009de8 <prvAddNewTaskToReadyList+0xc4>)
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	3301      	adds	r3, #1
 8009d78:	4a1b      	ldr	r2, [pc, #108]	@ (8009de8 <prvAddNewTaskToReadyList+0xc4>)
 8009d7a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d80:	2201      	movs	r2, #1
 8009d82:	409a      	lsls	r2, r3
 8009d84:	4b19      	ldr	r3, [pc, #100]	@ (8009dec <prvAddNewTaskToReadyList+0xc8>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	4313      	orrs	r3, r2
 8009d8a:	4a18      	ldr	r2, [pc, #96]	@ (8009dec <prvAddNewTaskToReadyList+0xc8>)
 8009d8c:	6013      	str	r3, [r2, #0]
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d92:	4613      	mov	r3, r2
 8009d94:	009b      	lsls	r3, r3, #2
 8009d96:	4413      	add	r3, r2
 8009d98:	009b      	lsls	r3, r3, #2
 8009d9a:	4a15      	ldr	r2, [pc, #84]	@ (8009df0 <prvAddNewTaskToReadyList+0xcc>)
 8009d9c:	441a      	add	r2, r3
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	3304      	adds	r3, #4
 8009da2:	4619      	mov	r1, r3
 8009da4:	4610      	mov	r0, r2
 8009da6:	f7ff fe08 	bl	80099ba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009daa:	f000 fd1f 	bl	800a7ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009dae:	4b0d      	ldr	r3, [pc, #52]	@ (8009de4 <prvAddNewTaskToReadyList+0xc0>)
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d00e      	beq.n	8009dd4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009db6:	4b0a      	ldr	r3, [pc, #40]	@ (8009de0 <prvAddNewTaskToReadyList+0xbc>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dc0:	429a      	cmp	r2, r3
 8009dc2:	d207      	bcs.n	8009dd4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8009df4 <prvAddNewTaskToReadyList+0xd0>)
 8009dc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009dca:	601a      	str	r2, [r3, #0]
 8009dcc:	f3bf 8f4f 	dsb	sy
 8009dd0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009dd4:	bf00      	nop
 8009dd6:	3708      	adds	r7, #8
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	bd80      	pop	{r7, pc}
 8009ddc:	200020e8 	.word	0x200020e8
 8009de0:	20001fe8 	.word	0x20001fe8
 8009de4:	200020f4 	.word	0x200020f4
 8009de8:	20002104 	.word	0x20002104
 8009dec:	200020f0 	.word	0x200020f0
 8009df0:	20001fec 	.word	0x20001fec
 8009df4:	e000ed04 	.word	0xe000ed04

08009df8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b084      	sub	sp, #16
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009e00:	2300      	movs	r3, #0
 8009e02:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d018      	beq.n	8009e3c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009e0a:	4b14      	ldr	r3, [pc, #80]	@ (8009e5c <vTaskDelay+0x64>)
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d00b      	beq.n	8009e2a <vTaskDelay+0x32>
	__asm volatile
 8009e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e16:	f383 8811 	msr	BASEPRI, r3
 8009e1a:	f3bf 8f6f 	isb	sy
 8009e1e:	f3bf 8f4f 	dsb	sy
 8009e22:	60bb      	str	r3, [r7, #8]
}
 8009e24:	bf00      	nop
 8009e26:	bf00      	nop
 8009e28:	e7fd      	b.n	8009e26 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009e2a:	f000 f87d 	bl	8009f28 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009e2e:	2100      	movs	r1, #0
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	f000 fb11 	bl	800a458 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009e36:	f000 f885 	bl	8009f44 <xTaskResumeAll>
 8009e3a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d107      	bne.n	8009e52 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009e42:	4b07      	ldr	r3, [pc, #28]	@ (8009e60 <vTaskDelay+0x68>)
 8009e44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e48:	601a      	str	r2, [r3, #0]
 8009e4a:	f3bf 8f4f 	dsb	sy
 8009e4e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009e52:	bf00      	nop
 8009e54:	3710      	adds	r7, #16
 8009e56:	46bd      	mov	sp, r7
 8009e58:	bd80      	pop	{r7, pc}
 8009e5a:	bf00      	nop
 8009e5c:	20002110 	.word	0x20002110
 8009e60:	e000ed04 	.word	0xe000ed04

08009e64 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b08a      	sub	sp, #40	@ 0x28
 8009e68:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009e72:	463a      	mov	r2, r7
 8009e74:	1d39      	adds	r1, r7, #4
 8009e76:	f107 0308 	add.w	r3, r7, #8
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	f7f7 fe1a 	bl	8001ab4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009e80:	6839      	ldr	r1, [r7, #0]
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	68ba      	ldr	r2, [r7, #8]
 8009e86:	9202      	str	r2, [sp, #8]
 8009e88:	9301      	str	r3, [sp, #4]
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	9300      	str	r3, [sp, #0]
 8009e8e:	2300      	movs	r3, #0
 8009e90:	460a      	mov	r2, r1
 8009e92:	491f      	ldr	r1, [pc, #124]	@ (8009f10 <vTaskStartScheduler+0xac>)
 8009e94:	481f      	ldr	r0, [pc, #124]	@ (8009f14 <vTaskStartScheduler+0xb0>)
 8009e96:	f7ff fe17 	bl	8009ac8 <xTaskCreateStatic>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	4a1e      	ldr	r2, [pc, #120]	@ (8009f18 <vTaskStartScheduler+0xb4>)
 8009e9e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8009f18 <vTaskStartScheduler+0xb4>)
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d002      	beq.n	8009eae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	617b      	str	r3, [r7, #20]
 8009eac:	e001      	b.n	8009eb2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009eae:	2300      	movs	r3, #0
 8009eb0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009eb2:	697b      	ldr	r3, [r7, #20]
 8009eb4:	2b01      	cmp	r3, #1
 8009eb6:	d116      	bne.n	8009ee6 <vTaskStartScheduler+0x82>
	__asm volatile
 8009eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ebc:	f383 8811 	msr	BASEPRI, r3
 8009ec0:	f3bf 8f6f 	isb	sy
 8009ec4:	f3bf 8f4f 	dsb	sy
 8009ec8:	613b      	str	r3, [r7, #16]
}
 8009eca:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009ecc:	4b13      	ldr	r3, [pc, #76]	@ (8009f1c <vTaskStartScheduler+0xb8>)
 8009ece:	f04f 32ff 	mov.w	r2, #4294967295
 8009ed2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009ed4:	4b12      	ldr	r3, [pc, #72]	@ (8009f20 <vTaskStartScheduler+0xbc>)
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009eda:	4b12      	ldr	r3, [pc, #72]	@ (8009f24 <vTaskStartScheduler+0xc0>)
 8009edc:	2200      	movs	r2, #0
 8009ede:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009ee0:	f000 fbae 	bl	800a640 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009ee4:	e00f      	b.n	8009f06 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009ee6:	697b      	ldr	r3, [r7, #20]
 8009ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eec:	d10b      	bne.n	8009f06 <vTaskStartScheduler+0xa2>
	__asm volatile
 8009eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ef2:	f383 8811 	msr	BASEPRI, r3
 8009ef6:	f3bf 8f6f 	isb	sy
 8009efa:	f3bf 8f4f 	dsb	sy
 8009efe:	60fb      	str	r3, [r7, #12]
}
 8009f00:	bf00      	nop
 8009f02:	bf00      	nop
 8009f04:	e7fd      	b.n	8009f02 <vTaskStartScheduler+0x9e>
}
 8009f06:	bf00      	nop
 8009f08:	3718      	adds	r7, #24
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}
 8009f0e:	bf00      	nop
 8009f10:	0800be0c 	.word	0x0800be0c
 8009f14:	0800a2ad 	.word	0x0800a2ad
 8009f18:	2000210c 	.word	0x2000210c
 8009f1c:	20002108 	.word	0x20002108
 8009f20:	200020f4 	.word	0x200020f4
 8009f24:	200020ec 	.word	0x200020ec

08009f28 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009f28:	b480      	push	{r7}
 8009f2a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009f2c:	4b04      	ldr	r3, [pc, #16]	@ (8009f40 <vTaskSuspendAll+0x18>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	3301      	adds	r3, #1
 8009f32:	4a03      	ldr	r2, [pc, #12]	@ (8009f40 <vTaskSuspendAll+0x18>)
 8009f34:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009f36:	bf00      	nop
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr
 8009f40:	20002110 	.word	0x20002110

08009f44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b084      	sub	sp, #16
 8009f48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009f52:	4b42      	ldr	r3, [pc, #264]	@ (800a05c <xTaskResumeAll+0x118>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d10b      	bne.n	8009f72 <xTaskResumeAll+0x2e>
	__asm volatile
 8009f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f5e:	f383 8811 	msr	BASEPRI, r3
 8009f62:	f3bf 8f6f 	isb	sy
 8009f66:	f3bf 8f4f 	dsb	sy
 8009f6a:	603b      	str	r3, [r7, #0]
}
 8009f6c:	bf00      	nop
 8009f6e:	bf00      	nop
 8009f70:	e7fd      	b.n	8009f6e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009f72:	f000 fc09 	bl	800a788 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009f76:	4b39      	ldr	r3, [pc, #228]	@ (800a05c <xTaskResumeAll+0x118>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	3b01      	subs	r3, #1
 8009f7c:	4a37      	ldr	r2, [pc, #220]	@ (800a05c <xTaskResumeAll+0x118>)
 8009f7e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f80:	4b36      	ldr	r3, [pc, #216]	@ (800a05c <xTaskResumeAll+0x118>)
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d161      	bne.n	800a04c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009f88:	4b35      	ldr	r3, [pc, #212]	@ (800a060 <xTaskResumeAll+0x11c>)
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d05d      	beq.n	800a04c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009f90:	e02e      	b.n	8009ff0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f92:	4b34      	ldr	r3, [pc, #208]	@ (800a064 <xTaskResumeAll+0x120>)
 8009f94:	68db      	ldr	r3, [r3, #12]
 8009f96:	68db      	ldr	r3, [r3, #12]
 8009f98:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	3318      	adds	r3, #24
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f7ff fd68 	bl	8009a74 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	3304      	adds	r3, #4
 8009fa8:	4618      	mov	r0, r3
 8009faa:	f7ff fd63 	bl	8009a74 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fb2:	2201      	movs	r2, #1
 8009fb4:	409a      	lsls	r2, r3
 8009fb6:	4b2c      	ldr	r3, [pc, #176]	@ (800a068 <xTaskResumeAll+0x124>)
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	4a2a      	ldr	r2, [pc, #168]	@ (800a068 <xTaskResumeAll+0x124>)
 8009fbe:	6013      	str	r3, [r2, #0]
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fc4:	4613      	mov	r3, r2
 8009fc6:	009b      	lsls	r3, r3, #2
 8009fc8:	4413      	add	r3, r2
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	4a27      	ldr	r2, [pc, #156]	@ (800a06c <xTaskResumeAll+0x128>)
 8009fce:	441a      	add	r2, r3
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	3304      	adds	r3, #4
 8009fd4:	4619      	mov	r1, r3
 8009fd6:	4610      	mov	r0, r2
 8009fd8:	f7ff fcef 	bl	80099ba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fe0:	4b23      	ldr	r3, [pc, #140]	@ (800a070 <xTaskResumeAll+0x12c>)
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fe6:	429a      	cmp	r2, r3
 8009fe8:	d302      	bcc.n	8009ff0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009fea:	4b22      	ldr	r3, [pc, #136]	@ (800a074 <xTaskResumeAll+0x130>)
 8009fec:	2201      	movs	r2, #1
 8009fee:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ff0:	4b1c      	ldr	r3, [pc, #112]	@ (800a064 <xTaskResumeAll+0x120>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d1cc      	bne.n	8009f92 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d001      	beq.n	800a002 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009ffe:	f000 fa0b 	bl	800a418 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a002:	4b1d      	ldr	r3, [pc, #116]	@ (800a078 <xTaskResumeAll+0x134>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d010      	beq.n	800a030 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a00e:	f000 f837 	bl	800a080 <xTaskIncrementTick>
 800a012:	4603      	mov	r3, r0
 800a014:	2b00      	cmp	r3, #0
 800a016:	d002      	beq.n	800a01e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a018:	4b16      	ldr	r3, [pc, #88]	@ (800a074 <xTaskResumeAll+0x130>)
 800a01a:	2201      	movs	r2, #1
 800a01c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	3b01      	subs	r3, #1
 800a022:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d1f1      	bne.n	800a00e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a02a:	4b13      	ldr	r3, [pc, #76]	@ (800a078 <xTaskResumeAll+0x134>)
 800a02c:	2200      	movs	r2, #0
 800a02e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a030:	4b10      	ldr	r3, [pc, #64]	@ (800a074 <xTaskResumeAll+0x130>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d009      	beq.n	800a04c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a038:	2301      	movs	r3, #1
 800a03a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a03c:	4b0f      	ldr	r3, [pc, #60]	@ (800a07c <xTaskResumeAll+0x138>)
 800a03e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a042:	601a      	str	r2, [r3, #0]
 800a044:	f3bf 8f4f 	dsb	sy
 800a048:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a04c:	f000 fbce 	bl	800a7ec <vPortExitCritical>

	return xAlreadyYielded;
 800a050:	68bb      	ldr	r3, [r7, #8]
}
 800a052:	4618      	mov	r0, r3
 800a054:	3710      	adds	r7, #16
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}
 800a05a:	bf00      	nop
 800a05c:	20002110 	.word	0x20002110
 800a060:	200020e8 	.word	0x200020e8
 800a064:	200020a8 	.word	0x200020a8
 800a068:	200020f0 	.word	0x200020f0
 800a06c:	20001fec 	.word	0x20001fec
 800a070:	20001fe8 	.word	0x20001fe8
 800a074:	200020fc 	.word	0x200020fc
 800a078:	200020f8 	.word	0x200020f8
 800a07c:	e000ed04 	.word	0xe000ed04

0800a080 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b086      	sub	sp, #24
 800a084:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a086:	2300      	movs	r3, #0
 800a088:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a08a:	4b4f      	ldr	r3, [pc, #316]	@ (800a1c8 <xTaskIncrementTick+0x148>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	f040 808f 	bne.w	800a1b2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a094:	4b4d      	ldr	r3, [pc, #308]	@ (800a1cc <xTaskIncrementTick+0x14c>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	3301      	adds	r3, #1
 800a09a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a09c:	4a4b      	ldr	r2, [pc, #300]	@ (800a1cc <xTaskIncrementTick+0x14c>)
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a0a2:	693b      	ldr	r3, [r7, #16]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d121      	bne.n	800a0ec <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a0a8:	4b49      	ldr	r3, [pc, #292]	@ (800a1d0 <xTaskIncrementTick+0x150>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d00b      	beq.n	800a0ca <xTaskIncrementTick+0x4a>
	__asm volatile
 800a0b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0b6:	f383 8811 	msr	BASEPRI, r3
 800a0ba:	f3bf 8f6f 	isb	sy
 800a0be:	f3bf 8f4f 	dsb	sy
 800a0c2:	603b      	str	r3, [r7, #0]
}
 800a0c4:	bf00      	nop
 800a0c6:	bf00      	nop
 800a0c8:	e7fd      	b.n	800a0c6 <xTaskIncrementTick+0x46>
 800a0ca:	4b41      	ldr	r3, [pc, #260]	@ (800a1d0 <xTaskIncrementTick+0x150>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	60fb      	str	r3, [r7, #12]
 800a0d0:	4b40      	ldr	r3, [pc, #256]	@ (800a1d4 <xTaskIncrementTick+0x154>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	4a3e      	ldr	r2, [pc, #248]	@ (800a1d0 <xTaskIncrementTick+0x150>)
 800a0d6:	6013      	str	r3, [r2, #0]
 800a0d8:	4a3e      	ldr	r2, [pc, #248]	@ (800a1d4 <xTaskIncrementTick+0x154>)
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	6013      	str	r3, [r2, #0]
 800a0de:	4b3e      	ldr	r3, [pc, #248]	@ (800a1d8 <xTaskIncrementTick+0x158>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	3301      	adds	r3, #1
 800a0e4:	4a3c      	ldr	r2, [pc, #240]	@ (800a1d8 <xTaskIncrementTick+0x158>)
 800a0e6:	6013      	str	r3, [r2, #0]
 800a0e8:	f000 f996 	bl	800a418 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a0ec:	4b3b      	ldr	r3, [pc, #236]	@ (800a1dc <xTaskIncrementTick+0x15c>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	693a      	ldr	r2, [r7, #16]
 800a0f2:	429a      	cmp	r2, r3
 800a0f4:	d348      	bcc.n	800a188 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a0f6:	4b36      	ldr	r3, [pc, #216]	@ (800a1d0 <xTaskIncrementTick+0x150>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d104      	bne.n	800a10a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a100:	4b36      	ldr	r3, [pc, #216]	@ (800a1dc <xTaskIncrementTick+0x15c>)
 800a102:	f04f 32ff 	mov.w	r2, #4294967295
 800a106:	601a      	str	r2, [r3, #0]
					break;
 800a108:	e03e      	b.n	800a188 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a10a:	4b31      	ldr	r3, [pc, #196]	@ (800a1d0 <xTaskIncrementTick+0x150>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	68db      	ldr	r3, [r3, #12]
 800a110:	68db      	ldr	r3, [r3, #12]
 800a112:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	685b      	ldr	r3, [r3, #4]
 800a118:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a11a:	693a      	ldr	r2, [r7, #16]
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	429a      	cmp	r2, r3
 800a120:	d203      	bcs.n	800a12a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a122:	4a2e      	ldr	r2, [pc, #184]	@ (800a1dc <xTaskIncrementTick+0x15c>)
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a128:	e02e      	b.n	800a188 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	3304      	adds	r3, #4
 800a12e:	4618      	mov	r0, r3
 800a130:	f7ff fca0 	bl	8009a74 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d004      	beq.n	800a146 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	3318      	adds	r3, #24
 800a140:	4618      	mov	r0, r3
 800a142:	f7ff fc97 	bl	8009a74 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a14a:	2201      	movs	r2, #1
 800a14c:	409a      	lsls	r2, r3
 800a14e:	4b24      	ldr	r3, [pc, #144]	@ (800a1e0 <xTaskIncrementTick+0x160>)
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	4313      	orrs	r3, r2
 800a154:	4a22      	ldr	r2, [pc, #136]	@ (800a1e0 <xTaskIncrementTick+0x160>)
 800a156:	6013      	str	r3, [r2, #0]
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a15c:	4613      	mov	r3, r2
 800a15e:	009b      	lsls	r3, r3, #2
 800a160:	4413      	add	r3, r2
 800a162:	009b      	lsls	r3, r3, #2
 800a164:	4a1f      	ldr	r2, [pc, #124]	@ (800a1e4 <xTaskIncrementTick+0x164>)
 800a166:	441a      	add	r2, r3
 800a168:	68bb      	ldr	r3, [r7, #8]
 800a16a:	3304      	adds	r3, #4
 800a16c:	4619      	mov	r1, r3
 800a16e:	4610      	mov	r0, r2
 800a170:	f7ff fc23 	bl	80099ba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a178:	4b1b      	ldr	r3, [pc, #108]	@ (800a1e8 <xTaskIncrementTick+0x168>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a17e:	429a      	cmp	r2, r3
 800a180:	d3b9      	bcc.n	800a0f6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a182:	2301      	movs	r3, #1
 800a184:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a186:	e7b6      	b.n	800a0f6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a188:	4b17      	ldr	r3, [pc, #92]	@ (800a1e8 <xTaskIncrementTick+0x168>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a18e:	4915      	ldr	r1, [pc, #84]	@ (800a1e4 <xTaskIncrementTick+0x164>)
 800a190:	4613      	mov	r3, r2
 800a192:	009b      	lsls	r3, r3, #2
 800a194:	4413      	add	r3, r2
 800a196:	009b      	lsls	r3, r3, #2
 800a198:	440b      	add	r3, r1
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	2b01      	cmp	r3, #1
 800a19e:	d901      	bls.n	800a1a4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a1a4:	4b11      	ldr	r3, [pc, #68]	@ (800a1ec <xTaskIncrementTick+0x16c>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d007      	beq.n	800a1bc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	617b      	str	r3, [r7, #20]
 800a1b0:	e004      	b.n	800a1bc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a1b2:	4b0f      	ldr	r3, [pc, #60]	@ (800a1f0 <xTaskIncrementTick+0x170>)
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	3301      	adds	r3, #1
 800a1b8:	4a0d      	ldr	r2, [pc, #52]	@ (800a1f0 <xTaskIncrementTick+0x170>)
 800a1ba:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a1bc:	697b      	ldr	r3, [r7, #20]
}
 800a1be:	4618      	mov	r0, r3
 800a1c0:	3718      	adds	r7, #24
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	bd80      	pop	{r7, pc}
 800a1c6:	bf00      	nop
 800a1c8:	20002110 	.word	0x20002110
 800a1cc:	200020ec 	.word	0x200020ec
 800a1d0:	200020a0 	.word	0x200020a0
 800a1d4:	200020a4 	.word	0x200020a4
 800a1d8:	20002100 	.word	0x20002100
 800a1dc:	20002108 	.word	0x20002108
 800a1e0:	200020f0 	.word	0x200020f0
 800a1e4:	20001fec 	.word	0x20001fec
 800a1e8:	20001fe8 	.word	0x20001fe8
 800a1ec:	200020fc 	.word	0x200020fc
 800a1f0:	200020f8 	.word	0x200020f8

0800a1f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b087      	sub	sp, #28
 800a1f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a1fa:	4b27      	ldr	r3, [pc, #156]	@ (800a298 <vTaskSwitchContext+0xa4>)
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d003      	beq.n	800a20a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a202:	4b26      	ldr	r3, [pc, #152]	@ (800a29c <vTaskSwitchContext+0xa8>)
 800a204:	2201      	movs	r2, #1
 800a206:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a208:	e040      	b.n	800a28c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800a20a:	4b24      	ldr	r3, [pc, #144]	@ (800a29c <vTaskSwitchContext+0xa8>)
 800a20c:	2200      	movs	r2, #0
 800a20e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a210:	4b23      	ldr	r3, [pc, #140]	@ (800a2a0 <vTaskSwitchContext+0xac>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	fab3 f383 	clz	r3, r3
 800a21c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a21e:	7afb      	ldrb	r3, [r7, #11]
 800a220:	f1c3 031f 	rsb	r3, r3, #31
 800a224:	617b      	str	r3, [r7, #20]
 800a226:	491f      	ldr	r1, [pc, #124]	@ (800a2a4 <vTaskSwitchContext+0xb0>)
 800a228:	697a      	ldr	r2, [r7, #20]
 800a22a:	4613      	mov	r3, r2
 800a22c:	009b      	lsls	r3, r3, #2
 800a22e:	4413      	add	r3, r2
 800a230:	009b      	lsls	r3, r3, #2
 800a232:	440b      	add	r3, r1
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d10b      	bne.n	800a252 <vTaskSwitchContext+0x5e>
	__asm volatile
 800a23a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a23e:	f383 8811 	msr	BASEPRI, r3
 800a242:	f3bf 8f6f 	isb	sy
 800a246:	f3bf 8f4f 	dsb	sy
 800a24a:	607b      	str	r3, [r7, #4]
}
 800a24c:	bf00      	nop
 800a24e:	bf00      	nop
 800a250:	e7fd      	b.n	800a24e <vTaskSwitchContext+0x5a>
 800a252:	697a      	ldr	r2, [r7, #20]
 800a254:	4613      	mov	r3, r2
 800a256:	009b      	lsls	r3, r3, #2
 800a258:	4413      	add	r3, r2
 800a25a:	009b      	lsls	r3, r3, #2
 800a25c:	4a11      	ldr	r2, [pc, #68]	@ (800a2a4 <vTaskSwitchContext+0xb0>)
 800a25e:	4413      	add	r3, r2
 800a260:	613b      	str	r3, [r7, #16]
 800a262:	693b      	ldr	r3, [r7, #16]
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	685a      	ldr	r2, [r3, #4]
 800a268:	693b      	ldr	r3, [r7, #16]
 800a26a:	605a      	str	r2, [r3, #4]
 800a26c:	693b      	ldr	r3, [r7, #16]
 800a26e:	685a      	ldr	r2, [r3, #4]
 800a270:	693b      	ldr	r3, [r7, #16]
 800a272:	3308      	adds	r3, #8
 800a274:	429a      	cmp	r2, r3
 800a276:	d104      	bne.n	800a282 <vTaskSwitchContext+0x8e>
 800a278:	693b      	ldr	r3, [r7, #16]
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	685a      	ldr	r2, [r3, #4]
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	605a      	str	r2, [r3, #4]
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	685b      	ldr	r3, [r3, #4]
 800a286:	68db      	ldr	r3, [r3, #12]
 800a288:	4a07      	ldr	r2, [pc, #28]	@ (800a2a8 <vTaskSwitchContext+0xb4>)
 800a28a:	6013      	str	r3, [r2, #0]
}
 800a28c:	bf00      	nop
 800a28e:	371c      	adds	r7, #28
 800a290:	46bd      	mov	sp, r7
 800a292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a296:	4770      	bx	lr
 800a298:	20002110 	.word	0x20002110
 800a29c:	200020fc 	.word	0x200020fc
 800a2a0:	200020f0 	.word	0x200020f0
 800a2a4:	20001fec 	.word	0x20001fec
 800a2a8:	20001fe8 	.word	0x20001fe8

0800a2ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b082      	sub	sp, #8
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a2b4:	f000 f852 	bl	800a35c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a2b8:	4b06      	ldr	r3, [pc, #24]	@ (800a2d4 <prvIdleTask+0x28>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	2b01      	cmp	r3, #1
 800a2be:	d9f9      	bls.n	800a2b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a2c0:	4b05      	ldr	r3, [pc, #20]	@ (800a2d8 <prvIdleTask+0x2c>)
 800a2c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2c6:	601a      	str	r2, [r3, #0]
 800a2c8:	f3bf 8f4f 	dsb	sy
 800a2cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a2d0:	e7f0      	b.n	800a2b4 <prvIdleTask+0x8>
 800a2d2:	bf00      	nop
 800a2d4:	20001fec 	.word	0x20001fec
 800a2d8:	e000ed04 	.word	0xe000ed04

0800a2dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b082      	sub	sp, #8
 800a2e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	607b      	str	r3, [r7, #4]
 800a2e6:	e00c      	b.n	800a302 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a2e8:	687a      	ldr	r2, [r7, #4]
 800a2ea:	4613      	mov	r3, r2
 800a2ec:	009b      	lsls	r3, r3, #2
 800a2ee:	4413      	add	r3, r2
 800a2f0:	009b      	lsls	r3, r3, #2
 800a2f2:	4a12      	ldr	r2, [pc, #72]	@ (800a33c <prvInitialiseTaskLists+0x60>)
 800a2f4:	4413      	add	r3, r2
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	f7ff fb32 	bl	8009960 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	3301      	adds	r3, #1
 800a300:	607b      	str	r3, [r7, #4]
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2b06      	cmp	r3, #6
 800a306:	d9ef      	bls.n	800a2e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a308:	480d      	ldr	r0, [pc, #52]	@ (800a340 <prvInitialiseTaskLists+0x64>)
 800a30a:	f7ff fb29 	bl	8009960 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a30e:	480d      	ldr	r0, [pc, #52]	@ (800a344 <prvInitialiseTaskLists+0x68>)
 800a310:	f7ff fb26 	bl	8009960 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a314:	480c      	ldr	r0, [pc, #48]	@ (800a348 <prvInitialiseTaskLists+0x6c>)
 800a316:	f7ff fb23 	bl	8009960 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a31a:	480c      	ldr	r0, [pc, #48]	@ (800a34c <prvInitialiseTaskLists+0x70>)
 800a31c:	f7ff fb20 	bl	8009960 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a320:	480b      	ldr	r0, [pc, #44]	@ (800a350 <prvInitialiseTaskLists+0x74>)
 800a322:	f7ff fb1d 	bl	8009960 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a326:	4b0b      	ldr	r3, [pc, #44]	@ (800a354 <prvInitialiseTaskLists+0x78>)
 800a328:	4a05      	ldr	r2, [pc, #20]	@ (800a340 <prvInitialiseTaskLists+0x64>)
 800a32a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a32c:	4b0a      	ldr	r3, [pc, #40]	@ (800a358 <prvInitialiseTaskLists+0x7c>)
 800a32e:	4a05      	ldr	r2, [pc, #20]	@ (800a344 <prvInitialiseTaskLists+0x68>)
 800a330:	601a      	str	r2, [r3, #0]
}
 800a332:	bf00      	nop
 800a334:	3708      	adds	r7, #8
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}
 800a33a:	bf00      	nop
 800a33c:	20001fec 	.word	0x20001fec
 800a340:	20002078 	.word	0x20002078
 800a344:	2000208c 	.word	0x2000208c
 800a348:	200020a8 	.word	0x200020a8
 800a34c:	200020bc 	.word	0x200020bc
 800a350:	200020d4 	.word	0x200020d4
 800a354:	200020a0 	.word	0x200020a0
 800a358:	200020a4 	.word	0x200020a4

0800a35c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b082      	sub	sp, #8
 800a360:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a362:	e019      	b.n	800a398 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a364:	f000 fa10 	bl	800a788 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a368:	4b10      	ldr	r3, [pc, #64]	@ (800a3ac <prvCheckTasksWaitingTermination+0x50>)
 800a36a:	68db      	ldr	r3, [r3, #12]
 800a36c:	68db      	ldr	r3, [r3, #12]
 800a36e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	3304      	adds	r3, #4
 800a374:	4618      	mov	r0, r3
 800a376:	f7ff fb7d 	bl	8009a74 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a37a:	4b0d      	ldr	r3, [pc, #52]	@ (800a3b0 <prvCheckTasksWaitingTermination+0x54>)
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	3b01      	subs	r3, #1
 800a380:	4a0b      	ldr	r2, [pc, #44]	@ (800a3b0 <prvCheckTasksWaitingTermination+0x54>)
 800a382:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a384:	4b0b      	ldr	r3, [pc, #44]	@ (800a3b4 <prvCheckTasksWaitingTermination+0x58>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	3b01      	subs	r3, #1
 800a38a:	4a0a      	ldr	r2, [pc, #40]	@ (800a3b4 <prvCheckTasksWaitingTermination+0x58>)
 800a38c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a38e:	f000 fa2d 	bl	800a7ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a392:	6878      	ldr	r0, [r7, #4]
 800a394:	f000 f810 	bl	800a3b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a398:	4b06      	ldr	r3, [pc, #24]	@ (800a3b4 <prvCheckTasksWaitingTermination+0x58>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d1e1      	bne.n	800a364 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a3a0:	bf00      	nop
 800a3a2:	bf00      	nop
 800a3a4:	3708      	adds	r7, #8
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	bd80      	pop	{r7, pc}
 800a3aa:	bf00      	nop
 800a3ac:	200020bc 	.word	0x200020bc
 800a3b0:	200020e8 	.word	0x200020e8
 800a3b4:	200020d0 	.word	0x200020d0

0800a3b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b084      	sub	sp, #16
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d108      	bne.n	800a3dc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f000 fb88 	bl	800aae4 <vPortFree>
				vPortFree( pxTCB );
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f000 fb85 	bl	800aae4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a3da:	e019      	b.n	800a410 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a3e2:	2b01      	cmp	r3, #1
 800a3e4:	d103      	bne.n	800a3ee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f000 fb7c 	bl	800aae4 <vPortFree>
	}
 800a3ec:	e010      	b.n	800a410 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a3f4:	2b02      	cmp	r3, #2
 800a3f6:	d00b      	beq.n	800a410 <prvDeleteTCB+0x58>
	__asm volatile
 800a3f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3fc:	f383 8811 	msr	BASEPRI, r3
 800a400:	f3bf 8f6f 	isb	sy
 800a404:	f3bf 8f4f 	dsb	sy
 800a408:	60fb      	str	r3, [r7, #12]
}
 800a40a:	bf00      	nop
 800a40c:	bf00      	nop
 800a40e:	e7fd      	b.n	800a40c <prvDeleteTCB+0x54>
	}
 800a410:	bf00      	nop
 800a412:	3710      	adds	r7, #16
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}

0800a418 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a418:	b480      	push	{r7}
 800a41a:	b083      	sub	sp, #12
 800a41c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a41e:	4b0c      	ldr	r3, [pc, #48]	@ (800a450 <prvResetNextTaskUnblockTime+0x38>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d104      	bne.n	800a432 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a428:	4b0a      	ldr	r3, [pc, #40]	@ (800a454 <prvResetNextTaskUnblockTime+0x3c>)
 800a42a:	f04f 32ff 	mov.w	r2, #4294967295
 800a42e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a430:	e008      	b.n	800a444 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a432:	4b07      	ldr	r3, [pc, #28]	@ (800a450 <prvResetNextTaskUnblockTime+0x38>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	68db      	ldr	r3, [r3, #12]
 800a438:	68db      	ldr	r3, [r3, #12]
 800a43a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	685b      	ldr	r3, [r3, #4]
 800a440:	4a04      	ldr	r2, [pc, #16]	@ (800a454 <prvResetNextTaskUnblockTime+0x3c>)
 800a442:	6013      	str	r3, [r2, #0]
}
 800a444:	bf00      	nop
 800a446:	370c      	adds	r7, #12
 800a448:	46bd      	mov	sp, r7
 800a44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44e:	4770      	bx	lr
 800a450:	200020a0 	.word	0x200020a0
 800a454:	20002108 	.word	0x20002108

0800a458 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b084      	sub	sp, #16
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
 800a460:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a462:	4b29      	ldr	r3, [pc, #164]	@ (800a508 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a468:	4b28      	ldr	r3, [pc, #160]	@ (800a50c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	3304      	adds	r3, #4
 800a46e:	4618      	mov	r0, r3
 800a470:	f7ff fb00 	bl	8009a74 <uxListRemove>
 800a474:	4603      	mov	r3, r0
 800a476:	2b00      	cmp	r3, #0
 800a478:	d10b      	bne.n	800a492 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a47a:	4b24      	ldr	r3, [pc, #144]	@ (800a50c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a480:	2201      	movs	r2, #1
 800a482:	fa02 f303 	lsl.w	r3, r2, r3
 800a486:	43da      	mvns	r2, r3
 800a488:	4b21      	ldr	r3, [pc, #132]	@ (800a510 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	4013      	ands	r3, r2
 800a48e:	4a20      	ldr	r2, [pc, #128]	@ (800a510 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a490:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a498:	d10a      	bne.n	800a4b0 <prvAddCurrentTaskToDelayedList+0x58>
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d007      	beq.n	800a4b0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a4a0:	4b1a      	ldr	r3, [pc, #104]	@ (800a50c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	3304      	adds	r3, #4
 800a4a6:	4619      	mov	r1, r3
 800a4a8:	481a      	ldr	r0, [pc, #104]	@ (800a514 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a4aa:	f7ff fa86 	bl	80099ba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a4ae:	e026      	b.n	800a4fe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a4b0:	68fa      	ldr	r2, [r7, #12]
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	4413      	add	r3, r2
 800a4b6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a4b8:	4b14      	ldr	r3, [pc, #80]	@ (800a50c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	68ba      	ldr	r2, [r7, #8]
 800a4be:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a4c0:	68ba      	ldr	r2, [r7, #8]
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	429a      	cmp	r2, r3
 800a4c6:	d209      	bcs.n	800a4dc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a4c8:	4b13      	ldr	r3, [pc, #76]	@ (800a518 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a4ca:	681a      	ldr	r2, [r3, #0]
 800a4cc:	4b0f      	ldr	r3, [pc, #60]	@ (800a50c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	3304      	adds	r3, #4
 800a4d2:	4619      	mov	r1, r3
 800a4d4:	4610      	mov	r0, r2
 800a4d6:	f7ff fa94 	bl	8009a02 <vListInsert>
}
 800a4da:	e010      	b.n	800a4fe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a4dc:	4b0f      	ldr	r3, [pc, #60]	@ (800a51c <prvAddCurrentTaskToDelayedList+0xc4>)
 800a4de:	681a      	ldr	r2, [r3, #0]
 800a4e0:	4b0a      	ldr	r3, [pc, #40]	@ (800a50c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	3304      	adds	r3, #4
 800a4e6:	4619      	mov	r1, r3
 800a4e8:	4610      	mov	r0, r2
 800a4ea:	f7ff fa8a 	bl	8009a02 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a4ee:	4b0c      	ldr	r3, [pc, #48]	@ (800a520 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	68ba      	ldr	r2, [r7, #8]
 800a4f4:	429a      	cmp	r2, r3
 800a4f6:	d202      	bcs.n	800a4fe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a4f8:	4a09      	ldr	r2, [pc, #36]	@ (800a520 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	6013      	str	r3, [r2, #0]
}
 800a4fe:	bf00      	nop
 800a500:	3710      	adds	r7, #16
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}
 800a506:	bf00      	nop
 800a508:	200020ec 	.word	0x200020ec
 800a50c:	20001fe8 	.word	0x20001fe8
 800a510:	200020f0 	.word	0x200020f0
 800a514:	200020d4 	.word	0x200020d4
 800a518:	200020a4 	.word	0x200020a4
 800a51c:	200020a0 	.word	0x200020a0
 800a520:	20002108 	.word	0x20002108

0800a524 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a524:	b480      	push	{r7}
 800a526:	b085      	sub	sp, #20
 800a528:	af00      	add	r7, sp, #0
 800a52a:	60f8      	str	r0, [r7, #12]
 800a52c:	60b9      	str	r1, [r7, #8]
 800a52e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	3b04      	subs	r3, #4
 800a534:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a53c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	3b04      	subs	r3, #4
 800a542:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	f023 0201 	bic.w	r2, r3, #1
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	3b04      	subs	r3, #4
 800a552:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a554:	4a0c      	ldr	r2, [pc, #48]	@ (800a588 <pxPortInitialiseStack+0x64>)
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	3b14      	subs	r3, #20
 800a55e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a560:	687a      	ldr	r2, [r7, #4]
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	3b04      	subs	r3, #4
 800a56a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	f06f 0202 	mvn.w	r2, #2
 800a572:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	3b20      	subs	r3, #32
 800a578:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a57a:	68fb      	ldr	r3, [r7, #12]
}
 800a57c:	4618      	mov	r0, r3
 800a57e:	3714      	adds	r7, #20
 800a580:	46bd      	mov	sp, r7
 800a582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a586:	4770      	bx	lr
 800a588:	0800a58d 	.word	0x0800a58d

0800a58c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a58c:	b480      	push	{r7}
 800a58e:	b085      	sub	sp, #20
 800a590:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a592:	2300      	movs	r3, #0
 800a594:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a596:	4b13      	ldr	r3, [pc, #76]	@ (800a5e4 <prvTaskExitError+0x58>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a59e:	d00b      	beq.n	800a5b8 <prvTaskExitError+0x2c>
	__asm volatile
 800a5a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5a4:	f383 8811 	msr	BASEPRI, r3
 800a5a8:	f3bf 8f6f 	isb	sy
 800a5ac:	f3bf 8f4f 	dsb	sy
 800a5b0:	60fb      	str	r3, [r7, #12]
}
 800a5b2:	bf00      	nop
 800a5b4:	bf00      	nop
 800a5b6:	e7fd      	b.n	800a5b4 <prvTaskExitError+0x28>
	__asm volatile
 800a5b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5bc:	f383 8811 	msr	BASEPRI, r3
 800a5c0:	f3bf 8f6f 	isb	sy
 800a5c4:	f3bf 8f4f 	dsb	sy
 800a5c8:	60bb      	str	r3, [r7, #8]
}
 800a5ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a5cc:	bf00      	nop
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d0fc      	beq.n	800a5ce <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a5d4:	bf00      	nop
 800a5d6:	bf00      	nop
 800a5d8:	3714      	adds	r7, #20
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e0:	4770      	bx	lr
 800a5e2:	bf00      	nop
 800a5e4:	20000054 	.word	0x20000054
	...

0800a5f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a5f0:	4b07      	ldr	r3, [pc, #28]	@ (800a610 <pxCurrentTCBConst2>)
 800a5f2:	6819      	ldr	r1, [r3, #0]
 800a5f4:	6808      	ldr	r0, [r1, #0]
 800a5f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5fa:	f380 8809 	msr	PSP, r0
 800a5fe:	f3bf 8f6f 	isb	sy
 800a602:	f04f 0000 	mov.w	r0, #0
 800a606:	f380 8811 	msr	BASEPRI, r0
 800a60a:	4770      	bx	lr
 800a60c:	f3af 8000 	nop.w

0800a610 <pxCurrentTCBConst2>:
 800a610:	20001fe8 	.word	0x20001fe8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a614:	bf00      	nop
 800a616:	bf00      	nop

0800a618 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a618:	4808      	ldr	r0, [pc, #32]	@ (800a63c <prvPortStartFirstTask+0x24>)
 800a61a:	6800      	ldr	r0, [r0, #0]
 800a61c:	6800      	ldr	r0, [r0, #0]
 800a61e:	f380 8808 	msr	MSP, r0
 800a622:	f04f 0000 	mov.w	r0, #0
 800a626:	f380 8814 	msr	CONTROL, r0
 800a62a:	b662      	cpsie	i
 800a62c:	b661      	cpsie	f
 800a62e:	f3bf 8f4f 	dsb	sy
 800a632:	f3bf 8f6f 	isb	sy
 800a636:	df00      	svc	0
 800a638:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a63a:	bf00      	nop
 800a63c:	e000ed08 	.word	0xe000ed08

0800a640 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b086      	sub	sp, #24
 800a644:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a646:	4b47      	ldr	r3, [pc, #284]	@ (800a764 <xPortStartScheduler+0x124>)
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	4a47      	ldr	r2, [pc, #284]	@ (800a768 <xPortStartScheduler+0x128>)
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d10b      	bne.n	800a668 <xPortStartScheduler+0x28>
	__asm volatile
 800a650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a654:	f383 8811 	msr	BASEPRI, r3
 800a658:	f3bf 8f6f 	isb	sy
 800a65c:	f3bf 8f4f 	dsb	sy
 800a660:	60fb      	str	r3, [r7, #12]
}
 800a662:	bf00      	nop
 800a664:	bf00      	nop
 800a666:	e7fd      	b.n	800a664 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a668:	4b3e      	ldr	r3, [pc, #248]	@ (800a764 <xPortStartScheduler+0x124>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	4a3f      	ldr	r2, [pc, #252]	@ (800a76c <xPortStartScheduler+0x12c>)
 800a66e:	4293      	cmp	r3, r2
 800a670:	d10b      	bne.n	800a68a <xPortStartScheduler+0x4a>
	__asm volatile
 800a672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a676:	f383 8811 	msr	BASEPRI, r3
 800a67a:	f3bf 8f6f 	isb	sy
 800a67e:	f3bf 8f4f 	dsb	sy
 800a682:	613b      	str	r3, [r7, #16]
}
 800a684:	bf00      	nop
 800a686:	bf00      	nop
 800a688:	e7fd      	b.n	800a686 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a68a:	4b39      	ldr	r3, [pc, #228]	@ (800a770 <xPortStartScheduler+0x130>)
 800a68c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a68e:	697b      	ldr	r3, [r7, #20]
 800a690:	781b      	ldrb	r3, [r3, #0]
 800a692:	b2db      	uxtb	r3, r3
 800a694:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a696:	697b      	ldr	r3, [r7, #20]
 800a698:	22ff      	movs	r2, #255	@ 0xff
 800a69a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a69c:	697b      	ldr	r3, [r7, #20]
 800a69e:	781b      	ldrb	r3, [r3, #0]
 800a6a0:	b2db      	uxtb	r3, r3
 800a6a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a6a4:	78fb      	ldrb	r3, [r7, #3]
 800a6a6:	b2db      	uxtb	r3, r3
 800a6a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a6ac:	b2da      	uxtb	r2, r3
 800a6ae:	4b31      	ldr	r3, [pc, #196]	@ (800a774 <xPortStartScheduler+0x134>)
 800a6b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a6b2:	4b31      	ldr	r3, [pc, #196]	@ (800a778 <xPortStartScheduler+0x138>)
 800a6b4:	2207      	movs	r2, #7
 800a6b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a6b8:	e009      	b.n	800a6ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a6ba:	4b2f      	ldr	r3, [pc, #188]	@ (800a778 <xPortStartScheduler+0x138>)
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	3b01      	subs	r3, #1
 800a6c0:	4a2d      	ldr	r2, [pc, #180]	@ (800a778 <xPortStartScheduler+0x138>)
 800a6c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a6c4:	78fb      	ldrb	r3, [r7, #3]
 800a6c6:	b2db      	uxtb	r3, r3
 800a6c8:	005b      	lsls	r3, r3, #1
 800a6ca:	b2db      	uxtb	r3, r3
 800a6cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a6ce:	78fb      	ldrb	r3, [r7, #3]
 800a6d0:	b2db      	uxtb	r3, r3
 800a6d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6d6:	2b80      	cmp	r3, #128	@ 0x80
 800a6d8:	d0ef      	beq.n	800a6ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a6da:	4b27      	ldr	r3, [pc, #156]	@ (800a778 <xPortStartScheduler+0x138>)
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	f1c3 0307 	rsb	r3, r3, #7
 800a6e2:	2b04      	cmp	r3, #4
 800a6e4:	d00b      	beq.n	800a6fe <xPortStartScheduler+0xbe>
	__asm volatile
 800a6e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6ea:	f383 8811 	msr	BASEPRI, r3
 800a6ee:	f3bf 8f6f 	isb	sy
 800a6f2:	f3bf 8f4f 	dsb	sy
 800a6f6:	60bb      	str	r3, [r7, #8]
}
 800a6f8:	bf00      	nop
 800a6fa:	bf00      	nop
 800a6fc:	e7fd      	b.n	800a6fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a6fe:	4b1e      	ldr	r3, [pc, #120]	@ (800a778 <xPortStartScheduler+0x138>)
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	021b      	lsls	r3, r3, #8
 800a704:	4a1c      	ldr	r2, [pc, #112]	@ (800a778 <xPortStartScheduler+0x138>)
 800a706:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a708:	4b1b      	ldr	r3, [pc, #108]	@ (800a778 <xPortStartScheduler+0x138>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a710:	4a19      	ldr	r2, [pc, #100]	@ (800a778 <xPortStartScheduler+0x138>)
 800a712:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	b2da      	uxtb	r2, r3
 800a718:	697b      	ldr	r3, [r7, #20]
 800a71a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a71c:	4b17      	ldr	r3, [pc, #92]	@ (800a77c <xPortStartScheduler+0x13c>)
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	4a16      	ldr	r2, [pc, #88]	@ (800a77c <xPortStartScheduler+0x13c>)
 800a722:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a726:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a728:	4b14      	ldr	r3, [pc, #80]	@ (800a77c <xPortStartScheduler+0x13c>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4a13      	ldr	r2, [pc, #76]	@ (800a77c <xPortStartScheduler+0x13c>)
 800a72e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a732:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a734:	f000 f8da 	bl	800a8ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a738:	4b11      	ldr	r3, [pc, #68]	@ (800a780 <xPortStartScheduler+0x140>)
 800a73a:	2200      	movs	r2, #0
 800a73c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a73e:	f000 f8f9 	bl	800a934 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a742:	4b10      	ldr	r3, [pc, #64]	@ (800a784 <xPortStartScheduler+0x144>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	4a0f      	ldr	r2, [pc, #60]	@ (800a784 <xPortStartScheduler+0x144>)
 800a748:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a74c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a74e:	f7ff ff63 	bl	800a618 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a752:	f7ff fd4f 	bl	800a1f4 <vTaskSwitchContext>
	prvTaskExitError();
 800a756:	f7ff ff19 	bl	800a58c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a75a:	2300      	movs	r3, #0
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3718      	adds	r7, #24
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}
 800a764:	e000ed00 	.word	0xe000ed00
 800a768:	410fc271 	.word	0x410fc271
 800a76c:	410fc270 	.word	0x410fc270
 800a770:	e000e400 	.word	0xe000e400
 800a774:	20002114 	.word	0x20002114
 800a778:	20002118 	.word	0x20002118
 800a77c:	e000ed20 	.word	0xe000ed20
 800a780:	20000054 	.word	0x20000054
 800a784:	e000ef34 	.word	0xe000ef34

0800a788 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a788:	b480      	push	{r7}
 800a78a:	b083      	sub	sp, #12
 800a78c:	af00      	add	r7, sp, #0
	__asm volatile
 800a78e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a792:	f383 8811 	msr	BASEPRI, r3
 800a796:	f3bf 8f6f 	isb	sy
 800a79a:	f3bf 8f4f 	dsb	sy
 800a79e:	607b      	str	r3, [r7, #4]
}
 800a7a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a7a2:	4b10      	ldr	r3, [pc, #64]	@ (800a7e4 <vPortEnterCritical+0x5c>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	3301      	adds	r3, #1
 800a7a8:	4a0e      	ldr	r2, [pc, #56]	@ (800a7e4 <vPortEnterCritical+0x5c>)
 800a7aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a7ac:	4b0d      	ldr	r3, [pc, #52]	@ (800a7e4 <vPortEnterCritical+0x5c>)
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	2b01      	cmp	r3, #1
 800a7b2:	d110      	bne.n	800a7d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a7b4:	4b0c      	ldr	r3, [pc, #48]	@ (800a7e8 <vPortEnterCritical+0x60>)
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	b2db      	uxtb	r3, r3
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d00b      	beq.n	800a7d6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a7be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c2:	f383 8811 	msr	BASEPRI, r3
 800a7c6:	f3bf 8f6f 	isb	sy
 800a7ca:	f3bf 8f4f 	dsb	sy
 800a7ce:	603b      	str	r3, [r7, #0]
}
 800a7d0:	bf00      	nop
 800a7d2:	bf00      	nop
 800a7d4:	e7fd      	b.n	800a7d2 <vPortEnterCritical+0x4a>
	}
}
 800a7d6:	bf00      	nop
 800a7d8:	370c      	adds	r7, #12
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr
 800a7e2:	bf00      	nop
 800a7e4:	20000054 	.word	0x20000054
 800a7e8:	e000ed04 	.word	0xe000ed04

0800a7ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a7ec:	b480      	push	{r7}
 800a7ee:	b083      	sub	sp, #12
 800a7f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a7f2:	4b12      	ldr	r3, [pc, #72]	@ (800a83c <vPortExitCritical+0x50>)
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d10b      	bne.n	800a812 <vPortExitCritical+0x26>
	__asm volatile
 800a7fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7fe:	f383 8811 	msr	BASEPRI, r3
 800a802:	f3bf 8f6f 	isb	sy
 800a806:	f3bf 8f4f 	dsb	sy
 800a80a:	607b      	str	r3, [r7, #4]
}
 800a80c:	bf00      	nop
 800a80e:	bf00      	nop
 800a810:	e7fd      	b.n	800a80e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a812:	4b0a      	ldr	r3, [pc, #40]	@ (800a83c <vPortExitCritical+0x50>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	3b01      	subs	r3, #1
 800a818:	4a08      	ldr	r2, [pc, #32]	@ (800a83c <vPortExitCritical+0x50>)
 800a81a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a81c:	4b07      	ldr	r3, [pc, #28]	@ (800a83c <vPortExitCritical+0x50>)
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d105      	bne.n	800a830 <vPortExitCritical+0x44>
 800a824:	2300      	movs	r3, #0
 800a826:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a82e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a830:	bf00      	nop
 800a832:	370c      	adds	r7, #12
 800a834:	46bd      	mov	sp, r7
 800a836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83a:	4770      	bx	lr
 800a83c:	20000054 	.word	0x20000054

0800a840 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a840:	f3ef 8009 	mrs	r0, PSP
 800a844:	f3bf 8f6f 	isb	sy
 800a848:	4b15      	ldr	r3, [pc, #84]	@ (800a8a0 <pxCurrentTCBConst>)
 800a84a:	681a      	ldr	r2, [r3, #0]
 800a84c:	f01e 0f10 	tst.w	lr, #16
 800a850:	bf08      	it	eq
 800a852:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a856:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a85a:	6010      	str	r0, [r2, #0]
 800a85c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a860:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a864:	f380 8811 	msr	BASEPRI, r0
 800a868:	f3bf 8f4f 	dsb	sy
 800a86c:	f3bf 8f6f 	isb	sy
 800a870:	f7ff fcc0 	bl	800a1f4 <vTaskSwitchContext>
 800a874:	f04f 0000 	mov.w	r0, #0
 800a878:	f380 8811 	msr	BASEPRI, r0
 800a87c:	bc09      	pop	{r0, r3}
 800a87e:	6819      	ldr	r1, [r3, #0]
 800a880:	6808      	ldr	r0, [r1, #0]
 800a882:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a886:	f01e 0f10 	tst.w	lr, #16
 800a88a:	bf08      	it	eq
 800a88c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a890:	f380 8809 	msr	PSP, r0
 800a894:	f3bf 8f6f 	isb	sy
 800a898:	4770      	bx	lr
 800a89a:	bf00      	nop
 800a89c:	f3af 8000 	nop.w

0800a8a0 <pxCurrentTCBConst>:
 800a8a0:	20001fe8 	.word	0x20001fe8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a8a4:	bf00      	nop
 800a8a6:	bf00      	nop

0800a8a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b082      	sub	sp, #8
 800a8ac:	af00      	add	r7, sp, #0
	__asm volatile
 800a8ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8b2:	f383 8811 	msr	BASEPRI, r3
 800a8b6:	f3bf 8f6f 	isb	sy
 800a8ba:	f3bf 8f4f 	dsb	sy
 800a8be:	607b      	str	r3, [r7, #4]
}
 800a8c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a8c2:	f7ff fbdd 	bl	800a080 <xTaskIncrementTick>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d003      	beq.n	800a8d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a8cc:	4b06      	ldr	r3, [pc, #24]	@ (800a8e8 <SysTick_Handler+0x40>)
 800a8ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a8d2:	601a      	str	r2, [r3, #0]
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a8d8:	683b      	ldr	r3, [r7, #0]
 800a8da:	f383 8811 	msr	BASEPRI, r3
}
 800a8de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a8e0:	bf00      	nop
 800a8e2:	3708      	adds	r7, #8
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}
 800a8e8:	e000ed04 	.word	0xe000ed04

0800a8ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a8f0:	4b0b      	ldr	r3, [pc, #44]	@ (800a920 <vPortSetupTimerInterrupt+0x34>)
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a8f6:	4b0b      	ldr	r3, [pc, #44]	@ (800a924 <vPortSetupTimerInterrupt+0x38>)
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a8fc:	4b0a      	ldr	r3, [pc, #40]	@ (800a928 <vPortSetupTimerInterrupt+0x3c>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	4a0a      	ldr	r2, [pc, #40]	@ (800a92c <vPortSetupTimerInterrupt+0x40>)
 800a902:	fba2 2303 	umull	r2, r3, r2, r3
 800a906:	099b      	lsrs	r3, r3, #6
 800a908:	4a09      	ldr	r2, [pc, #36]	@ (800a930 <vPortSetupTimerInterrupt+0x44>)
 800a90a:	3b01      	subs	r3, #1
 800a90c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a90e:	4b04      	ldr	r3, [pc, #16]	@ (800a920 <vPortSetupTimerInterrupt+0x34>)
 800a910:	2207      	movs	r2, #7
 800a912:	601a      	str	r2, [r3, #0]
}
 800a914:	bf00      	nop
 800a916:	46bd      	mov	sp, r7
 800a918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91c:	4770      	bx	lr
 800a91e:	bf00      	nop
 800a920:	e000e010 	.word	0xe000e010
 800a924:	e000e018 	.word	0xe000e018
 800a928:	20000004 	.word	0x20000004
 800a92c:	10624dd3 	.word	0x10624dd3
 800a930:	e000e014 	.word	0xe000e014

0800a934 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a934:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a944 <vPortEnableVFP+0x10>
 800a938:	6801      	ldr	r1, [r0, #0]
 800a93a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a93e:	6001      	str	r1, [r0, #0]
 800a940:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a942:	bf00      	nop
 800a944:	e000ed88 	.word	0xe000ed88

0800a948 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b08a      	sub	sp, #40	@ 0x28
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a950:	2300      	movs	r3, #0
 800a952:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a954:	f7ff fae8 	bl	8009f28 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a958:	4b5c      	ldr	r3, [pc, #368]	@ (800aacc <pvPortMalloc+0x184>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d101      	bne.n	800a964 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a960:	f000 f924 	bl	800abac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a964:	4b5a      	ldr	r3, [pc, #360]	@ (800aad0 <pvPortMalloc+0x188>)
 800a966:	681a      	ldr	r2, [r3, #0]
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	4013      	ands	r3, r2
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	f040 8095 	bne.w	800aa9c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d01e      	beq.n	800a9b6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a978:	2208      	movs	r2, #8
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	4413      	add	r3, r2
 800a97e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	f003 0307 	and.w	r3, r3, #7
 800a986:	2b00      	cmp	r3, #0
 800a988:	d015      	beq.n	800a9b6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	f023 0307 	bic.w	r3, r3, #7
 800a990:	3308      	adds	r3, #8
 800a992:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	f003 0307 	and.w	r3, r3, #7
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d00b      	beq.n	800a9b6 <pvPortMalloc+0x6e>
	__asm volatile
 800a99e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9a2:	f383 8811 	msr	BASEPRI, r3
 800a9a6:	f3bf 8f6f 	isb	sy
 800a9aa:	f3bf 8f4f 	dsb	sy
 800a9ae:	617b      	str	r3, [r7, #20]
}
 800a9b0:	bf00      	nop
 800a9b2:	bf00      	nop
 800a9b4:	e7fd      	b.n	800a9b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d06f      	beq.n	800aa9c <pvPortMalloc+0x154>
 800a9bc:	4b45      	ldr	r3, [pc, #276]	@ (800aad4 <pvPortMalloc+0x18c>)
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	687a      	ldr	r2, [r7, #4]
 800a9c2:	429a      	cmp	r2, r3
 800a9c4:	d86a      	bhi.n	800aa9c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a9c6:	4b44      	ldr	r3, [pc, #272]	@ (800aad8 <pvPortMalloc+0x190>)
 800a9c8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a9ca:	4b43      	ldr	r3, [pc, #268]	@ (800aad8 <pvPortMalloc+0x190>)
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a9d0:	e004      	b.n	800a9dc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a9d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9d4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a9d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a9dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9de:	685b      	ldr	r3, [r3, #4]
 800a9e0:	687a      	ldr	r2, [r7, #4]
 800a9e2:	429a      	cmp	r2, r3
 800a9e4:	d903      	bls.n	800a9ee <pvPortMalloc+0xa6>
 800a9e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d1f1      	bne.n	800a9d2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a9ee:	4b37      	ldr	r3, [pc, #220]	@ (800aacc <pvPortMalloc+0x184>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a9f4:	429a      	cmp	r2, r3
 800a9f6:	d051      	beq.n	800aa9c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a9f8:	6a3b      	ldr	r3, [r7, #32]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	2208      	movs	r2, #8
 800a9fe:	4413      	add	r3, r2
 800aa00:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aa02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa04:	681a      	ldr	r2, [r3, #0]
 800aa06:	6a3b      	ldr	r3, [r7, #32]
 800aa08:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aa0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa0c:	685a      	ldr	r2, [r3, #4]
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	1ad2      	subs	r2, r2, r3
 800aa12:	2308      	movs	r3, #8
 800aa14:	005b      	lsls	r3, r3, #1
 800aa16:	429a      	cmp	r2, r3
 800aa18:	d920      	bls.n	800aa5c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800aa1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	4413      	add	r3, r2
 800aa20:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aa22:	69bb      	ldr	r3, [r7, #24]
 800aa24:	f003 0307 	and.w	r3, r3, #7
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d00b      	beq.n	800aa44 <pvPortMalloc+0xfc>
	__asm volatile
 800aa2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa30:	f383 8811 	msr	BASEPRI, r3
 800aa34:	f3bf 8f6f 	isb	sy
 800aa38:	f3bf 8f4f 	dsb	sy
 800aa3c:	613b      	str	r3, [r7, #16]
}
 800aa3e:	bf00      	nop
 800aa40:	bf00      	nop
 800aa42:	e7fd      	b.n	800aa40 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800aa44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa46:	685a      	ldr	r2, [r3, #4]
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	1ad2      	subs	r2, r2, r3
 800aa4c:	69bb      	ldr	r3, [r7, #24]
 800aa4e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800aa50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa52:	687a      	ldr	r2, [r7, #4]
 800aa54:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800aa56:	69b8      	ldr	r0, [r7, #24]
 800aa58:	f000 f90a 	bl	800ac70 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800aa5c:	4b1d      	ldr	r3, [pc, #116]	@ (800aad4 <pvPortMalloc+0x18c>)
 800aa5e:	681a      	ldr	r2, [r3, #0]
 800aa60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa62:	685b      	ldr	r3, [r3, #4]
 800aa64:	1ad3      	subs	r3, r2, r3
 800aa66:	4a1b      	ldr	r2, [pc, #108]	@ (800aad4 <pvPortMalloc+0x18c>)
 800aa68:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800aa6a:	4b1a      	ldr	r3, [pc, #104]	@ (800aad4 <pvPortMalloc+0x18c>)
 800aa6c:	681a      	ldr	r2, [r3, #0]
 800aa6e:	4b1b      	ldr	r3, [pc, #108]	@ (800aadc <pvPortMalloc+0x194>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	429a      	cmp	r2, r3
 800aa74:	d203      	bcs.n	800aa7e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800aa76:	4b17      	ldr	r3, [pc, #92]	@ (800aad4 <pvPortMalloc+0x18c>)
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	4a18      	ldr	r2, [pc, #96]	@ (800aadc <pvPortMalloc+0x194>)
 800aa7c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800aa7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa80:	685a      	ldr	r2, [r3, #4]
 800aa82:	4b13      	ldr	r3, [pc, #76]	@ (800aad0 <pvPortMalloc+0x188>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	431a      	orrs	r2, r3
 800aa88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa8a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800aa8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa8e:	2200      	movs	r2, #0
 800aa90:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800aa92:	4b13      	ldr	r3, [pc, #76]	@ (800aae0 <pvPortMalloc+0x198>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	3301      	adds	r3, #1
 800aa98:	4a11      	ldr	r2, [pc, #68]	@ (800aae0 <pvPortMalloc+0x198>)
 800aa9a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aa9c:	f7ff fa52 	bl	8009f44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aaa0:	69fb      	ldr	r3, [r7, #28]
 800aaa2:	f003 0307 	and.w	r3, r3, #7
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d00b      	beq.n	800aac2 <pvPortMalloc+0x17a>
	__asm volatile
 800aaaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaae:	f383 8811 	msr	BASEPRI, r3
 800aab2:	f3bf 8f6f 	isb	sy
 800aab6:	f3bf 8f4f 	dsb	sy
 800aaba:	60fb      	str	r3, [r7, #12]
}
 800aabc:	bf00      	nop
 800aabe:	bf00      	nop
 800aac0:	e7fd      	b.n	800aabe <pvPortMalloc+0x176>
	return pvReturn;
 800aac2:	69fb      	ldr	r3, [r7, #28]
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	3728      	adds	r7, #40	@ 0x28
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}
 800aacc:	20002cdc 	.word	0x20002cdc
 800aad0:	20002cf0 	.word	0x20002cf0
 800aad4:	20002ce0 	.word	0x20002ce0
 800aad8:	20002cd4 	.word	0x20002cd4
 800aadc:	20002ce4 	.word	0x20002ce4
 800aae0:	20002ce8 	.word	0x20002ce8

0800aae4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b086      	sub	sp, #24
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d04f      	beq.n	800ab96 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800aaf6:	2308      	movs	r3, #8
 800aaf8:	425b      	negs	r3, r3
 800aafa:	697a      	ldr	r2, [r7, #20]
 800aafc:	4413      	add	r3, r2
 800aafe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ab00:	697b      	ldr	r3, [r7, #20]
 800ab02:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ab04:	693b      	ldr	r3, [r7, #16]
 800ab06:	685a      	ldr	r2, [r3, #4]
 800ab08:	4b25      	ldr	r3, [pc, #148]	@ (800aba0 <vPortFree+0xbc>)
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	4013      	ands	r3, r2
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d10b      	bne.n	800ab2a <vPortFree+0x46>
	__asm volatile
 800ab12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab16:	f383 8811 	msr	BASEPRI, r3
 800ab1a:	f3bf 8f6f 	isb	sy
 800ab1e:	f3bf 8f4f 	dsb	sy
 800ab22:	60fb      	str	r3, [r7, #12]
}
 800ab24:	bf00      	nop
 800ab26:	bf00      	nop
 800ab28:	e7fd      	b.n	800ab26 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ab2a:	693b      	ldr	r3, [r7, #16]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d00b      	beq.n	800ab4a <vPortFree+0x66>
	__asm volatile
 800ab32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab36:	f383 8811 	msr	BASEPRI, r3
 800ab3a:	f3bf 8f6f 	isb	sy
 800ab3e:	f3bf 8f4f 	dsb	sy
 800ab42:	60bb      	str	r3, [r7, #8]
}
 800ab44:	bf00      	nop
 800ab46:	bf00      	nop
 800ab48:	e7fd      	b.n	800ab46 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ab4a:	693b      	ldr	r3, [r7, #16]
 800ab4c:	685a      	ldr	r2, [r3, #4]
 800ab4e:	4b14      	ldr	r3, [pc, #80]	@ (800aba0 <vPortFree+0xbc>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	4013      	ands	r3, r2
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d01e      	beq.n	800ab96 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ab58:	693b      	ldr	r3, [r7, #16]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d11a      	bne.n	800ab96 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ab60:	693b      	ldr	r3, [r7, #16]
 800ab62:	685a      	ldr	r2, [r3, #4]
 800ab64:	4b0e      	ldr	r3, [pc, #56]	@ (800aba0 <vPortFree+0xbc>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	43db      	mvns	r3, r3
 800ab6a:	401a      	ands	r2, r3
 800ab6c:	693b      	ldr	r3, [r7, #16]
 800ab6e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ab70:	f7ff f9da 	bl	8009f28 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ab74:	693b      	ldr	r3, [r7, #16]
 800ab76:	685a      	ldr	r2, [r3, #4]
 800ab78:	4b0a      	ldr	r3, [pc, #40]	@ (800aba4 <vPortFree+0xc0>)
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	4413      	add	r3, r2
 800ab7e:	4a09      	ldr	r2, [pc, #36]	@ (800aba4 <vPortFree+0xc0>)
 800ab80:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ab82:	6938      	ldr	r0, [r7, #16]
 800ab84:	f000 f874 	bl	800ac70 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ab88:	4b07      	ldr	r3, [pc, #28]	@ (800aba8 <vPortFree+0xc4>)
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	3301      	adds	r3, #1
 800ab8e:	4a06      	ldr	r2, [pc, #24]	@ (800aba8 <vPortFree+0xc4>)
 800ab90:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ab92:	f7ff f9d7 	bl	8009f44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ab96:	bf00      	nop
 800ab98:	3718      	adds	r7, #24
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd80      	pop	{r7, pc}
 800ab9e:	bf00      	nop
 800aba0:	20002cf0 	.word	0x20002cf0
 800aba4:	20002ce0 	.word	0x20002ce0
 800aba8:	20002cec 	.word	0x20002cec

0800abac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800abac:	b480      	push	{r7}
 800abae:	b085      	sub	sp, #20
 800abb0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800abb2:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800abb6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800abb8:	4b27      	ldr	r3, [pc, #156]	@ (800ac58 <prvHeapInit+0xac>)
 800abba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	f003 0307 	and.w	r3, r3, #7
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d00c      	beq.n	800abe0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	3307      	adds	r3, #7
 800abca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	f023 0307 	bic.w	r3, r3, #7
 800abd2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800abd4:	68ba      	ldr	r2, [r7, #8]
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	1ad3      	subs	r3, r2, r3
 800abda:	4a1f      	ldr	r2, [pc, #124]	@ (800ac58 <prvHeapInit+0xac>)
 800abdc:	4413      	add	r3, r2
 800abde:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800abe4:	4a1d      	ldr	r2, [pc, #116]	@ (800ac5c <prvHeapInit+0xb0>)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800abea:	4b1c      	ldr	r3, [pc, #112]	@ (800ac5c <prvHeapInit+0xb0>)
 800abec:	2200      	movs	r2, #0
 800abee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	68ba      	ldr	r2, [r7, #8]
 800abf4:	4413      	add	r3, r2
 800abf6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800abf8:	2208      	movs	r2, #8
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	1a9b      	subs	r3, r3, r2
 800abfe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	f023 0307 	bic.w	r3, r3, #7
 800ac06:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	4a15      	ldr	r2, [pc, #84]	@ (800ac60 <prvHeapInit+0xb4>)
 800ac0c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ac0e:	4b14      	ldr	r3, [pc, #80]	@ (800ac60 <prvHeapInit+0xb4>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	2200      	movs	r2, #0
 800ac14:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ac16:	4b12      	ldr	r3, [pc, #72]	@ (800ac60 <prvHeapInit+0xb4>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	68fa      	ldr	r2, [r7, #12]
 800ac26:	1ad2      	subs	r2, r2, r3
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ac2c:	4b0c      	ldr	r3, [pc, #48]	@ (800ac60 <prvHeapInit+0xb4>)
 800ac2e:	681a      	ldr	r2, [r3, #0]
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	685b      	ldr	r3, [r3, #4]
 800ac38:	4a0a      	ldr	r2, [pc, #40]	@ (800ac64 <prvHeapInit+0xb8>)
 800ac3a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ac3c:	683b      	ldr	r3, [r7, #0]
 800ac3e:	685b      	ldr	r3, [r3, #4]
 800ac40:	4a09      	ldr	r2, [pc, #36]	@ (800ac68 <prvHeapInit+0xbc>)
 800ac42:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ac44:	4b09      	ldr	r3, [pc, #36]	@ (800ac6c <prvHeapInit+0xc0>)
 800ac46:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ac4a:	601a      	str	r2, [r3, #0]
}
 800ac4c:	bf00      	nop
 800ac4e:	3714      	adds	r7, #20
 800ac50:	46bd      	mov	sp, r7
 800ac52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac56:	4770      	bx	lr
 800ac58:	2000211c 	.word	0x2000211c
 800ac5c:	20002cd4 	.word	0x20002cd4
 800ac60:	20002cdc 	.word	0x20002cdc
 800ac64:	20002ce4 	.word	0x20002ce4
 800ac68:	20002ce0 	.word	0x20002ce0
 800ac6c:	20002cf0 	.word	0x20002cf0

0800ac70 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ac70:	b480      	push	{r7}
 800ac72:	b085      	sub	sp, #20
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ac78:	4b28      	ldr	r3, [pc, #160]	@ (800ad1c <prvInsertBlockIntoFreeList+0xac>)
 800ac7a:	60fb      	str	r3, [r7, #12]
 800ac7c:	e002      	b.n	800ac84 <prvInsertBlockIntoFreeList+0x14>
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	60fb      	str	r3, [r7, #12]
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	687a      	ldr	r2, [r7, #4]
 800ac8a:	429a      	cmp	r2, r3
 800ac8c:	d8f7      	bhi.n	800ac7e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	685b      	ldr	r3, [r3, #4]
 800ac96:	68ba      	ldr	r2, [r7, #8]
 800ac98:	4413      	add	r3, r2
 800ac9a:	687a      	ldr	r2, [r7, #4]
 800ac9c:	429a      	cmp	r2, r3
 800ac9e:	d108      	bne.n	800acb2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	685a      	ldr	r2, [r3, #4]
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	685b      	ldr	r3, [r3, #4]
 800aca8:	441a      	add	r2, r3
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	685b      	ldr	r3, [r3, #4]
 800acba:	68ba      	ldr	r2, [r7, #8]
 800acbc:	441a      	add	r2, r3
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	429a      	cmp	r2, r3
 800acc4:	d118      	bne.n	800acf8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681a      	ldr	r2, [r3, #0]
 800acca:	4b15      	ldr	r3, [pc, #84]	@ (800ad20 <prvInsertBlockIntoFreeList+0xb0>)
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	429a      	cmp	r2, r3
 800acd0:	d00d      	beq.n	800acee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	685a      	ldr	r2, [r3, #4]
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	685b      	ldr	r3, [r3, #4]
 800acdc:	441a      	add	r2, r3
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	681a      	ldr	r2, [r3, #0]
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	601a      	str	r2, [r3, #0]
 800acec:	e008      	b.n	800ad00 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800acee:	4b0c      	ldr	r3, [pc, #48]	@ (800ad20 <prvInsertBlockIntoFreeList+0xb0>)
 800acf0:	681a      	ldr	r2, [r3, #0]
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	601a      	str	r2, [r3, #0]
 800acf6:	e003      	b.n	800ad00 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	681a      	ldr	r2, [r3, #0]
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ad00:	68fa      	ldr	r2, [r7, #12]
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	429a      	cmp	r2, r3
 800ad06:	d002      	beq.n	800ad0e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	687a      	ldr	r2, [r7, #4]
 800ad0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ad0e:	bf00      	nop
 800ad10:	3714      	adds	r7, #20
 800ad12:	46bd      	mov	sp, r7
 800ad14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad18:	4770      	bx	lr
 800ad1a:	bf00      	nop
 800ad1c:	20002cd4 	.word	0x20002cd4
 800ad20:	20002cdc 	.word	0x20002cdc

0800ad24 <srand>:
 800ad24:	b538      	push	{r3, r4, r5, lr}
 800ad26:	4b10      	ldr	r3, [pc, #64]	@ (800ad68 <srand+0x44>)
 800ad28:	681d      	ldr	r5, [r3, #0]
 800ad2a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800ad2c:	4604      	mov	r4, r0
 800ad2e:	b9b3      	cbnz	r3, 800ad5e <srand+0x3a>
 800ad30:	2018      	movs	r0, #24
 800ad32:	f000 fa6d 	bl	800b210 <malloc>
 800ad36:	4602      	mov	r2, r0
 800ad38:	6328      	str	r0, [r5, #48]	@ 0x30
 800ad3a:	b920      	cbnz	r0, 800ad46 <srand+0x22>
 800ad3c:	4b0b      	ldr	r3, [pc, #44]	@ (800ad6c <srand+0x48>)
 800ad3e:	480c      	ldr	r0, [pc, #48]	@ (800ad70 <srand+0x4c>)
 800ad40:	2146      	movs	r1, #70	@ 0x46
 800ad42:	f000 f9fd 	bl	800b140 <__assert_func>
 800ad46:	490b      	ldr	r1, [pc, #44]	@ (800ad74 <srand+0x50>)
 800ad48:	4b0b      	ldr	r3, [pc, #44]	@ (800ad78 <srand+0x54>)
 800ad4a:	e9c0 1300 	strd	r1, r3, [r0]
 800ad4e:	4b0b      	ldr	r3, [pc, #44]	@ (800ad7c <srand+0x58>)
 800ad50:	6083      	str	r3, [r0, #8]
 800ad52:	230b      	movs	r3, #11
 800ad54:	8183      	strh	r3, [r0, #12]
 800ad56:	2100      	movs	r1, #0
 800ad58:	2001      	movs	r0, #1
 800ad5a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800ad5e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800ad60:	2200      	movs	r2, #0
 800ad62:	611c      	str	r4, [r3, #16]
 800ad64:	615a      	str	r2, [r3, #20]
 800ad66:	bd38      	pop	{r3, r4, r5, pc}
 800ad68:	20000064 	.word	0x20000064
 800ad6c:	0800be70 	.word	0x0800be70
 800ad70:	0800be87 	.word	0x0800be87
 800ad74:	abcd330e 	.word	0xabcd330e
 800ad78:	e66d1234 	.word	0xe66d1234
 800ad7c:	0005deec 	.word	0x0005deec

0800ad80 <rand>:
 800ad80:	4b16      	ldr	r3, [pc, #88]	@ (800addc <rand+0x5c>)
 800ad82:	b510      	push	{r4, lr}
 800ad84:	681c      	ldr	r4, [r3, #0]
 800ad86:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ad88:	b9b3      	cbnz	r3, 800adb8 <rand+0x38>
 800ad8a:	2018      	movs	r0, #24
 800ad8c:	f000 fa40 	bl	800b210 <malloc>
 800ad90:	4602      	mov	r2, r0
 800ad92:	6320      	str	r0, [r4, #48]	@ 0x30
 800ad94:	b920      	cbnz	r0, 800ada0 <rand+0x20>
 800ad96:	4b12      	ldr	r3, [pc, #72]	@ (800ade0 <rand+0x60>)
 800ad98:	4812      	ldr	r0, [pc, #72]	@ (800ade4 <rand+0x64>)
 800ad9a:	2152      	movs	r1, #82	@ 0x52
 800ad9c:	f000 f9d0 	bl	800b140 <__assert_func>
 800ada0:	4911      	ldr	r1, [pc, #68]	@ (800ade8 <rand+0x68>)
 800ada2:	4b12      	ldr	r3, [pc, #72]	@ (800adec <rand+0x6c>)
 800ada4:	e9c0 1300 	strd	r1, r3, [r0]
 800ada8:	4b11      	ldr	r3, [pc, #68]	@ (800adf0 <rand+0x70>)
 800adaa:	6083      	str	r3, [r0, #8]
 800adac:	230b      	movs	r3, #11
 800adae:	8183      	strh	r3, [r0, #12]
 800adb0:	2100      	movs	r1, #0
 800adb2:	2001      	movs	r0, #1
 800adb4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800adb8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800adba:	480e      	ldr	r0, [pc, #56]	@ (800adf4 <rand+0x74>)
 800adbc:	690b      	ldr	r3, [r1, #16]
 800adbe:	694c      	ldr	r4, [r1, #20]
 800adc0:	4a0d      	ldr	r2, [pc, #52]	@ (800adf8 <rand+0x78>)
 800adc2:	4358      	muls	r0, r3
 800adc4:	fb02 0004 	mla	r0, r2, r4, r0
 800adc8:	fba3 3202 	umull	r3, r2, r3, r2
 800adcc:	3301      	adds	r3, #1
 800adce:	eb40 0002 	adc.w	r0, r0, r2
 800add2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800add6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800adda:	bd10      	pop	{r4, pc}
 800addc:	20000064 	.word	0x20000064
 800ade0:	0800be70 	.word	0x0800be70
 800ade4:	0800be87 	.word	0x0800be87
 800ade8:	abcd330e 	.word	0xabcd330e
 800adec:	e66d1234 	.word	0xe66d1234
 800adf0:	0005deec 	.word	0x0005deec
 800adf4:	5851f42d 	.word	0x5851f42d
 800adf8:	4c957f2d 	.word	0x4c957f2d

0800adfc <std>:
 800adfc:	2300      	movs	r3, #0
 800adfe:	b510      	push	{r4, lr}
 800ae00:	4604      	mov	r4, r0
 800ae02:	e9c0 3300 	strd	r3, r3, [r0]
 800ae06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ae0a:	6083      	str	r3, [r0, #8]
 800ae0c:	8181      	strh	r1, [r0, #12]
 800ae0e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ae10:	81c2      	strh	r2, [r0, #14]
 800ae12:	6183      	str	r3, [r0, #24]
 800ae14:	4619      	mov	r1, r3
 800ae16:	2208      	movs	r2, #8
 800ae18:	305c      	adds	r0, #92	@ 0x5c
 800ae1a:	f000 f906 	bl	800b02a <memset>
 800ae1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ae54 <std+0x58>)
 800ae20:	6263      	str	r3, [r4, #36]	@ 0x24
 800ae22:	4b0d      	ldr	r3, [pc, #52]	@ (800ae58 <std+0x5c>)
 800ae24:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ae26:	4b0d      	ldr	r3, [pc, #52]	@ (800ae5c <std+0x60>)
 800ae28:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ae2a:	4b0d      	ldr	r3, [pc, #52]	@ (800ae60 <std+0x64>)
 800ae2c:	6323      	str	r3, [r4, #48]	@ 0x30
 800ae2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ae64 <std+0x68>)
 800ae30:	6224      	str	r4, [r4, #32]
 800ae32:	429c      	cmp	r4, r3
 800ae34:	d006      	beq.n	800ae44 <std+0x48>
 800ae36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ae3a:	4294      	cmp	r4, r2
 800ae3c:	d002      	beq.n	800ae44 <std+0x48>
 800ae3e:	33d0      	adds	r3, #208	@ 0xd0
 800ae40:	429c      	cmp	r4, r3
 800ae42:	d105      	bne.n	800ae50 <std+0x54>
 800ae44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ae48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae4c:	f000 b966 	b.w	800b11c <__retarget_lock_init_recursive>
 800ae50:	bd10      	pop	{r4, pc}
 800ae52:	bf00      	nop
 800ae54:	0800afa5 	.word	0x0800afa5
 800ae58:	0800afc7 	.word	0x0800afc7
 800ae5c:	0800afff 	.word	0x0800afff
 800ae60:	0800b023 	.word	0x0800b023
 800ae64:	20002cf4 	.word	0x20002cf4

0800ae68 <stdio_exit_handler>:
 800ae68:	4a02      	ldr	r2, [pc, #8]	@ (800ae74 <stdio_exit_handler+0xc>)
 800ae6a:	4903      	ldr	r1, [pc, #12]	@ (800ae78 <stdio_exit_handler+0x10>)
 800ae6c:	4803      	ldr	r0, [pc, #12]	@ (800ae7c <stdio_exit_handler+0x14>)
 800ae6e:	f000 b869 	b.w	800af44 <_fwalk_sglue>
 800ae72:	bf00      	nop
 800ae74:	20000058 	.word	0x20000058
 800ae78:	0800ba21 	.word	0x0800ba21
 800ae7c:	20000068 	.word	0x20000068

0800ae80 <cleanup_stdio>:
 800ae80:	6841      	ldr	r1, [r0, #4]
 800ae82:	4b0c      	ldr	r3, [pc, #48]	@ (800aeb4 <cleanup_stdio+0x34>)
 800ae84:	4299      	cmp	r1, r3
 800ae86:	b510      	push	{r4, lr}
 800ae88:	4604      	mov	r4, r0
 800ae8a:	d001      	beq.n	800ae90 <cleanup_stdio+0x10>
 800ae8c:	f000 fdc8 	bl	800ba20 <_fflush_r>
 800ae90:	68a1      	ldr	r1, [r4, #8]
 800ae92:	4b09      	ldr	r3, [pc, #36]	@ (800aeb8 <cleanup_stdio+0x38>)
 800ae94:	4299      	cmp	r1, r3
 800ae96:	d002      	beq.n	800ae9e <cleanup_stdio+0x1e>
 800ae98:	4620      	mov	r0, r4
 800ae9a:	f000 fdc1 	bl	800ba20 <_fflush_r>
 800ae9e:	68e1      	ldr	r1, [r4, #12]
 800aea0:	4b06      	ldr	r3, [pc, #24]	@ (800aebc <cleanup_stdio+0x3c>)
 800aea2:	4299      	cmp	r1, r3
 800aea4:	d004      	beq.n	800aeb0 <cleanup_stdio+0x30>
 800aea6:	4620      	mov	r0, r4
 800aea8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aeac:	f000 bdb8 	b.w	800ba20 <_fflush_r>
 800aeb0:	bd10      	pop	{r4, pc}
 800aeb2:	bf00      	nop
 800aeb4:	20002cf4 	.word	0x20002cf4
 800aeb8:	20002d5c 	.word	0x20002d5c
 800aebc:	20002dc4 	.word	0x20002dc4

0800aec0 <global_stdio_init.part.0>:
 800aec0:	b510      	push	{r4, lr}
 800aec2:	4b0b      	ldr	r3, [pc, #44]	@ (800aef0 <global_stdio_init.part.0+0x30>)
 800aec4:	4c0b      	ldr	r4, [pc, #44]	@ (800aef4 <global_stdio_init.part.0+0x34>)
 800aec6:	4a0c      	ldr	r2, [pc, #48]	@ (800aef8 <global_stdio_init.part.0+0x38>)
 800aec8:	601a      	str	r2, [r3, #0]
 800aeca:	4620      	mov	r0, r4
 800aecc:	2200      	movs	r2, #0
 800aece:	2104      	movs	r1, #4
 800aed0:	f7ff ff94 	bl	800adfc <std>
 800aed4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800aed8:	2201      	movs	r2, #1
 800aeda:	2109      	movs	r1, #9
 800aedc:	f7ff ff8e 	bl	800adfc <std>
 800aee0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aee4:	2202      	movs	r2, #2
 800aee6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aeea:	2112      	movs	r1, #18
 800aeec:	f7ff bf86 	b.w	800adfc <std>
 800aef0:	20002e2c 	.word	0x20002e2c
 800aef4:	20002cf4 	.word	0x20002cf4
 800aef8:	0800ae69 	.word	0x0800ae69

0800aefc <__sfp_lock_acquire>:
 800aefc:	4801      	ldr	r0, [pc, #4]	@ (800af04 <__sfp_lock_acquire+0x8>)
 800aefe:	f000 b90e 	b.w	800b11e <__retarget_lock_acquire_recursive>
 800af02:	bf00      	nop
 800af04:	20002e35 	.word	0x20002e35

0800af08 <__sfp_lock_release>:
 800af08:	4801      	ldr	r0, [pc, #4]	@ (800af10 <__sfp_lock_release+0x8>)
 800af0a:	f000 b909 	b.w	800b120 <__retarget_lock_release_recursive>
 800af0e:	bf00      	nop
 800af10:	20002e35 	.word	0x20002e35

0800af14 <__sinit>:
 800af14:	b510      	push	{r4, lr}
 800af16:	4604      	mov	r4, r0
 800af18:	f7ff fff0 	bl	800aefc <__sfp_lock_acquire>
 800af1c:	6a23      	ldr	r3, [r4, #32]
 800af1e:	b11b      	cbz	r3, 800af28 <__sinit+0x14>
 800af20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af24:	f7ff bff0 	b.w	800af08 <__sfp_lock_release>
 800af28:	4b04      	ldr	r3, [pc, #16]	@ (800af3c <__sinit+0x28>)
 800af2a:	6223      	str	r3, [r4, #32]
 800af2c:	4b04      	ldr	r3, [pc, #16]	@ (800af40 <__sinit+0x2c>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d1f5      	bne.n	800af20 <__sinit+0xc>
 800af34:	f7ff ffc4 	bl	800aec0 <global_stdio_init.part.0>
 800af38:	e7f2      	b.n	800af20 <__sinit+0xc>
 800af3a:	bf00      	nop
 800af3c:	0800ae81 	.word	0x0800ae81
 800af40:	20002e2c 	.word	0x20002e2c

0800af44 <_fwalk_sglue>:
 800af44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af48:	4607      	mov	r7, r0
 800af4a:	4688      	mov	r8, r1
 800af4c:	4614      	mov	r4, r2
 800af4e:	2600      	movs	r6, #0
 800af50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800af54:	f1b9 0901 	subs.w	r9, r9, #1
 800af58:	d505      	bpl.n	800af66 <_fwalk_sglue+0x22>
 800af5a:	6824      	ldr	r4, [r4, #0]
 800af5c:	2c00      	cmp	r4, #0
 800af5e:	d1f7      	bne.n	800af50 <_fwalk_sglue+0xc>
 800af60:	4630      	mov	r0, r6
 800af62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af66:	89ab      	ldrh	r3, [r5, #12]
 800af68:	2b01      	cmp	r3, #1
 800af6a:	d907      	bls.n	800af7c <_fwalk_sglue+0x38>
 800af6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800af70:	3301      	adds	r3, #1
 800af72:	d003      	beq.n	800af7c <_fwalk_sglue+0x38>
 800af74:	4629      	mov	r1, r5
 800af76:	4638      	mov	r0, r7
 800af78:	47c0      	blx	r8
 800af7a:	4306      	orrs	r6, r0
 800af7c:	3568      	adds	r5, #104	@ 0x68
 800af7e:	e7e9      	b.n	800af54 <_fwalk_sglue+0x10>

0800af80 <iprintf>:
 800af80:	b40f      	push	{r0, r1, r2, r3}
 800af82:	b507      	push	{r0, r1, r2, lr}
 800af84:	4906      	ldr	r1, [pc, #24]	@ (800afa0 <iprintf+0x20>)
 800af86:	ab04      	add	r3, sp, #16
 800af88:	6808      	ldr	r0, [r1, #0]
 800af8a:	f853 2b04 	ldr.w	r2, [r3], #4
 800af8e:	6881      	ldr	r1, [r0, #8]
 800af90:	9301      	str	r3, [sp, #4]
 800af92:	f000 fa1d 	bl	800b3d0 <_vfiprintf_r>
 800af96:	b003      	add	sp, #12
 800af98:	f85d eb04 	ldr.w	lr, [sp], #4
 800af9c:	b004      	add	sp, #16
 800af9e:	4770      	bx	lr
 800afa0:	20000064 	.word	0x20000064

0800afa4 <__sread>:
 800afa4:	b510      	push	{r4, lr}
 800afa6:	460c      	mov	r4, r1
 800afa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afac:	f000 f868 	bl	800b080 <_read_r>
 800afb0:	2800      	cmp	r0, #0
 800afb2:	bfab      	itete	ge
 800afb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800afb6:	89a3      	ldrhlt	r3, [r4, #12]
 800afb8:	181b      	addge	r3, r3, r0
 800afba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800afbe:	bfac      	ite	ge
 800afc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800afc2:	81a3      	strhlt	r3, [r4, #12]
 800afc4:	bd10      	pop	{r4, pc}

0800afc6 <__swrite>:
 800afc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afca:	461f      	mov	r7, r3
 800afcc:	898b      	ldrh	r3, [r1, #12]
 800afce:	05db      	lsls	r3, r3, #23
 800afd0:	4605      	mov	r5, r0
 800afd2:	460c      	mov	r4, r1
 800afd4:	4616      	mov	r6, r2
 800afd6:	d505      	bpl.n	800afe4 <__swrite+0x1e>
 800afd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afdc:	2302      	movs	r3, #2
 800afde:	2200      	movs	r2, #0
 800afe0:	f000 f83c 	bl	800b05c <_lseek_r>
 800afe4:	89a3      	ldrh	r3, [r4, #12]
 800afe6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800afea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800afee:	81a3      	strh	r3, [r4, #12]
 800aff0:	4632      	mov	r2, r6
 800aff2:	463b      	mov	r3, r7
 800aff4:	4628      	mov	r0, r5
 800aff6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800affa:	f000 b853 	b.w	800b0a4 <_write_r>

0800affe <__sseek>:
 800affe:	b510      	push	{r4, lr}
 800b000:	460c      	mov	r4, r1
 800b002:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b006:	f000 f829 	bl	800b05c <_lseek_r>
 800b00a:	1c43      	adds	r3, r0, #1
 800b00c:	89a3      	ldrh	r3, [r4, #12]
 800b00e:	bf15      	itete	ne
 800b010:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b012:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b016:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b01a:	81a3      	strheq	r3, [r4, #12]
 800b01c:	bf18      	it	ne
 800b01e:	81a3      	strhne	r3, [r4, #12]
 800b020:	bd10      	pop	{r4, pc}

0800b022 <__sclose>:
 800b022:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b026:	f000 b809 	b.w	800b03c <_close_r>

0800b02a <memset>:
 800b02a:	4402      	add	r2, r0
 800b02c:	4603      	mov	r3, r0
 800b02e:	4293      	cmp	r3, r2
 800b030:	d100      	bne.n	800b034 <memset+0xa>
 800b032:	4770      	bx	lr
 800b034:	f803 1b01 	strb.w	r1, [r3], #1
 800b038:	e7f9      	b.n	800b02e <memset+0x4>
	...

0800b03c <_close_r>:
 800b03c:	b538      	push	{r3, r4, r5, lr}
 800b03e:	4d06      	ldr	r5, [pc, #24]	@ (800b058 <_close_r+0x1c>)
 800b040:	2300      	movs	r3, #0
 800b042:	4604      	mov	r4, r0
 800b044:	4608      	mov	r0, r1
 800b046:	602b      	str	r3, [r5, #0]
 800b048:	f7f7 fc9c 	bl	8002984 <_close>
 800b04c:	1c43      	adds	r3, r0, #1
 800b04e:	d102      	bne.n	800b056 <_close_r+0x1a>
 800b050:	682b      	ldr	r3, [r5, #0]
 800b052:	b103      	cbz	r3, 800b056 <_close_r+0x1a>
 800b054:	6023      	str	r3, [r4, #0]
 800b056:	bd38      	pop	{r3, r4, r5, pc}
 800b058:	20002e30 	.word	0x20002e30

0800b05c <_lseek_r>:
 800b05c:	b538      	push	{r3, r4, r5, lr}
 800b05e:	4d07      	ldr	r5, [pc, #28]	@ (800b07c <_lseek_r+0x20>)
 800b060:	4604      	mov	r4, r0
 800b062:	4608      	mov	r0, r1
 800b064:	4611      	mov	r1, r2
 800b066:	2200      	movs	r2, #0
 800b068:	602a      	str	r2, [r5, #0]
 800b06a:	461a      	mov	r2, r3
 800b06c:	f7f7 fcb1 	bl	80029d2 <_lseek>
 800b070:	1c43      	adds	r3, r0, #1
 800b072:	d102      	bne.n	800b07a <_lseek_r+0x1e>
 800b074:	682b      	ldr	r3, [r5, #0]
 800b076:	b103      	cbz	r3, 800b07a <_lseek_r+0x1e>
 800b078:	6023      	str	r3, [r4, #0]
 800b07a:	bd38      	pop	{r3, r4, r5, pc}
 800b07c:	20002e30 	.word	0x20002e30

0800b080 <_read_r>:
 800b080:	b538      	push	{r3, r4, r5, lr}
 800b082:	4d07      	ldr	r5, [pc, #28]	@ (800b0a0 <_read_r+0x20>)
 800b084:	4604      	mov	r4, r0
 800b086:	4608      	mov	r0, r1
 800b088:	4611      	mov	r1, r2
 800b08a:	2200      	movs	r2, #0
 800b08c:	602a      	str	r2, [r5, #0]
 800b08e:	461a      	mov	r2, r3
 800b090:	f7f7 fc3f 	bl	8002912 <_read>
 800b094:	1c43      	adds	r3, r0, #1
 800b096:	d102      	bne.n	800b09e <_read_r+0x1e>
 800b098:	682b      	ldr	r3, [r5, #0]
 800b09a:	b103      	cbz	r3, 800b09e <_read_r+0x1e>
 800b09c:	6023      	str	r3, [r4, #0]
 800b09e:	bd38      	pop	{r3, r4, r5, pc}
 800b0a0:	20002e30 	.word	0x20002e30

0800b0a4 <_write_r>:
 800b0a4:	b538      	push	{r3, r4, r5, lr}
 800b0a6:	4d07      	ldr	r5, [pc, #28]	@ (800b0c4 <_write_r+0x20>)
 800b0a8:	4604      	mov	r4, r0
 800b0aa:	4608      	mov	r0, r1
 800b0ac:	4611      	mov	r1, r2
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	602a      	str	r2, [r5, #0]
 800b0b2:	461a      	mov	r2, r3
 800b0b4:	f7f7 fc4a 	bl	800294c <_write>
 800b0b8:	1c43      	adds	r3, r0, #1
 800b0ba:	d102      	bne.n	800b0c2 <_write_r+0x1e>
 800b0bc:	682b      	ldr	r3, [r5, #0]
 800b0be:	b103      	cbz	r3, 800b0c2 <_write_r+0x1e>
 800b0c0:	6023      	str	r3, [r4, #0]
 800b0c2:	bd38      	pop	{r3, r4, r5, pc}
 800b0c4:	20002e30 	.word	0x20002e30

0800b0c8 <__errno>:
 800b0c8:	4b01      	ldr	r3, [pc, #4]	@ (800b0d0 <__errno+0x8>)
 800b0ca:	6818      	ldr	r0, [r3, #0]
 800b0cc:	4770      	bx	lr
 800b0ce:	bf00      	nop
 800b0d0:	20000064 	.word	0x20000064

0800b0d4 <__libc_init_array>:
 800b0d4:	b570      	push	{r4, r5, r6, lr}
 800b0d6:	4d0d      	ldr	r5, [pc, #52]	@ (800b10c <__libc_init_array+0x38>)
 800b0d8:	4c0d      	ldr	r4, [pc, #52]	@ (800b110 <__libc_init_array+0x3c>)
 800b0da:	1b64      	subs	r4, r4, r5
 800b0dc:	10a4      	asrs	r4, r4, #2
 800b0de:	2600      	movs	r6, #0
 800b0e0:	42a6      	cmp	r6, r4
 800b0e2:	d109      	bne.n	800b0f8 <__libc_init_array+0x24>
 800b0e4:	4d0b      	ldr	r5, [pc, #44]	@ (800b114 <__libc_init_array+0x40>)
 800b0e6:	4c0c      	ldr	r4, [pc, #48]	@ (800b118 <__libc_init_array+0x44>)
 800b0e8:	f000 fe48 	bl	800bd7c <_init>
 800b0ec:	1b64      	subs	r4, r4, r5
 800b0ee:	10a4      	asrs	r4, r4, #2
 800b0f0:	2600      	movs	r6, #0
 800b0f2:	42a6      	cmp	r6, r4
 800b0f4:	d105      	bne.n	800b102 <__libc_init_array+0x2e>
 800b0f6:	bd70      	pop	{r4, r5, r6, pc}
 800b0f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0fc:	4798      	blx	r3
 800b0fe:	3601      	adds	r6, #1
 800b100:	e7ee      	b.n	800b0e0 <__libc_init_array+0xc>
 800b102:	f855 3b04 	ldr.w	r3, [r5], #4
 800b106:	4798      	blx	r3
 800b108:	3601      	adds	r6, #1
 800b10a:	e7f2      	b.n	800b0f2 <__libc_init_array+0x1e>
 800b10c:	0800bf58 	.word	0x0800bf58
 800b110:	0800bf58 	.word	0x0800bf58
 800b114:	0800bf58 	.word	0x0800bf58
 800b118:	0800bf5c 	.word	0x0800bf5c

0800b11c <__retarget_lock_init_recursive>:
 800b11c:	4770      	bx	lr

0800b11e <__retarget_lock_acquire_recursive>:
 800b11e:	4770      	bx	lr

0800b120 <__retarget_lock_release_recursive>:
 800b120:	4770      	bx	lr

0800b122 <memcpy>:
 800b122:	440a      	add	r2, r1
 800b124:	4291      	cmp	r1, r2
 800b126:	f100 33ff 	add.w	r3, r0, #4294967295
 800b12a:	d100      	bne.n	800b12e <memcpy+0xc>
 800b12c:	4770      	bx	lr
 800b12e:	b510      	push	{r4, lr}
 800b130:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b134:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b138:	4291      	cmp	r1, r2
 800b13a:	d1f9      	bne.n	800b130 <memcpy+0xe>
 800b13c:	bd10      	pop	{r4, pc}
	...

0800b140 <__assert_func>:
 800b140:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b142:	4614      	mov	r4, r2
 800b144:	461a      	mov	r2, r3
 800b146:	4b09      	ldr	r3, [pc, #36]	@ (800b16c <__assert_func+0x2c>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	4605      	mov	r5, r0
 800b14c:	68d8      	ldr	r0, [r3, #12]
 800b14e:	b14c      	cbz	r4, 800b164 <__assert_func+0x24>
 800b150:	4b07      	ldr	r3, [pc, #28]	@ (800b170 <__assert_func+0x30>)
 800b152:	9100      	str	r1, [sp, #0]
 800b154:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b158:	4906      	ldr	r1, [pc, #24]	@ (800b174 <__assert_func+0x34>)
 800b15a:	462b      	mov	r3, r5
 800b15c:	f000 fc88 	bl	800ba70 <fiprintf>
 800b160:	f000 fd3c 	bl	800bbdc <abort>
 800b164:	4b04      	ldr	r3, [pc, #16]	@ (800b178 <__assert_func+0x38>)
 800b166:	461c      	mov	r4, r3
 800b168:	e7f3      	b.n	800b152 <__assert_func+0x12>
 800b16a:	bf00      	nop
 800b16c:	20000064 	.word	0x20000064
 800b170:	0800bedf 	.word	0x0800bedf
 800b174:	0800beec 	.word	0x0800beec
 800b178:	0800bf1a 	.word	0x0800bf1a

0800b17c <_free_r>:
 800b17c:	b538      	push	{r3, r4, r5, lr}
 800b17e:	4605      	mov	r5, r0
 800b180:	2900      	cmp	r1, #0
 800b182:	d041      	beq.n	800b208 <_free_r+0x8c>
 800b184:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b188:	1f0c      	subs	r4, r1, #4
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	bfb8      	it	lt
 800b18e:	18e4      	addlt	r4, r4, r3
 800b190:	f000 f8e8 	bl	800b364 <__malloc_lock>
 800b194:	4a1d      	ldr	r2, [pc, #116]	@ (800b20c <_free_r+0x90>)
 800b196:	6813      	ldr	r3, [r2, #0]
 800b198:	b933      	cbnz	r3, 800b1a8 <_free_r+0x2c>
 800b19a:	6063      	str	r3, [r4, #4]
 800b19c:	6014      	str	r4, [r2, #0]
 800b19e:	4628      	mov	r0, r5
 800b1a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1a4:	f000 b8e4 	b.w	800b370 <__malloc_unlock>
 800b1a8:	42a3      	cmp	r3, r4
 800b1aa:	d908      	bls.n	800b1be <_free_r+0x42>
 800b1ac:	6820      	ldr	r0, [r4, #0]
 800b1ae:	1821      	adds	r1, r4, r0
 800b1b0:	428b      	cmp	r3, r1
 800b1b2:	bf01      	itttt	eq
 800b1b4:	6819      	ldreq	r1, [r3, #0]
 800b1b6:	685b      	ldreq	r3, [r3, #4]
 800b1b8:	1809      	addeq	r1, r1, r0
 800b1ba:	6021      	streq	r1, [r4, #0]
 800b1bc:	e7ed      	b.n	800b19a <_free_r+0x1e>
 800b1be:	461a      	mov	r2, r3
 800b1c0:	685b      	ldr	r3, [r3, #4]
 800b1c2:	b10b      	cbz	r3, 800b1c8 <_free_r+0x4c>
 800b1c4:	42a3      	cmp	r3, r4
 800b1c6:	d9fa      	bls.n	800b1be <_free_r+0x42>
 800b1c8:	6811      	ldr	r1, [r2, #0]
 800b1ca:	1850      	adds	r0, r2, r1
 800b1cc:	42a0      	cmp	r0, r4
 800b1ce:	d10b      	bne.n	800b1e8 <_free_r+0x6c>
 800b1d0:	6820      	ldr	r0, [r4, #0]
 800b1d2:	4401      	add	r1, r0
 800b1d4:	1850      	adds	r0, r2, r1
 800b1d6:	4283      	cmp	r3, r0
 800b1d8:	6011      	str	r1, [r2, #0]
 800b1da:	d1e0      	bne.n	800b19e <_free_r+0x22>
 800b1dc:	6818      	ldr	r0, [r3, #0]
 800b1de:	685b      	ldr	r3, [r3, #4]
 800b1e0:	6053      	str	r3, [r2, #4]
 800b1e2:	4408      	add	r0, r1
 800b1e4:	6010      	str	r0, [r2, #0]
 800b1e6:	e7da      	b.n	800b19e <_free_r+0x22>
 800b1e8:	d902      	bls.n	800b1f0 <_free_r+0x74>
 800b1ea:	230c      	movs	r3, #12
 800b1ec:	602b      	str	r3, [r5, #0]
 800b1ee:	e7d6      	b.n	800b19e <_free_r+0x22>
 800b1f0:	6820      	ldr	r0, [r4, #0]
 800b1f2:	1821      	adds	r1, r4, r0
 800b1f4:	428b      	cmp	r3, r1
 800b1f6:	bf04      	itt	eq
 800b1f8:	6819      	ldreq	r1, [r3, #0]
 800b1fa:	685b      	ldreq	r3, [r3, #4]
 800b1fc:	6063      	str	r3, [r4, #4]
 800b1fe:	bf04      	itt	eq
 800b200:	1809      	addeq	r1, r1, r0
 800b202:	6021      	streq	r1, [r4, #0]
 800b204:	6054      	str	r4, [r2, #4]
 800b206:	e7ca      	b.n	800b19e <_free_r+0x22>
 800b208:	bd38      	pop	{r3, r4, r5, pc}
 800b20a:	bf00      	nop
 800b20c:	20002e3c 	.word	0x20002e3c

0800b210 <malloc>:
 800b210:	4b02      	ldr	r3, [pc, #8]	@ (800b21c <malloc+0xc>)
 800b212:	4601      	mov	r1, r0
 800b214:	6818      	ldr	r0, [r3, #0]
 800b216:	f000 b825 	b.w	800b264 <_malloc_r>
 800b21a:	bf00      	nop
 800b21c:	20000064 	.word	0x20000064

0800b220 <sbrk_aligned>:
 800b220:	b570      	push	{r4, r5, r6, lr}
 800b222:	4e0f      	ldr	r6, [pc, #60]	@ (800b260 <sbrk_aligned+0x40>)
 800b224:	460c      	mov	r4, r1
 800b226:	6831      	ldr	r1, [r6, #0]
 800b228:	4605      	mov	r5, r0
 800b22a:	b911      	cbnz	r1, 800b232 <sbrk_aligned+0x12>
 800b22c:	f000 fcc6 	bl	800bbbc <_sbrk_r>
 800b230:	6030      	str	r0, [r6, #0]
 800b232:	4621      	mov	r1, r4
 800b234:	4628      	mov	r0, r5
 800b236:	f000 fcc1 	bl	800bbbc <_sbrk_r>
 800b23a:	1c43      	adds	r3, r0, #1
 800b23c:	d103      	bne.n	800b246 <sbrk_aligned+0x26>
 800b23e:	f04f 34ff 	mov.w	r4, #4294967295
 800b242:	4620      	mov	r0, r4
 800b244:	bd70      	pop	{r4, r5, r6, pc}
 800b246:	1cc4      	adds	r4, r0, #3
 800b248:	f024 0403 	bic.w	r4, r4, #3
 800b24c:	42a0      	cmp	r0, r4
 800b24e:	d0f8      	beq.n	800b242 <sbrk_aligned+0x22>
 800b250:	1a21      	subs	r1, r4, r0
 800b252:	4628      	mov	r0, r5
 800b254:	f000 fcb2 	bl	800bbbc <_sbrk_r>
 800b258:	3001      	adds	r0, #1
 800b25a:	d1f2      	bne.n	800b242 <sbrk_aligned+0x22>
 800b25c:	e7ef      	b.n	800b23e <sbrk_aligned+0x1e>
 800b25e:	bf00      	nop
 800b260:	20002e38 	.word	0x20002e38

0800b264 <_malloc_r>:
 800b264:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b268:	1ccd      	adds	r5, r1, #3
 800b26a:	f025 0503 	bic.w	r5, r5, #3
 800b26e:	3508      	adds	r5, #8
 800b270:	2d0c      	cmp	r5, #12
 800b272:	bf38      	it	cc
 800b274:	250c      	movcc	r5, #12
 800b276:	2d00      	cmp	r5, #0
 800b278:	4606      	mov	r6, r0
 800b27a:	db01      	blt.n	800b280 <_malloc_r+0x1c>
 800b27c:	42a9      	cmp	r1, r5
 800b27e:	d904      	bls.n	800b28a <_malloc_r+0x26>
 800b280:	230c      	movs	r3, #12
 800b282:	6033      	str	r3, [r6, #0]
 800b284:	2000      	movs	r0, #0
 800b286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b28a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b360 <_malloc_r+0xfc>
 800b28e:	f000 f869 	bl	800b364 <__malloc_lock>
 800b292:	f8d8 3000 	ldr.w	r3, [r8]
 800b296:	461c      	mov	r4, r3
 800b298:	bb44      	cbnz	r4, 800b2ec <_malloc_r+0x88>
 800b29a:	4629      	mov	r1, r5
 800b29c:	4630      	mov	r0, r6
 800b29e:	f7ff ffbf 	bl	800b220 <sbrk_aligned>
 800b2a2:	1c43      	adds	r3, r0, #1
 800b2a4:	4604      	mov	r4, r0
 800b2a6:	d158      	bne.n	800b35a <_malloc_r+0xf6>
 800b2a8:	f8d8 4000 	ldr.w	r4, [r8]
 800b2ac:	4627      	mov	r7, r4
 800b2ae:	2f00      	cmp	r7, #0
 800b2b0:	d143      	bne.n	800b33a <_malloc_r+0xd6>
 800b2b2:	2c00      	cmp	r4, #0
 800b2b4:	d04b      	beq.n	800b34e <_malloc_r+0xea>
 800b2b6:	6823      	ldr	r3, [r4, #0]
 800b2b8:	4639      	mov	r1, r7
 800b2ba:	4630      	mov	r0, r6
 800b2bc:	eb04 0903 	add.w	r9, r4, r3
 800b2c0:	f000 fc7c 	bl	800bbbc <_sbrk_r>
 800b2c4:	4581      	cmp	r9, r0
 800b2c6:	d142      	bne.n	800b34e <_malloc_r+0xea>
 800b2c8:	6821      	ldr	r1, [r4, #0]
 800b2ca:	1a6d      	subs	r5, r5, r1
 800b2cc:	4629      	mov	r1, r5
 800b2ce:	4630      	mov	r0, r6
 800b2d0:	f7ff ffa6 	bl	800b220 <sbrk_aligned>
 800b2d4:	3001      	adds	r0, #1
 800b2d6:	d03a      	beq.n	800b34e <_malloc_r+0xea>
 800b2d8:	6823      	ldr	r3, [r4, #0]
 800b2da:	442b      	add	r3, r5
 800b2dc:	6023      	str	r3, [r4, #0]
 800b2de:	f8d8 3000 	ldr.w	r3, [r8]
 800b2e2:	685a      	ldr	r2, [r3, #4]
 800b2e4:	bb62      	cbnz	r2, 800b340 <_malloc_r+0xdc>
 800b2e6:	f8c8 7000 	str.w	r7, [r8]
 800b2ea:	e00f      	b.n	800b30c <_malloc_r+0xa8>
 800b2ec:	6822      	ldr	r2, [r4, #0]
 800b2ee:	1b52      	subs	r2, r2, r5
 800b2f0:	d420      	bmi.n	800b334 <_malloc_r+0xd0>
 800b2f2:	2a0b      	cmp	r2, #11
 800b2f4:	d917      	bls.n	800b326 <_malloc_r+0xc2>
 800b2f6:	1961      	adds	r1, r4, r5
 800b2f8:	42a3      	cmp	r3, r4
 800b2fa:	6025      	str	r5, [r4, #0]
 800b2fc:	bf18      	it	ne
 800b2fe:	6059      	strne	r1, [r3, #4]
 800b300:	6863      	ldr	r3, [r4, #4]
 800b302:	bf08      	it	eq
 800b304:	f8c8 1000 	streq.w	r1, [r8]
 800b308:	5162      	str	r2, [r4, r5]
 800b30a:	604b      	str	r3, [r1, #4]
 800b30c:	4630      	mov	r0, r6
 800b30e:	f000 f82f 	bl	800b370 <__malloc_unlock>
 800b312:	f104 000b 	add.w	r0, r4, #11
 800b316:	1d23      	adds	r3, r4, #4
 800b318:	f020 0007 	bic.w	r0, r0, #7
 800b31c:	1ac2      	subs	r2, r0, r3
 800b31e:	bf1c      	itt	ne
 800b320:	1a1b      	subne	r3, r3, r0
 800b322:	50a3      	strne	r3, [r4, r2]
 800b324:	e7af      	b.n	800b286 <_malloc_r+0x22>
 800b326:	6862      	ldr	r2, [r4, #4]
 800b328:	42a3      	cmp	r3, r4
 800b32a:	bf0c      	ite	eq
 800b32c:	f8c8 2000 	streq.w	r2, [r8]
 800b330:	605a      	strne	r2, [r3, #4]
 800b332:	e7eb      	b.n	800b30c <_malloc_r+0xa8>
 800b334:	4623      	mov	r3, r4
 800b336:	6864      	ldr	r4, [r4, #4]
 800b338:	e7ae      	b.n	800b298 <_malloc_r+0x34>
 800b33a:	463c      	mov	r4, r7
 800b33c:	687f      	ldr	r7, [r7, #4]
 800b33e:	e7b6      	b.n	800b2ae <_malloc_r+0x4a>
 800b340:	461a      	mov	r2, r3
 800b342:	685b      	ldr	r3, [r3, #4]
 800b344:	42a3      	cmp	r3, r4
 800b346:	d1fb      	bne.n	800b340 <_malloc_r+0xdc>
 800b348:	2300      	movs	r3, #0
 800b34a:	6053      	str	r3, [r2, #4]
 800b34c:	e7de      	b.n	800b30c <_malloc_r+0xa8>
 800b34e:	230c      	movs	r3, #12
 800b350:	6033      	str	r3, [r6, #0]
 800b352:	4630      	mov	r0, r6
 800b354:	f000 f80c 	bl	800b370 <__malloc_unlock>
 800b358:	e794      	b.n	800b284 <_malloc_r+0x20>
 800b35a:	6005      	str	r5, [r0, #0]
 800b35c:	e7d6      	b.n	800b30c <_malloc_r+0xa8>
 800b35e:	bf00      	nop
 800b360:	20002e3c 	.word	0x20002e3c

0800b364 <__malloc_lock>:
 800b364:	4801      	ldr	r0, [pc, #4]	@ (800b36c <__malloc_lock+0x8>)
 800b366:	f7ff beda 	b.w	800b11e <__retarget_lock_acquire_recursive>
 800b36a:	bf00      	nop
 800b36c:	20002e34 	.word	0x20002e34

0800b370 <__malloc_unlock>:
 800b370:	4801      	ldr	r0, [pc, #4]	@ (800b378 <__malloc_unlock+0x8>)
 800b372:	f7ff bed5 	b.w	800b120 <__retarget_lock_release_recursive>
 800b376:	bf00      	nop
 800b378:	20002e34 	.word	0x20002e34

0800b37c <__sfputc_r>:
 800b37c:	6893      	ldr	r3, [r2, #8]
 800b37e:	3b01      	subs	r3, #1
 800b380:	2b00      	cmp	r3, #0
 800b382:	b410      	push	{r4}
 800b384:	6093      	str	r3, [r2, #8]
 800b386:	da08      	bge.n	800b39a <__sfputc_r+0x1e>
 800b388:	6994      	ldr	r4, [r2, #24]
 800b38a:	42a3      	cmp	r3, r4
 800b38c:	db01      	blt.n	800b392 <__sfputc_r+0x16>
 800b38e:	290a      	cmp	r1, #10
 800b390:	d103      	bne.n	800b39a <__sfputc_r+0x1e>
 800b392:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b396:	f000 bb7d 	b.w	800ba94 <__swbuf_r>
 800b39a:	6813      	ldr	r3, [r2, #0]
 800b39c:	1c58      	adds	r0, r3, #1
 800b39e:	6010      	str	r0, [r2, #0]
 800b3a0:	7019      	strb	r1, [r3, #0]
 800b3a2:	4608      	mov	r0, r1
 800b3a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b3a8:	4770      	bx	lr

0800b3aa <__sfputs_r>:
 800b3aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3ac:	4606      	mov	r6, r0
 800b3ae:	460f      	mov	r7, r1
 800b3b0:	4614      	mov	r4, r2
 800b3b2:	18d5      	adds	r5, r2, r3
 800b3b4:	42ac      	cmp	r4, r5
 800b3b6:	d101      	bne.n	800b3bc <__sfputs_r+0x12>
 800b3b8:	2000      	movs	r0, #0
 800b3ba:	e007      	b.n	800b3cc <__sfputs_r+0x22>
 800b3bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3c0:	463a      	mov	r2, r7
 800b3c2:	4630      	mov	r0, r6
 800b3c4:	f7ff ffda 	bl	800b37c <__sfputc_r>
 800b3c8:	1c43      	adds	r3, r0, #1
 800b3ca:	d1f3      	bne.n	800b3b4 <__sfputs_r+0xa>
 800b3cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b3d0 <_vfiprintf_r>:
 800b3d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3d4:	460d      	mov	r5, r1
 800b3d6:	b09d      	sub	sp, #116	@ 0x74
 800b3d8:	4614      	mov	r4, r2
 800b3da:	4698      	mov	r8, r3
 800b3dc:	4606      	mov	r6, r0
 800b3de:	b118      	cbz	r0, 800b3e8 <_vfiprintf_r+0x18>
 800b3e0:	6a03      	ldr	r3, [r0, #32]
 800b3e2:	b90b      	cbnz	r3, 800b3e8 <_vfiprintf_r+0x18>
 800b3e4:	f7ff fd96 	bl	800af14 <__sinit>
 800b3e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3ea:	07d9      	lsls	r1, r3, #31
 800b3ec:	d405      	bmi.n	800b3fa <_vfiprintf_r+0x2a>
 800b3ee:	89ab      	ldrh	r3, [r5, #12]
 800b3f0:	059a      	lsls	r2, r3, #22
 800b3f2:	d402      	bmi.n	800b3fa <_vfiprintf_r+0x2a>
 800b3f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3f6:	f7ff fe92 	bl	800b11e <__retarget_lock_acquire_recursive>
 800b3fa:	89ab      	ldrh	r3, [r5, #12]
 800b3fc:	071b      	lsls	r3, r3, #28
 800b3fe:	d501      	bpl.n	800b404 <_vfiprintf_r+0x34>
 800b400:	692b      	ldr	r3, [r5, #16]
 800b402:	b99b      	cbnz	r3, 800b42c <_vfiprintf_r+0x5c>
 800b404:	4629      	mov	r1, r5
 800b406:	4630      	mov	r0, r6
 800b408:	f000 fb82 	bl	800bb10 <__swsetup_r>
 800b40c:	b170      	cbz	r0, 800b42c <_vfiprintf_r+0x5c>
 800b40e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b410:	07dc      	lsls	r4, r3, #31
 800b412:	d504      	bpl.n	800b41e <_vfiprintf_r+0x4e>
 800b414:	f04f 30ff 	mov.w	r0, #4294967295
 800b418:	b01d      	add	sp, #116	@ 0x74
 800b41a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b41e:	89ab      	ldrh	r3, [r5, #12]
 800b420:	0598      	lsls	r0, r3, #22
 800b422:	d4f7      	bmi.n	800b414 <_vfiprintf_r+0x44>
 800b424:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b426:	f7ff fe7b 	bl	800b120 <__retarget_lock_release_recursive>
 800b42a:	e7f3      	b.n	800b414 <_vfiprintf_r+0x44>
 800b42c:	2300      	movs	r3, #0
 800b42e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b430:	2320      	movs	r3, #32
 800b432:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b436:	f8cd 800c 	str.w	r8, [sp, #12]
 800b43a:	2330      	movs	r3, #48	@ 0x30
 800b43c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b5ec <_vfiprintf_r+0x21c>
 800b440:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b444:	f04f 0901 	mov.w	r9, #1
 800b448:	4623      	mov	r3, r4
 800b44a:	469a      	mov	sl, r3
 800b44c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b450:	b10a      	cbz	r2, 800b456 <_vfiprintf_r+0x86>
 800b452:	2a25      	cmp	r2, #37	@ 0x25
 800b454:	d1f9      	bne.n	800b44a <_vfiprintf_r+0x7a>
 800b456:	ebba 0b04 	subs.w	fp, sl, r4
 800b45a:	d00b      	beq.n	800b474 <_vfiprintf_r+0xa4>
 800b45c:	465b      	mov	r3, fp
 800b45e:	4622      	mov	r2, r4
 800b460:	4629      	mov	r1, r5
 800b462:	4630      	mov	r0, r6
 800b464:	f7ff ffa1 	bl	800b3aa <__sfputs_r>
 800b468:	3001      	adds	r0, #1
 800b46a:	f000 80a7 	beq.w	800b5bc <_vfiprintf_r+0x1ec>
 800b46e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b470:	445a      	add	r2, fp
 800b472:	9209      	str	r2, [sp, #36]	@ 0x24
 800b474:	f89a 3000 	ldrb.w	r3, [sl]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	f000 809f 	beq.w	800b5bc <_vfiprintf_r+0x1ec>
 800b47e:	2300      	movs	r3, #0
 800b480:	f04f 32ff 	mov.w	r2, #4294967295
 800b484:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b488:	f10a 0a01 	add.w	sl, sl, #1
 800b48c:	9304      	str	r3, [sp, #16]
 800b48e:	9307      	str	r3, [sp, #28]
 800b490:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b494:	931a      	str	r3, [sp, #104]	@ 0x68
 800b496:	4654      	mov	r4, sl
 800b498:	2205      	movs	r2, #5
 800b49a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b49e:	4853      	ldr	r0, [pc, #332]	@ (800b5ec <_vfiprintf_r+0x21c>)
 800b4a0:	f7f4 fe9e 	bl	80001e0 <memchr>
 800b4a4:	9a04      	ldr	r2, [sp, #16]
 800b4a6:	b9d8      	cbnz	r0, 800b4e0 <_vfiprintf_r+0x110>
 800b4a8:	06d1      	lsls	r1, r2, #27
 800b4aa:	bf44      	itt	mi
 800b4ac:	2320      	movmi	r3, #32
 800b4ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4b2:	0713      	lsls	r3, r2, #28
 800b4b4:	bf44      	itt	mi
 800b4b6:	232b      	movmi	r3, #43	@ 0x2b
 800b4b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4bc:	f89a 3000 	ldrb.w	r3, [sl]
 800b4c0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4c2:	d015      	beq.n	800b4f0 <_vfiprintf_r+0x120>
 800b4c4:	9a07      	ldr	r2, [sp, #28]
 800b4c6:	4654      	mov	r4, sl
 800b4c8:	2000      	movs	r0, #0
 800b4ca:	f04f 0c0a 	mov.w	ip, #10
 800b4ce:	4621      	mov	r1, r4
 800b4d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4d4:	3b30      	subs	r3, #48	@ 0x30
 800b4d6:	2b09      	cmp	r3, #9
 800b4d8:	d94b      	bls.n	800b572 <_vfiprintf_r+0x1a2>
 800b4da:	b1b0      	cbz	r0, 800b50a <_vfiprintf_r+0x13a>
 800b4dc:	9207      	str	r2, [sp, #28]
 800b4de:	e014      	b.n	800b50a <_vfiprintf_r+0x13a>
 800b4e0:	eba0 0308 	sub.w	r3, r0, r8
 800b4e4:	fa09 f303 	lsl.w	r3, r9, r3
 800b4e8:	4313      	orrs	r3, r2
 800b4ea:	9304      	str	r3, [sp, #16]
 800b4ec:	46a2      	mov	sl, r4
 800b4ee:	e7d2      	b.n	800b496 <_vfiprintf_r+0xc6>
 800b4f0:	9b03      	ldr	r3, [sp, #12]
 800b4f2:	1d19      	adds	r1, r3, #4
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	9103      	str	r1, [sp, #12]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	bfbb      	ittet	lt
 800b4fc:	425b      	neglt	r3, r3
 800b4fe:	f042 0202 	orrlt.w	r2, r2, #2
 800b502:	9307      	strge	r3, [sp, #28]
 800b504:	9307      	strlt	r3, [sp, #28]
 800b506:	bfb8      	it	lt
 800b508:	9204      	strlt	r2, [sp, #16]
 800b50a:	7823      	ldrb	r3, [r4, #0]
 800b50c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b50e:	d10a      	bne.n	800b526 <_vfiprintf_r+0x156>
 800b510:	7863      	ldrb	r3, [r4, #1]
 800b512:	2b2a      	cmp	r3, #42	@ 0x2a
 800b514:	d132      	bne.n	800b57c <_vfiprintf_r+0x1ac>
 800b516:	9b03      	ldr	r3, [sp, #12]
 800b518:	1d1a      	adds	r2, r3, #4
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	9203      	str	r2, [sp, #12]
 800b51e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b522:	3402      	adds	r4, #2
 800b524:	9305      	str	r3, [sp, #20]
 800b526:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b5fc <_vfiprintf_r+0x22c>
 800b52a:	7821      	ldrb	r1, [r4, #0]
 800b52c:	2203      	movs	r2, #3
 800b52e:	4650      	mov	r0, sl
 800b530:	f7f4 fe56 	bl	80001e0 <memchr>
 800b534:	b138      	cbz	r0, 800b546 <_vfiprintf_r+0x176>
 800b536:	9b04      	ldr	r3, [sp, #16]
 800b538:	eba0 000a 	sub.w	r0, r0, sl
 800b53c:	2240      	movs	r2, #64	@ 0x40
 800b53e:	4082      	lsls	r2, r0
 800b540:	4313      	orrs	r3, r2
 800b542:	3401      	adds	r4, #1
 800b544:	9304      	str	r3, [sp, #16]
 800b546:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b54a:	4829      	ldr	r0, [pc, #164]	@ (800b5f0 <_vfiprintf_r+0x220>)
 800b54c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b550:	2206      	movs	r2, #6
 800b552:	f7f4 fe45 	bl	80001e0 <memchr>
 800b556:	2800      	cmp	r0, #0
 800b558:	d03f      	beq.n	800b5da <_vfiprintf_r+0x20a>
 800b55a:	4b26      	ldr	r3, [pc, #152]	@ (800b5f4 <_vfiprintf_r+0x224>)
 800b55c:	bb1b      	cbnz	r3, 800b5a6 <_vfiprintf_r+0x1d6>
 800b55e:	9b03      	ldr	r3, [sp, #12]
 800b560:	3307      	adds	r3, #7
 800b562:	f023 0307 	bic.w	r3, r3, #7
 800b566:	3308      	adds	r3, #8
 800b568:	9303      	str	r3, [sp, #12]
 800b56a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b56c:	443b      	add	r3, r7
 800b56e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b570:	e76a      	b.n	800b448 <_vfiprintf_r+0x78>
 800b572:	fb0c 3202 	mla	r2, ip, r2, r3
 800b576:	460c      	mov	r4, r1
 800b578:	2001      	movs	r0, #1
 800b57a:	e7a8      	b.n	800b4ce <_vfiprintf_r+0xfe>
 800b57c:	2300      	movs	r3, #0
 800b57e:	3401      	adds	r4, #1
 800b580:	9305      	str	r3, [sp, #20]
 800b582:	4619      	mov	r1, r3
 800b584:	f04f 0c0a 	mov.w	ip, #10
 800b588:	4620      	mov	r0, r4
 800b58a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b58e:	3a30      	subs	r2, #48	@ 0x30
 800b590:	2a09      	cmp	r2, #9
 800b592:	d903      	bls.n	800b59c <_vfiprintf_r+0x1cc>
 800b594:	2b00      	cmp	r3, #0
 800b596:	d0c6      	beq.n	800b526 <_vfiprintf_r+0x156>
 800b598:	9105      	str	r1, [sp, #20]
 800b59a:	e7c4      	b.n	800b526 <_vfiprintf_r+0x156>
 800b59c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b5a0:	4604      	mov	r4, r0
 800b5a2:	2301      	movs	r3, #1
 800b5a4:	e7f0      	b.n	800b588 <_vfiprintf_r+0x1b8>
 800b5a6:	ab03      	add	r3, sp, #12
 800b5a8:	9300      	str	r3, [sp, #0]
 800b5aa:	462a      	mov	r2, r5
 800b5ac:	4b12      	ldr	r3, [pc, #72]	@ (800b5f8 <_vfiprintf_r+0x228>)
 800b5ae:	a904      	add	r1, sp, #16
 800b5b0:	4630      	mov	r0, r6
 800b5b2:	f3af 8000 	nop.w
 800b5b6:	4607      	mov	r7, r0
 800b5b8:	1c78      	adds	r0, r7, #1
 800b5ba:	d1d6      	bne.n	800b56a <_vfiprintf_r+0x19a>
 800b5bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b5be:	07d9      	lsls	r1, r3, #31
 800b5c0:	d405      	bmi.n	800b5ce <_vfiprintf_r+0x1fe>
 800b5c2:	89ab      	ldrh	r3, [r5, #12]
 800b5c4:	059a      	lsls	r2, r3, #22
 800b5c6:	d402      	bmi.n	800b5ce <_vfiprintf_r+0x1fe>
 800b5c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b5ca:	f7ff fda9 	bl	800b120 <__retarget_lock_release_recursive>
 800b5ce:	89ab      	ldrh	r3, [r5, #12]
 800b5d0:	065b      	lsls	r3, r3, #25
 800b5d2:	f53f af1f 	bmi.w	800b414 <_vfiprintf_r+0x44>
 800b5d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b5d8:	e71e      	b.n	800b418 <_vfiprintf_r+0x48>
 800b5da:	ab03      	add	r3, sp, #12
 800b5dc:	9300      	str	r3, [sp, #0]
 800b5de:	462a      	mov	r2, r5
 800b5e0:	4b05      	ldr	r3, [pc, #20]	@ (800b5f8 <_vfiprintf_r+0x228>)
 800b5e2:	a904      	add	r1, sp, #16
 800b5e4:	4630      	mov	r0, r6
 800b5e6:	f000 f879 	bl	800b6dc <_printf_i>
 800b5ea:	e7e4      	b.n	800b5b6 <_vfiprintf_r+0x1e6>
 800b5ec:	0800bf1b 	.word	0x0800bf1b
 800b5f0:	0800bf25 	.word	0x0800bf25
 800b5f4:	00000000 	.word	0x00000000
 800b5f8:	0800b3ab 	.word	0x0800b3ab
 800b5fc:	0800bf21 	.word	0x0800bf21

0800b600 <_printf_common>:
 800b600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b604:	4616      	mov	r6, r2
 800b606:	4698      	mov	r8, r3
 800b608:	688a      	ldr	r2, [r1, #8]
 800b60a:	690b      	ldr	r3, [r1, #16]
 800b60c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b610:	4293      	cmp	r3, r2
 800b612:	bfb8      	it	lt
 800b614:	4613      	movlt	r3, r2
 800b616:	6033      	str	r3, [r6, #0]
 800b618:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b61c:	4607      	mov	r7, r0
 800b61e:	460c      	mov	r4, r1
 800b620:	b10a      	cbz	r2, 800b626 <_printf_common+0x26>
 800b622:	3301      	adds	r3, #1
 800b624:	6033      	str	r3, [r6, #0]
 800b626:	6823      	ldr	r3, [r4, #0]
 800b628:	0699      	lsls	r1, r3, #26
 800b62a:	bf42      	ittt	mi
 800b62c:	6833      	ldrmi	r3, [r6, #0]
 800b62e:	3302      	addmi	r3, #2
 800b630:	6033      	strmi	r3, [r6, #0]
 800b632:	6825      	ldr	r5, [r4, #0]
 800b634:	f015 0506 	ands.w	r5, r5, #6
 800b638:	d106      	bne.n	800b648 <_printf_common+0x48>
 800b63a:	f104 0a19 	add.w	sl, r4, #25
 800b63e:	68e3      	ldr	r3, [r4, #12]
 800b640:	6832      	ldr	r2, [r6, #0]
 800b642:	1a9b      	subs	r3, r3, r2
 800b644:	42ab      	cmp	r3, r5
 800b646:	dc26      	bgt.n	800b696 <_printf_common+0x96>
 800b648:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b64c:	6822      	ldr	r2, [r4, #0]
 800b64e:	3b00      	subs	r3, #0
 800b650:	bf18      	it	ne
 800b652:	2301      	movne	r3, #1
 800b654:	0692      	lsls	r2, r2, #26
 800b656:	d42b      	bmi.n	800b6b0 <_printf_common+0xb0>
 800b658:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b65c:	4641      	mov	r1, r8
 800b65e:	4638      	mov	r0, r7
 800b660:	47c8      	blx	r9
 800b662:	3001      	adds	r0, #1
 800b664:	d01e      	beq.n	800b6a4 <_printf_common+0xa4>
 800b666:	6823      	ldr	r3, [r4, #0]
 800b668:	6922      	ldr	r2, [r4, #16]
 800b66a:	f003 0306 	and.w	r3, r3, #6
 800b66e:	2b04      	cmp	r3, #4
 800b670:	bf02      	ittt	eq
 800b672:	68e5      	ldreq	r5, [r4, #12]
 800b674:	6833      	ldreq	r3, [r6, #0]
 800b676:	1aed      	subeq	r5, r5, r3
 800b678:	68a3      	ldr	r3, [r4, #8]
 800b67a:	bf0c      	ite	eq
 800b67c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b680:	2500      	movne	r5, #0
 800b682:	4293      	cmp	r3, r2
 800b684:	bfc4      	itt	gt
 800b686:	1a9b      	subgt	r3, r3, r2
 800b688:	18ed      	addgt	r5, r5, r3
 800b68a:	2600      	movs	r6, #0
 800b68c:	341a      	adds	r4, #26
 800b68e:	42b5      	cmp	r5, r6
 800b690:	d11a      	bne.n	800b6c8 <_printf_common+0xc8>
 800b692:	2000      	movs	r0, #0
 800b694:	e008      	b.n	800b6a8 <_printf_common+0xa8>
 800b696:	2301      	movs	r3, #1
 800b698:	4652      	mov	r2, sl
 800b69a:	4641      	mov	r1, r8
 800b69c:	4638      	mov	r0, r7
 800b69e:	47c8      	blx	r9
 800b6a0:	3001      	adds	r0, #1
 800b6a2:	d103      	bne.n	800b6ac <_printf_common+0xac>
 800b6a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b6a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6ac:	3501      	adds	r5, #1
 800b6ae:	e7c6      	b.n	800b63e <_printf_common+0x3e>
 800b6b0:	18e1      	adds	r1, r4, r3
 800b6b2:	1c5a      	adds	r2, r3, #1
 800b6b4:	2030      	movs	r0, #48	@ 0x30
 800b6b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b6ba:	4422      	add	r2, r4
 800b6bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b6c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b6c4:	3302      	adds	r3, #2
 800b6c6:	e7c7      	b.n	800b658 <_printf_common+0x58>
 800b6c8:	2301      	movs	r3, #1
 800b6ca:	4622      	mov	r2, r4
 800b6cc:	4641      	mov	r1, r8
 800b6ce:	4638      	mov	r0, r7
 800b6d0:	47c8      	blx	r9
 800b6d2:	3001      	adds	r0, #1
 800b6d4:	d0e6      	beq.n	800b6a4 <_printf_common+0xa4>
 800b6d6:	3601      	adds	r6, #1
 800b6d8:	e7d9      	b.n	800b68e <_printf_common+0x8e>
	...

0800b6dc <_printf_i>:
 800b6dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b6e0:	7e0f      	ldrb	r7, [r1, #24]
 800b6e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b6e4:	2f78      	cmp	r7, #120	@ 0x78
 800b6e6:	4691      	mov	r9, r2
 800b6e8:	4680      	mov	r8, r0
 800b6ea:	460c      	mov	r4, r1
 800b6ec:	469a      	mov	sl, r3
 800b6ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b6f2:	d807      	bhi.n	800b704 <_printf_i+0x28>
 800b6f4:	2f62      	cmp	r7, #98	@ 0x62
 800b6f6:	d80a      	bhi.n	800b70e <_printf_i+0x32>
 800b6f8:	2f00      	cmp	r7, #0
 800b6fa:	f000 80d1 	beq.w	800b8a0 <_printf_i+0x1c4>
 800b6fe:	2f58      	cmp	r7, #88	@ 0x58
 800b700:	f000 80b8 	beq.w	800b874 <_printf_i+0x198>
 800b704:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b708:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b70c:	e03a      	b.n	800b784 <_printf_i+0xa8>
 800b70e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b712:	2b15      	cmp	r3, #21
 800b714:	d8f6      	bhi.n	800b704 <_printf_i+0x28>
 800b716:	a101      	add	r1, pc, #4	@ (adr r1, 800b71c <_printf_i+0x40>)
 800b718:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b71c:	0800b775 	.word	0x0800b775
 800b720:	0800b789 	.word	0x0800b789
 800b724:	0800b705 	.word	0x0800b705
 800b728:	0800b705 	.word	0x0800b705
 800b72c:	0800b705 	.word	0x0800b705
 800b730:	0800b705 	.word	0x0800b705
 800b734:	0800b789 	.word	0x0800b789
 800b738:	0800b705 	.word	0x0800b705
 800b73c:	0800b705 	.word	0x0800b705
 800b740:	0800b705 	.word	0x0800b705
 800b744:	0800b705 	.word	0x0800b705
 800b748:	0800b887 	.word	0x0800b887
 800b74c:	0800b7b3 	.word	0x0800b7b3
 800b750:	0800b841 	.word	0x0800b841
 800b754:	0800b705 	.word	0x0800b705
 800b758:	0800b705 	.word	0x0800b705
 800b75c:	0800b8a9 	.word	0x0800b8a9
 800b760:	0800b705 	.word	0x0800b705
 800b764:	0800b7b3 	.word	0x0800b7b3
 800b768:	0800b705 	.word	0x0800b705
 800b76c:	0800b705 	.word	0x0800b705
 800b770:	0800b849 	.word	0x0800b849
 800b774:	6833      	ldr	r3, [r6, #0]
 800b776:	1d1a      	adds	r2, r3, #4
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	6032      	str	r2, [r6, #0]
 800b77c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b780:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b784:	2301      	movs	r3, #1
 800b786:	e09c      	b.n	800b8c2 <_printf_i+0x1e6>
 800b788:	6833      	ldr	r3, [r6, #0]
 800b78a:	6820      	ldr	r0, [r4, #0]
 800b78c:	1d19      	adds	r1, r3, #4
 800b78e:	6031      	str	r1, [r6, #0]
 800b790:	0606      	lsls	r6, r0, #24
 800b792:	d501      	bpl.n	800b798 <_printf_i+0xbc>
 800b794:	681d      	ldr	r5, [r3, #0]
 800b796:	e003      	b.n	800b7a0 <_printf_i+0xc4>
 800b798:	0645      	lsls	r5, r0, #25
 800b79a:	d5fb      	bpl.n	800b794 <_printf_i+0xb8>
 800b79c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b7a0:	2d00      	cmp	r5, #0
 800b7a2:	da03      	bge.n	800b7ac <_printf_i+0xd0>
 800b7a4:	232d      	movs	r3, #45	@ 0x2d
 800b7a6:	426d      	negs	r5, r5
 800b7a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7ac:	4858      	ldr	r0, [pc, #352]	@ (800b910 <_printf_i+0x234>)
 800b7ae:	230a      	movs	r3, #10
 800b7b0:	e011      	b.n	800b7d6 <_printf_i+0xfa>
 800b7b2:	6821      	ldr	r1, [r4, #0]
 800b7b4:	6833      	ldr	r3, [r6, #0]
 800b7b6:	0608      	lsls	r0, r1, #24
 800b7b8:	f853 5b04 	ldr.w	r5, [r3], #4
 800b7bc:	d402      	bmi.n	800b7c4 <_printf_i+0xe8>
 800b7be:	0649      	lsls	r1, r1, #25
 800b7c0:	bf48      	it	mi
 800b7c2:	b2ad      	uxthmi	r5, r5
 800b7c4:	2f6f      	cmp	r7, #111	@ 0x6f
 800b7c6:	4852      	ldr	r0, [pc, #328]	@ (800b910 <_printf_i+0x234>)
 800b7c8:	6033      	str	r3, [r6, #0]
 800b7ca:	bf14      	ite	ne
 800b7cc:	230a      	movne	r3, #10
 800b7ce:	2308      	moveq	r3, #8
 800b7d0:	2100      	movs	r1, #0
 800b7d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b7d6:	6866      	ldr	r6, [r4, #4]
 800b7d8:	60a6      	str	r6, [r4, #8]
 800b7da:	2e00      	cmp	r6, #0
 800b7dc:	db05      	blt.n	800b7ea <_printf_i+0x10e>
 800b7de:	6821      	ldr	r1, [r4, #0]
 800b7e0:	432e      	orrs	r6, r5
 800b7e2:	f021 0104 	bic.w	r1, r1, #4
 800b7e6:	6021      	str	r1, [r4, #0]
 800b7e8:	d04b      	beq.n	800b882 <_printf_i+0x1a6>
 800b7ea:	4616      	mov	r6, r2
 800b7ec:	fbb5 f1f3 	udiv	r1, r5, r3
 800b7f0:	fb03 5711 	mls	r7, r3, r1, r5
 800b7f4:	5dc7      	ldrb	r7, [r0, r7]
 800b7f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b7fa:	462f      	mov	r7, r5
 800b7fc:	42bb      	cmp	r3, r7
 800b7fe:	460d      	mov	r5, r1
 800b800:	d9f4      	bls.n	800b7ec <_printf_i+0x110>
 800b802:	2b08      	cmp	r3, #8
 800b804:	d10b      	bne.n	800b81e <_printf_i+0x142>
 800b806:	6823      	ldr	r3, [r4, #0]
 800b808:	07df      	lsls	r7, r3, #31
 800b80a:	d508      	bpl.n	800b81e <_printf_i+0x142>
 800b80c:	6923      	ldr	r3, [r4, #16]
 800b80e:	6861      	ldr	r1, [r4, #4]
 800b810:	4299      	cmp	r1, r3
 800b812:	bfde      	ittt	le
 800b814:	2330      	movle	r3, #48	@ 0x30
 800b816:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b81a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b81e:	1b92      	subs	r2, r2, r6
 800b820:	6122      	str	r2, [r4, #16]
 800b822:	f8cd a000 	str.w	sl, [sp]
 800b826:	464b      	mov	r3, r9
 800b828:	aa03      	add	r2, sp, #12
 800b82a:	4621      	mov	r1, r4
 800b82c:	4640      	mov	r0, r8
 800b82e:	f7ff fee7 	bl	800b600 <_printf_common>
 800b832:	3001      	adds	r0, #1
 800b834:	d14a      	bne.n	800b8cc <_printf_i+0x1f0>
 800b836:	f04f 30ff 	mov.w	r0, #4294967295
 800b83a:	b004      	add	sp, #16
 800b83c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b840:	6823      	ldr	r3, [r4, #0]
 800b842:	f043 0320 	orr.w	r3, r3, #32
 800b846:	6023      	str	r3, [r4, #0]
 800b848:	4832      	ldr	r0, [pc, #200]	@ (800b914 <_printf_i+0x238>)
 800b84a:	2778      	movs	r7, #120	@ 0x78
 800b84c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b850:	6823      	ldr	r3, [r4, #0]
 800b852:	6831      	ldr	r1, [r6, #0]
 800b854:	061f      	lsls	r7, r3, #24
 800b856:	f851 5b04 	ldr.w	r5, [r1], #4
 800b85a:	d402      	bmi.n	800b862 <_printf_i+0x186>
 800b85c:	065f      	lsls	r7, r3, #25
 800b85e:	bf48      	it	mi
 800b860:	b2ad      	uxthmi	r5, r5
 800b862:	6031      	str	r1, [r6, #0]
 800b864:	07d9      	lsls	r1, r3, #31
 800b866:	bf44      	itt	mi
 800b868:	f043 0320 	orrmi.w	r3, r3, #32
 800b86c:	6023      	strmi	r3, [r4, #0]
 800b86e:	b11d      	cbz	r5, 800b878 <_printf_i+0x19c>
 800b870:	2310      	movs	r3, #16
 800b872:	e7ad      	b.n	800b7d0 <_printf_i+0xf4>
 800b874:	4826      	ldr	r0, [pc, #152]	@ (800b910 <_printf_i+0x234>)
 800b876:	e7e9      	b.n	800b84c <_printf_i+0x170>
 800b878:	6823      	ldr	r3, [r4, #0]
 800b87a:	f023 0320 	bic.w	r3, r3, #32
 800b87e:	6023      	str	r3, [r4, #0]
 800b880:	e7f6      	b.n	800b870 <_printf_i+0x194>
 800b882:	4616      	mov	r6, r2
 800b884:	e7bd      	b.n	800b802 <_printf_i+0x126>
 800b886:	6833      	ldr	r3, [r6, #0]
 800b888:	6825      	ldr	r5, [r4, #0]
 800b88a:	6961      	ldr	r1, [r4, #20]
 800b88c:	1d18      	adds	r0, r3, #4
 800b88e:	6030      	str	r0, [r6, #0]
 800b890:	062e      	lsls	r6, r5, #24
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	d501      	bpl.n	800b89a <_printf_i+0x1be>
 800b896:	6019      	str	r1, [r3, #0]
 800b898:	e002      	b.n	800b8a0 <_printf_i+0x1c4>
 800b89a:	0668      	lsls	r0, r5, #25
 800b89c:	d5fb      	bpl.n	800b896 <_printf_i+0x1ba>
 800b89e:	8019      	strh	r1, [r3, #0]
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	6123      	str	r3, [r4, #16]
 800b8a4:	4616      	mov	r6, r2
 800b8a6:	e7bc      	b.n	800b822 <_printf_i+0x146>
 800b8a8:	6833      	ldr	r3, [r6, #0]
 800b8aa:	1d1a      	adds	r2, r3, #4
 800b8ac:	6032      	str	r2, [r6, #0]
 800b8ae:	681e      	ldr	r6, [r3, #0]
 800b8b0:	6862      	ldr	r2, [r4, #4]
 800b8b2:	2100      	movs	r1, #0
 800b8b4:	4630      	mov	r0, r6
 800b8b6:	f7f4 fc93 	bl	80001e0 <memchr>
 800b8ba:	b108      	cbz	r0, 800b8c0 <_printf_i+0x1e4>
 800b8bc:	1b80      	subs	r0, r0, r6
 800b8be:	6060      	str	r0, [r4, #4]
 800b8c0:	6863      	ldr	r3, [r4, #4]
 800b8c2:	6123      	str	r3, [r4, #16]
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b8ca:	e7aa      	b.n	800b822 <_printf_i+0x146>
 800b8cc:	6923      	ldr	r3, [r4, #16]
 800b8ce:	4632      	mov	r2, r6
 800b8d0:	4649      	mov	r1, r9
 800b8d2:	4640      	mov	r0, r8
 800b8d4:	47d0      	blx	sl
 800b8d6:	3001      	adds	r0, #1
 800b8d8:	d0ad      	beq.n	800b836 <_printf_i+0x15a>
 800b8da:	6823      	ldr	r3, [r4, #0]
 800b8dc:	079b      	lsls	r3, r3, #30
 800b8de:	d413      	bmi.n	800b908 <_printf_i+0x22c>
 800b8e0:	68e0      	ldr	r0, [r4, #12]
 800b8e2:	9b03      	ldr	r3, [sp, #12]
 800b8e4:	4298      	cmp	r0, r3
 800b8e6:	bfb8      	it	lt
 800b8e8:	4618      	movlt	r0, r3
 800b8ea:	e7a6      	b.n	800b83a <_printf_i+0x15e>
 800b8ec:	2301      	movs	r3, #1
 800b8ee:	4632      	mov	r2, r6
 800b8f0:	4649      	mov	r1, r9
 800b8f2:	4640      	mov	r0, r8
 800b8f4:	47d0      	blx	sl
 800b8f6:	3001      	adds	r0, #1
 800b8f8:	d09d      	beq.n	800b836 <_printf_i+0x15a>
 800b8fa:	3501      	adds	r5, #1
 800b8fc:	68e3      	ldr	r3, [r4, #12]
 800b8fe:	9903      	ldr	r1, [sp, #12]
 800b900:	1a5b      	subs	r3, r3, r1
 800b902:	42ab      	cmp	r3, r5
 800b904:	dcf2      	bgt.n	800b8ec <_printf_i+0x210>
 800b906:	e7eb      	b.n	800b8e0 <_printf_i+0x204>
 800b908:	2500      	movs	r5, #0
 800b90a:	f104 0619 	add.w	r6, r4, #25
 800b90e:	e7f5      	b.n	800b8fc <_printf_i+0x220>
 800b910:	0800bf2c 	.word	0x0800bf2c
 800b914:	0800bf3d 	.word	0x0800bf3d

0800b918 <__sflush_r>:
 800b918:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b91c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b920:	0716      	lsls	r6, r2, #28
 800b922:	4605      	mov	r5, r0
 800b924:	460c      	mov	r4, r1
 800b926:	d454      	bmi.n	800b9d2 <__sflush_r+0xba>
 800b928:	684b      	ldr	r3, [r1, #4]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	dc02      	bgt.n	800b934 <__sflush_r+0x1c>
 800b92e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b930:	2b00      	cmp	r3, #0
 800b932:	dd48      	ble.n	800b9c6 <__sflush_r+0xae>
 800b934:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b936:	2e00      	cmp	r6, #0
 800b938:	d045      	beq.n	800b9c6 <__sflush_r+0xae>
 800b93a:	2300      	movs	r3, #0
 800b93c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b940:	682f      	ldr	r7, [r5, #0]
 800b942:	6a21      	ldr	r1, [r4, #32]
 800b944:	602b      	str	r3, [r5, #0]
 800b946:	d030      	beq.n	800b9aa <__sflush_r+0x92>
 800b948:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b94a:	89a3      	ldrh	r3, [r4, #12]
 800b94c:	0759      	lsls	r1, r3, #29
 800b94e:	d505      	bpl.n	800b95c <__sflush_r+0x44>
 800b950:	6863      	ldr	r3, [r4, #4]
 800b952:	1ad2      	subs	r2, r2, r3
 800b954:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b956:	b10b      	cbz	r3, 800b95c <__sflush_r+0x44>
 800b958:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b95a:	1ad2      	subs	r2, r2, r3
 800b95c:	2300      	movs	r3, #0
 800b95e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b960:	6a21      	ldr	r1, [r4, #32]
 800b962:	4628      	mov	r0, r5
 800b964:	47b0      	blx	r6
 800b966:	1c43      	adds	r3, r0, #1
 800b968:	89a3      	ldrh	r3, [r4, #12]
 800b96a:	d106      	bne.n	800b97a <__sflush_r+0x62>
 800b96c:	6829      	ldr	r1, [r5, #0]
 800b96e:	291d      	cmp	r1, #29
 800b970:	d82b      	bhi.n	800b9ca <__sflush_r+0xb2>
 800b972:	4a2a      	ldr	r2, [pc, #168]	@ (800ba1c <__sflush_r+0x104>)
 800b974:	40ca      	lsrs	r2, r1
 800b976:	07d6      	lsls	r6, r2, #31
 800b978:	d527      	bpl.n	800b9ca <__sflush_r+0xb2>
 800b97a:	2200      	movs	r2, #0
 800b97c:	6062      	str	r2, [r4, #4]
 800b97e:	04d9      	lsls	r1, r3, #19
 800b980:	6922      	ldr	r2, [r4, #16]
 800b982:	6022      	str	r2, [r4, #0]
 800b984:	d504      	bpl.n	800b990 <__sflush_r+0x78>
 800b986:	1c42      	adds	r2, r0, #1
 800b988:	d101      	bne.n	800b98e <__sflush_r+0x76>
 800b98a:	682b      	ldr	r3, [r5, #0]
 800b98c:	b903      	cbnz	r3, 800b990 <__sflush_r+0x78>
 800b98e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b990:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b992:	602f      	str	r7, [r5, #0]
 800b994:	b1b9      	cbz	r1, 800b9c6 <__sflush_r+0xae>
 800b996:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b99a:	4299      	cmp	r1, r3
 800b99c:	d002      	beq.n	800b9a4 <__sflush_r+0x8c>
 800b99e:	4628      	mov	r0, r5
 800b9a0:	f7ff fbec 	bl	800b17c <_free_r>
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	6363      	str	r3, [r4, #52]	@ 0x34
 800b9a8:	e00d      	b.n	800b9c6 <__sflush_r+0xae>
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	4628      	mov	r0, r5
 800b9ae:	47b0      	blx	r6
 800b9b0:	4602      	mov	r2, r0
 800b9b2:	1c50      	adds	r0, r2, #1
 800b9b4:	d1c9      	bne.n	800b94a <__sflush_r+0x32>
 800b9b6:	682b      	ldr	r3, [r5, #0]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d0c6      	beq.n	800b94a <__sflush_r+0x32>
 800b9bc:	2b1d      	cmp	r3, #29
 800b9be:	d001      	beq.n	800b9c4 <__sflush_r+0xac>
 800b9c0:	2b16      	cmp	r3, #22
 800b9c2:	d11e      	bne.n	800ba02 <__sflush_r+0xea>
 800b9c4:	602f      	str	r7, [r5, #0]
 800b9c6:	2000      	movs	r0, #0
 800b9c8:	e022      	b.n	800ba10 <__sflush_r+0xf8>
 800b9ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9ce:	b21b      	sxth	r3, r3
 800b9d0:	e01b      	b.n	800ba0a <__sflush_r+0xf2>
 800b9d2:	690f      	ldr	r7, [r1, #16]
 800b9d4:	2f00      	cmp	r7, #0
 800b9d6:	d0f6      	beq.n	800b9c6 <__sflush_r+0xae>
 800b9d8:	0793      	lsls	r3, r2, #30
 800b9da:	680e      	ldr	r6, [r1, #0]
 800b9dc:	bf08      	it	eq
 800b9de:	694b      	ldreq	r3, [r1, #20]
 800b9e0:	600f      	str	r7, [r1, #0]
 800b9e2:	bf18      	it	ne
 800b9e4:	2300      	movne	r3, #0
 800b9e6:	eba6 0807 	sub.w	r8, r6, r7
 800b9ea:	608b      	str	r3, [r1, #8]
 800b9ec:	f1b8 0f00 	cmp.w	r8, #0
 800b9f0:	dde9      	ble.n	800b9c6 <__sflush_r+0xae>
 800b9f2:	6a21      	ldr	r1, [r4, #32]
 800b9f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b9f6:	4643      	mov	r3, r8
 800b9f8:	463a      	mov	r2, r7
 800b9fa:	4628      	mov	r0, r5
 800b9fc:	47b0      	blx	r6
 800b9fe:	2800      	cmp	r0, #0
 800ba00:	dc08      	bgt.n	800ba14 <__sflush_r+0xfc>
 800ba02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba0a:	81a3      	strh	r3, [r4, #12]
 800ba0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba14:	4407      	add	r7, r0
 800ba16:	eba8 0800 	sub.w	r8, r8, r0
 800ba1a:	e7e7      	b.n	800b9ec <__sflush_r+0xd4>
 800ba1c:	20400001 	.word	0x20400001

0800ba20 <_fflush_r>:
 800ba20:	b538      	push	{r3, r4, r5, lr}
 800ba22:	690b      	ldr	r3, [r1, #16]
 800ba24:	4605      	mov	r5, r0
 800ba26:	460c      	mov	r4, r1
 800ba28:	b913      	cbnz	r3, 800ba30 <_fflush_r+0x10>
 800ba2a:	2500      	movs	r5, #0
 800ba2c:	4628      	mov	r0, r5
 800ba2e:	bd38      	pop	{r3, r4, r5, pc}
 800ba30:	b118      	cbz	r0, 800ba3a <_fflush_r+0x1a>
 800ba32:	6a03      	ldr	r3, [r0, #32]
 800ba34:	b90b      	cbnz	r3, 800ba3a <_fflush_r+0x1a>
 800ba36:	f7ff fa6d 	bl	800af14 <__sinit>
 800ba3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d0f3      	beq.n	800ba2a <_fflush_r+0xa>
 800ba42:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ba44:	07d0      	lsls	r0, r2, #31
 800ba46:	d404      	bmi.n	800ba52 <_fflush_r+0x32>
 800ba48:	0599      	lsls	r1, r3, #22
 800ba4a:	d402      	bmi.n	800ba52 <_fflush_r+0x32>
 800ba4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ba4e:	f7ff fb66 	bl	800b11e <__retarget_lock_acquire_recursive>
 800ba52:	4628      	mov	r0, r5
 800ba54:	4621      	mov	r1, r4
 800ba56:	f7ff ff5f 	bl	800b918 <__sflush_r>
 800ba5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ba5c:	07da      	lsls	r2, r3, #31
 800ba5e:	4605      	mov	r5, r0
 800ba60:	d4e4      	bmi.n	800ba2c <_fflush_r+0xc>
 800ba62:	89a3      	ldrh	r3, [r4, #12]
 800ba64:	059b      	lsls	r3, r3, #22
 800ba66:	d4e1      	bmi.n	800ba2c <_fflush_r+0xc>
 800ba68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ba6a:	f7ff fb59 	bl	800b120 <__retarget_lock_release_recursive>
 800ba6e:	e7dd      	b.n	800ba2c <_fflush_r+0xc>

0800ba70 <fiprintf>:
 800ba70:	b40e      	push	{r1, r2, r3}
 800ba72:	b503      	push	{r0, r1, lr}
 800ba74:	4601      	mov	r1, r0
 800ba76:	ab03      	add	r3, sp, #12
 800ba78:	4805      	ldr	r0, [pc, #20]	@ (800ba90 <fiprintf+0x20>)
 800ba7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba7e:	6800      	ldr	r0, [r0, #0]
 800ba80:	9301      	str	r3, [sp, #4]
 800ba82:	f7ff fca5 	bl	800b3d0 <_vfiprintf_r>
 800ba86:	b002      	add	sp, #8
 800ba88:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba8c:	b003      	add	sp, #12
 800ba8e:	4770      	bx	lr
 800ba90:	20000064 	.word	0x20000064

0800ba94 <__swbuf_r>:
 800ba94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba96:	460e      	mov	r6, r1
 800ba98:	4614      	mov	r4, r2
 800ba9a:	4605      	mov	r5, r0
 800ba9c:	b118      	cbz	r0, 800baa6 <__swbuf_r+0x12>
 800ba9e:	6a03      	ldr	r3, [r0, #32]
 800baa0:	b90b      	cbnz	r3, 800baa6 <__swbuf_r+0x12>
 800baa2:	f7ff fa37 	bl	800af14 <__sinit>
 800baa6:	69a3      	ldr	r3, [r4, #24]
 800baa8:	60a3      	str	r3, [r4, #8]
 800baaa:	89a3      	ldrh	r3, [r4, #12]
 800baac:	071a      	lsls	r2, r3, #28
 800baae:	d501      	bpl.n	800bab4 <__swbuf_r+0x20>
 800bab0:	6923      	ldr	r3, [r4, #16]
 800bab2:	b943      	cbnz	r3, 800bac6 <__swbuf_r+0x32>
 800bab4:	4621      	mov	r1, r4
 800bab6:	4628      	mov	r0, r5
 800bab8:	f000 f82a 	bl	800bb10 <__swsetup_r>
 800babc:	b118      	cbz	r0, 800bac6 <__swbuf_r+0x32>
 800babe:	f04f 37ff 	mov.w	r7, #4294967295
 800bac2:	4638      	mov	r0, r7
 800bac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bac6:	6823      	ldr	r3, [r4, #0]
 800bac8:	6922      	ldr	r2, [r4, #16]
 800baca:	1a98      	subs	r0, r3, r2
 800bacc:	6963      	ldr	r3, [r4, #20]
 800bace:	b2f6      	uxtb	r6, r6
 800bad0:	4283      	cmp	r3, r0
 800bad2:	4637      	mov	r7, r6
 800bad4:	dc05      	bgt.n	800bae2 <__swbuf_r+0x4e>
 800bad6:	4621      	mov	r1, r4
 800bad8:	4628      	mov	r0, r5
 800bada:	f7ff ffa1 	bl	800ba20 <_fflush_r>
 800bade:	2800      	cmp	r0, #0
 800bae0:	d1ed      	bne.n	800babe <__swbuf_r+0x2a>
 800bae2:	68a3      	ldr	r3, [r4, #8]
 800bae4:	3b01      	subs	r3, #1
 800bae6:	60a3      	str	r3, [r4, #8]
 800bae8:	6823      	ldr	r3, [r4, #0]
 800baea:	1c5a      	adds	r2, r3, #1
 800baec:	6022      	str	r2, [r4, #0]
 800baee:	701e      	strb	r6, [r3, #0]
 800baf0:	6962      	ldr	r2, [r4, #20]
 800baf2:	1c43      	adds	r3, r0, #1
 800baf4:	429a      	cmp	r2, r3
 800baf6:	d004      	beq.n	800bb02 <__swbuf_r+0x6e>
 800baf8:	89a3      	ldrh	r3, [r4, #12]
 800bafa:	07db      	lsls	r3, r3, #31
 800bafc:	d5e1      	bpl.n	800bac2 <__swbuf_r+0x2e>
 800bafe:	2e0a      	cmp	r6, #10
 800bb00:	d1df      	bne.n	800bac2 <__swbuf_r+0x2e>
 800bb02:	4621      	mov	r1, r4
 800bb04:	4628      	mov	r0, r5
 800bb06:	f7ff ff8b 	bl	800ba20 <_fflush_r>
 800bb0a:	2800      	cmp	r0, #0
 800bb0c:	d0d9      	beq.n	800bac2 <__swbuf_r+0x2e>
 800bb0e:	e7d6      	b.n	800babe <__swbuf_r+0x2a>

0800bb10 <__swsetup_r>:
 800bb10:	b538      	push	{r3, r4, r5, lr}
 800bb12:	4b29      	ldr	r3, [pc, #164]	@ (800bbb8 <__swsetup_r+0xa8>)
 800bb14:	4605      	mov	r5, r0
 800bb16:	6818      	ldr	r0, [r3, #0]
 800bb18:	460c      	mov	r4, r1
 800bb1a:	b118      	cbz	r0, 800bb24 <__swsetup_r+0x14>
 800bb1c:	6a03      	ldr	r3, [r0, #32]
 800bb1e:	b90b      	cbnz	r3, 800bb24 <__swsetup_r+0x14>
 800bb20:	f7ff f9f8 	bl	800af14 <__sinit>
 800bb24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb28:	0719      	lsls	r1, r3, #28
 800bb2a:	d422      	bmi.n	800bb72 <__swsetup_r+0x62>
 800bb2c:	06da      	lsls	r2, r3, #27
 800bb2e:	d407      	bmi.n	800bb40 <__swsetup_r+0x30>
 800bb30:	2209      	movs	r2, #9
 800bb32:	602a      	str	r2, [r5, #0]
 800bb34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb38:	81a3      	strh	r3, [r4, #12]
 800bb3a:	f04f 30ff 	mov.w	r0, #4294967295
 800bb3e:	e033      	b.n	800bba8 <__swsetup_r+0x98>
 800bb40:	0758      	lsls	r0, r3, #29
 800bb42:	d512      	bpl.n	800bb6a <__swsetup_r+0x5a>
 800bb44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bb46:	b141      	cbz	r1, 800bb5a <__swsetup_r+0x4a>
 800bb48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bb4c:	4299      	cmp	r1, r3
 800bb4e:	d002      	beq.n	800bb56 <__swsetup_r+0x46>
 800bb50:	4628      	mov	r0, r5
 800bb52:	f7ff fb13 	bl	800b17c <_free_r>
 800bb56:	2300      	movs	r3, #0
 800bb58:	6363      	str	r3, [r4, #52]	@ 0x34
 800bb5a:	89a3      	ldrh	r3, [r4, #12]
 800bb5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bb60:	81a3      	strh	r3, [r4, #12]
 800bb62:	2300      	movs	r3, #0
 800bb64:	6063      	str	r3, [r4, #4]
 800bb66:	6923      	ldr	r3, [r4, #16]
 800bb68:	6023      	str	r3, [r4, #0]
 800bb6a:	89a3      	ldrh	r3, [r4, #12]
 800bb6c:	f043 0308 	orr.w	r3, r3, #8
 800bb70:	81a3      	strh	r3, [r4, #12]
 800bb72:	6923      	ldr	r3, [r4, #16]
 800bb74:	b94b      	cbnz	r3, 800bb8a <__swsetup_r+0x7a>
 800bb76:	89a3      	ldrh	r3, [r4, #12]
 800bb78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bb7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb80:	d003      	beq.n	800bb8a <__swsetup_r+0x7a>
 800bb82:	4621      	mov	r1, r4
 800bb84:	4628      	mov	r0, r5
 800bb86:	f000 f856 	bl	800bc36 <__smakebuf_r>
 800bb8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb8e:	f013 0201 	ands.w	r2, r3, #1
 800bb92:	d00a      	beq.n	800bbaa <__swsetup_r+0x9a>
 800bb94:	2200      	movs	r2, #0
 800bb96:	60a2      	str	r2, [r4, #8]
 800bb98:	6962      	ldr	r2, [r4, #20]
 800bb9a:	4252      	negs	r2, r2
 800bb9c:	61a2      	str	r2, [r4, #24]
 800bb9e:	6922      	ldr	r2, [r4, #16]
 800bba0:	b942      	cbnz	r2, 800bbb4 <__swsetup_r+0xa4>
 800bba2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bba6:	d1c5      	bne.n	800bb34 <__swsetup_r+0x24>
 800bba8:	bd38      	pop	{r3, r4, r5, pc}
 800bbaa:	0799      	lsls	r1, r3, #30
 800bbac:	bf58      	it	pl
 800bbae:	6962      	ldrpl	r2, [r4, #20]
 800bbb0:	60a2      	str	r2, [r4, #8]
 800bbb2:	e7f4      	b.n	800bb9e <__swsetup_r+0x8e>
 800bbb4:	2000      	movs	r0, #0
 800bbb6:	e7f7      	b.n	800bba8 <__swsetup_r+0x98>
 800bbb8:	20000064 	.word	0x20000064

0800bbbc <_sbrk_r>:
 800bbbc:	b538      	push	{r3, r4, r5, lr}
 800bbbe:	4d06      	ldr	r5, [pc, #24]	@ (800bbd8 <_sbrk_r+0x1c>)
 800bbc0:	2300      	movs	r3, #0
 800bbc2:	4604      	mov	r4, r0
 800bbc4:	4608      	mov	r0, r1
 800bbc6:	602b      	str	r3, [r5, #0]
 800bbc8:	f7f6 ff10 	bl	80029ec <_sbrk>
 800bbcc:	1c43      	adds	r3, r0, #1
 800bbce:	d102      	bne.n	800bbd6 <_sbrk_r+0x1a>
 800bbd0:	682b      	ldr	r3, [r5, #0]
 800bbd2:	b103      	cbz	r3, 800bbd6 <_sbrk_r+0x1a>
 800bbd4:	6023      	str	r3, [r4, #0]
 800bbd6:	bd38      	pop	{r3, r4, r5, pc}
 800bbd8:	20002e30 	.word	0x20002e30

0800bbdc <abort>:
 800bbdc:	b508      	push	{r3, lr}
 800bbde:	2006      	movs	r0, #6
 800bbe0:	f000 f88e 	bl	800bd00 <raise>
 800bbe4:	2001      	movs	r0, #1
 800bbe6:	f7f6 fe89 	bl	80028fc <_exit>

0800bbea <__swhatbuf_r>:
 800bbea:	b570      	push	{r4, r5, r6, lr}
 800bbec:	460c      	mov	r4, r1
 800bbee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbf2:	2900      	cmp	r1, #0
 800bbf4:	b096      	sub	sp, #88	@ 0x58
 800bbf6:	4615      	mov	r5, r2
 800bbf8:	461e      	mov	r6, r3
 800bbfa:	da0d      	bge.n	800bc18 <__swhatbuf_r+0x2e>
 800bbfc:	89a3      	ldrh	r3, [r4, #12]
 800bbfe:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bc02:	f04f 0100 	mov.w	r1, #0
 800bc06:	bf14      	ite	ne
 800bc08:	2340      	movne	r3, #64	@ 0x40
 800bc0a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bc0e:	2000      	movs	r0, #0
 800bc10:	6031      	str	r1, [r6, #0]
 800bc12:	602b      	str	r3, [r5, #0]
 800bc14:	b016      	add	sp, #88	@ 0x58
 800bc16:	bd70      	pop	{r4, r5, r6, pc}
 800bc18:	466a      	mov	r2, sp
 800bc1a:	f000 f879 	bl	800bd10 <_fstat_r>
 800bc1e:	2800      	cmp	r0, #0
 800bc20:	dbec      	blt.n	800bbfc <__swhatbuf_r+0x12>
 800bc22:	9901      	ldr	r1, [sp, #4]
 800bc24:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bc28:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bc2c:	4259      	negs	r1, r3
 800bc2e:	4159      	adcs	r1, r3
 800bc30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bc34:	e7eb      	b.n	800bc0e <__swhatbuf_r+0x24>

0800bc36 <__smakebuf_r>:
 800bc36:	898b      	ldrh	r3, [r1, #12]
 800bc38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc3a:	079d      	lsls	r5, r3, #30
 800bc3c:	4606      	mov	r6, r0
 800bc3e:	460c      	mov	r4, r1
 800bc40:	d507      	bpl.n	800bc52 <__smakebuf_r+0x1c>
 800bc42:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bc46:	6023      	str	r3, [r4, #0]
 800bc48:	6123      	str	r3, [r4, #16]
 800bc4a:	2301      	movs	r3, #1
 800bc4c:	6163      	str	r3, [r4, #20]
 800bc4e:	b003      	add	sp, #12
 800bc50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc52:	ab01      	add	r3, sp, #4
 800bc54:	466a      	mov	r2, sp
 800bc56:	f7ff ffc8 	bl	800bbea <__swhatbuf_r>
 800bc5a:	9f00      	ldr	r7, [sp, #0]
 800bc5c:	4605      	mov	r5, r0
 800bc5e:	4639      	mov	r1, r7
 800bc60:	4630      	mov	r0, r6
 800bc62:	f7ff faff 	bl	800b264 <_malloc_r>
 800bc66:	b948      	cbnz	r0, 800bc7c <__smakebuf_r+0x46>
 800bc68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc6c:	059a      	lsls	r2, r3, #22
 800bc6e:	d4ee      	bmi.n	800bc4e <__smakebuf_r+0x18>
 800bc70:	f023 0303 	bic.w	r3, r3, #3
 800bc74:	f043 0302 	orr.w	r3, r3, #2
 800bc78:	81a3      	strh	r3, [r4, #12]
 800bc7a:	e7e2      	b.n	800bc42 <__smakebuf_r+0xc>
 800bc7c:	89a3      	ldrh	r3, [r4, #12]
 800bc7e:	6020      	str	r0, [r4, #0]
 800bc80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc84:	81a3      	strh	r3, [r4, #12]
 800bc86:	9b01      	ldr	r3, [sp, #4]
 800bc88:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bc8c:	b15b      	cbz	r3, 800bca6 <__smakebuf_r+0x70>
 800bc8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc92:	4630      	mov	r0, r6
 800bc94:	f000 f84e 	bl	800bd34 <_isatty_r>
 800bc98:	b128      	cbz	r0, 800bca6 <__smakebuf_r+0x70>
 800bc9a:	89a3      	ldrh	r3, [r4, #12]
 800bc9c:	f023 0303 	bic.w	r3, r3, #3
 800bca0:	f043 0301 	orr.w	r3, r3, #1
 800bca4:	81a3      	strh	r3, [r4, #12]
 800bca6:	89a3      	ldrh	r3, [r4, #12]
 800bca8:	431d      	orrs	r5, r3
 800bcaa:	81a5      	strh	r5, [r4, #12]
 800bcac:	e7cf      	b.n	800bc4e <__smakebuf_r+0x18>

0800bcae <_raise_r>:
 800bcae:	291f      	cmp	r1, #31
 800bcb0:	b538      	push	{r3, r4, r5, lr}
 800bcb2:	4605      	mov	r5, r0
 800bcb4:	460c      	mov	r4, r1
 800bcb6:	d904      	bls.n	800bcc2 <_raise_r+0x14>
 800bcb8:	2316      	movs	r3, #22
 800bcba:	6003      	str	r3, [r0, #0]
 800bcbc:	f04f 30ff 	mov.w	r0, #4294967295
 800bcc0:	bd38      	pop	{r3, r4, r5, pc}
 800bcc2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bcc4:	b112      	cbz	r2, 800bccc <_raise_r+0x1e>
 800bcc6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bcca:	b94b      	cbnz	r3, 800bce0 <_raise_r+0x32>
 800bccc:	4628      	mov	r0, r5
 800bcce:	f000 f853 	bl	800bd78 <_getpid_r>
 800bcd2:	4622      	mov	r2, r4
 800bcd4:	4601      	mov	r1, r0
 800bcd6:	4628      	mov	r0, r5
 800bcd8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bcdc:	f000 b83a 	b.w	800bd54 <_kill_r>
 800bce0:	2b01      	cmp	r3, #1
 800bce2:	d00a      	beq.n	800bcfa <_raise_r+0x4c>
 800bce4:	1c59      	adds	r1, r3, #1
 800bce6:	d103      	bne.n	800bcf0 <_raise_r+0x42>
 800bce8:	2316      	movs	r3, #22
 800bcea:	6003      	str	r3, [r0, #0]
 800bcec:	2001      	movs	r0, #1
 800bcee:	e7e7      	b.n	800bcc0 <_raise_r+0x12>
 800bcf0:	2100      	movs	r1, #0
 800bcf2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bcf6:	4620      	mov	r0, r4
 800bcf8:	4798      	blx	r3
 800bcfa:	2000      	movs	r0, #0
 800bcfc:	e7e0      	b.n	800bcc0 <_raise_r+0x12>
	...

0800bd00 <raise>:
 800bd00:	4b02      	ldr	r3, [pc, #8]	@ (800bd0c <raise+0xc>)
 800bd02:	4601      	mov	r1, r0
 800bd04:	6818      	ldr	r0, [r3, #0]
 800bd06:	f7ff bfd2 	b.w	800bcae <_raise_r>
 800bd0a:	bf00      	nop
 800bd0c:	20000064 	.word	0x20000064

0800bd10 <_fstat_r>:
 800bd10:	b538      	push	{r3, r4, r5, lr}
 800bd12:	4d07      	ldr	r5, [pc, #28]	@ (800bd30 <_fstat_r+0x20>)
 800bd14:	2300      	movs	r3, #0
 800bd16:	4604      	mov	r4, r0
 800bd18:	4608      	mov	r0, r1
 800bd1a:	4611      	mov	r1, r2
 800bd1c:	602b      	str	r3, [r5, #0]
 800bd1e:	f7f6 fe3d 	bl	800299c <_fstat>
 800bd22:	1c43      	adds	r3, r0, #1
 800bd24:	d102      	bne.n	800bd2c <_fstat_r+0x1c>
 800bd26:	682b      	ldr	r3, [r5, #0]
 800bd28:	b103      	cbz	r3, 800bd2c <_fstat_r+0x1c>
 800bd2a:	6023      	str	r3, [r4, #0]
 800bd2c:	bd38      	pop	{r3, r4, r5, pc}
 800bd2e:	bf00      	nop
 800bd30:	20002e30 	.word	0x20002e30

0800bd34 <_isatty_r>:
 800bd34:	b538      	push	{r3, r4, r5, lr}
 800bd36:	4d06      	ldr	r5, [pc, #24]	@ (800bd50 <_isatty_r+0x1c>)
 800bd38:	2300      	movs	r3, #0
 800bd3a:	4604      	mov	r4, r0
 800bd3c:	4608      	mov	r0, r1
 800bd3e:	602b      	str	r3, [r5, #0]
 800bd40:	f7f6 fe3c 	bl	80029bc <_isatty>
 800bd44:	1c43      	adds	r3, r0, #1
 800bd46:	d102      	bne.n	800bd4e <_isatty_r+0x1a>
 800bd48:	682b      	ldr	r3, [r5, #0]
 800bd4a:	b103      	cbz	r3, 800bd4e <_isatty_r+0x1a>
 800bd4c:	6023      	str	r3, [r4, #0]
 800bd4e:	bd38      	pop	{r3, r4, r5, pc}
 800bd50:	20002e30 	.word	0x20002e30

0800bd54 <_kill_r>:
 800bd54:	b538      	push	{r3, r4, r5, lr}
 800bd56:	4d07      	ldr	r5, [pc, #28]	@ (800bd74 <_kill_r+0x20>)
 800bd58:	2300      	movs	r3, #0
 800bd5a:	4604      	mov	r4, r0
 800bd5c:	4608      	mov	r0, r1
 800bd5e:	4611      	mov	r1, r2
 800bd60:	602b      	str	r3, [r5, #0]
 800bd62:	f7f6 fdbb 	bl	80028dc <_kill>
 800bd66:	1c43      	adds	r3, r0, #1
 800bd68:	d102      	bne.n	800bd70 <_kill_r+0x1c>
 800bd6a:	682b      	ldr	r3, [r5, #0]
 800bd6c:	b103      	cbz	r3, 800bd70 <_kill_r+0x1c>
 800bd6e:	6023      	str	r3, [r4, #0]
 800bd70:	bd38      	pop	{r3, r4, r5, pc}
 800bd72:	bf00      	nop
 800bd74:	20002e30 	.word	0x20002e30

0800bd78 <_getpid_r>:
 800bd78:	f7f6 bda8 	b.w	80028cc <_getpid>

0800bd7c <_init>:
 800bd7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd7e:	bf00      	nop
 800bd80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd82:	bc08      	pop	{r3}
 800bd84:	469e      	mov	lr, r3
 800bd86:	4770      	bx	lr

0800bd88 <_fini>:
 800bd88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd8a:	bf00      	nop
 800bd8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd8e:	bc08      	pop	{r3}
 800bd90:	469e      	mov	lr, r3
 800bd92:	4770      	bx	lr
