static int T_1 F_1 ( void )\r\n{\r\nT_2 V_1 ;\r\nswitch ( F_2 () ) {\r\ncase V_2 :\r\nV_1 = F_3 ( V_3 ) ;\r\nif ( V_1 & V_4 )\r\nreturn V_5 ;\r\nelse\r\nreturn V_6 ;\r\ncase V_7 :\r\ncase V_8 :\r\ncase V_9 :\r\nreturn V_10 ;\r\ncase V_11 :\r\ncase V_12 :\r\nV_1 = F_4 ( V_13 ) ;\r\nif ( V_1 & V_14 )\r\nreturn V_10 ;\r\nelse\r\nreturn V_5 ;\r\ncase V_15 :\r\nV_1 = F_3 ( V_16 ) ;\r\nif ( V_1 & V_17 )\r\nreturn V_5 ;\r\nelse\r\nreturn V_6 ;\r\ncase V_18 :\r\nV_1 = F_4 ( V_13 ) ;\r\nswitch ( V_1 & V_19 ) {\r\ncase V_20 :\r\nreturn V_6 ;\r\ncase V_21 :\r\nreturn V_5 ;\r\ncase V_22 :\r\nreturn V_10 ;\r\n}\r\ndefault:\r\nreturn - V_23 ;\r\n}\r\n}\r\nint T_1 F_5 ( void )\r\n{\r\nint V_24 ;\r\nT_2 V_1 ;\r\nV_24 = F_1 () ;\r\nswitch ( V_24 ) {\r\ncase V_10 :\r\nV_1 = F_6 ( F_7 ( 0 ) ) ;\r\nV_1 &= V_25 ;\r\nV_26 [ 0 ] . V_27 = V_1 ;\r\nV_26 [ 0 ] . V_28 = 0x1FFFFFFF ;\r\nreturn F_8 ( & V_29 ) ;\r\ncase V_5 :\r\nF_9 ( L_1 ) ;\r\nreturn - V_30 ;\r\ncase V_6 :\r\nF_9 ( L_2 ) ;\r\nreturn - V_30 ;\r\ndefault:\r\nF_10 ( L_3 ,\r\nF_2 () , V_24 ) ;\r\nreturn - V_30 ;\r\n}\r\n}
