# Reading C:/Microsemi/Libero_SoC_v12.1/ModelSim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v12.1/Designer/lib/modelsimpro/precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 02:22:30 on Feb 28,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/component/work/HARD_MULT_ADDSUB_C0/HARD_MULT_ADDSUB_C0_0/HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB
# -- Compiling architecture DEF_ARCH of HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB
# End time: 02:22:30 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 02:22:30 on Feb 28,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/component/work/HARD_MULT_ADDSUB_C0/HARD_MULT_ADDSUB_C0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HARD_MULT_ADDSUB_C0
# -- Compiling architecture RTL of HARD_MULT_ADDSUB_C0
# End time: 02:22:30 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 02:22:30 on Feb 28,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/hdl/FFT_Butterfly_HW_MATHDSP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FFT_Butterfly_HW_MATHDSP
# -- Compiling architecture architecture_FFT_Butterfly_HW_MATHDSP of FFT_Butterfly_HW_MATHDSP
# End time: 02:22:30 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 02:22:30 on Feb 28,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/hdl/Twiddle_table.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity Twiddle_table
# -- Compiling architecture architecture_Twiddle_table of Twiddle_table
# End time: 02:22:32 on Feb 28,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 02:22:32 on Feb 28,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/hdl/FFT_Package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package FFT_package
# -- Compiling package body FFT_package
# -- Loading package FFT_package
# End time: 02:22:32 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 02:22:32 on Feb 28,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/hdl/FFT_Transformer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package FFT_package
# -- Compiling entity FFT_Transformer
# -- Compiling architecture architecture_FFT_Transformer of FFT_Transformer
# End time: 02:22:32 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 02:22:32 on Feb 28,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/stimulus/FFT_Transform_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package FFT_package
# -- Compiling entity FFT_Transform_tb
# -- Compiling architecture behavioral of FFT_Transform_tb
# End time: 02:22:32 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -t 1fs presynth.FFT_Transform_tb 
# Start time: 02:22:32 on Feb 28,2020
# //  ModelSim Microsemi 10.7c Oct 15 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading presynth.fft_package(body)
# Loading presynth.fft_transform_tb(behavioral)
# Loading presynth.fft_transformer(architecture_fft_transformer)
# Loading ieee.math_real(body)
# Loading presynth.twiddle_table(architecture_twiddle_table)
# Loading presynth.fft_butterfly_hw_mathdsp(architecture_fft_butterfly_hw_mathdsp)
# Loading presynth.hard_mult_addsub_c0(rtl)
# Loading presynth.hard_mult_addsub_c0_hard_mult_addsub_c0_0_hard_mult_addsub(def_arch)
# Loading SmartFusion2.MACC
# Loading SmartFusion2.MACC_IP
# Loading SmartFusion2.MACC_IP_P
# Loading SmartFusion2.cntlreg
# Loading SmartFusion2.SLE_Prim
# Loading SmartFusion2.datareg
# Loading SmartFusion2.MACC_COMB
# Loading SmartFusion2.GND
# Loading SmartFusion2.VCC
# ** Warning: (vsim-3473) Component instance "DPSRAM_C0_0 : DPSRAM_C0" is not bound.
#    Time: 0 fs  Iteration: 0  Instance: /fft_transform_tb File: C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/stimulus/FFT_Transform_tb.vhd
# Loading SmartFusion2.UDP_MUX2
# Loading SmartFusion2.UDP_DFF
# Loading SmartFusion2.UDP_DL
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 fs  Iteration: 0  Region: /fft_transform_tb/FFT_Transformer_0/Twiddle_table_0/gen_BRAM_yes
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 fs  Iteration: 0  Region: /fft_transform_tb/FFT_Transformer_0/Twiddle_table_0/gen_BRAM_yes
# End time: 02:23:47 on Feb 28,2020, Elapsed time: 0:01:15
# Errors: 0, Warnings: 3
