Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:19:13 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 129 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.322        0.000                      0                 1451        0.156        0.000                      0                 1451        3.000        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.322        0.000                      0                 1451        0.156        0.000                      0                 1451        3.000        0.000                       0                   579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 1.138ns (18.521%)  route 5.006ns (81.479%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X30Y56         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.815     2.306    fsm3/fsm3_out[28]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.430 f  fsm3/A_addr1[3]_INST_0_i_18/O
                         net (fo=3, routed)           0.610     3.040    fsm3/A_addr1[3]_INST_0_i_18_n_0
    SLICE_X31Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  fsm3/A_addr1[3]_INST_0_i_6/O
                         net (fo=7, routed)           1.010     4.174    fsm3/A_addr1[3]_INST_0_i_6_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.298 f  fsm3/out_tmp_reg_i_35/O
                         net (fo=36, routed)          0.497     4.794    fsm3/out_tmp_reg_i_35_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.918 r  fsm3/out[31]_i_1/O
                         net (fo=191, routed)         1.402     6.321    fsm3/CWrite10_write_en
    SLICE_X20Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.445 r  fsm3/out_tmp_reg_i_23__1/O
                         net (fo=2, routed)           0.673     7.117    mult2/I1[10]
    DSP48_X1Y18          DSP48E1                                      r  mult2/out_tmp0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y18          DSP48E1                                      r  mult2/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     7.439    mult2/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 1.138ns (18.371%)  route 5.057ns (81.629%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X30Y56         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.815     2.306    fsm3/fsm3_out[28]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.430 f  fsm3/A_addr1[3]_INST_0_i_18/O
                         net (fo=3, routed)           0.610     3.040    fsm3/A_addr1[3]_INST_0_i_18_n_0
    SLICE_X31Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  fsm3/A_addr1[3]_INST_0_i_6/O
                         net (fo=7, routed)           1.010     4.174    fsm3/A_addr1[3]_INST_0_i_6_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.298 f  fsm3/out_tmp_reg_i_35/O
                         net (fo=36, routed)          0.497     4.794    fsm3/out_tmp_reg_i_35_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.918 r  fsm3/out[31]_i_1/O
                         net (fo=191, routed)         1.291     6.210    fsm3/CWrite10_write_en
    SLICE_X21Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.334 r  fsm3/out_tmp_reg_i_32__1/O
                         net (fo=2, routed)           0.834     7.168    mult2/I1[1]
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     7.527    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 1.138ns (18.711%)  route 4.944ns (81.289%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X30Y56         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.815     2.306    fsm3/fsm3_out[28]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.430 f  fsm3/A_addr1[3]_INST_0_i_18/O
                         net (fo=3, routed)           0.610     3.040    fsm3/A_addr1[3]_INST_0_i_18_n_0
    SLICE_X31Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  fsm3/A_addr1[3]_INST_0_i_6/O
                         net (fo=7, routed)           1.010     4.174    fsm3/A_addr1[3]_INST_0_i_6_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.298 f  fsm3/out_tmp_reg_i_35/O
                         net (fo=36, routed)          0.497     4.794    fsm3/out_tmp_reg_i_35_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.918 r  fsm3/out[31]_i_1/O
                         net (fo=191, routed)         1.481     6.399    fsm3/CWrite10_write_en
    SLICE_X20Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.523 r  fsm3/out_tmp_reg_i_13__1/O
                         net (fo=1, routed)           0.532     7.055    mult2/I2[20]
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450     7.439    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 1.138ns (18.807%)  route 4.913ns (81.193%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X30Y56         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.815     2.306    fsm3/fsm3_out[28]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.430 f  fsm3/A_addr1[3]_INST_0_i_18/O
                         net (fo=3, routed)           0.610     3.040    fsm3/A_addr1[3]_INST_0_i_18_n_0
    SLICE_X31Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  fsm3/A_addr1[3]_INST_0_i_6/O
                         net (fo=7, routed)           1.010     4.174    fsm3/A_addr1[3]_INST_0_i_6_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.298 f  fsm3/out_tmp_reg_i_35/O
                         net (fo=36, routed)          0.497     4.794    fsm3/out_tmp_reg_i_35_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.918 r  fsm3/out[31]_i_1/O
                         net (fo=191, routed)         1.465     6.383    fsm3/CWrite10_write_en
    SLICE_X21Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.507 r  fsm3/out_tmp_reg_i_2__1/O
                         net (fo=1, routed)           0.517     7.024    mult2/I2[31]
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450     7.439    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 1.138ns (18.809%)  route 4.912ns (81.191%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X30Y56         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.815     2.306    fsm3/fsm3_out[28]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.430 f  fsm3/A_addr1[3]_INST_0_i_18/O
                         net (fo=3, routed)           0.610     3.040    fsm3/A_addr1[3]_INST_0_i_18_n_0
    SLICE_X31Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  fsm3/A_addr1[3]_INST_0_i_6/O
                         net (fo=7, routed)           1.010     4.174    fsm3/A_addr1[3]_INST_0_i_6_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.298 f  fsm3/out_tmp_reg_i_35/O
                         net (fo=36, routed)          0.497     4.794    fsm3/out_tmp_reg_i_35_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.918 r  fsm3/out[31]_i_1/O
                         net (fo=191, routed)         1.243     6.162    fsm3/CWrite10_write_en
    SLICE_X22Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.286 r  fsm3/out_tmp_reg_i_30__1/O
                         net (fo=2, routed)           0.738     7.023    mult2/I1[3]
    DSP48_X1Y18          DSP48E1                                      r  mult2/out_tmp0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y18          DSP48E1                                      r  mult2/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450     7.439    mult2/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 2.557ns (39.123%)  route 3.979ns (60.877%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X30Y56         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.815     2.306    fsm3/fsm3_out[28]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.430 f  fsm3/A_addr1[3]_INST_0_i_18/O
                         net (fo=3, routed)           0.610     3.040    fsm3/A_addr1[3]_INST_0_i_18_n_0
    SLICE_X31Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  fsm3/A_addr1[3]_INST_0_i_6/O
                         net (fo=7, routed)           1.010     4.174    fsm3/A_addr1[3]_INST_0_i_6_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.298 f  fsm3/out_tmp_reg_i_35/O
                         net (fo=36, routed)          0.497     4.794    fsm3/out_tmp_reg_i_35_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.918 r  fsm3/out[31]_i_1/O
                         net (fo=191, routed)         1.047     5.965    mult1/CWrite10_write_en
    SLICE_X29Y48         LUT3 (Prop_lut3_I1_O)        0.124     6.089 r  mult1/out_carry_i_5/O
                         net (fo=1, routed)           0.000     6.089    add1/S[3]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.490 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.490    add1/out_carry_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.604 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.605    add1/out_carry__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.719    add1/out_carry__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.833    add1/out_carry__2_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.947    add1/out_carry__3_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.061    add1/out_carry__4_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.175    add1/out_carry__5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  add1/out_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.509    CWrite10/add1_out[29]
    SLICE_X29Y55         FDRE                                         r  CWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    CWrite10/clk
    SLICE_X29Y55         FDRE                                         r  CWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y55         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.536ns (38.926%)  route 3.979ns (61.074%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X30Y56         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.815     2.306    fsm3/fsm3_out[28]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.430 f  fsm3/A_addr1[3]_INST_0_i_18/O
                         net (fo=3, routed)           0.610     3.040    fsm3/A_addr1[3]_INST_0_i_18_n_0
    SLICE_X31Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  fsm3/A_addr1[3]_INST_0_i_6/O
                         net (fo=7, routed)           1.010     4.174    fsm3/A_addr1[3]_INST_0_i_6_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.298 f  fsm3/out_tmp_reg_i_35/O
                         net (fo=36, routed)          0.497     4.794    fsm3/out_tmp_reg_i_35_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.918 r  fsm3/out[31]_i_1/O
                         net (fo=191, routed)         1.047     5.965    mult1/CWrite10_write_en
    SLICE_X29Y48         LUT3 (Prop_lut3_I1_O)        0.124     6.089 r  mult1/out_carry_i_5/O
                         net (fo=1, routed)           0.000     6.089    add1/S[3]
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.490 r  add1/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.490    add1/out_carry_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.604 r  add1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.605    add1/out_carry__0_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.719 r  add1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.719    add1/out_carry__1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.833 r  add1/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.833    add1/out_carry__2_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  add1/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.947    add1/out_carry__3_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.061    add1/out_carry__4_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.175    add1/out_carry__5_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.488 r  add1/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     7.488    CWrite10/add1_out[31]
    SLICE_X29Y55         FDRE                                         r  CWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    CWrite10/clk
    SLICE_X29Y55         FDRE                                         r  CWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X29Y55         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 1.138ns (18.755%)  route 4.930ns (81.245%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X30Y56         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.815     2.306    fsm3/fsm3_out[28]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.430 f  fsm3/A_addr1[3]_INST_0_i_18/O
                         net (fo=3, routed)           0.610     3.040    fsm3/A_addr1[3]_INST_0_i_18_n_0
    SLICE_X31Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  fsm3/A_addr1[3]_INST_0_i_6/O
                         net (fo=7, routed)           1.010     4.174    fsm3/A_addr1[3]_INST_0_i_6_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.298 f  fsm3/out_tmp_reg_i_35/O
                         net (fo=36, routed)          0.497     4.794    fsm3/out_tmp_reg_i_35_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.918 r  fsm3/out[31]_i_1/O
                         net (fo=191, routed)         1.223     6.141    fsm3/CWrite10_write_en
    SLICE_X21Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.265 r  fsm3/out_tmp_reg_i_19__1/O
                         net (fo=2, routed)           0.775     7.041    mult2/I1[14]
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.362     7.527    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 1.138ns (18.796%)  route 4.916ns (81.204%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X30Y56         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.815     2.306    fsm3/fsm3_out[28]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.430 f  fsm3/A_addr1[3]_INST_0_i_18/O
                         net (fo=3, routed)           0.610     3.040    fsm3/A_addr1[3]_INST_0_i_18_n_0
    SLICE_X31Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  fsm3/A_addr1[3]_INST_0_i_6/O
                         net (fo=7, routed)           1.010     4.174    fsm3/A_addr1[3]_INST_0_i_6_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.298 f  fsm3/out_tmp_reg_i_35/O
                         net (fo=36, routed)          0.497     4.794    fsm3/out_tmp_reg_i_35_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.918 r  fsm3/out[31]_i_1/O
                         net (fo=191, routed)         1.243     6.162    fsm3/CWrite10_write_en
    SLICE_X22Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.286 r  fsm3/out_tmp_reg_i_30__1/O
                         net (fo=2, routed)           0.742     7.027    mult2/I1[3]
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y16          DSP48E1                                      r  mult2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362     7.527    mult2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 fsm3/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_tmp_reg__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.138ns (19.100%)  route 4.820ns (80.900%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.973     0.973    fsm3/clk
    SLICE_X30Y56         FDRE                                         r  fsm3/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm3/out_reg[28]/Q
                         net (fo=3, routed)           0.815     2.306    fsm3/fsm3_out[28]
    SLICE_X31Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.430 f  fsm3/A_addr1[3]_INST_0_i_18/O
                         net (fo=3, routed)           0.610     3.040    fsm3/A_addr1[3]_INST_0_i_18_n_0
    SLICE_X31Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  fsm3/A_addr1[3]_INST_0_i_6/O
                         net (fo=7, routed)           1.010     4.174    fsm3/A_addr1[3]_INST_0_i_6_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     4.298 f  fsm3/out_tmp_reg_i_35/O
                         net (fo=36, routed)          0.497     4.794    fsm3/out_tmp_reg_i_35_n_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.918 r  fsm3/out[31]_i_1/O
                         net (fo=191, routed)         1.309     6.227    fsm3/CWrite10_write_en
    SLICE_X21Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.351 r  fsm3/out_tmp_reg__0_i_15__1/O
                         net (fo=1, routed)           0.580     6.931    mult2/I1[17]
    DSP48_X1Y19          DSP48E1                                      r  mult2/out_tmp_reg__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=581, unset)          0.924     7.924    mult2/clk
    DSP48_X1Y19          DSP48E1                                      r  mult2/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450     7.439    mult2/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  0.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult1/clk
    SLICE_X35Y51         FDRE                                         r  mult1/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.059     0.597    mult1/p_1_in[12]
    SLICE_X34Y51         FDRE                                         r  mult1/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult1/clk
    SLICE_X34Y51         FDRE                                         r  mult1/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.010     0.442    mult1/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult2/clk
    SLICE_X24Y48         FDRE                                         r  mult2/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.112     0.663    mult2/p_1_in[7]
    SLICE_X25Y48         FDRE                                         r  mult2/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult2/clk
    SLICE_X25Y48         FDRE                                         r  mult2/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.072     0.504    mult2/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y44         FDRE                                         r  mult0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[8]/Q
                         net (fo=1, routed)           0.110     0.661    CWrite00/Q[8]
    SLICE_X37Y45         FDRE                                         r  CWrite00/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    CWrite00/clk
    SLICE_X37Y45         FDRE                                         r  CWrite00/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.070     0.502    CWrite00/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mult2/done_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/done_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult2/clk
    SLICE_X25Y49         FDRE                                         r  mult2/done_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/done_buf_reg[0]/Q
                         net (fo=1, routed)           0.110     0.661    mult2/done_buf_reg[0]__0
    SLICE_X25Y48         FDRE                                         r  mult2/done_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult2/clk
    SLICE_X25Y48         FDRE                                         r  mult2/done_buf_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.070     0.502    mult2/done_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult1/clk
    SLICE_X34Y50         FDRE                                         r  mult1/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.057     0.615    mult1/p_1_in[3]
    SLICE_X34Y50         FDRE                                         r  mult1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult1/clk
    SLICE_X34Y50         FDRE                                         r  mult1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023     0.455    mult1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult0/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult0/clk
    SLICE_X35Y44         FDRE                                         r  mult0/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[28]/Q
                         net (fo=1, routed)           0.110     0.661    CWrite00/Q[28]
    SLICE_X34Y44         FDRE                                         r  CWrite00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    CWrite00/clk
    SLICE_X34Y44         FDRE                                         r  CWrite00/out_reg[28]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.063     0.495    CWrite00/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y44         FDRE                                         r  mult0/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.053     0.592    mult0/p_1_in[8]
    SLICE_X37Y44         FDRE                                         r  mult0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult0/clk
    SLICE_X37Y44         FDRE                                         r  mult0/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)        -0.007     0.425    mult0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult0/clk
    SLICE_X34Y43         FDRE                                         r  mult0/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult0/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.110     0.684    mult0/p_1_in[6]
    SLICE_X35Y44         FDRE                                         r  mult0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult0/clk
    SLICE_X35Y44         FDRE                                         r  mult0/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.076     0.508    mult0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.868%)  route 0.111ns (44.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y44         FDRE                                         r  mult0/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.111     0.663    mult0/p_1_in[0]
    SLICE_X37Y44         FDRE                                         r  mult0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult0/clk
    SLICE_X37Y44         FDRE                                         r  mult0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.046     0.478    mult0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.410     0.410    mult2/clk
    SLICE_X26Y48         FDRE                                         r  mult2/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult2/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.116     0.690    mult2/p_1_in[14]
    SLICE_X27Y48         FDRE                                         r  mult2/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.432     0.432    mult2/clk
    SLICE_X27Y48         FDRE                                         r  mult2/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y48         FDRE (Hold_fdre_C_D)         0.070     0.502    mult2/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y15   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y19   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y16   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y17   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y22   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y19   mult2/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y49  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y53  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y52  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y53  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y49  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y53  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y52  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y53  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y53  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y52  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X27Y52  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y54  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y47  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y45  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y49  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y53  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y52  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y53  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y53  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y52  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X27Y52  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y54  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y47  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y45  ARead00/out_reg[18]/C



