# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: D:/fpga_projects/mgr/gth_eval/gth_eval.srcs/sources_1/ip/gth_module/gth_module.xci
# IP: The module: 'gth_module' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/gth_module/synth/gth_module_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'gth_module'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: d:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/gth_module/synth/gth_module.xdc
# XDC: The top module name and the constraint reference have the same name: 'gth_module'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: D:/fpga_projects/mgr/gth_eval/gth_eval.srcs/sources_1/ip/gth_module/gth_module.xci
# IP: The module: 'gth_module' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/gth_module/synth/gth_module_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'gth_module'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# XDC: d:/fpga_projects/mgr/gth_eval/gth_eval.gen/sources_1/ip/gth_module/synth/gth_module.xdc
# XDC: The top module name and the constraint reference have the same name: 'gth_module'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
