

================================================================
== Vivado HLS Report for 'mvprod_layer_1'
================================================================
* Date:           Sat Oct 26 22:26:21 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       area_optimized
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.286|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------------------------------------------+
    |    Latency    |    Interval   |                   Pipeline                  |
    |  min  |  max  |  min  |  max  |                     Type                    |
    +-------+-------+-------+-------+---------------------------------------------+
    |  10031|  10032|  10025|  10025| loop rewind(delay=4 initiation interval(s)) |
    +-------+-------+-------+-------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+-------+----------+-----------+-----------+-------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- outer_inner  |  10031|  10031|         8|          1|          1|  10025|    yes   |
        +---------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 10 [1/1] (0.87ns)   --->   "br label %.reset"   --->   Operation 10 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_5 = phi i1 [ false, %0 ], [ %tmp_s, %._crit_edge47 ], [ false, %2 ]" [../src/mlp.cpp:78]   --->   Operation 11 'phi' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%n4 = phi i9 [ 0, %0 ], [ %n, %._crit_edge47 ], [ 0, %2 ]"   --->   Operation 12 'phi' 'n4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%m2 = phi i5 [ 0, %0 ], [ %m_mid2, %._crit_edge47 ], [ 0, %2 ]" [../src/mlp.cpp:78]   --->   Operation 13 'phi' 'm2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i14 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge47 ], [ 0, %2 ]"   --->   Operation 14 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.10ns)   --->   "%m = add i5 %m2, 1" [../src/mlp.cpp:76]   --->   Operation 15 'add' 'm' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.37ns)   --->   "%n_mid2 = select i1 %tmp_5, i9 0, i9 %n4" [../src/mlp.cpp:78]   --->   Operation 16 'select' 'n_mid2' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.62ns)   --->   "%m_mid2 = select i1 %tmp_5, i5 %m, i5 %m2" [../src/mlp.cpp:78]   --->   Operation 17 'select' 'm_mid2' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i5 %m_mid2 to i14" [../src/mlp.cpp:83]   --->   Operation 18 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [3/3] (1.02ns)   --->   "%tmp = mul i14 %tmp_10_cast, 401" [../src/mlp.cpp:83]   --->   Operation 19 'mul' 'tmp' <Predicate = true> <Delay = 1.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 20 [1/1] (1.34ns)   --->   "%indvar_flatten_next = add i14 %indvar_flatten1, 1"   --->   Operation 20 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.35ns)   --->   "%n = add i9 %n_mid2, 1" [../src/mlp.cpp:78]   --->   Operation 21 'add' 'n' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.98ns)   --->   "%tmp_s = icmp eq i9 %n, -111" [../src/mlp.cpp:78]   --->   Operation 22 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.19ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten1, -6360"   --->   Operation 23 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br label %.reset" [../src/mlp.cpp:90]   --->   Operation 24 'br' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.02>
ST_3 : Operation 25 [2/3] (1.02ns)   --->   "%tmp = mul i14 %tmp_10_cast, 401" [../src/mlp.cpp:83]   --->   Operation 25 'mul' 'tmp' <Predicate = true> <Delay = 1.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i9 %n_mid2 to i14" [../src/mlp.cpp:83]   --->   Operation 26 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/3] (0.00ns)   --->   "%tmp = mul i14 %tmp_10_cast, 401" [../src/mlp.cpp:83]   --->   Operation 27 'mul' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 28 [1/1] (2.70ns)   --->   "%tmp_13 = add i14 %tmp_9_cast, %tmp" [../src/mlp.cpp:83]   --->   Operation 28 'add' 'tmp_13' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 29 [1/1] (0.98ns)   --->   "%tmp_8 = icmp eq i9 %n_mid2, 0" [../src/mlp.cpp:80]   --->   Operation 29 'icmp' 'tmp_8' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_9 = zext i9 %n_mid2 to i64" [../src/mlp.cpp:83]   --->   Operation 30 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i14 %tmp_13 to i64" [../src/mlp.cpp:83]   --->   Operation 31 'zext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%matrix_V_addr = getelementptr [10025 x i18]* %matrix_V, i64 0, i64 %tmp_13_cast" [../src/mlp.cpp:83]   --->   Operation 32 'getelementptr' 'matrix_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [401 x i18]* %input_V, i64 0, i64 %tmp_9" [../src/mlp.cpp:83]   --->   Operation 33 'getelementptr' 'input_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (2.26ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:83]   --->   Operation 34 'load' 'input_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_5 : Operation 35 [2/2] (2.26ns)   --->   "%matrix_V_load = load i18* %matrix_V_addr, align 4" [../src/mlp.cpp:83]   --->   Operation 35 'load' 'matrix_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_5 : Operation 36 [1/1] (0.98ns)   --->   "%tmp_15 = icmp eq i9 %n_mid2, -112" [../src/mlp.cpp:85]   --->   Operation 36 'icmp' 'tmp_15' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_15, label %1, label %._crit_edge47" [../src/mlp.cpp:85]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.28>
ST_6 : Operation 38 [1/2] (2.26ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:83]   --->   Operation 38 'load' 'input_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%OP1_V = sext i18 %input_V_load to i36" [../src/mlp.cpp:83]   --->   Operation 39 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/2] (2.26ns)   --->   "%matrix_V_load = load i18* %matrix_V_addr, align 4" [../src/mlp.cpp:83]   --->   Operation 40 'load' 'matrix_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%OP2_V = sext i18 %matrix_V_load to i36" [../src/mlp.cpp:83]   --->   Operation 41 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [3/3] (1.02ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:83]   --->   Operation 42 'mul' 'p_Val2_s' <Predicate = true> <Delay = 1.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.02>
ST_7 : Operation 43 [2/3] (1.02ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:83]   --->   Operation 43 'mul' 'p_Val2_s' <Predicate = true> <Delay = 1.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.26>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%acc_s = phi i18 [ 0, %0 ], [ %acc_V, %._crit_edge47 ], [ 0, %2 ]"   --->   Operation 44 'phi' 'acc_s' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_8 : Operation 45 [1/3] (0.00ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:83]   --->   Operation 45 'mul' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 46 [1/1] (0.56ns)   --->   "%tmp_14 = select i1 %tmp_8, i18 0, i18 %acc_s" [../src/mlp.cpp:80]   --->   Operation 46 'select' 'tmp_14' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_11 = call i38 @_ssdm_op_BitConcatenate.i38.i18.i20(i18 %tmp_14, i20 0)" [../src/mlp.cpp:83]   --->   Operation 47 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i38 %tmp_11 to i39" [../src/mlp.cpp:83]   --->   Operation 48 'zext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_12 = sext i36 %p_Val2_s to i39" [../src/mlp.cpp:83]   --->   Operation 49 'sext' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (2.70ns)   --->   "%p_Val2_6 = add nsw i39 %tmp_37_cast, %tmp_12" [../src/mlp.cpp:83]   --->   Operation 50 'add' 'p_Val2_6' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 2.77> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%acc_V = call i18 @_ssdm_op_PartSelect.i18.i39.i32.i32(i39 %p_Val2_6, i32 20, i32 37)" [../src/mlp.cpp:83]   --->   Operation 51 'partselect' 'acc_V' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.14>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @outer_inner_str)"   --->   Operation 52 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind" [../src/mlp.cpp:79]   --->   Operation 53 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)" [../src/mlp.cpp:79]   --->   Operation 54 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../src/mlp.cpp:80]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_10 = zext i5 %m_mid2 to i64" [../src/mlp.cpp:83]   --->   Operation 56 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10025, i64 10025, i64 10025)"   --->   Operation 57 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%result_V_addr = getelementptr [25 x i18]* %result_V, i64 0, i64 %tmp_10" [../src/mlp.cpp:86]   --->   Operation 58 'getelementptr' 'result_V_addr' <Predicate = (tmp_15)> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (1.14ns)   --->   "store i18 %acc_V, i18* %result_V_addr, align 4" [../src/mlp.cpp:86]   --->   Operation 59 'store' <Predicate = (tmp_15)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 25> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "br label %._crit_edge47" [../src/mlp.cpp:86]   --->   Operation 60 'br' <Predicate = (tmp_15)> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_7)" [../src/mlp.cpp:87]   --->   Operation 61 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [../src/mlp.cpp:90]   --->   Operation 63 'return' <Predicate = (exitcond_flatten)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ matrix_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10         (br               ) [ 0111111111]
tmp_5               (phi              ) [ 0010000000]
n4                  (phi              ) [ 0010000000]
m2                  (phi              ) [ 0010000000]
indvar_flatten1     (phi              ) [ 0010000000]
m                   (add              ) [ 0000000000]
n_mid2              (select           ) [ 0011110000]
m_mid2              (select           ) [ 0111111111]
tmp_10_cast         (zext             ) [ 0011100000]
indvar_flatten_next (add              ) [ 0111111111]
n                   (add              ) [ 0111111111]
tmp_s               (icmp             ) [ 0111111111]
exitcond_flatten    (icmp             ) [ 0011111111]
StgValue_24         (br               ) [ 0111111111]
tmp_9_cast          (zext             ) [ 0000000000]
tmp                 (mul              ) [ 0000000000]
tmp_13              (add              ) [ 0010010000]
tmp_8               (icmp             ) [ 0010001110]
tmp_9               (zext             ) [ 0000000000]
tmp_13_cast         (zext             ) [ 0000000000]
matrix_V_addr       (getelementptr    ) [ 0010001000]
input_V_addr        (getelementptr    ) [ 0010001000]
tmp_15              (icmp             ) [ 0010001111]
StgValue_37         (br               ) [ 0000000000]
input_V_load        (load             ) [ 0000000000]
OP1_V               (sext             ) [ 0010000110]
matrix_V_load       (load             ) [ 0000000000]
OP2_V               (sext             ) [ 0010000110]
acc_s               (phi              ) [ 0011111110]
p_Val2_s            (mul              ) [ 0000000000]
tmp_14              (select           ) [ 0000000000]
tmp_11              (bitconcatenate   ) [ 0000000000]
tmp_37_cast         (zext             ) [ 0000000000]
tmp_12              (sext             ) [ 0000000000]
p_Val2_6            (add              ) [ 0000000000]
acc_V               (partselect       ) [ 0111111111]
StgValue_52         (specloopname     ) [ 0000000000]
StgValue_53         (specloopname     ) [ 0000000000]
tmp_7               (specregionbegin  ) [ 0000000000]
StgValue_55         (specpipeline     ) [ 0000000000]
tmp_10              (zext             ) [ 0000000000]
empty_19            (speclooptripcount) [ 0000000000]
result_V_addr       (getelementptr    ) [ 0000000000]
StgValue_59         (store            ) [ 0000000000]
StgValue_60         (br               ) [ 0000000000]
empty               (specregionend    ) [ 0000000000]
StgValue_62         (br               ) [ 0111111111]
StgValue_63         (return           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="matrix_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i18.i20"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outer_inner_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="matrix_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="18" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="14" slack="0"/>
<pin id="70" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrix_V_addr/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="input_V_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="18" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="9" slack="0"/>
<pin id="77" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="9" slack="0"/>
<pin id="82" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="14" slack="0"/>
<pin id="88" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="matrix_V_load/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="result_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="18" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="5" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_V_addr/9 "/>
</bind>
</comp>

<comp id="99" class="1004" name="StgValue_59_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="0" index="1" bw="18" slack="1"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/9 "/>
</bind>
</comp>

<comp id="105" class="1005" name="tmp_5_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_5_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="4" bw="1" slack="0"/>
<pin id="115" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="n4_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="1"/>
<pin id="121" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="n4 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="n4_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="9" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="4" bw="1" slack="0"/>
<pin id="129" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n4/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="m2_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="1"/>
<pin id="135" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m2 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="m2_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="4" bw="1" slack="0"/>
<pin id="143" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m2/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="indvar_flatten1_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="14" slack="1"/>
<pin id="149" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten1_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="14" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="4" bw="1" slack="0"/>
<pin id="157" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="acc_s_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="18" slack="6"/>
<pin id="163" dir="1" index="1" bw="18" slack="6"/>
</pin_list>
<bind>
<opset="acc_s (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="acc_s_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="7"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="18" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="4" bw="1" slack="6"/>
<pin id="171" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="6" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_s/8 "/>
</bind>
</comp>

<comp id="175" class="1004" name="m_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="n_mid2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="9" slack="0"/>
<pin id="185" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_mid2/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="m_mid2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_mid2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_10_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="indvar_flatten_next_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="14" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="n_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_s_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="exitcond_flatten_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="0"/>
<pin id="221" dir="0" index="1" bw="14" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_9_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="2"/>
<pin id="227" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_8_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="3"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_9_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="3"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_13_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_15_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="3"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="OP1_V_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="18" slack="0"/>
<pin id="248" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="OP2_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="18" slack="0"/>
<pin id="252" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_14_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="3"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="18" slack="0"/>
<pin id="258" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_11_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="38" slack="0"/>
<pin id="263" dir="0" index="1" bw="18" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_37_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="38" slack="0"/>
<pin id="271" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="acc_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="18" slack="0"/>
<pin id="275" dir="0" index="1" bw="39" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="acc_V/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_10_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="7"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="286" class="1004" name="StgValue_63_fu_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="StgValue_63/9 "/>
</bind>
</comp>

<comp id="288" class="1007" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="14" slack="0"/>
<pin id="291" dir="0" index="2" bw="9" slack="0"/>
<pin id="292" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp/2 tmp_13/4 "/>
</bind>
</comp>

<comp id="296" class="1007" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="18" slack="0"/>
<pin id="298" dir="0" index="1" bw="18" slack="0"/>
<pin id="299" dir="0" index="2" bw="38" slack="0"/>
<pin id="300" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_s/6 tmp_12/8 p_Val2_6/8 "/>
</bind>
</comp>

<comp id="305" class="1005" name="n_mid2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="2"/>
<pin id="307" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="n_mid2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="m_mid2_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m_mid2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_10_cast_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="14" slack="1"/>
<pin id="321" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_cast "/>
</bind>
</comp>

<comp id="324" class="1005" name="indvar_flatten_next_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="14" slack="0"/>
<pin id="326" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="329" class="1005" name="n_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="334" class="1005" name="tmp_s_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="339" class="1005" name="exitcond_flatten_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_13_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="14" slack="1"/>
<pin id="345" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_8_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="3"/>
<pin id="350" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="353" class="1005" name="matrix_V_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="14" slack="1"/>
<pin id="355" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="matrix_V_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="input_V_addr_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="1"/>
<pin id="360" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="363" class="1005" name="tmp_15_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="4"/>
<pin id="365" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="367" class="1005" name="OP1_V_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="36" slack="1"/>
<pin id="369" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="372" class="1005" name="OP2_V_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="36" slack="1"/>
<pin id="374" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="377" class="1005" name="acc_V_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="18" slack="0"/>
<pin id="379" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="66" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="109" pin=4"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="123" pin=4"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="145"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="151" pin=4"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="179"><net_src comp="137" pin="6"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="109" pin="6"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="123" pin="6"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="109" pin="6"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="175" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="137" pin="6"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="151" pin="6"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="181" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="151" pin="6"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="232"><net_src comp="8" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="80" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="86" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="165" pin="6"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="254" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="293"><net_src comp="197" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="16" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="225" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="250" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="246" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="269" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="308"><net_src comp="181" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="316"><net_src comp="189" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="322"><net_src comp="197" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="327"><net_src comp="201" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="332"><net_src comp="207" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="337"><net_src comp="213" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="342"><net_src comp="219" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="288" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="351"><net_src comp="228" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="356"><net_src comp="66" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="361"><net_src comp="73" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="366"><net_src comp="241" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="246" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="375"><net_src comp="250" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="380"><net_src comp="273" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="99" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V | {9 }
 - Input state : 
	Port: mvprod_layer_1 : matrix_V | {5 6 }
	Port: mvprod_layer_1 : input_V | {5 6 }
  - Chain level:
	State 1
	State 2
		m : 1
		n_mid2 : 1
		m_mid2 : 2
		tmp_10_cast : 3
		tmp : 4
		indvar_flatten_next : 1
		n : 2
		tmp_s : 3
		exitcond_flatten : 1
	State 3
	State 4
		tmp_13 : 1
	State 5
		matrix_V_addr : 1
		input_V_addr : 1
		input_V_load : 2
		matrix_V_load : 2
		StgValue_37 : 1
	State 6
		OP1_V : 1
		OP2_V : 1
		p_Val2_s : 2
	State 7
	State 8
		tmp_14 : 1
		tmp_11 : 2
		tmp_37_cast : 3
		tmp_12 : 1
		p_Val2_6 : 4
		acc_V : 5
	State 9
		result_V_addr : 1
		StgValue_59 : 2
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |          m_fu_175          |    0    |    0    |    15   |
|    add   | indvar_flatten_next_fu_201 |    0    |    0    |    21   |
|          |          n_fu_207          |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_s_fu_213        |    0    |    0    |    13   |
|   icmp   |   exitcond_flatten_fu_219  |    0    |    0    |    13   |
|          |        tmp_8_fu_228        |    0    |    0    |    13   |
|          |        tmp_15_fu_241       |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |        n_mid2_fu_181       |    0    |    0    |    9    |
|  select  |        m_mid2_fu_189       |    0    |    0    |    5    |
|          |        tmp_14_fu_254       |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_288         |    1    |    0    |    0    |
|          |         grp_fu_296         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     tmp_10_cast_fu_197     |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_225     |    0    |    0    |    0    |
|   zext   |        tmp_9_fu_233        |    0    |    0    |    0    |
|          |     tmp_13_cast_fu_237     |    0    |    0    |    0    |
|          |     tmp_37_cast_fu_269     |    0    |    0    |    0    |
|          |        tmp_10_fu_282       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |        OP1_V_fu_246        |    0    |    0    |    0    |
|          |        OP2_V_fu_250        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_11_fu_261       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        acc_V_fu_273        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  return  |     StgValue_63_fu_286     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    2    |    0    |   136   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       OP1_V_reg_367       |   36   |
|       OP2_V_reg_372       |   36   |
|       acc_V_reg_377       |   18   |
|       acc_s_reg_161       |   18   |
|  exitcond_flatten_reg_339 |    1   |
|  indvar_flatten1_reg_147  |   14   |
|indvar_flatten_next_reg_324|   14   |
|    input_V_addr_reg_358   |    9   |
|         m2_reg_133        |    5   |
|       m_mid2_reg_313      |    5   |
|   matrix_V_addr_reg_353   |   14   |
|         n4_reg_119        |    9   |
|       n_mid2_reg_305      |    9   |
|         n_reg_329         |    9   |
|    tmp_10_cast_reg_319    |   14   |
|       tmp_13_reg_343      |   14   |
|       tmp_15_reg_363      |    1   |
|       tmp_5_reg_105       |    1   |
|       tmp_8_reg_348       |    1   |
|       tmp_s_reg_334       |    1   |
+---------------------------+--------+
|           Total           |   229  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_86 |  p0  |   2  |  14  |   28   ||    9    |
|    grp_fu_288    |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_296    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_296    |  p1  |   2  |  18  |   36   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||   4.36  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   136  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   45   |
|  Register |    -   |    -   |   229  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   229  |   181  |
+-----------+--------+--------+--------+--------+
