$date
	Sun Oct 23 04:10:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#847675
b110 !
1"
#847678
b110 &
b110 %
1$
#847679
0"
#847682
b11 &
b11 %
#847686
b1010 &
b1010 %
#847690
b101 &
b101 %
#847694
b10000 &
b10000 %
#847698
b1000 &
b1000 %
#847702
b100 &
b100 %
#847706
b10 &
b10 %
#847710
b1 &
1#
b1 %
#847714
b0 &
b0 %
0#
0$
#1770491
b11010 !
1"
#1770494
b11010 &
b11010 %
1$
#1770495
0"
#1770498
b1101 &
b1101 %
#1770502
b101000 &
b101000 %
#1770506
b10100 &
b10100 %
#1770510
b1010 &
b1010 %
#1770514
b101 &
b101 %
#1770518
b10000 &
b10000 %
#1770522
b1000 &
b1000 %
#1770526
b100 &
b100 %
#1770530
b10 &
b10 %
#1770534
b1 &
1#
b1 %
#1770538
b0 &
b0 %
0#
0$
#2786385
b11 !
1"
#2786386
b11 &
b11 %
1$
#2786387
0"
#2786390
b1010 &
b1010 %
#2786394
b101 &
b101 %
#2786398
b10000 &
b10000 %
#2786402
b1000 &
b1000 %
#2786406
b100 &
b100 %
#2786410
b10 &
b10 %
#2786414
b1 &
1#
b1 %
#2786418
b0 &
b0 %
0#
0$
#4500012
