Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue May  1 01:41:44 2018
| Host         : salil running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -file impl_timing_report_aes.txt -max 20
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.655        0.000                      0                  609        0.037        0.000                      0                  609        3.000        0.000                       0                   601  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 14.925}     29.851          33.500          
  w_clkfbout_clk_wiz_gen  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen        13.655        0.000                      0                  609        0.037        0.000                      0                  609       13.945        0.000                       0                   597  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack       13.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.945ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.655ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        16.059ns  (logic 1.554ns (9.677%)  route 14.505ns (90.323%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 28.290 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         3.639     6.954    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.078 r  gcm_aes_instance/r_s8_sblock[84]_i_20/O
                         net (fo=86, routed)          3.277    10.355    gcm_aes_instance/p_0_in434_out[16]
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.152    10.507 r  gcm_aes_instance/r_s8_sblock[68]_i_40/O
                         net (fo=5, routed)           0.526    11.033    gcm_aes_instance/r_s8_sblock[68]_i_40_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.326    11.359 r  gcm_aes_instance/r_s8_sblock[59]_i_25/O
                         net (fo=1, routed)           0.444    11.803    gcm_aes_instance/r_s8_sblock[59]_i_25_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.124    11.927 r  gcm_aes_instance/r_s8_sblock[59]_i_13/O
                         net (fo=1, routed)           1.173    13.100    gcm_aes_instance/r_s8_sblock[59]_i_13_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I3_O)        0.124    13.224 r  gcm_aes_instance/r_s8_sblock[59]_i_5/O
                         net (fo=1, routed)           1.749    14.973    gcm_aes_instance/r_s8_sblock[59]_i_5_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I3_O)        0.124    15.097 r  gcm_aes_instance/r_s8_sblock[59]_i_1/O
                         net (fo=1, routed)           0.000    15.097    gcm_aes_instance/fn_product_return[59]
    SLICE_X36Y55         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.435    28.290    gcm_aes_instance/clk_out
    SLICE_X36Y55         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[59]/C
                         clock pessimism              0.577    28.867    
                         clock uncertainty           -0.143    28.724    
    SLICE_X36Y55         FDRE (Setup_fdre_C_D)        0.029    28.753    gcm_aes_instance/r_s8_sblock_reg[59]
  -------------------------------------------------------------------
                         required time                         28.753    
                         arrival time                         -15.097    
  -------------------------------------------------------------------
                         slack                                 13.655    

Slack (MET) :             13.896ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/o_tag_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.534ns  (logic 1.226ns (7.893%)  route 14.308ns (92.107%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 28.375 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         3.116     6.432    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X45Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.556 r  gcm_aes_instance/r_s8_sblock[84]_i_21/O
                         net (fo=71, routed)          4.569    11.125    gcm_aes_instance/p_0_in434_out[47]
    SLICE_X59Y53         LUT6 (Prop_lut6_I3_O)        0.124    11.249 r  gcm_aes_instance/r_s8_sblock[3]_i_22/O
                         net (fo=1, routed)           0.669    11.917    gcm_aes_instance/r_s8_sblock[3]_i_22_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.041 r  gcm_aes_instance/r_s8_sblock[3]_i_6/O
                         net (fo=1, routed)           0.527    12.569    gcm_aes_instance/r_s8_sblock[3]_i_6_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.693 r  gcm_aes_instance/r_s8_sblock[3]_i_1/O
                         net (fo=2, routed)           0.985    13.678    gcm_aes_instance/fn_product_return[3]
    SLICE_X58Y58         LUT2 (Prop_lut2_I1_O)        0.150    13.828 r  gcm_aes_instance/o_tag[3]_i_1/O
                         net (fo=1, routed)           0.744    14.572    gcm_aes_instance/o_tag0[124]
    SLICE_X60Y48         FDRE                                         r  gcm_aes_instance/o_tag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.519    28.375    gcm_aes_instance/clk_out
    SLICE_X60Y48         FDRE                                         r  gcm_aes_instance/o_tag_reg[3]/C
                         clock pessimism              0.484    28.858    
                         clock uncertainty           -0.143    28.715    
    SLICE_X60Y48         FDRE (Setup_fdre_C_D)       -0.247    28.468    gcm_aes_instance/o_tag_reg[3]
  -------------------------------------------------------------------
                         required time                         28.468    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                 13.896    

Slack (MET) :             13.920ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.708ns  (logic 1.200ns (7.640%)  route 14.508ns (92.360%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 28.289 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         3.785     7.100    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X36Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.224 r  gcm_aes_instance/r_s8_sblock[40]_i_20/O
                         net (fo=46, routed)          4.113    11.337    gcm_aes_instance/p_0_in434_out[69]
    SLICE_X34Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.461 r  gcm_aes_instance/r_s8_sblock[47]_i_31/O
                         net (fo=1, routed)           0.670    12.131    gcm_aes_instance/r_s8_sblock[47]_i_31_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.255 r  gcm_aes_instance/r_s8_sblock[47]_i_16/O
                         net (fo=1, routed)           0.795    13.050    gcm_aes_instance/r_s8_sblock[47]_i_16_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.174 r  gcm_aes_instance/r_s8_sblock[47]_i_5/O
                         net (fo=1, routed)           1.448    14.622    gcm_aes_instance/r_s8_sblock[47]_i_5_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I4_O)        0.124    14.746 r  gcm_aes_instance/r_s8_sblock[47]_i_1/O
                         net (fo=1, routed)           0.000    14.746    gcm_aes_instance/fn_product_return[47]
    SLICE_X33Y57         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.434    28.289    gcm_aes_instance/clk_out
    SLICE_X33Y57         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[47]/C
                         clock pessimism              0.491    28.780    
                         clock uncertainty           -0.143    28.636    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)        0.029    28.665    gcm_aes_instance/r_s8_sblock_reg[47]
  -------------------------------------------------------------------
                         required time                         28.665    
                         arrival time                         -14.746    
  -------------------------------------------------------------------
                         slack                                 13.920    

Slack (MET) :             13.998ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.740ns  (logic 1.200ns (7.624%)  route 14.540ns (92.376%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 28.281 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         3.373     6.689    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.813 r  gcm_aes_instance/r_s8_sblock[74]_i_13/O
                         net (fo=43, routed)          4.133    10.946    gcm_aes_instance/p_0_in434_out[70]
    SLICE_X35Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.070 r  gcm_aes_instance/r_s8_sblock[103]_i_11/O
                         net (fo=1, routed)           1.157    12.227    gcm_aes_instance/r_s8_sblock[103]_i_11_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I1_O)        0.124    12.351 r  gcm_aes_instance/r_s8_sblock[103]_i_7/O
                         net (fo=1, routed)           1.577    13.928    gcm_aes_instance/r_s8_sblock[103]_i_7_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.124    14.052 r  gcm_aes_instance/r_s8_sblock[103]_i_2/O
                         net (fo=1, routed)           0.602    14.655    gcm_aes_instance/r_s8_sblock[103]_i_2_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.124    14.779 r  gcm_aes_instance/r_s8_sblock[103]_i_1/O
                         net (fo=1, routed)           0.000    14.779    gcm_aes_instance/fn_product_return[103]
    SLICE_X42Y70         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.426    28.281    gcm_aes_instance/clk_out
    SLICE_X42Y70         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[103]/C
                         clock pessimism              0.562    28.843    
                         clock uncertainty           -0.143    28.700    
    SLICE_X42Y70         FDRE (Setup_fdre_C_D)        0.077    28.777    gcm_aes_instance/r_s8_sblock_reg[103]
  -------------------------------------------------------------------
                         required time                         28.777    
                         arrival time                         -14.779    
  -------------------------------------------------------------------
                         slack                                 13.998    

Slack (MET) :             14.011ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.698ns  (logic 1.324ns (8.434%)  route 14.374ns (91.566%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 28.285 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         3.785     7.100    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X36Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.224 r  gcm_aes_instance/r_s8_sblock[40]_i_20/O
                         net (fo=46, routed)          2.998    10.222    gcm_aes_instance/p_0_in434_out[69]
    SLICE_X53Y75         LUT4 (Prop_lut4_I2_O)        0.124    10.346 r  gcm_aes_instance/r_s8_sblock[97]_i_24/O
                         net (fo=2, routed)           1.173    11.519    gcm_aes_instance/r_s8_sblock[97]_i_24_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.643 r  gcm_aes_instance/r_s8_sblock[113]_i_21/O
                         net (fo=1, routed)           1.437    13.079    gcm_aes_instance/r_s8_sblock[113]_i_21_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.203 r  gcm_aes_instance/r_s8_sblock[113]_i_8/O
                         net (fo=1, routed)           0.980    14.183    gcm_aes_instance/r_s8_sblock[113]_i_8_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I1_O)        0.124    14.307 r  gcm_aes_instance/r_s8_sblock[113]_i_3/O
                         net (fo=1, routed)           0.306    14.613    gcm_aes_instance/Z334_in[14]
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    14.737 r  gcm_aes_instance/r_s8_sblock[113]_i_1/O
                         net (fo=1, routed)           0.000    14.737    gcm_aes_instance/r_s8_sblock[113]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.430    28.285    gcm_aes_instance/clk_out
    SLICE_X39Y64         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[113]/C
                         clock pessimism              0.577    28.862    
                         clock uncertainty           -0.143    28.719    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)        0.029    28.748    gcm_aes_instance/r_s8_sblock_reg[113]
  -------------------------------------------------------------------
                         required time                         28.748    
                         arrival time                         -14.737    
  -------------------------------------------------------------------
                         slack                                 14.011    

Slack (MET) :             14.106ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.597ns  (logic 1.324ns (8.489%)  route 14.273ns (91.511%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 28.293 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         2.903     6.218    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X35Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.342 r  gcm_aes_instance/r_s8_sblock[74]_i_8/O
                         net (fo=54, routed)          3.551     9.893    gcm_aes_instance/p_0_in434_out[57]
    SLICE_X50Y78         LUT6 (Prop_lut6_I1_O)        0.124    10.017 r  gcm_aes_instance/r_s8_sblock[90]_i_19/O
                         net (fo=7, routed)           1.325    11.342    gcm_aes_instance/r_s8_sblock[90]_i_19_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.466 r  gcm_aes_instance/r_s8_sblock[114]_i_11/O
                         net (fo=4, routed)           1.701    13.167    gcm_aes_instance/r_s8_sblock[114]_i_11_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124    13.291 r  gcm_aes_instance/r_s8_sblock[126]_i_8/O
                         net (fo=1, routed)           0.473    13.764    gcm_aes_instance/r_s8_sblock[126]_i_8_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I3_O)        0.124    13.888 r  gcm_aes_instance/r_s8_sblock[126]_i_4/O
                         net (fo=1, routed)           0.622    14.511    gcm_aes_instance/r_s8_sblock[126]_i_4_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124    14.635 r  gcm_aes_instance/r_s8_sblock[126]_i_1/O
                         net (fo=1, routed)           0.000    14.635    gcm_aes_instance/fn_product_return[126]
    SLICE_X49Y61         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.438    28.293    gcm_aes_instance/clk_out
    SLICE_X49Y61         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[126]/C
                         clock pessimism              0.562    28.855    
                         clock uncertainty           -0.143    28.712    
    SLICE_X49Y61         FDRE (Setup_fdre_C_D)        0.029    28.741    gcm_aes_instance/r_s8_sblock_reg[126]
  -------------------------------------------------------------------
                         required time                         28.741    
                         arrival time                         -14.635    
  -------------------------------------------------------------------
                         slack                                 14.106    

Slack (MET) :             14.226ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.461ns  (logic 1.554ns (10.051%)  route 13.907ns (89.949%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 28.277 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         3.639     6.954    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.078 r  gcm_aes_instance/r_s8_sblock[84]_i_20/O
                         net (fo=86, routed)          3.277    10.355    gcm_aes_instance/p_0_in434_out[16]
    SLICE_X35Y81         LUT2 (Prop_lut2_I1_O)        0.152    10.507 r  gcm_aes_instance/r_s8_sblock[68]_i_40/O
                         net (fo=5, routed)           1.688    12.195    gcm_aes_instance/r_s8_sblock[68]_i_40_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I4_O)        0.326    12.521 r  gcm_aes_instance/r_s8_sblock[75]_i_18/O
                         net (fo=1, routed)           0.490    13.011    gcm_aes_instance/r_s8_sblock[75]_i_18_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.124    13.135 r  gcm_aes_instance/r_s8_sblock[75]_i_8/O
                         net (fo=1, routed)           0.151    13.286    gcm_aes_instance/r_s8_sblock[75]_i_8_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.124    13.410 r  gcm_aes_instance/r_s8_sblock[75]_i_4/O
                         net (fo=1, routed)           0.964    14.375    gcm_aes_instance/r_s8_sblock[75]_i_4_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.499 r  gcm_aes_instance/r_s8_sblock[75]_i_1/O
                         net (fo=1, routed)           0.000    14.499    gcm_aes_instance/fn_product_return[75]
    SLICE_X43Y73         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.422    28.277    gcm_aes_instance/clk_out
    SLICE_X43Y73         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[75]/C
                         clock pessimism              0.562    28.839    
                         clock uncertainty           -0.143    28.696    
    SLICE_X43Y73         FDRE (Setup_fdre_C_D)        0.029    28.725    gcm_aes_instance/r_s8_sblock_reg[75]
  -------------------------------------------------------------------
                         required time                         28.725    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                 14.226    

Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.530ns  (logic 1.430ns (9.208%)  route 14.100ns (90.792%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 28.361 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         2.717     6.033    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.157 r  gcm_aes_instance/r_s8_sblock[7]_i_33/O
                         net (fo=52, routed)          5.061    11.217    gcm_aes_instance/p_0_in434_out[78]
    SLICE_X50Y65         LUT4 (Prop_lut4_I0_O)        0.150    11.367 r  gcm_aes_instance/r_s8_sblock[13]_i_17/O
                         net (fo=2, routed)           1.132    12.499    gcm_aes_instance/r_s8_sblock[13]_i_17_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I0_O)        0.328    12.827 r  gcm_aes_instance/r_s8_sblock[13]_i_11/O
                         net (fo=1, routed)           0.591    13.419    gcm_aes_instance/r_s8_sblock[13]_i_11_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.543 r  gcm_aes_instance/r_s8_sblock[13]_i_5/O
                         net (fo=1, routed)           0.901    14.444    gcm_aes_instance/Z334_in[114]
    SLICE_X64Y61         LUT6 (Prop_lut6_I3_O)        0.124    14.568 r  gcm_aes_instance/r_s8_sblock[13]_i_1/O
                         net (fo=1, routed)           0.000    14.568    gcm_aes_instance/fn_product_return[13]
    SLICE_X64Y61         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.506    28.361    gcm_aes_instance/clk_out
    SLICE_X64Y61         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[13]/C
                         clock pessimism              0.562    28.923    
                         clock uncertainty           -0.143    28.780    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.077    28.857    gcm_aes_instance/r_s8_sblock_reg[13]
  -------------------------------------------------------------------
                         required time                         28.857    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                 14.289    

Slack (MET) :             14.298ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.403ns  (logic 1.324ns (8.596%)  route 14.079ns (91.404%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 28.292 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         3.368     6.683    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X40Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.807 r  gcm_aes_instance/r_s8_sblock[102]_i_14/O
                         net (fo=36, routed)          3.468    10.275    gcm_aes_instance/p_0_in434_out[87]
    SLICE_X41Y62         LUT6 (Prop_lut6_I1_O)        0.124    10.399 r  gcm_aes_instance/r_s8_sblock[30]_i_33/O
                         net (fo=1, routed)           0.263    10.662    gcm_aes_instance/r_s8_sblock[30]_i_33_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.786 r  gcm_aes_instance/r_s8_sblock[30]_i_20/O
                         net (fo=1, routed)           0.961    11.747    gcm_aes_instance/r_s8_sblock[30]_i_20_n_0
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.871 r  gcm_aes_instance/r_s8_sblock[30]_i_10/O
                         net (fo=1, routed)           1.101    12.972    gcm_aes_instance/r_s8_sblock[30]_i_10_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.096 r  gcm_aes_instance/r_s8_sblock[30]_i_4/O
                         net (fo=1, routed)           1.221    14.317    gcm_aes_instance/Z334_in[97]
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.124    14.441 r  gcm_aes_instance/r_s8_sblock[30]_i_1/O
                         net (fo=1, routed)           0.000    14.441    gcm_aes_instance/fn_product_return[30]
    SLICE_X40Y55         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.437    28.292    gcm_aes_instance/clk_out
    SLICE_X40Y55         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[30]/C
                         clock pessimism              0.562    28.854    
                         clock uncertainty           -0.143    28.711    
    SLICE_X40Y55         FDRE (Setup_fdre_C_D)        0.029    28.740    gcm_aes_instance/r_s8_sblock_reg[30]
  -------------------------------------------------------------------
                         required time                         28.740    
                         arrival time                         -14.441    
  -------------------------------------------------------------------
                         slack                                 14.298    

Slack (MET) :             14.308ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.318ns  (logic 1.324ns (8.643%)  route 13.994ns (91.357%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 28.288 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         3.639     6.954    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.078 r  gcm_aes_instance/r_s8_sblock[84]_i_20/O
                         net (fo=86, routed)          2.735     9.813    gcm_aes_instance/p_0_in434_out[16]
    SLICE_X57Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.937 r  gcm_aes_instance/r_s8_sblock[52]_i_29/O
                         net (fo=1, routed)           0.407    10.344    gcm_aes_instance/r_s8_sblock[52]_i_29_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.468 r  gcm_aes_instance/r_s8_sblock[52]_i_20/O
                         net (fo=1, routed)           0.887    11.355    gcm_aes_instance/r_s8_sblock[52]_i_20_n_0
    SLICE_X60Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.479 r  gcm_aes_instance/r_s8_sblock[52]_i_12/O
                         net (fo=1, routed)           1.679    13.158    gcm_aes_instance/r_s8_sblock[52]_i_12_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I2_O)        0.124    13.282 r  gcm_aes_instance/r_s8_sblock[52]_i_5/O
                         net (fo=1, routed)           0.951    14.232    gcm_aes_instance/Z334_in[75]
    SLICE_X31Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.356 r  gcm_aes_instance/r_s8_sblock[52]_i_1/O
                         net (fo=1, routed)           0.000    14.356    gcm_aes_instance/fn_product_return[52]
    SLICE_X31Y60         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.433    28.288    gcm_aes_instance/clk_out
    SLICE_X31Y60         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[52]/C
                         clock pessimism              0.491    28.779    
                         clock uncertainty           -0.143    28.635    
    SLICE_X31Y60         FDRE (Setup_fdre_C_D)        0.029    28.664    gcm_aes_instance/r_s8_sblock_reg[52]
  -------------------------------------------------------------------
                         required time                         28.664    
                         arrival time                         -14.356    
  -------------------------------------------------------------------
                         slack                                 14.308    

Slack (MET) :             14.323ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.446ns  (logic 1.324ns (8.572%)  route 14.122ns (91.428%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 28.359 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         2.717     6.033    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.157 r  gcm_aes_instance/r_s8_sblock[7]_i_33/O
                         net (fo=52, routed)          4.300    10.456    gcm_aes_instance/p_0_in434_out[78]
    SLICE_X48Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.580 r  gcm_aes_instance/r_s8_sblock[14]_i_51/O
                         net (fo=1, routed)           0.646    11.226    gcm_aes_instance/r_s8_sblock[14]_i_51_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.350 r  gcm_aes_instance/r_s8_sblock[14]_i_33/O
                         net (fo=1, routed)           0.445    11.795    gcm_aes_instance/r_s8_sblock[14]_i_33_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.919 r  gcm_aes_instance/r_s8_sblock[14]_i_16/O
                         net (fo=1, routed)           1.068    12.987    gcm_aes_instance/r_s8_sblock[14]_i_16_n_0
    SLICE_X51Y55         LUT5 (Prop_lut5_I3_O)        0.124    13.111 r  gcm_aes_instance/r_s8_sblock[14]_i_4/O
                         net (fo=1, routed)           1.249    14.360    gcm_aes_instance/r_s8_sblock[14]_i_4_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I2_O)        0.124    14.484 r  gcm_aes_instance/r_s8_sblock[14]_i_1/O
                         net (fo=1, routed)           0.000    14.484    gcm_aes_instance/fn_product_return[14]
    SLICE_X59Y62         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.504    28.359    gcm_aes_instance/clk_out
    SLICE_X59Y62         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[14]/C
                         clock pessimism              0.562    28.921    
                         clock uncertainty           -0.143    28.778    
    SLICE_X59Y62         FDRE (Setup_fdre_C_D)        0.029    28.807    gcm_aes_instance/r_s8_sblock_reg[14]
  -------------------------------------------------------------------
                         required time                         28.807    
                         arrival time                         -14.484    
  -------------------------------------------------------------------
                         slack                                 14.323    

Slack (MET) :             14.378ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.394ns  (logic 1.572ns (10.212%)  route 13.822ns (89.788%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 28.363 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         2.081     5.396    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X59Y88         LUT4 (Prop_lut4_I0_O)        0.124     5.520 r  gcm_aes_instance/r_s8_sblock[102]_i_26/O
                         net (fo=35, routed)          3.310     8.831    gcm_aes_instance/p_0_in434_out[111]
    SLICE_X62Y67         LUT6 (Prop_lut6_I3_O)        0.124     8.955 r  gcm_aes_instance/r_s8_sblock[12]_i_48/O
                         net (fo=1, routed)           0.444     9.399    gcm_aes_instance/r_s8_sblock[12]_i_48_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.523 r  gcm_aes_instance/r_s8_sblock[12]_i_45/O
                         net (fo=1, routed)           0.622    10.144    gcm_aes_instance/r_s8_sblock[12]_i_45_n_0
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.268 r  gcm_aes_instance/r_s8_sblock[12]_i_39/O
                         net (fo=1, routed)           0.662    10.930    gcm_aes_instance/Z76_in[115]
    SLICE_X57Y61         LUT5 (Prop_lut5_I4_O)        0.124    11.054 r  gcm_aes_instance/r_s8_sblock[12]_i_26/O
                         net (fo=1, routed)           0.882    11.936    gcm_aes_instance/r_s8_sblock[12]_i_26_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.060 r  gcm_aes_instance/r_s8_sblock[12]_i_14/O
                         net (fo=1, routed)           0.567    12.627    gcm_aes_instance/r_s8_sblock[12]_i_14_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I3_O)        0.124    12.751 r  gcm_aes_instance/r_s8_sblock[12]_i_5/O
                         net (fo=1, routed)           1.557    14.308    gcm_aes_instance/Z334_in[115]
    SLICE_X62Y58         LUT6 (Prop_lut6_I3_O)        0.124    14.432 r  gcm_aes_instance/r_s8_sblock[12]_i_1/O
                         net (fo=1, routed)           0.000    14.432    gcm_aes_instance/fn_product_return[12]
    SLICE_X62Y58         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.508    28.363    gcm_aes_instance/clk_out
    SLICE_X62Y58         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[12]/C
                         clock pessimism              0.562    28.925    
                         clock uncertainty           -0.143    28.782    
    SLICE_X62Y58         FDRE (Setup_fdre_C_D)        0.029    28.811    gcm_aes_instance/r_s8_sblock_reg[12]
  -------------------------------------------------------------------
                         required time                         28.811    
                         arrival time                         -14.432    
  -------------------------------------------------------------------
                         slack                                 14.378    

Slack (MET) :             14.399ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.228ns  (logic 1.324ns (8.695%)  route 13.904ns (91.305%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 28.288 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         2.323     5.638    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X51Y60         LUT4 (Prop_lut4_I0_O)        0.124     5.762 r  gcm_aes_instance/r_s8_sblock[96]_i_9/O
                         net (fo=43, routed)          4.034     9.796    gcm_aes_instance/p_0_in434_out[86]
    SLICE_X32Y83         LUT5 (Prop_lut5_I3_O)        0.124     9.920 r  gcm_aes_instance/r_s8_sblock[53]_i_30/O
                         net (fo=6, routed)           1.666    11.586    gcm_aes_instance/r_s8_sblock[53]_i_30_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.710 r  gcm_aes_instance/r_s8_sblock[49]_i_28/O
                         net (fo=1, routed)           0.452    12.162    gcm_aes_instance/r_s8_sblock[49]_i_28_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.286 r  gcm_aes_instance/r_s8_sblock[49]_i_12/O
                         net (fo=1, routed)           0.339    12.625    gcm_aes_instance/r_s8_sblock[49]_i_12_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.749 r  gcm_aes_instance/r_s8_sblock[49]_i_2/O
                         net (fo=1, routed)           1.393    14.142    gcm_aes_instance/Z334_in[78]
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.124    14.266 r  gcm_aes_instance/r_s8_sblock[49]_i_1/O
                         net (fo=1, routed)           0.000    14.266    gcm_aes_instance/fn_product_return[49]
    SLICE_X35Y58         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.433    28.288    gcm_aes_instance/clk_out
    SLICE_X35Y58         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[49]/C
                         clock pessimism              0.491    28.779    
                         clock uncertainty           -0.143    28.635    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.029    28.664    gcm_aes_instance/r_s8_sblock_reg[49]
  -------------------------------------------------------------------
                         required time                         28.664    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                 14.399    

Slack (MET) :             14.408ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.290ns  (logic 1.558ns (10.189%)  route 13.732ns (89.811%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 28.289 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         3.494     6.809    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X41Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.933 r  gcm_aes_instance/r_s8_sblock[2]_i_32/O
                         net (fo=79, routed)          2.277     9.210    gcm_aes_instance/p_0_in434_out[23]
    SLICE_X36Y82         LUT4 (Prop_lut4_I0_O)        0.150     9.360 r  gcm_aes_instance/r_s8_sblock[107]_i_14/O
                         net (fo=1, routed)           1.106    10.466    gcm_aes_instance/r_s8_sblock[107]_i_14_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I0_O)        0.332    10.798 r  gcm_aes_instance/r_s8_sblock[107]_i_6/O
                         net (fo=3, routed)           1.551    12.349    gcm_aes_instance/r_s8_sblock[107]_i_6_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I4_O)        0.124    12.473 r  gcm_aes_instance/r_s8_sblock[123]_i_8/O
                         net (fo=1, routed)           0.658    13.131    gcm_aes_instance/r_s8_sblock[123]_i_8_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  gcm_aes_instance/r_s8_sblock[123]_i_5/O
                         net (fo=1, routed)           0.949    14.204    gcm_aes_instance/Z334_in[4]
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.328 r  gcm_aes_instance/r_s8_sblock[123]_i_1/O
                         net (fo=1, routed)           0.000    14.328    gcm_aes_instance/fn_product_return[123]
    SLICE_X53Y67         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.434    28.289    gcm_aes_instance/clk_out
    SLICE_X53Y67         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[123]/C
                         clock pessimism              0.562    28.851    
                         clock uncertainty           -0.143    28.708    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)        0.029    28.737    gcm_aes_instance/r_s8_sblock_reg[123]
  -------------------------------------------------------------------
                         required time                         28.737    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                 14.408    

Slack (MET) :             14.440ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.296ns  (logic 1.324ns (8.656%)  route 13.972ns (91.344%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 28.278 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         2.903     6.218    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X35Y65         LUT4 (Prop_lut4_I0_O)        0.124     6.342 r  gcm_aes_instance/r_s8_sblock[74]_i_8/O
                         net (fo=54, routed)          2.932     9.274    gcm_aes_instance/p_0_in434_out[57]
    SLICE_X59Y56         LUT4 (Prop_lut4_I2_O)        0.124     9.398 r  gcm_aes_instance/r_s8_sblock[87]_i_21/O
                         net (fo=1, routed)           0.717    10.115    gcm_aes_instance/r_s8_sblock[87]_i_21_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.124    10.239 r  gcm_aes_instance/r_s8_sblock[87]_i_11/O
                         net (fo=1, routed)           1.582    11.820    gcm_aes_instance/r_s8_sblock[87]_i_11_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.944 r  gcm_aes_instance/r_s8_sblock[87]_i_6/O
                         net (fo=1, routed)           1.327    13.271    gcm_aes_instance/r_s8_sblock[87]_i_6_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.395 r  gcm_aes_instance/r_s8_sblock[87]_i_3/O
                         net (fo=1, routed)           0.814    14.210    gcm_aes_instance/r_s8_sblock[87]_i_3_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I1_O)        0.124    14.334 r  gcm_aes_instance/r_s8_sblock[87]_i_1/O
                         net (fo=1, routed)           0.000    14.334    gcm_aes_instance/fn_product_return[87]
    SLICE_X46Y73         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.423    28.278    gcm_aes_instance/clk_out
    SLICE_X46Y73         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[87]/C
                         clock pessimism              0.562    28.840    
                         clock uncertainty           -0.143    28.697    
    SLICE_X46Y73         FDRE (Setup_fdre_C_D)        0.077    28.774    gcm_aes_instance/r_s8_sblock_reg[87]
  -------------------------------------------------------------------
                         required time                         28.774    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                 14.440    

Slack (MET) :             14.563ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.127ns  (logic 1.324ns (8.753%)  route 13.803ns (91.247%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 28.281 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         2.323     5.638    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X51Y60         LUT4 (Prop_lut4_I0_O)        0.124     5.762 r  gcm_aes_instance/r_s8_sblock[96]_i_9/O
                         net (fo=43, routed)          4.034     9.796    gcm_aes_instance/p_0_in434_out[86]
    SLICE_X32Y83         LUT5 (Prop_lut5_I3_O)        0.124     9.920 r  gcm_aes_instance/r_s8_sblock[53]_i_30/O
                         net (fo=6, routed)           0.748    10.668    gcm_aes_instance/r_s8_sblock[53]_i_30_n_0
    SLICE_X34Y79         LUT4 (Prop_lut4_I2_O)        0.124    10.792 r  gcm_aes_instance/r_s8_sblock[65]_i_19/O
                         net (fo=4, routed)           1.041    11.833    gcm_aes_instance/r_s8_sblock[65]_i_19_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.124    11.957 r  gcm_aes_instance/r_s8_sblock[89]_i_15/O
                         net (fo=1, routed)           0.741    12.697    gcm_aes_instance/r_s8_sblock[89]_i_15_n_0
    SLICE_X45Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.821 r  gcm_aes_instance/r_s8_sblock[89]_i_5/O
                         net (fo=1, routed)           1.220    14.041    gcm_aes_instance/r_s8_sblock[89]_i_5_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.165 r  gcm_aes_instance/r_s8_sblock[89]_i_1/O
                         net (fo=1, routed)           0.000    14.165    gcm_aes_instance/r_s8_sblock[89]_i_1_n_0
    SLICE_X49Y76         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.426    28.281    gcm_aes_instance/clk_out
    SLICE_X49Y76         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[89]/C
                         clock pessimism              0.562    28.843    
                         clock uncertainty           -0.143    28.700    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)        0.029    28.729    gcm_aes_instance/r_s8_sblock_reg[89]
  -------------------------------------------------------------------
                         required time                         28.729    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                                 14.563    

Slack (MET) :             14.592ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.032ns  (logic 1.200ns (7.983%)  route 13.832ns (92.017%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 28.286 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         2.323     5.638    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X51Y60         LUT4 (Prop_lut4_I0_O)        0.124     5.762 r  gcm_aes_instance/r_s8_sblock[96]_i_9/O
                         net (fo=43, routed)          4.034     9.796    gcm_aes_instance/p_0_in434_out[86]
    SLICE_X32Y83         LUT5 (Prop_lut5_I3_O)        0.124     9.920 r  gcm_aes_instance/r_s8_sblock[53]_i_30/O
                         net (fo=6, routed)           0.302    10.221    gcm_aes_instance/r_s8_sblock[53]_i_30_n_0
    SLICE_X33Y84         LUT4 (Prop_lut4_I0_O)        0.124    10.345 r  gcm_aes_instance/r_s8_sblock[57]_i_17/O
                         net (fo=2, routed)           1.604    11.950    gcm_aes_instance/r_s8_sblock[57]_i_17_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I0_O)        0.124    12.074 r  gcm_aes_instance/r_s8_sblock[57]_i_7/O
                         net (fo=1, routed)           1.872    13.946    gcm_aes_instance/r_s8_sblock[57]_i_7_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    14.070 r  gcm_aes_instance/r_s8_sblock[57]_i_1/O
                         net (fo=1, routed)           0.000    14.070    gcm_aes_instance/fn_product_return[57]
    SLICE_X33Y62         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.431    28.286    gcm_aes_instance/clk_out
    SLICE_X33Y62         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[57]/C
                         clock pessimism              0.491    28.777    
                         clock uncertainty           -0.143    28.633    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)        0.029    28.662    gcm_aes_instance/r_s8_sblock_reg[57]
  -------------------------------------------------------------------
                         required time                         28.662    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                 14.592    

Slack (MET) :             14.604ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.166ns  (logic 1.324ns (8.730%)  route 13.842ns (91.270%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 28.360 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         2.717     6.033    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.157 r  gcm_aes_instance/r_s8_sblock[7]_i_33/O
                         net (fo=52, routed)          5.031    11.188    gcm_aes_instance/p_0_in434_out[78]
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.312 r  gcm_aes_instance/r_s8_sblock[17]_i_41/O
                         net (fo=1, routed)           0.294    11.606    gcm_aes_instance/r_s8_sblock[17]_i_41_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.124    11.730 r  gcm_aes_instance/r_s8_sblock[17]_i_27/O
                         net (fo=1, routed)           0.417    12.147    gcm_aes_instance/r_s8_sblock[17]_i_27_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124    12.271 r  gcm_aes_instance/r_s8_sblock[17]_i_13/O
                         net (fo=1, routed)           0.962    13.233    gcm_aes_instance/r_s8_sblock[17]_i_13_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I3_O)        0.124    13.357 r  gcm_aes_instance/r_s8_sblock[17]_i_4/O
                         net (fo=1, routed)           0.723    14.080    gcm_aes_instance/Z334_in[110]
    SLICE_X61Y61         LUT6 (Prop_lut6_I2_O)        0.124    14.204 r  gcm_aes_instance/r_s8_sblock[17]_i_1/O
                         net (fo=1, routed)           0.000    14.204    gcm_aes_instance/fn_product_return[17]
    SLICE_X61Y61         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.505    28.360    gcm_aes_instance/clk_out
    SLICE_X61Y61         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[17]/C
                         clock pessimism              0.562    28.922    
                         clock uncertainty           -0.143    28.779    
    SLICE_X61Y61         FDRE (Setup_fdre_C_D)        0.029    28.808    gcm_aes_instance/r_s8_sblock_reg[17]
  -------------------------------------------------------------------
                         required time                         28.808    
                         arrival time                         -14.204    
  -------------------------------------------------------------------
                         slack                                 14.604    

Slack (MET) :             14.633ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.057ns  (logic 1.324ns (8.793%)  route 13.733ns (91.207%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 28.278 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         3.639     6.954    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.078 r  gcm_aes_instance/r_s8_sblock[84]_i_20/O
                         net (fo=86, routed)          3.435    10.514    gcm_aes_instance/p_0_in434_out[16]
    SLICE_X33Y83         LUT6 (Prop_lut6_I3_O)        0.124    10.638 r  gcm_aes_instance/r_s8_sblock[71]_i_31/O
                         net (fo=1, routed)           0.665    11.303    gcm_aes_instance/r_s8_sblock[71]_i_31_n_0
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.124    11.427 r  gcm_aes_instance/r_s8_sblock[71]_i_17/O
                         net (fo=1, routed)           0.675    12.102    gcm_aes_instance/r_s8_sblock[71]_i_17_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124    12.226 r  gcm_aes_instance/r_s8_sblock[71]_i_9/O
                         net (fo=1, routed)           0.723    12.949    gcm_aes_instance/r_s8_sblock[71]_i_9_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.073 r  gcm_aes_instance/r_s8_sblock[71]_i_4/O
                         net (fo=1, routed)           0.898    13.971    gcm_aes_instance/r_s8_sblock[71]_i_4_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I2_O)        0.124    14.095 r  gcm_aes_instance/r_s8_sblock[71]_i_1/O
                         net (fo=1, routed)           0.000    14.095    gcm_aes_instance/fn_product_return[71]
    SLICE_X45Y73         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.423    28.278    gcm_aes_instance/clk_out
    SLICE_X45Y73         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[71]/C
                         clock pessimism              0.562    28.840    
                         clock uncertainty           -0.143    28.697    
    SLICE_X45Y73         FDRE (Setup_fdre_C_D)        0.031    28.728    gcm_aes_instance/r_s8_sblock_reg[71]
  -------------------------------------------------------------------
                         required time                         28.728    
                         arrival time                         -14.095    
  -------------------------------------------------------------------
                         slack                                 14.633    

Slack (MET) :             14.636ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s8_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_sblock_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        15.048ns  (logic 1.200ns (7.974%)  route 13.848ns (92.026%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 28.273 - 29.851 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.550    -0.962    gcm_aes_instance/clk_out
    SLICE_X37Y61         FDRE                                         r  gcm_aes_instance/r_s8_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  gcm_aes_instance/r_s8_new_instance_reg/Q
                         net (fo=119, routed)         3.697     3.192    gcm_aes_instance/r_s8_new_instance
    SLICE_X62Y73         LUT5 (Prop_lut5_I1_O)        0.124     3.316 r  gcm_aes_instance/r_s8_sblock[2]_i_17/O
                         net (fo=836, routed)         3.785     7.100    gcm_aes_instance/r_s8_sblock[2]_i_17_n_0
    SLICE_X36Y56         LUT4 (Prop_lut4_I0_O)        0.124     7.224 r  gcm_aes_instance/r_s8_sblock[40]_i_20/O
                         net (fo=46, routed)          2.998    10.222    gcm_aes_instance/p_0_in434_out[69]
    SLICE_X53Y75         LUT4 (Prop_lut4_I2_O)        0.124    10.346 r  gcm_aes_instance/r_s8_sblock[97]_i_24/O
                         net (fo=2, routed)           1.566    11.912    gcm_aes_instance/r_s8_sblock[97]_i_24_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.036 r  gcm_aes_instance/r_s8_sblock[97]_i_9/O
                         net (fo=1, routed)           0.660    12.696    gcm_aes_instance/r_s8_sblock[97]_i_9_n_0
    SLICE_X35Y82         LUT6 (Prop_lut6_I3_O)        0.124    12.820 r  gcm_aes_instance/r_s8_sblock[97]_i_4/O
                         net (fo=1, routed)           1.142    13.963    gcm_aes_instance/Z334_in[30]
    SLICE_X39Y75         LUT6 (Prop_lut6_I3_O)        0.124    14.087 r  gcm_aes_instance/r_s8_sblock[97]_i_1/O
                         net (fo=1, routed)           0.000    14.087    gcm_aes_instance/r_s8_sblock[97]_i_1_n_0
    SLICE_X39Y75         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    32.401    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    25.183 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.764    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.855 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         1.418    28.273    gcm_aes_instance/clk_out
    SLICE_X39Y75         FDRE                                         r  gcm_aes_instance/r_s8_sblock_reg[97]/C
                         clock pessimism              0.562    28.835    
                         clock uncertainty           -0.143    28.692    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)        0.031    28.723    gcm_aes_instance/r_s8_sblock_reg[97]
  -------------------------------------------------------------------
                         required time                         28.723    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                 14.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_tag_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.616%)  route 0.204ns (55.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.592    -0.589    gcm_aes_instance/clk_out
    SLICE_X60Y54         FDRE                                         r  gcm_aes_instance/o_tag_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  gcm_aes_instance/o_tag_reg[4]/Q
                         net (fo=1, routed)           0.204    -0.222    u/D[9]
    SLICE_X60Y46         FDRE                                         r  u/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.864    -0.826    u/clk_out
    SLICE_X60Y46         FDRE                                         r  u/x_reg[4]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.059    -0.258    u/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_tag_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.242%)  route 0.238ns (62.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.594    -0.587    gcm_aes_instance/clk_out
    SLICE_X62Y52         FDRE                                         r  gcm_aes_instance/o_tag_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  gcm_aes_instance/o_tag_reg[2]/Q
                         net (fo=1, routed)           0.238    -0.209    u/D[11]
    SLICE_X60Y49         FDRE                                         r  u/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.865    -0.825    u/clk_out
    SLICE_X60Y49         FDRE                                         r  u/x_reg[2]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.052    -0.264    u/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_plain_text_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_cipher_text_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.211ns (43.538%)  route 0.274ns (56.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.569    -0.612    gcm_aes_instance/clk_out
    SLICE_X56Y49         FDRE                                         r  gcm_aes_instance/r_s7_plain_text_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  gcm_aes_instance/r_s7_plain_text_reg[2]/Q
                         net (fo=12, routed)          0.274    -0.175    gcm_aes_instance/r_s7_plain_text[2]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.047    -0.128 r  gcm_aes_instance/r_s8_cipher_text[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    gcm_aes_instance/w_s7_cipher_text[2]
    SLICE_X54Y51         FDRE                                         r  gcm_aes_instance/r_s8_cipher_text_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.835    -0.854    gcm_aes_instance/clk_out
    SLICE_X54Y51         FDRE                                         r  gcm_aes_instance/r_s8_cipher_text_reg[2]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.131    -0.214    gcm_aes_instance/r_s8_cipher_text_reg[2]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_tag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.481%)  route 0.293ns (67.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.590    -0.591    gcm_aes_instance/clk_out
    SLICE_X58Y60         FDRE                                         r  gcm_aes_instance/o_tag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  gcm_aes_instance/o_tag_reg[0]/Q
                         net (fo=1, routed)           0.293    -0.157    u/D[13]
    SLICE_X59Y46         FDRE                                         r  u/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.864    -0.826    u/clk_out
    SLICE_X59Y46         FDRE                                         r  u/x_reg[0]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X59Y46         FDRE (Hold_fdre_C_D)         0.070    -0.247    u/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_plain_text_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_cipher_text_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.304%)  route 0.274ns (56.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.569    -0.612    gcm_aes_instance/clk_out
    SLICE_X56Y49         FDRE                                         r  gcm_aes_instance/r_s7_plain_text_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  gcm_aes_instance/r_s7_plain_text_reg[2]/Q
                         net (fo=12, routed)          0.274    -0.175    gcm_aes_instance/r_s7_plain_text[2]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.045    -0.130 r  gcm_aes_instance/r_s8_cipher_text[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    gcm_aes_instance/w_s7_cipher_text[18]
    SLICE_X54Y51         FDRE                                         r  gcm_aes_instance/r_s8_cipher_text_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.835    -0.854    gcm_aes_instance/clk_out
    SLICE_X54Y51         FDRE                                         r  gcm_aes_instance/r_s8_cipher_text_reg[18]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.121    -0.224    gcm_aes_instance/r_s8_cipher_text_reg[18]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s6_key_schedule_reg[1024]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s7_h_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.710%)  route 0.282ns (60.290%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.564    -0.617    gcm_aes_instance/clk_out
    SLICE_X33Y48         FDRE                                         r  gcm_aes_instance/r_s6_key_schedule_reg[1024]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gcm_aes_instance/r_s6_key_schedule_reg[1024]/Q
                         net (fo=53, routed)          0.282    -0.194    gcm_aes_instance/fn_aes_encrypt_stage11_return[4]
    SLICE_X32Y50         LUT4 (Prop_lut4_I3_O)        0.045    -0.149 r  gcm_aes_instance/r_s7_h[121]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    gcm_aes_instance/fn_aes_encrypt_stage9_return[121]
    SLICE_X32Y50         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.830    -0.859    gcm_aes_instance/clk_out
    SLICE_X32Y50         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[121]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.091    -0.259    gcm_aes_instance/r_s7_h_reg[121]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s6_encrypted_j0_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s7_encrypted_j0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.231ns (49.073%)  route 0.240ns (50.927%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.564    -0.617    gcm_aes_instance/clk_out
    SLICE_X37Y49         FDRE                                         r  gcm_aes_instance/r_s6_encrypted_j0_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gcm_aes_instance/r_s6_encrypted_j0_reg[41]/Q
                         net (fo=1, routed)           0.109    -0.367    gcm_aes_instance/r_s6_encrypted_j0[41]
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.322 r  gcm_aes_instance/r_s7_encrypted_j0[0]_i_3/O
                         net (fo=3, routed)           0.130    -0.192    gcm_aes_instance/r_s7_encrypted_j0[0]_i_3_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I3_O)        0.045    -0.147 r  gcm_aes_instance/r_s7_encrypted_j0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    gcm_aes_instance/fn_aes_encrypt_stage11_return[1]
    SLICE_X37Y51         FDRE                                         r  gcm_aes_instance/r_s7_encrypted_j0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.830    -0.859    gcm_aes_instance/clk_out
    SLICE_X37Y51         FDRE                                         r  gcm_aes_instance/r_s7_encrypted_j0_reg[1]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.092    -0.258    gcm_aes_instance/r_s7_encrypted_j0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s6_encrypted_j0_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s7_encrypted_j0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.231ns (48.969%)  route 0.241ns (51.031%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.564    -0.617    gcm_aes_instance/clk_out
    SLICE_X37Y49         FDRE                                         r  gcm_aes_instance/r_s6_encrypted_j0_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gcm_aes_instance/r_s6_encrypted_j0_reg[41]/Q
                         net (fo=1, routed)           0.109    -0.367    gcm_aes_instance/r_s6_encrypted_j0[41]
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.322 r  gcm_aes_instance/r_s7_encrypted_j0[0]_i_3/O
                         net (fo=3, routed)           0.131    -0.191    gcm_aes_instance/r_s7_encrypted_j0[0]_i_3_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I3_O)        0.045    -0.146 r  gcm_aes_instance/r_s7_encrypted_j0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    gcm_aes_instance/fn_aes_encrypt_stage11_return[0]
    SLICE_X37Y51         FDRE                                         r  gcm_aes_instance/r_s7_encrypted_j0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.830    -0.859    gcm_aes_instance/clk_out
    SLICE_X37Y51         FDRE                                         r  gcm_aes_instance/r_s7_encrypted_j0_reg[0]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.091    -0.259    gcm_aes_instance/r_s7_encrypted_j0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_plain_text_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_cipher_text_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.807%)  route 0.268ns (56.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.569    -0.612    gcm_aes_instance/clk_out
    SLICE_X56Y49         FDRE                                         r  gcm_aes_instance/r_s7_plain_text_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  gcm_aes_instance/r_s7_plain_text_reg[0]/Q
                         net (fo=2, routed)           0.268    -0.180    gcm_aes_instance/r_s7_plain_text[0]
    SLICE_X55Y51         LUT2 (Prop_lut2_I0_O)        0.045    -0.135 r  gcm_aes_instance/r_s8_cipher_text[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    gcm_aes_instance/w_s7_cipher_text[0]
    SLICE_X55Y51         FDRE                                         r  gcm_aes_instance/r_s8_cipher_text_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.835    -0.854    gcm_aes_instance/clk_out
    SLICE_X55Y51         FDRE                                         r  gcm_aes_instance/r_s8_cipher_text_reg[0]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.091    -0.254    gcm_aes_instance/r_s8_cipher_text_reg[0]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 gcm_aes_instance/o_tag_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.982%)  route 0.314ns (69.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.593    -0.588    gcm_aes_instance/clk_out
    SLICE_X63Y53         FDRE                                         r  gcm_aes_instance/o_tag_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gcm_aes_instance/o_tag_reg[6]/Q
                         net (fo=1, routed)           0.314    -0.133    u/D[7]
    SLICE_X60Y49         FDRE                                         r  u/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.865    -0.825    u/clk_out
    SLICE_X60Y49         FDRE                                         r  u/x_reg[6]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.063    -0.253    u/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_h_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_h_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.562    -0.619    gcm_aes_instance/clk_out
    SLICE_X37Y52         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gcm_aes_instance/r_s7_h_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.422    gcm_aes_instance/r_s7_h[17]
    SLICE_X37Y52         FDRE                                         r  gcm_aes_instance/r_s8_h_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.830    -0.859    gcm_aes_instance/clk_out
    SLICE_X37Y52         FDRE                                         r  gcm_aes_instance/r_s8_h_reg[17]/C
                         clock pessimism              0.240    -0.619    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.075    -0.544    gcm_aes_instance/r_s8_h_reg[17]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s6_key_schedule_reg[1346]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s7_h_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.246ns (51.036%)  route 0.236ns (48.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.564    -0.617    gcm_aes_instance/clk_out
    SLICE_X38Y47         FDRE                                         r  gcm_aes_instance/r_s6_key_schedule_reg[1346]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  gcm_aes_instance/r_s6_key_schedule_reg[1346]/Q
                         net (fo=3, routed)           0.236    -0.233    gcm_aes_instance/fn_aes_encrypt_stage9_return[74]
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.098    -0.135 r  gcm_aes_instance/r_s7_h[82]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    gcm_aes_instance/fn_aes_encrypt_stage9_return[82]
    SLICE_X32Y51         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.830    -0.859    gcm_aes_instance/clk_out
    SLICE_X32Y51         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[82]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.091    -0.259    gcm_aes_instance/r_s7_h_reg[82]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_h_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_h_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.562    -0.619    gcm_aes_instance/clk_out
    SLICE_X37Y52         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gcm_aes_instance/r_s7_h_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.422    gcm_aes_instance/r_s7_h[23]
    SLICE_X37Y52         FDRE                                         r  gcm_aes_instance/r_s8_h_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.830    -0.859    gcm_aes_instance/clk_out
    SLICE_X37Y52         FDRE                                         r  gcm_aes_instance/r_s8_h_reg[23]/C
                         clock pessimism              0.240    -0.619    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.071    -0.548    gcm_aes_instance/r_s8_h_reg[23]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s5_key_schedule_reg[1024]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s6_h_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.590%)  route 0.309ns (62.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.563    -0.618    gcm_aes_instance/clk_out
    SLICE_X35Y47         FDRE                                         r  gcm_aes_instance/r_s5_key_schedule_reg[1024]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  gcm_aes_instance/r_s5_key_schedule_reg[1024]/Q
                         net (fo=54, routed)          0.309    -0.169    gcm_aes_instance/p_15_in398_in[127]
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.124 r  gcm_aes_instance/r_s6_h[86]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    gcm_aes_instance/fn_aes_encrypt_stage6_return[86]
    SLICE_X31Y50         FDRE                                         r  gcm_aes_instance/r_s6_h_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.830    -0.859    gcm_aes_instance/clk_out
    SLICE_X31Y50         FDRE                                         r  gcm_aes_instance/r_s6_h_reg[86]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.092    -0.258    gcm_aes_instance/r_s6_h_reg[86]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_plain_text_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_cipher_text_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.213ns (39.953%)  route 0.320ns (60.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.569    -0.612    gcm_aes_instance/clk_out
    SLICE_X56Y49         FDRE                                         r  gcm_aes_instance/r_s7_plain_text_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  gcm_aes_instance/r_s7_plain_text_reg[3]/Q
                         net (fo=12, routed)          0.320    -0.128    gcm_aes_instance/r_s7_plain_text[3]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.049    -0.079 r  gcm_aes_instance/r_s8_cipher_text[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    gcm_aes_instance/w_s7_cipher_text[7]
    SLICE_X54Y51         FDRE                                         r  gcm_aes_instance/r_s8_cipher_text_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.835    -0.854    gcm_aes_instance/clk_out
    SLICE_X54Y51         FDRE                                         r  gcm_aes_instance/r_s8_cipher_text_reg[7]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.131    -0.214    gcm_aes_instance/r_s8_cipher_text_reg[7]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_h_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.849%)  route 0.070ns (33.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.562    -0.619    gcm_aes_instance/clk_out
    SLICE_X32Y52         FDRE                                         r  gcm_aes_instance/r_s7_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gcm_aes_instance/r_s7_h_reg[2]/Q
                         net (fo=2, routed)           0.070    -0.408    gcm_aes_instance/r_s7_h[2]
    SLICE_X32Y52         FDRE                                         r  gcm_aes_instance/r_s8_h_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.830    -0.859    gcm_aes_instance/clk_out
    SLICE_X32Y52         FDRE                                         r  gcm_aes_instance/r_s8_h_reg[2]_rep/C
                         clock pessimism              0.240    -0.619    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.071    -0.548    gcm_aes_instance/r_s8_h_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_plain_text_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_cipher_text_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.209ns (39.499%)  route 0.320ns (60.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.569    -0.612    gcm_aes_instance/clk_out
    SLICE_X56Y49         FDRE                                         r  gcm_aes_instance/r_s7_plain_text_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  gcm_aes_instance/r_s7_plain_text_reg[3]/Q
                         net (fo=12, routed)          0.320    -0.128    gcm_aes_instance/r_s7_plain_text[3]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.045    -0.083 r  gcm_aes_instance/r_s8_cipher_text[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    gcm_aes_instance/w_s7_cipher_text[23]
    SLICE_X54Y51         FDRE                                         r  gcm_aes_instance/r_s8_cipher_text_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.835    -0.854    gcm_aes_instance/clk_out
    SLICE_X54Y51         FDRE                                         r  gcm_aes_instance/r_s8_cipher_text_reg[23]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.121    -0.224    gcm_aes_instance/r_s8_cipher_text_reg[23]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s6_key_schedule_reg[1346]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s7_key_schedule_reg[1346]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.148ns (34.227%)  route 0.284ns (65.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.564    -0.617    gcm_aes_instance/clk_out
    SLICE_X38Y47         FDRE                                         r  gcm_aes_instance/r_s6_key_schedule_reg[1346]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.469 r  gcm_aes_instance/r_s6_key_schedule_reg[1346]/Q
                         net (fo=3, routed)           0.284    -0.185    gcm_aes_instance/fn_aes_encrypt_stage9_return[74]
    SLICE_X37Y51         FDRE                                         r  gcm_aes_instance/r_s7_key_schedule_reg[1346]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.830    -0.859    gcm_aes_instance/clk_out
    SLICE_X37Y51         FDRE                                         r  gcm_aes_instance/r_s7_key_schedule_reg[1346]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.022    -0.328    gcm_aes_instance/r_s7_key_schedule_reg[1346]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s7_plain_text_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s8_cipher_text_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.324%)  route 0.328ns (66.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.569    -0.612    gcm_aes_instance/clk_out
    SLICE_X56Y49         FDRE                                         r  gcm_aes_instance/r_s7_plain_text_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  gcm_aes_instance/r_s7_plain_text_reg[0]/Q
                         net (fo=2, routed)           0.328    -0.120    gcm_aes_instance/r_s7_plain_text[0]
    SLICE_X55Y52         FDRE                                         r  gcm_aes_instance/r_s8_cipher_text_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.835    -0.854    gcm_aes_instance/clk_out
    SLICE_X55Y52         FDRE                                         r  gcm_aes_instance/r_s8_cipher_text_reg[64]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X55Y52         FDRE (Hold_fdre_C_D)         0.070    -0.275    gcm_aes_instance/r_s8_cipher_text_reg[64]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s2_key_schedule_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.563    -0.618    gcm_aes_instance/clk_out
    SLICE_X42Y46         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  gcm_aes_instance/r_s1_cipher_key_reg[127]/Q
                         net (fo=5, routed)           0.056    -0.398    gcm_aes_instance/cipher_key[127]
    SLICE_X42Y46         FDRE                                         r  gcm_aes_instance/r_s2_key_schedule_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=595, routed)         0.833    -0.857    gcm_aes_instance/clk_out
    SLICE_X42Y46         FDRE                                         r  gcm_aes_instance/r_s2_key_schedule_reg[79]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.064    -0.554    gcm_aes_instance/r_s2_key_schedule_reg[79]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 14.925 }
Period(ns):         29.851
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         29.851      27.696     BUFGCTRL_X0Y0    clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         29.851      28.602     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X61Y49     gcm_aes_instance/o_cipher_text_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X60Y48     gcm_aes_instance/o_cipher_text_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X36Y45     gcm_aes_instance/r_s4_h_reg[96]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X38Y42     gcm_aes_instance/r_s4_key_schedule_reg[1024]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X38Y44     gcm_aes_instance/r_s4_key_schedule_reg[1158]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X36Y46     gcm_aes_instance/r_s4_key_schedule_reg[1281]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X38Y43     gcm_aes_instance/r_s4_key_schedule_reg[405]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X38Y46     gcm_aes_instance/r_s4_key_schedule_reg[407]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X36Y45     gcm_aes_instance/r_s4_key_schedule_reg[614]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X33Y51     gcm_aes_instance/r_s7_h_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X61Y49     gcm_aes_instance/o_cipher_text_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X61Y50     gcm_aes_instance/o_cipher_text_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X60Y51     gcm_aes_instance/o_cipher_text_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X60Y51     gcm_aes_instance/o_cipher_text_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X36Y45     gcm_aes_instance/r_s5_encrypted_cb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X33Y44     gcm_aes_instance/r_s5_encrypted_cb_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X33Y44     gcm_aes_instance/r_s5_encrypted_cb_reg[109]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.851      28.851     SLICE_X34Y44     gcm_aes_instance/r_s5_encrypted_cb_reg[126]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       29.851      183.509    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X38Y47     gcm_aes_instance/r_s7_new_instance_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X38Y47     gcm_aes_instance/r_s7_new_instance_reg_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X38Y47     gcm_aes_instance/r_s5_key_schedule_reg[1346]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X38Y47     gcm_aes_instance/r_s5_key_schedule_reg[1346]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X61Y49     gcm_aes_instance/o_cipher_text_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X60Y48     gcm_aes_instance/o_cipher_text_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X61Y49     gcm_aes_instance/o_cipher_text_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X60Y48     gcm_aes_instance/o_tag_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X58Y46     gcm_aes_instance/r_s1_plain_text_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X58Y46     gcm_aes_instance/r_s1_plain_text_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X58Y47     gcm_aes_instance/r_s1_plain_text_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X58Y46     gcm_aes_instance/r_s1_plain_text_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X38Y47     gcm_aes_instance/r_s7_new_instance_reg_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X38Y47     gcm_aes_instance/r_s5_key_schedule_reg[1346]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X38Y47     gcm_aes_instance/r_s7_new_instance_reg_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X38Y47     gcm_aes_instance/r_s5_key_schedule_reg[1346]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945     SLICE_X56Y49     gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X61Y49     gcm_aes_instance/o_cipher_text_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X60Y48     gcm_aes_instance/o_cipher_text_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X38Y42     gcm_aes_instance/r_s4_key_schedule_reg[1024]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X33Y51     gcm_aes_instance/r_s7_h_reg[105]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X61Y49     gcm_aes_instance/o_cipher_text_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X61Y50     gcm_aes_instance/o_cipher_text_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X60Y51     gcm_aes_instance/o_cipher_text_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.925      14.425     SLICE_X60Y51     gcm_aes_instance/o_cipher_text_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT



