// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1758\sampleModel1758_3_sub\Mysubsystem_20.v
// Created: 2024-07-01 22:19:09
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_20
// Source Path: sampleModel1758_3_sub/Subsystem/Mysubsystem_20
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_20
          (clk,
           reset,
           enb,
           In1,
           In2,
           Out1,
           Out2);


  input   clk;
  input   reset;
  input   enb;
  input   In1;
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8


  reg [7:0] cfblk176_reg [0:1];  // ufix8 [2]
  wire [7:0] cfblk176_reg_next [0:1];  // ufix8 [2]
  wire [7:0] cfblk176_out1;  // uint8
  wire [31:0] cfblk81_add_temp;  // ufix32
  wire [31:0] cfblk81_1;  // ufix32
  wire [31:0] cfblk81_2;  // ufix32
  wire [7:0] cfblk81_out1;  // uint8


  always @(posedge clk or posedge reset)
    begin : cfblk176_process
      if (reset == 1'b1) begin
        cfblk176_reg[0] <= 8'b00000000;
        cfblk176_reg[1] <= 8'b00000000;
      end
      else begin
        if (enb) begin
          cfblk176_reg[0] <= cfblk176_reg_next[0];
          cfblk176_reg[1] <= cfblk176_reg_next[1];
        end
      end
    end

  assign cfblk176_out1 = cfblk176_reg[1];
  assign cfblk176_reg_next[0] = In2;
  assign cfblk176_reg_next[1] = cfblk176_reg[0];



  assign cfblk81_1 = {31'b0, In1};
  assign cfblk81_2 = {24'b0, cfblk176_out1};
  assign cfblk81_add_temp = cfblk81_1 + cfblk81_2;
  assign cfblk81_out1 = cfblk81_add_temp[7:0];



  assign Out1 = cfblk81_out1;

  assign Out2 = cfblk81_out1;

endmodule  // Mysubsystem_20

