{
  "design": {
    "design_info": {
      "boundary_crc": "0xF1F3AB8F5560B975",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../my_zedboard_prj2.gen/sources_1/bd/zynq_dpu_system",
      "name": "zynq_dpu_system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "DPUCZDX8G_0": "",
      "hier_dpu_clk_rst": {
        "rst_gen_clk": "",
        "dpu_clk_wiz": "",
        "rst_gen_clk_dsp": "",
        "proc_sys_reset_0": ""
      },
      "hier_dpu_gph": {
        "dpu_intc_M_AXI_LPD": {
          "s00_couplers": {
            "auto_us": ""
          }
        }
      },
      "xlconstant_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "USB_PULLUP": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "zynq_dpu_system_processing_system7_0_0",
        "xci_path": "ip/zynq_dpu_system_processing_system7_0_0/zynq_dpu_system_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666667"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "150.000000"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.41"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.411"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.341"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.358"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.025"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.028"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M16 HA-15E"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "1"
          },
          "preset": {
            "value": "ZedBoard"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "address_block": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "address_block": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_HP0": {
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          },
          "S_AXI_HP1": {
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP1"
          },
          "S_AXI_HP2": {
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP2"
          }
        }
      },
      "DPUCZDX8G_0": {
        "vlnv": "xilinx.com:ip:DPUCZDX8G:3.3",
        "xci_name": "zynq_dpu_system_DPUCZDX8G_0_0",
        "xci_path": "ip/zynq_dpu_system_DPUCZDX8G_0_0/zynq_dpu_system_DPUCZDX8G_0_0.xci",
        "inst_hier_path": "DPUCZDX8G_0",
        "parameters": {
          "ARCH": {
            "value": "1152"
          },
          "TIME_DAY": {
            "value": "10"
          },
          "TIME_HOUR": {
            "value": "21"
          },
          "TIME_MONTH": {
            "value": "9"
          },
          "TIME_QUARTER": {
            "value": "1"
          },
          "TIME_YEAR": {
            "value": "21"
          }
        },
        "addressing": {
          "address_spaces": {
            "DPU0_M_AXI_DATA0": {
              "range": "1T",
              "width": "40"
            },
            "DPU0_M_AXI_DATA1": {
              "range": "1T",
              "width": "40"
            },
            "DPU0_M_AXI_INSTR": {
              "range": "1T",
              "width": "40"
            }
          }
        },
        "interface_ports": {
          "DPU0_M_AXI_DATA0": {
            "mode": "Master",
            "address_space_ref": "DPU0_M_AXI_DATA0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x00FFFFFFFFFF",
              "width": "40"
            }
          },
          "DPU0_M_AXI_DATA1": {
            "mode": "Master",
            "address_space_ref": "DPU0_M_AXI_DATA1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x00FFFFFFFFFF",
              "width": "40"
            }
          },
          "DPU0_M_AXI_INSTR": {
            "mode": "Master",
            "address_space_ref": "DPU0_M_AXI_INSTR",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x00FFFFFFFFFF",
              "width": "40"
            }
          }
        }
      },
      "hier_dpu_clk_rst": {
        "ports": {
          "RSTn": {
            "direction": "I"
          },
          "CLK": {
            "direction": "I"
          },
          "DSP_CLK": {
            "direction": "O"
          },
          "DPU_CLK": {
            "direction": "O"
          },
          "LOCKED": {
            "direction": "O"
          },
          "RSTn_DSP": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RSTn_INTC": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RSTn_PER": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "rst_gen_clk": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "zynq_dpu_system_proc_sys_reset_0_1",
            "xci_path": "ip/zynq_dpu_system_proc_sys_reset_0_1/zynq_dpu_system_proc_sys_reset_0_1.xci",
            "inst_hier_path": "hier_dpu_clk_rst/rst_gen_clk"
          },
          "dpu_clk_wiz": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "zynq_dpu_system_clk_wiz_0_0",
            "xci_path": "ip/zynq_dpu_system_clk_wiz_0_0/zynq_dpu_system_clk_wiz_0_0.xci",
            "inst_hier_path": "hier_dpu_clk_rst/dpu_clk_wiz",
            "parameters": {
              "CLKOUT1_DRIVES": {
                "value": "No_buffer"
              },
              "CLKOUT1_JITTER": {
                "value": "102.037"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "124.502"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "650.000"
              },
              "CLKOUT2_DRIVES": {
                "value": "No_buffer"
              },
              "CLKOUT2_JITTER": {
                "value": "116.074"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "124.502"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "325.000"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT4_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT5_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT6_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT7_DRIVES": {
                "value": "BUFG"
              },
              "CLK_IN1_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "CLK_IN2_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_dsp"
              },
              "CLK_OUT2_PORT": {
                "value": "clk_dpu"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_ONCHIP"
              },
              "MMCM_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "6.500"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "1.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "2"
              },
              "MMCM_COMPENSATION": {
                "value": "ZHOLD"
              },
              "NUM_OUT_CLKS": {
                "value": "2"
              },
              "PRIMITIVE": {
                "value": "MMCM"
              },
              "PRIM_SOURCE": {
                "value": "Single_ended_clock_capable_pin"
              },
              "RESET_PORT": {
                "value": "resetn"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_LOW"
              },
              "SECONDARY_SOURCE": {
                "value": "Single_ended_clock_capable_pin"
              },
              "USE_FREQ_SYNTH": {
                "value": "true"
              },
              "USE_PHASE_ALIGNMENT": {
                "value": "false"
              }
            }
          },
          "rst_gen_clk_dsp": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "zynq_dpu_system_proc_sys_reset_0_0",
            "xci_path": "ip/zynq_dpu_system_proc_sys_reset_0_0/zynq_dpu_system_proc_sys_reset_0_0.xci",
            "inst_hier_path": "hier_dpu_clk_rst/rst_gen_clk_dsp"
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "zynq_dpu_system_proc_sys_reset_0_2",
            "xci_path": "ip/zynq_dpu_system_proc_sys_reset_0_2/zynq_dpu_system_proc_sys_reset_0_2.xci",
            "inst_hier_path": "hier_dpu_clk_rst/proc_sys_reset_0"
          }
        },
        "nets": {
          "clk_wiz_0_locked": {
            "ports": [
              "dpu_clk_wiz/locked",
              "rst_gen_clk_dsp/dcm_locked",
              "rst_gen_clk/dcm_locked",
              "LOCKED",
              "proc_sys_reset_0/dcm_locked"
            ]
          },
          "CLK_1": {
            "ports": [
              "CLK",
              "dpu_clk_wiz/clk_in1",
              "proc_sys_reset_0/slowest_sync_clk"
            ]
          },
          "RSTn_1": {
            "ports": [
              "RSTn",
              "dpu_clk_wiz/resetn",
              "rst_gen_clk/ext_reset_in",
              "rst_gen_clk_dsp/ext_reset_in",
              "proc_sys_reset_0/ext_reset_in"
            ]
          },
          "dpu_clk_wiz_clk_dsp": {
            "ports": [
              "dpu_clk_wiz/clk_dsp",
              "rst_gen_clk/slowest_sync_clk",
              "DSP_CLK"
            ]
          },
          "dpu_clk_wiz_clk_dpu": {
            "ports": [
              "dpu_clk_wiz/clk_dpu",
              "rst_gen_clk_dsp/slowest_sync_clk",
              "DPU_CLK"
            ]
          },
          "rst_gen_clk_peripheral_aresetn": {
            "ports": [
              "rst_gen_clk/peripheral_aresetn",
              "RSTn_DSP"
            ]
          },
          "rst_gen_clk_dsp_interconnect_aresetn": {
            "ports": [
              "rst_gen_clk_dsp/interconnect_aresetn",
              "RSTn_INTC"
            ]
          },
          "rst_gen_clk_dsp_peripheral_aresetn": {
            "ports": [
              "rst_gen_clk_dsp/peripheral_aresetn",
              "RSTn_PER"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          }
        }
      },
      "hier_dpu_gph": {
        "interface_ports": {
          "DPU0_M_AXI_DATA0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "DPU0_M_AXI_DATA1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "DPU0_M_AXI_INSTR": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_HP0_FPD": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_HP1_FPD": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_LPD": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CLK": {
            "direction": "I"
          },
          "RSTn_INTC": {
            "direction": "I"
          },
          "RSTn_PERI": {
            "direction": "I"
          },
          "GHP_RSTn": {
            "direction": "I"
          },
          "GHP_CLK_I": {
            "direction": "I"
          },
          "GHP_CLK_O": {
            "direction": "O"
          }
        },
        "components": {
          "dpu_intc_M_AXI_LPD": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/zynq_dpu_system_axi_interconnect_0_0/zynq_dpu_system_axi_interconnect_0_0.xci",
            "inst_hier_path": "hier_dpu_gph/dpu_intc_M_AXI_LPD",
            "xci_name": "zynq_dpu_system_axi_interconnect_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "zynq_dpu_system_auto_us_0",
                    "xci_path": "ip/zynq_dpu_system_auto_us_0/zynq_dpu_system_auto_us_0.xci",
                    "inst_hier_path": "hier_dpu_gph/dpu_intc_M_AXI_LPD/s00_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "dpu_intc_M_AXI_LPD_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_dpu_intc_M_AXI_LPD": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "dpu_intc_M_AXI_LPD_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "dpu_intc_M_AXI_LPD_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "dpu_intc_M_AXI_LPD_M00_AXI": {
            "interface_ports": [
              "M_AXI_LPD",
              "dpu_intc_M_AXI_LPD/M00_AXI"
            ]
          },
          "DPU0_M_AXI_INSTR_1": {
            "interface_ports": [
              "DPU0_M_AXI_INSTR",
              "dpu_intc_M_AXI_LPD/S00_AXI"
            ]
          },
          "DPU0_M_AXI_DATA0_1": {
            "interface_ports": [
              "DPU0_M_AXI_DATA0",
              "M_AXI_HP0_FPD"
            ]
          },
          "DPU0_M_AXI_DATA1_1": {
            "interface_ports": [
              "DPU0_M_AXI_DATA1",
              "M_AXI_HP1_FPD"
            ]
          }
        },
        "nets": {
          "CLK_1": {
            "ports": [
              "CLK",
              "dpu_intc_M_AXI_LPD/ACLK",
              "dpu_intc_M_AXI_LPD/S00_ACLK"
            ]
          },
          "RSTn_INTC_1": {
            "ports": [
              "RSTn_INTC",
              "dpu_intc_M_AXI_LPD/ARESETN"
            ]
          },
          "RSTn_PERI_1": {
            "ports": [
              "RSTn_PERI",
              "dpu_intc_M_AXI_LPD/S00_ARESETN"
            ]
          },
          "GHP_CLK_I_1": {
            "ports": [
              "GHP_CLK_I",
              "dpu_intc_M_AXI_LPD/M00_ACLK",
              "GHP_CLK_O"
            ]
          },
          "GHP_RSTn_1": {
            "ports": [
              "GHP_RSTn",
              "dpu_intc_M_AXI_LPD/M00_ARESETN"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "zynq_dpu_system_xlconstant_0_0",
        "xci_path": "ip/zynq_dpu_system_xlconstant_0_0/zynq_dpu_system_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "DPUCZDX8G_0/S_AXI"
        ]
      },
      "hier_dpu_gph_M_AXI_LPD": {
        "interface_ports": [
          "hier_dpu_gph/M_AXI_LPD",
          "processing_system7_0/S_AXI_HP2"
        ]
      },
      "hier_dpu_gph_M_AXI_HP1_FPD": {
        "interface_ports": [
          "hier_dpu_gph/M_AXI_HP1_FPD",
          "processing_system7_0/S_AXI_HP1"
        ]
      },
      "hier_dpu_gph_M_AXI_HP0_FPD": {
        "interface_ports": [
          "hier_dpu_gph/M_AXI_HP0_FPD",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "DPUCZDX8G_0_DPU0_M_AXI_DATA1": {
        "interface_ports": [
          "DPUCZDX8G_0/DPU0_M_AXI_DATA1",
          "hier_dpu_gph/DPU0_M_AXI_DATA1"
        ]
      },
      "DPUCZDX8G_0_DPU0_M_AXI_INSTR": {
        "interface_ports": [
          "DPUCZDX8G_0/DPU0_M_AXI_INSTR",
          "hier_dpu_gph/DPU0_M_AXI_INSTR"
        ]
      },
      "DPUCZDX8G_0_DPU0_M_AXI_DATA0": {
        "interface_ports": [
          "DPUCZDX8G_0/DPU0_M_AXI_DATA0",
          "hier_dpu_gph/DPU0_M_AXI_DATA0"
        ]
      }
    },
    "nets": {
      "hier_dpu_clk_rst_DSP_CLK": {
        "ports": [
          "hier_dpu_clk_rst/DSP_CLK",
          "DPUCZDX8G_0/dpu_2x_clk"
        ]
      },
      "hier_dpu_clk_rst_DPU_CLK": {
        "ports": [
          "hier_dpu_clk_rst/DPU_CLK",
          "DPUCZDX8G_0/m_axi_dpu_aclk",
          "hier_dpu_gph/CLK",
          "hier_dpu_gph/GHP_CLK_I"
        ]
      },
      "DPUCZDX8G_0_dpu_interrupt": {
        "ports": [
          "DPUCZDX8G_0/dpu_interrupt",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "hier_dpu_clk_rst_RSTn_DSP": {
        "ports": [
          "hier_dpu_clk_rst/RSTn_DSP",
          "DPUCZDX8G_0/dpu_2x_resetn"
        ]
      },
      "hier_dpu_clk_rst_RSTn_INTC": {
        "ports": [
          "hier_dpu_clk_rst/RSTn_INTC",
          "hier_dpu_gph/RSTn_INTC"
        ]
      },
      "hier_dpu_clk_rst_RSTn_PER": {
        "ports": [
          "hier_dpu_clk_rst/RSTn_PER",
          "DPUCZDX8G_0/m_axi_dpu_aresetn",
          "hier_dpu_gph/GHP_RSTn",
          "hier_dpu_gph/RSTn_PERI"
        ]
      },
      "CLK_1": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "hier_dpu_clk_rst/CLK",
          "DPUCZDX8G_0/s_axi_aclk",
          "processing_system7_0/M_AXI_GP0_ACLK"
        ]
      },
      "hier_dpu_gph_GHP_CLK_O": {
        "ports": [
          "hier_dpu_gph/GHP_CLK_O",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "processing_system7_0/S_AXI_HP1_ACLK",
          "processing_system7_0/S_AXI_HP2_ACLK"
        ]
      },
      "RSTn_1": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "hier_dpu_clk_rst/RSTn"
        ]
      },
      "hier_dpu_clk_rst_peripheral_aresetn": {
        "ports": [
          "hier_dpu_clk_rst/peripheral_aresetn",
          "DPUCZDX8G_0/s_axi_aresetn"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "USB_PULLUP"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_DPUCZDX8G_0_reg0": {
                "address_block": "/DPUCZDX8G_0/S_AXI/reg0",
                "offset": "0x40000000",
                "range": "16M"
              }
            }
          }
        }
      },
      "/DPUCZDX8G_0": {
        "address_spaces": {
          "DPU0_M_AXI_DATA0": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x0000000000",
                "range": "512M"
              }
            }
          },
          "DPU0_M_AXI_DATA1": {
            "segments": {
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x0000000000",
                "range": "512M"
              }
            }
          },
          "DPU0_M_AXI_INSTR": {
            "segments": {
              "SEG_processing_system7_0_HP2_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM",
                "offset": "0x0000000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}