$date Tue Feb 26 18:44:36 2019
 $end
$version JasperGold $end
$timescale 1 ns $end
$scope module rvfi_testbench $end
$scope module wrapper $end
$scope module uut $end
$scope module pcpi_div $end
$var wire 1 ! resetn $end
$var wire 1 " pcpi_valid $end
$var wire 32 # pcpi_insn [31:0] $end
$var wire 1 $ \:X_5 $end
$var wire 1 % \:X_6 $end
$var wire 1 & \:X_7 $end
$var wire 1 ' \:X_8 $end
$var wire 1 ( \:X_9 $end
$var wire 1 ) \:X_10 $end
$var wire 1 * \:X_11 $end
$var wire 1 + \:X_12 $end
$var wire 1 , \:X_13 $end
$var wire 1 - \:X_14 $end
$var wire 1 . \:X_15 $end
$var wire 1 / \:X_16 $end
$var wire 1 0 \:X_17 $end
$var wire 1 1 \:X_18 $end
$var wire 1 2 \:X_19 $end
$var wire 1 3 \:X_20 $end
$var wire 1 4 \:X_21 $end
$var wire 1 5 \:X_22 $end
$var wire 1 6 \:X_23 $end
$var wire 1 7 \:X_24 $end
$var wire 1 8 \:X_25 $end
$var wire 1 9 \:X_26 $end
$var wire 1 : \:X_27 $end
$var wire 1 ; \:X_28 $end
$var wire 1 < \:X_29 $end
$var wire 1 = \:X_30 $end
$var wire 1 > \:X_31 $end
$var wire 1 ? \:X_0 $end
$var wire 1 @ \:X_1 $end
$var wire 1 A \:X_2 $end
$var wire 32 B pcpi_rs1 [31:0] $end
$var wire 32 C pcpi_rs2 [31:0] $end
$var wire 1 D instr_any_div_rem $end
$var reg 1 E pcpi_wr $end
$var reg 32 F pcpi_rd [31:0] $end
$var reg 1 G pcpi_wait $end
$var reg 1 H pcpi_ready $end
$var reg 1 I instr_div $end
$var reg 1 J instr_divu $end
$var reg 1 K instr_rem $end
$var reg 1 L instr_remu $end
$var reg 1 M pcpi_wait_q $end
$var wire 1 N start $end
$var reg 32 O quotient_msk [31:0] $end
$var reg 1 P running $end
$var wire 1 Q \:X_3 $end
$var wire 1 R \:X_4 $end
$var wire 1 S clk $end
$upscope $end
$scope module pcpi_mul $end
$var wire 1 T resetn $end
$var wire 1 U pcpi_valid $end
$var wire 32 V pcpi_insn [31:0] $end
$var wire 32 W pcpi_rs1 [31:0] $end
$var wire 32 X pcpi_rs2 [31:0] $end
$var wire 1 Y instr_any_mul $end
$var wire 1 Z pcpi_wr $end
$var wire 32 [ pcpi_rd [31:0] $end
$var wire 1 \ pcpi_wait $end
$var wire 1 ] pcpi_ready $end
$var wire 1 ^ instr_mul $end
$var wire 1 _ instr_mulh $end
$var wire 1 ` instr_mulhsu $end
$var wire 1 a instr_mulhu $end
$var reg 4 b active [3:0] $end
$var wire 1 c pcpi_insn_valid $end
$var wire 1 d \:X_3556 $end
$var wire 1 e clk $end
$upscope $end
$var reg 1 f latched_is_lb $end
$var reg 5 g latched_rd [4:0] $end
$var reg 4 h pcpi_timeout_counter [3:0] $end
$var wire 32 i alu_add_sub [31:0] $end
$var wire 32 j alu_shl [31:0] $end
$var wire 32 k alu_shr [31:0] $end
$var wire 1 l alu_eq $end
$var wire 1 m alu_ltu $end
$var wire 1 n alu_lts $end
$var reg 1 o clear_prefetched_high_word_q $end
$var wire 1 p cpuregs_write $end
$var wire 32 q cpuregs_wrdata [31:0] $end
$var wire 32 r cpuregs_rs1 [31:0] $end
$var wire 32 s cpuregs_rs2 [31:0] $end
$var wire 1 t \:X_358 $end
$var wire 1 u \:X_359 $end
$var wire 1 v \:X_360 $end
$var wire 1 w \:X_361 $end
$var wire 1 x \:X_362 $end
$var wire 1 y \:X_363 $end
$var wire 1 z \:X_364 $end
$var wire 1 { \:X_365 $end
$var wire 1 | \:X_366 $end
$var wire 1 } \:X_367 $end
$var wire 1 ~ \:X_368 $end
$var wire 1 !! \:X_369 $end
$var wire 1 "! \:X_370 $end
$var wire 1 #! \:X_371 $end
$var wire 1 $! \:X_372 $end
$var wire 1 %! \:X_373 $end
$var wire 1 &! \:X_374 $end
$var wire 1 '! \:X_375 $end
$var wire 1 (! \:X_376 $end
$var wire 1 )! \:X_377 $end
$var wire 1 *! \:X_378 $end
$var wire 1 +! \:X_357 $end
$var wire 1 ,! \:X_32 $end
$var wire 1 -! \:X_33 $end
$var wire 1 .! \:X_34 $end
$var wire 1 /! \:X_35 $end
$var wire 1 0! \:X_36 $end
$var wire 1 1! \:X_37 $end
$var wire 1 2! \:X_38 $end
$var wire 1 3! \:X_39 $end
$var wire 1 4! \:X_40 $end
$var wire 1 5! \:X_41 $end
$var wire 1 6! \:X_42 $end
$var wire 1 7! \:X_43 $end
$var wire 1 8! \:X_44 $end
$var wire 1 9! \:X_45 $end
$var wire 1 :! \:X_46 $end
$var wire 1 ;! \:X_379 $end
$var wire 1 <! \:X_380 $end
$var wire 1 =! \:X_381 $end
$var wire 1 >! \:X_382 $end
$var wire 1 ?! \:X_383 $end
$var wire 1 @! \:X_384 $end
$var wire 1 A! \:X_385 $end
$var wire 1 B! \:X_386 $end
$var wire 1 C! \:X_387 $end
$var wire 1 D! \:X_388 $end
$var wire 1 E! \:X_389 $end
$var wire 1 F! \:X_390 $end
$var wire 1 G! \:X_391 $end
$var wire 1 H! \:X_392 $end
$var wire 1 I! \:X_393 $end
$var wire 1 J! \:X_394 $end
$var wire 1 K! \:X_395 $end
$var wire 1 L! \:X_396 $end
$var wire 1 M! \:X_397 $end
$var wire 1 N! \:X_398 $end
$var wire 1 O! \:X_399 $end
$var reg 32 P! \cpuregs[19] [31:0] $end
$var reg 32 Q! \cpuregs[20] [31:0] $end
$var reg 32 R! \cpuregs[21] [31:0] $end
$var reg 32 S! \cpuregs[22] [31:0] $end
$var reg 32 T! \cpuregs[23] [31:0] $end
$var reg 32 U! \cpuregs[24] [31:0] $end
$var reg 32 V! \cpuregs[25] [31:0] $end
$var reg 32 W! \cpuregs[26] [31:0] $end
$var reg 32 X! \cpuregs[27] [31:0] $end
$var reg 32 Y! \cpuregs[28] [31:0] $end
$var reg 32 Z! \cpuregs[29] [31:0] $end
$var reg 32 [! \cpuregs[30] [31:0] $end
$var reg 32 \! \cpuregs[31] [31:0] $end
$var wire 1 ]! pcpi_mul_wr $end
$var wire 32 ^! pcpi_mul_rd [31:0] $end
$var wire 1 _! pcpi_mul_wait $end
$var wire 1 `! pcpi_mul_ready $end
$var wire 1 a! pcpi_div_wr $end
$var wire 32 b! pcpi_div_rd [31:0] $end
$var wire 1 c! pcpi_div_wait $end
$var wire 1 d! pcpi_div_ready $end
$var wire 1 e! pcpi_int_wr $end
$var wire 32 f! pcpi_int_rd [31:0] $end
$var wire 1 g! pcpi_int_wait $end
$var wire 1 h! pcpi_int_ready $end
$var reg 2 i! mem_state [1:0] $end
$var reg 2 j! mem_wordsize [1:0] $end
$var wire 32 k! mem_rdata_word [31:0] $end
$var reg 32 l! mem_rdata_q [31:0] $end
$var reg 1 m! mem_do_prefetch $end
$var reg 1 n! mem_do_rinst $end
$var reg 64 o! count_cycle [63:0] $end
$var reg 64 p! count_instr [63:0] $end
$var reg 32 q! reg_pc [31:0] $end
$var reg 32 r! reg_next_pc [31:0] $end
$var reg 32 s! reg_op1 [31:0] $end
$var reg 32 t! reg_op2 [31:0] $end
$var reg 32 u! reg_out [31:0] $end
$var reg 5 v! reg_sh [4:0] $end
$var reg 32 w! next_insn_opcode [31:0] $end
$var wire 32 x! dbg_insn_opcode [31:0] $end
$var wire 1 y! \:X_64 $end
$var wire 1 z! \:X_492 $end
$var wire 1 {! \:X_491 $end
$var wire 1 |! \:X_490 $end
$var wire 1 }! \:X_489 $end
$var wire 1 ~! \:X_488 $end
$var wire 1 !" \:X_487 $end
$var wire 1 "" \:X_486 $end
$var wire 1 #" \:X_485 $end
$var reg 32 $" \cpuregs[4] [31:0] $end
$var reg 32 %" \cpuregs[5] [31:0] $end
$var reg 32 &" \cpuregs[6] [31:0] $end
$var reg 32 '" \cpuregs[7] [31:0] $end
$var reg 32 (" \cpuregs[8] [31:0] $end
$var reg 32 )" \cpuregs[9] [31:0] $end
$var reg 32 *" \cpuregs[10] [31:0] $end
$var reg 32 +" \cpuregs[11] [31:0] $end
$var reg 32 ," \cpuregs[12] [31:0] $end
$var reg 32 -" \cpuregs[13] [31:0] $end
$var reg 32 ." \cpuregs[14] [31:0] $end
$var reg 32 /" \cpuregs[15] [31:0] $end
$var reg 32 0" \cpuregs[16] [31:0] $end
$var reg 32 1" \cpuregs[17] [31:0] $end
$var reg 32 2" \cpuregs[18] [31:0] $end
$var wire 32 3" mem_rdata_latched [31:0] $end
$var wire 1 4" mem_la_use_prefetched_high_word $end
$var wire 1 5" mem_done $end
$var reg 1 6" instr_lui $end
$var reg 1 7" instr_auipc $end
$var reg 1 8" instr_jal $end
$var reg 1 9" instr_jalr $end
$var reg 1 :" instr_beq $end
$var reg 1 ;" instr_bne $end
$var reg 1 <" instr_blt $end
$var reg 1 =" instr_bge $end
$var reg 1 >" instr_bltu $end
$var reg 1 ?" instr_bgeu $end
$var reg 1 @" instr_lb $end
$var reg 1 A" instr_lh $end
$var reg 1 B" instr_lw $end
$var reg 1 C" instr_lbu $end
$var wire 1 D" \:X_148 $end
$var wire 1 E" \:X_149 $end
$var wire 1 F" \:X_150 $end
$var wire 1 G" \:X_151 $end
$var wire 1 H" \:X_152 $end
$var wire 1 I" \:X_153 $end
$var wire 1 J" \:X_154 $end
$var wire 1 K" \:X_155 $end
$var wire 1 L" \:X_156 $end
$var wire 1 M" \:X_157 $end
$var wire 1 N" \:X_158 $end
$var wire 1 O" \:X_159 $end
$var wire 1 P" \:X_160 $end
$var reg 1 Q" is_slli_srli_srai $end
$var reg 1 R" is_jalr_addi_slti_sltiu_xori_ori_andi $end
$var reg 1 S" is_sb_sh_sw $end
$var reg 1 T" is_lui_auipc_jal_jalr_addi_add_sub $end
$var reg 1 U" is_slti_blt_slt $end
$var reg 1 V" is_sltiu_bltu_sltu $end
$var reg 1 W" is_beq_bne_blt_bge_bltu_bgeu $end
$var reg 1 X" is_lbu_lhu_lw $end
$var reg 1 Y" is_alu_reg_imm $end
$var reg 1 Z" is_alu_reg_reg $end
$var reg 1 [" is_compare $end
$var wire 1 \" is_rdcycle_rdcycleh_rdinstr_rdinstrh $end
$var wire 1 ]" \:X_230 $end
$var wire 1 ^" \:X_231 $end
$var wire 1 _" \:X_232 $end
$var wire 1 `" \:X_233 $end
$var wire 1 a" \:X_234 $end
$var wire 1 b" \:X_235 $end
$var wire 1 c" \:X_236 $end
$var wire 1 d" \:X_237 $end
$var wire 1 e" \:X_238 $end
$var wire 1 f" \:X_239 $end
$var wire 1 g" \:X_240 $end
$var wire 1 h" \:X_241 $end
$var wire 1 i" \:X_242 $end
$var wire 1 j" \:X_243 $end
$var wire 1 k" \:X_244 $end
$var wire 1 l" \:X_245 $end
$var wire 1 m" \:X_246 $end
$var wire 1 n" \:X_247 $end
$var wire 1 o" \:X_248 $end
$var wire 1 p" \:X_249 $end
$var wire 1 q" \:X_250 $end
$var reg 1 r" mem_do_rdata $end
$var reg 1 s" mem_do_wdata $end
$var wire 1 t" mem_xfer $end
$var reg 1 u" mem_la_secondword $end
$var reg 1 v" pcpi_timeout $end
$var reg 1 w" do_waitirq $end
$var wire 32 x" alu_out [31:0] $end
$var reg 32 y" alu_out_q [31:0] $end
$var wire 1 z" alu_out_0 $end
$var reg 1 {" mem_la_firstword_reg $end
$var reg 1 |" last_mem_valid $end
$var wire 1 }" mem_la_firstword $end
$var reg 1 ~" decoder_trigger $end
$var reg 1 !# decoder_trigger_q $end
$var reg 1 "# decoder_pseudo_trigger $end
$var reg 1 ## decoder_pseudo_trigger_q $end
$var reg 1 $# compressed_instr $end
$var reg 1 %# is_lui_auipc_jal $end
$var reg 1 &# is_lb_lh_lw_lbu_lhu $end
$var reg 1 '# instr_xor $end
$var reg 1 (# instr_srl $end
$var reg 1 )# instr_sra $end
$var reg 1 *# instr_or $end
$var reg 1 +# instr_and $end
$var reg 1 ,# instr_rdcycle $end
$var reg 1 -# instr_rdcycleh $end
$var reg 1 .# instr_rdinstr $end
$var reg 1 /# instr_rdinstrh $end
$var reg 1 0# instr_ecall_ebreak $end
$var reg 1 1# instr_getq $end
$var reg 1 2# instr_setq $end
$var reg 1 3# instr_retirq $end
$var reg 1 4# instr_maskirq $end
$var reg 1 5# instr_waitirq $end
$var reg 1 6# instr_timer $end
$var wire 1 7# instr_trap $end
$var reg 5 8# decoded_rd [4:0] $end
$var reg 1 9# instr_lhu $end
$var reg 1 :# instr_sb $end
$var reg 1 ;# instr_sh $end
$var reg 1 <# instr_sw $end
$var reg 1 =# instr_addi $end
$var reg 1 ># instr_slti $end
$var reg 1 ?# instr_sltiu $end
$var reg 1 @# instr_xori $end
$var reg 1 A# instr_ori $end
$var reg 1 B# instr_andi $end
$var reg 1 C# instr_slli $end
$var reg 1 D# instr_srli $end
$var reg 1 E# instr_srai $end
$var reg 1 F# instr_add $end
$var reg 1 G# instr_sub $end
$var reg 1 H# instr_sll $end
$var reg 1 I# instr_slt $end
$var reg 1 J# instr_sltu $end
$var wire 1 K# \:X_251 $end
$var wire 1 L# \:X_252 $end
$var wire 1 M# \:X_253 $end
$var wire 1 N# \:X_254 $end
$var wire 1 O# \:X_255 $end
$var wire 1 P# \:X_256 $end
$var wire 1 Q# \:X_462 $end
$var wire 1 R# \:X_461 $end
$var wire 1 S# \:X_47 $end
$var wire 1 T# \:X_48 $end
$var wire 1 U# \:X_49 $end
$var wire 1 V# \:X_50 $end
$var wire 1 W# \:X_51 $end
$var wire 1 X# \:X_52 $end
$var wire 1 Y# \:X_53 $end
$var wire 1 Z# \:X_54 $end
$var wire 1 [# \:X_55 $end
$var wire 1 \# \:X_56 $end
$var wire 1 ]# \:X_57 $end
$var wire 1 ^# \:X_58 $end
$var wire 1 _# \:X_59 $end
$var wire 1 `# \:X_60 $end
$var wire 1 a# \:X_61 $end
$var wire 1 b# \:X_62 $end
$var wire 1 c# \:X_63 $end
$var wire 1 d# \:X_129 $end
$var wire 1 e# \:X_130 $end
$var wire 1 f# \:X_131 $end
$var wire 1 g# \:X_132 $end
$var wire 1 h# \:X_133 $end
$var wire 1 i# \:X_134 $end
$var wire 1 j# \:X_135 $end
$var wire 1 k# \:X_136 $end
$var wire 1 l# \:X_137 $end
$var wire 1 m# \:X_138 $end
$var wire 1 n# \:X_139 $end
$var wire 1 o# \:X_140 $end
$var wire 1 p# \:X_141 $end
$var wire 1 q# \:X_142 $end
$var wire 1 r# \:X_143 $end
$var wire 1 s# \:X_144 $end
$var wire 1 t# \:X_145 $end
$var wire 1 u# \:X_146 $end
$var wire 1 v# \:X_147 $end
$var wire 1 w# resetn $end
$var reg 1 x# trap $end
$var reg 1 y# mem_valid $end
$var wire 1 z# mem_ready $end
$var wire 32 {# mem_rdata [31:0] $end
$var wire 1 |# mem_la_read $end
$var reg 1 }# pcpi_valid $end
$var wire 1 ~# \:X_484 $end
$var wire 1 !$ \:X_483 $end
$var wire 1 "$ \:X_482 $end
$var wire 1 #$ \:X_481 $end
$var wire 1 $$ \:X_480 $end
$var wire 1 %$ \:X_479 $end
$var wire 1 &$ \:X_478 $end
$var wire 1 '$ \:X_477 $end
$var wire 1 ($ \:X_476 $end
$var wire 1 )$ \:X_475 $end
$var wire 1 *$ \:X_474 $end
$var wire 1 +$ \:X_473 $end
$var wire 1 ,$ \:X_472 $end
$var wire 1 -$ \:X_471 $end
$var wire 1 .$ \:X_470 $end
$var wire 1 /$ \:X_469 $end
$var wire 1 0$ \:X_468 $end
$var wire 1 1$ \:X_467 $end
$var wire 1 2$ \:X_466 $end
$var wire 1 3$ \:X_465 $end
$var wire 1 4$ \:X_464 $end
$var wire 1 5$ \:X_463 $end
$var reg 32 6$ cached_insn_opcode [31:0] $end
$var reg 8 7$ cpu_state [7:0] $end
$var reg 2 8$ irq_state [1:0] $end
$var reg 1 9$ latched_store $end
$var reg 1 :$ latched_stalu $end
$var reg 1 ;$ latched_branch $end
$var reg 1 <$ latched_compr $end
$var reg 1 =$ latched_is_lu $end
$var reg 1 >$ latched_is_lh $end
$var reg 5 ?$ decoded_rs1 [4:0] $end
$var reg 5 @$ decoded_rs2 [4:0] $end
$var reg 32 A$ decoded_imm [31:0] $end
$var reg 32 B$ decoded_imm_uj [31:0] $end
$var reg 32 C$ q_insn_opcode [31:0] $end
$var reg 1 D$ dbg_next $end
$var wire 1 E$ launch_next_insn $end
$var reg 1 F$ dbg_valid_insn $end
$var wire 1 G$ \:X_220 $end
$var wire 1 H$ \:X_221 $end
$var wire 1 I$ \:X_222 $end
$var wire 1 J$ \:X_223 $end
$var wire 1 K$ \:X_224 $end
$var wire 1 L$ \:X_225 $end
$var wire 1 M$ \:X_226 $end
$var wire 1 N$ \:X_227 $end
$var wire 1 O$ \:X_228 $end
$var wire 1 P$ \:X_229 $end
$var reg 32 Q$ pcpi_insn [31:0] $end
$var wire 32 R$ pcpi_rs1 [31:0] $end
$var wire 32 S$ pcpi_rs2 [31:0] $end
$var reg 1 T$ rvfi_valid $end
$var reg 32 U$ rvfi_insn [31:0] $end
$var wire 1 V$ \:X_400 $end
$var wire 1 W$ \:X_401 $end
$var wire 1 X$ \:X_402 $end
$var wire 1 Y$ \:X_403 $end
$var wire 1 Z$ \:X_404 $end
$var wire 1 [$ \:X_405 $end
$var wire 1 \$ \:X_406 $end
$var wire 1 ]$ \:X_407 $end
$var wire 1 ^$ \:X_408 $end
$var wire 1 _$ \:X_409 $end
$var wire 1 `$ \:X_410 $end
$var wire 1 a$ \:X_411 $end
$var wire 1 b$ \:X_412 $end
$var wire 1 c$ \:X_413 $end
$var wire 1 d$ \:X_414 $end
$var wire 1 e$ \:X_415 $end
$var wire 1 f$ \:X_416 $end
$var wire 1 g$ \:X_417 $end
$var wire 1 h$ \:X_418 $end
$var wire 1 i$ \:X_419 $end
$var wire 1 j$ \:X_420 $end
$var reg 1 k$ prefetched_high_word $end
$var wire 1 l$ clear_prefetched_high_word $end
$var reg 16 m$ mem_16bit_buffer [15:0] $end
$var wire 32 n$ mem_rdata_latched_noshuffle [31:0] $end
$var wire 32 o$ next_pc [31:0] $end
$var reg 32 p$ \cpuregs[0] [31:0] $end
$var reg 32 q$ \cpuregs[1] [31:0] $end
$var reg 32 r$ \cpuregs[2] [31:0] $end
$var reg 32 s$ \cpuregs[3] [31:0] $end
$var wire 1 t$ clk $end
$upscope $end
$var wire 1 u$ reset $end
$var wire 1 v$ mem_ready $end
$var wire 32 w$ mem_rdata [31:0] $end
$var wire 1 x$ rvfi_valid $end
$var wire 32 y$ rvfi_insn [31:0] $end
$var wire 1 z$ clock $end
$upscope $end
$scope module checker_inst $end
$scope module insn_spec $end
$var wire 1 {$ rvfi_valid $end
$var wire 32 |$ rvfi_insn [31:0] $end
$var wire 1 }$ spec_valid $end
$var wire 32 ~$ insn_padding [31:0] $end
$var wire 6 !% insn_funct6 [5:0] $end
$var wire 2 "% insn_funct2 [1:0] $end
$var wire 2 #% insn_opcode [1:0] $end
$upscope $end
$var wire 1 $% spec_valid $end
$var wire 1 %% reset $end
$var wire 1 &% check $end
$var wire 1 '% rvfi_valid $end
$var wire 1 (% valid $end
$var wire 32 )% rvfi_insn [31:0] $end
$var wire 1 *% clock $end
$upscope $end
$var wire 8 +% cycle [7:0] $end
$var wire 1 ,% \:jasper_formal_reset $end
$var wire 32 -% rvfi_insn [31:0] $end
$var wire 1 .% reset $end
$var wire 1 /% rvfi_valid $end
$var reg 8 0% cycle_reg [7:0] $end
$var wire 1 1% \:jasper_formal_clock $end
$var wire 1 2% clock $end
$upscope $end
$enddefinitions $end
#0
12%
1.%
b00000000 +%
#5
02%
#10
12%
b00000001 0%
#15
02%
#20
12%
#25
02%
#30
1!
0"
b00000010000000000100000000110011 #
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
b00100000011111110111111100010001 B
b00101100100000011000010110110010 C
0D
0E
b00000000000000000000000000000000 F
0G
0H
0I
0J
0K
0L
0M
0N
b00000000000000000000000000000000 O
0P
0Q
0R
1S
1T
0U
b00000010000000000100000000110011 V
b00100000011111110111111100010001 W
b00101100100000011000010110110010 X
0Y
0Z
b00000000000000000000000000000000 [
0\
0]
0^
0_
0`
0a
b0000 b
0c
0d
1e
0f
b01111 g
b1111 h
b01001101000000010000010011000011 i
b11111100010001000000000000000000 j
b00000000000000000000100000011111 k
0l
1m
1n
1o
0p
b11111111111111111111111111101111 q
b01000000000000000000000000000000 r
b01000000000000000000000000000000 s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
b00000000000000000000000000000000 P!
b00000000000000000000000000000000 Q!
b00000000000000000000000000000000 R!
b00000000000000000000000000000000 S!
b00000000000000000000000000000000 T!
b00000000000000000000000000000000 U!
b00000000000000000000000000000000 V!
b00000000000000000000000000000000 W!
b01000000000000000000000000000000 X!
b00000000000000000000000000000000 Y!
b00000000000000000000000000000000 Z!
b00000000000000000000000000000000 [!
b00000000000000000000000000000000 \!
0]!
b00000000000000000000000000000000 ^!
0_!
0`!
0a!
b00000000000000000000000000000000 b!
0c!
0d!
0e!
b00000000000000000000000000000000 f!
0g!
0h!
b00 i!
b10 j!
b00000000000000000000000000000100 k!
b11100000001100001001000000000010 l!
0m!
0n!
b0000000000000000000000000000000000000000000000000000000000000000 o!
b0000000000000000000000000000000000000000000000000000000000000000 p!
b00000000000000000000000000000000 q!
b00000000000000000000000000000000 r!
b00100000011111110111111100010001 s!
b00101100100000011000010110110010 t!
b00000000000000000000000000000000 u!
b11111 v!
b00000000000000000000000000000000 w!
b00000010000000000000000000001011 x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
b00000000000000000000000000000000 $"
b00000000000000000000000000000000 %"
b00000000000000000000000000000000 &"
b00000000000000000000000000000000 '"
b00000000000000000000000000000000 ("
b00000000000000000000000000000000 )"
b00000000000000000000000000000000 *"
b00000000000000000000000000000000 +"
b00000000000000000000000000000000 ,"
b00000000000000000000000000000000 -"
b00000000000000000000000000000000 ."
b00000000000000000000000000000000 /"
b00000000000000000000000000000000 0"
b00000000000000000000000000000000 1"
b00000000000000000000000000000000 2"
b11100000001100001001000000000010 3"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
1D"
1E"
1F"
1G"
1H"
1I"
1J"
1K"
0L"
1M"
1N"
1O"
1P"
0Q"
1R"
1S"
0T"
0U"
0V"
0W"
0X"
0Y"
1Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
1l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
b00000000000000000000000000000000 x"
b00000000000000000000000000000000 y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
10#
01#
02#
03#
04#
05#
06#
17#
b10111 8#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
0x#
0y#
0z#
b00000000000000000000010000000000 {#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
b00000000000000000000000000000000 6$
b01000000 7$
b00 8$
09$
0:$
0;$
0<$
0=$
0>$
b11011 ?$
b11011 @$
b11111000000000001000000011101111 A$
b00000000000000000000000000000000 B$
b00000010000000000000000000001011 C$
0D$
0E$
0F$
1G$
1H$
1I$
1J$
1K$
0L$
0M$
0N$
0O$
0P$
b00000010000000000100000000110011 Q$
b00100000011111110111111100010001 R$
b00101100100000011000010110110010 S$
0T$
b00000010000000000000000000001011 U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
b0000000000000000 m$
b11100000001100001001000000000010 n$
b00000000000000000000000000000000 o$
b00000000000000000000000000000000 p$
b00000000000000000000000000000000 q$
b00000000000000000000010000100000 r$
b00000000000000000000000000000000 s$
1t$
0u$
0v$
b00000000000000000000010000000000 w$
0x$
b00000010000000000000000000001011 y$
1z$
0{$
b00000010000000000000000000001011 |$
0}$
b00000000000000000000001000000000 ~$
b000000 !%
b00 "%
b11 #%
0$%
0%%
0&%
0'%
0(%
b00000010000000000000000000001011 )%
1*%
b00000001 +%
0,%
b00000010000000000000000000001011 -%
0.%
0/%
b00000001 0%
11%
12%
#35
0S
0e
0t$
0z$
0*%
01%
02%
#40
1S
1e
b10111 g
0o
b11111111111111111111111111111111 q
b00 j!
b00000000000000000000000000000000 k!
1n!
b0000000000000000000000000000000000000000000000000000000000000001 o!
b00000000000000000000100000000000 u!
1L"
0l"
b00000000000000000000000000000000 {#
1|#
1t$
b00000000000000000000000000000000 w$
1z$
1*%
b00000010 +%
b00000010 0%
11%
12%
#45
0S
0e
0t$
0z$
0*%
01%
02%
#50
1S
1e
b01 i!
b00000000010100010001001110000000 k!
b0000000000000000000000000000000000000000000000000000000000000010 o!
b00000000000000000000000000000000 u!
b00000000010100010001001110000000 3"
15"
1^"
1t"
1y#
1z#
b00000000010100010001001110000000 {#
0|#
1N$
1O$
b00000000010100010001001110000000 n$
1t$
1v$
b00000000010100010001001110000000 w$
1z$
1*%
b00000011 +%
b00000011 0%
11%
12%
#55
0S
0e
0t$
0z$
0*%
01%
02%
#60
1S
1e
b11111110111111111111011111111111 q
b00000000000000000000010000100000 r
b00000000000000000000000000000000 s
b00 i!
b00000000000000000000000000000000 k!
b00011110000000010000001110000000 l!
0n!
b0000000000000000000000000000000000000000000000000000000000000011 o!
b00110010000000000000000000000000 u!
b00000000010100010001001110000000 w!
b00011110000000010000001110000000 3"
05"
0E"
0S"
1Y"
0Z"
1]"
0^"
0t"
1~"
1$#
b01000 8#
0k#
0y#
0z#
b00000000000000000000000000000000 {#
b00010 ?$
b00000 @$
b11111111111111111111110101000000 B$
1E$
0N$
0O$
1k$
b0000000001010001 m$
b00011110000000010000001110000000 n$
1t$
0v$
b00000000000000000000000000000000 w$
1z$
1*%
b00000100 +%
b00000100 0%
11%
12%
#65
0S
0e
0t$
0z$
0*%
01%
02%
#70
b00011110000000010000001110000000 #
1S
b00011110000000010000001110000000 V
1e
b01000 g
b11111111111111111111111111111001 q
1m!
b0000000000000000000000000000000000000000000000000000000000000100 o!
b0000000000000000000000000000000000000000000000000000000000000001 p!
b00000000000000000000000000000010 r!
b00000100000000000000000000000000 u!
b00000000000000000001001110000000 x!
b00000000000000000000000001010001 3"
14"
1E"
0N"
0O"
0]"
1}"
0~"
1!#
00#
07#
1=#
1k#
b00100000 7$
1<$
b00000000000000000000000111100000 A$
1D$
0E$
1F$
b00011110000000010000001110000000 Q$
b00000000000000000000000000000010 o$
1t$
1z$
1*%
b00000101 +%
b00000101 0%
11%
12%
#75
0S
0e
0t$
0z$
0*%
01%
02%
#80
b00000000000000000000010000100000 B
b00000000000000000000000111100000 C
1S
b00000000000000000000010000100000 W
b00000000000000000000000111100000 X
1e
b00000000000000000000011000000000 i
b00000000000000000000010000100000 j
b00000000000000000000010000100000 k
0m
0n
b00000000000000000000000000000000 q
b01 i!
1n!
b0000000000000000000000000000000000000000000000000000000000000101 o!
b00000000000000000000010000100000 s!
b00000000000000000000000111100000 t!
b00000000000000000000000000000000 u!
15"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0P"
1T"
1t"
b00000000000000000000011000000000 x"
1{"
0!#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
1z#
b00000000000000000001001110000000 6$
b00001000 7$
b00000000000000000001001110000000 C$
0D$
b00000000000000000000010000100000 R$
b00000000000000000000000111100000 S$
b00000000000000000001001110000000 U$
b00000000000000000000000000000000 n$
1t$
1v$
b00000000000000000001001110000000 y$
1z$
b00000000000000000001001110000000 |$
b00000000000000000000000000000000 ~$
b000100 !%
b00 #%
b00000000000000000001001110000000 )%
1*%
b00000110 +%
b00000000000000000001001110000000 -%
b00000110 0%
11%
12%
#85
0S
0e
0t$
0z$
0*%
01%
02%
#90
1S
1e
1p
b00000000000000000000011000000000 q
b00000000000000000000000000000000 r
b00 i!
b00000001010000000000000001010001 l!
0m!
0n!
b0000000000000000000000000000000000000000000000000000000000000110 o!
b00000000000000000000000111100000 u!
b00000000000000000000000001010001 w!
b00000001010000000000000001010001 3"
04"
05"
0t"
b00000000000000000000011000000000 y"
0}"
1~"
b00000 8#
0z#
b01000000 7$
19$
1:$
b00000 ?$
b00000000000000000000000010000100 B$
1E$
b0000000000000000 m$
b00000001010000000000000001010001 n$
1t$
0v$
1z$
1*%
b00000111 +%
b00000111 0%
11%
12%
#95
0S
0e
0t$
0z$
0*%
01%
02%
#100
b00000001010000000000000001010001 #
1S
b00000001010000000000000001010001 V
1e
b00000 g
0p
b00000000000000000000000000000000 q
1m!
b0000000000000000000000000000000000000000000000000000000000000111 o!
b0000000000000000000000000000000000000000000000000000000000000010 p!
b00000000000000000000000000000010 q!
b00000000000000000000000000000100 r!
b00000000000000000000000000000000 u!
b00000000000000000000000001010001 x!
b00000000000000000000011000000000 ("
0T"
b00000000000000000000000000000000 x"
0{"
0~"
1!#
1|#
b00100000 7$
09$
0:$
b00000000000000000000000000010100 A$
1D$
0E$
b00000001010000000000000001010001 Q$
1T$
b00000000000000000000000000000100 o$
1t$
1x$
1z$
1{$
1'%
1(%
1*%
b00001000 +%
1/%
b00001000 0%
11%
12%
#105
0S
0e
0t$
0z$
0*%
01%
02%
#110
