
odbiornikManipulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e10  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08004f4c  08004f4c  00014f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f78  08004f78  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08004f78  08004f78  00014f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004f80  08004f80  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f80  08004f80  00014f80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004f84  08004f84  00014f84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08004f88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  20000010  08004f98  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d0  08004f98  000201d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e679  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002251  00000000  00000000  0002e6b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e98  00000000  00000000  00030908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000db0  00000000  00000000  000317a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cf3  00000000  00000000  00032550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000109d8  00000000  00000000  00049243  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e2b9  00000000  00000000  00059c1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e7ed4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ce4  00000000  00000000  000e7f24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000010 	.word	0x20000010
 8000158:	00000000 	.word	0x00000000
 800015c:	08004f34 	.word	0x08004f34

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000014 	.word	0x20000014
 8000178:	08004f34 	.word	0x08004f34

0800017c <__aeabi_frsub>:
 800017c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000180:	e002      	b.n	8000188 <__addsf3>
 8000182:	bf00      	nop

08000184 <__aeabi_fsub>:
 8000184:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000188 <__addsf3>:
 8000188:	0042      	lsls	r2, r0, #1
 800018a:	bf1f      	itttt	ne
 800018c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000190:	ea92 0f03 	teqne	r2, r3
 8000194:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000198:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800019c:	d06a      	beq.n	8000274 <__addsf3+0xec>
 800019e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001a2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80001a6:	bfc1      	itttt	gt
 80001a8:	18d2      	addgt	r2, r2, r3
 80001aa:	4041      	eorgt	r1, r0
 80001ac:	4048      	eorgt	r0, r1
 80001ae:	4041      	eorgt	r1, r0
 80001b0:	bfb8      	it	lt
 80001b2:	425b      	neglt	r3, r3
 80001b4:	2b19      	cmp	r3, #25
 80001b6:	bf88      	it	hi
 80001b8:	4770      	bxhi	lr
 80001ba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80001be:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001c2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001c6:	bf18      	it	ne
 80001c8:	4240      	negne	r0, r0
 80001ca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001d2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001d6:	bf18      	it	ne
 80001d8:	4249      	negne	r1, r1
 80001da:	ea92 0f03 	teq	r2, r3
 80001de:	d03f      	beq.n	8000260 <__addsf3+0xd8>
 80001e0:	f1a2 0201 	sub.w	r2, r2, #1
 80001e4:	fa41 fc03 	asr.w	ip, r1, r3
 80001e8:	eb10 000c 	adds.w	r0, r0, ip
 80001ec:	f1c3 0320 	rsb	r3, r3, #32
 80001f0:	fa01 f103 	lsl.w	r1, r1, r3
 80001f4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001f8:	d502      	bpl.n	8000200 <__addsf3+0x78>
 80001fa:	4249      	negs	r1, r1
 80001fc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000200:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000204:	d313      	bcc.n	800022e <__addsf3+0xa6>
 8000206:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800020a:	d306      	bcc.n	800021a <__addsf3+0x92>
 800020c:	0840      	lsrs	r0, r0, #1
 800020e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000212:	f102 0201 	add.w	r2, r2, #1
 8000216:	2afe      	cmp	r2, #254	; 0xfe
 8000218:	d251      	bcs.n	80002be <__addsf3+0x136>
 800021a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800021e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000222:	bf08      	it	eq
 8000224:	f020 0001 	biceq.w	r0, r0, #1
 8000228:	ea40 0003 	orr.w	r0, r0, r3
 800022c:	4770      	bx	lr
 800022e:	0049      	lsls	r1, r1, #1
 8000230:	eb40 0000 	adc.w	r0, r0, r0
 8000234:	3a01      	subs	r2, #1
 8000236:	bf28      	it	cs
 8000238:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800023c:	d2ed      	bcs.n	800021a <__addsf3+0x92>
 800023e:	fab0 fc80 	clz	ip, r0
 8000242:	f1ac 0c08 	sub.w	ip, ip, #8
 8000246:	ebb2 020c 	subs.w	r2, r2, ip
 800024a:	fa00 f00c 	lsl.w	r0, r0, ip
 800024e:	bfaa      	itet	ge
 8000250:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000254:	4252      	neglt	r2, r2
 8000256:	4318      	orrge	r0, r3
 8000258:	bfbc      	itt	lt
 800025a:	40d0      	lsrlt	r0, r2
 800025c:	4318      	orrlt	r0, r3
 800025e:	4770      	bx	lr
 8000260:	f092 0f00 	teq	r2, #0
 8000264:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000268:	bf06      	itte	eq
 800026a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800026e:	3201      	addeq	r2, #1
 8000270:	3b01      	subne	r3, #1
 8000272:	e7b5      	b.n	80001e0 <__addsf3+0x58>
 8000274:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000278:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800027c:	bf18      	it	ne
 800027e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000282:	d021      	beq.n	80002c8 <__addsf3+0x140>
 8000284:	ea92 0f03 	teq	r2, r3
 8000288:	d004      	beq.n	8000294 <__addsf3+0x10c>
 800028a:	f092 0f00 	teq	r2, #0
 800028e:	bf08      	it	eq
 8000290:	4608      	moveq	r0, r1
 8000292:	4770      	bx	lr
 8000294:	ea90 0f01 	teq	r0, r1
 8000298:	bf1c      	itt	ne
 800029a:	2000      	movne	r0, #0
 800029c:	4770      	bxne	lr
 800029e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80002a2:	d104      	bne.n	80002ae <__addsf3+0x126>
 80002a4:	0040      	lsls	r0, r0, #1
 80002a6:	bf28      	it	cs
 80002a8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80002ac:	4770      	bx	lr
 80002ae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80002b2:	bf3c      	itt	cc
 80002b4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80002b8:	4770      	bxcc	lr
 80002ba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002be:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002c2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002c6:	4770      	bx	lr
 80002c8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002cc:	bf16      	itet	ne
 80002ce:	4608      	movne	r0, r1
 80002d0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002d4:	4601      	movne	r1, r0
 80002d6:	0242      	lsls	r2, r0, #9
 80002d8:	bf06      	itte	eq
 80002da:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002de:	ea90 0f01 	teqeq	r0, r1
 80002e2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_ui2f>:
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e004      	b.n	80002f8 <__aeabi_i2f+0x8>
 80002ee:	bf00      	nop

080002f0 <__aeabi_i2f>:
 80002f0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002f4:	bf48      	it	mi
 80002f6:	4240      	negmi	r0, r0
 80002f8:	ea5f 0c00 	movs.w	ip, r0
 80002fc:	bf08      	it	eq
 80002fe:	4770      	bxeq	lr
 8000300:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000304:	4601      	mov	r1, r0
 8000306:	f04f 0000 	mov.w	r0, #0
 800030a:	e01c      	b.n	8000346 <__aeabi_l2f+0x2a>

0800030c <__aeabi_ul2f>:
 800030c:	ea50 0201 	orrs.w	r2, r0, r1
 8000310:	bf08      	it	eq
 8000312:	4770      	bxeq	lr
 8000314:	f04f 0300 	mov.w	r3, #0
 8000318:	e00a      	b.n	8000330 <__aeabi_l2f+0x14>
 800031a:	bf00      	nop

0800031c <__aeabi_l2f>:
 800031c:	ea50 0201 	orrs.w	r2, r0, r1
 8000320:	bf08      	it	eq
 8000322:	4770      	bxeq	lr
 8000324:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000328:	d502      	bpl.n	8000330 <__aeabi_l2f+0x14>
 800032a:	4240      	negs	r0, r0
 800032c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000330:	ea5f 0c01 	movs.w	ip, r1
 8000334:	bf02      	ittt	eq
 8000336:	4684      	moveq	ip, r0
 8000338:	4601      	moveq	r1, r0
 800033a:	2000      	moveq	r0, #0
 800033c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000340:	bf08      	it	eq
 8000342:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000346:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800034a:	fabc f28c 	clz	r2, ip
 800034e:	3a08      	subs	r2, #8
 8000350:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000354:	db10      	blt.n	8000378 <__aeabi_l2f+0x5c>
 8000356:	fa01 fc02 	lsl.w	ip, r1, r2
 800035a:	4463      	add	r3, ip
 800035c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000368:	fa20 f202 	lsr.w	r2, r0, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	f020 0001 	biceq.w	r0, r0, #1
 8000376:	4770      	bx	lr
 8000378:	f102 0220 	add.w	r2, r2, #32
 800037c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000380:	f1c2 0220 	rsb	r2, r2, #32
 8000384:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000388:	fa21 f202 	lsr.w	r2, r1, r2
 800038c:	eb43 0002 	adc.w	r0, r3, r2
 8000390:	bf08      	it	eq
 8000392:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000396:	4770      	bx	lr

08000398 <__gesf2>:
 8000398:	f04f 3cff 	mov.w	ip, #4294967295
 800039c:	e006      	b.n	80003ac <__cmpsf2+0x4>
 800039e:	bf00      	nop

080003a0 <__lesf2>:
 80003a0:	f04f 0c01 	mov.w	ip, #1
 80003a4:	e002      	b.n	80003ac <__cmpsf2+0x4>
 80003a6:	bf00      	nop

080003a8 <__cmpsf2>:
 80003a8:	f04f 0c01 	mov.w	ip, #1
 80003ac:	f84d cd04 	str.w	ip, [sp, #-4]!
 80003b0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80003b4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003bc:	bf18      	it	ne
 80003be:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003c2:	d011      	beq.n	80003e8 <__cmpsf2+0x40>
 80003c4:	b001      	add	sp, #4
 80003c6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80003ca:	bf18      	it	ne
 80003cc:	ea90 0f01 	teqne	r0, r1
 80003d0:	bf58      	it	pl
 80003d2:	ebb2 0003 	subspl.w	r0, r2, r3
 80003d6:	bf88      	it	hi
 80003d8:	17c8      	asrhi	r0, r1, #31
 80003da:	bf38      	it	cc
 80003dc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80003e0:	bf18      	it	ne
 80003e2:	f040 0001 	orrne.w	r0, r0, #1
 80003e6:	4770      	bx	lr
 80003e8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003ec:	d102      	bne.n	80003f4 <__cmpsf2+0x4c>
 80003ee:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80003f2:	d105      	bne.n	8000400 <__cmpsf2+0x58>
 80003f4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80003f8:	d1e4      	bne.n	80003c4 <__cmpsf2+0x1c>
 80003fa:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80003fe:	d0e1      	beq.n	80003c4 <__cmpsf2+0x1c>
 8000400:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000404:	4770      	bx	lr
 8000406:	bf00      	nop

08000408 <__aeabi_cfrcmple>:
 8000408:	4684      	mov	ip, r0
 800040a:	4608      	mov	r0, r1
 800040c:	4661      	mov	r1, ip
 800040e:	e7ff      	b.n	8000410 <__aeabi_cfcmpeq>

08000410 <__aeabi_cfcmpeq>:
 8000410:	b50f      	push	{r0, r1, r2, r3, lr}
 8000412:	f7ff ffc9 	bl	80003a8 <__cmpsf2>
 8000416:	2800      	cmp	r0, #0
 8000418:	bf48      	it	mi
 800041a:	f110 0f00 	cmnmi.w	r0, #0
 800041e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000420 <__aeabi_fcmpeq>:
 8000420:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000424:	f7ff fff4 	bl	8000410 <__aeabi_cfcmpeq>
 8000428:	bf0c      	ite	eq
 800042a:	2001      	moveq	r0, #1
 800042c:	2000      	movne	r0, #0
 800042e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000432:	bf00      	nop

08000434 <__aeabi_fcmplt>:
 8000434:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000438:	f7ff ffea 	bl	8000410 <__aeabi_cfcmpeq>
 800043c:	bf34      	ite	cc
 800043e:	2001      	movcc	r0, #1
 8000440:	2000      	movcs	r0, #0
 8000442:	f85d fb08 	ldr.w	pc, [sp], #8
 8000446:	bf00      	nop

08000448 <__aeabi_fcmple>:
 8000448:	f84d ed08 	str.w	lr, [sp, #-8]!
 800044c:	f7ff ffe0 	bl	8000410 <__aeabi_cfcmpeq>
 8000450:	bf94      	ite	ls
 8000452:	2001      	movls	r0, #1
 8000454:	2000      	movhi	r0, #0
 8000456:	f85d fb08 	ldr.w	pc, [sp], #8
 800045a:	bf00      	nop

0800045c <__aeabi_fcmpge>:
 800045c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000460:	f7ff ffd2 	bl	8000408 <__aeabi_cfrcmple>
 8000464:	bf94      	ite	ls
 8000466:	2001      	movls	r0, #1
 8000468:	2000      	movhi	r0, #0
 800046a:	f85d fb08 	ldr.w	pc, [sp], #8
 800046e:	bf00      	nop

08000470 <__aeabi_fcmpgt>:
 8000470:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000474:	f7ff ffc8 	bl	8000408 <__aeabi_cfrcmple>
 8000478:	bf34      	ite	cc
 800047a:	2001      	movcc	r0, #1
 800047c:	2000      	movcs	r0, #0
 800047e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000482:	bf00      	nop

08000484 <__aeabi_f2iz>:
 8000484:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000488:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800048c:	d30f      	bcc.n	80004ae <__aeabi_f2iz+0x2a>
 800048e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000492:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000496:	d90d      	bls.n	80004b4 <__aeabi_f2iz+0x30>
 8000498:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800049c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80004a0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80004a4:	fa23 f002 	lsr.w	r0, r3, r2
 80004a8:	bf18      	it	ne
 80004aa:	4240      	negne	r0, r0
 80004ac:	4770      	bx	lr
 80004ae:	f04f 0000 	mov.w	r0, #0
 80004b2:	4770      	bx	lr
 80004b4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80004b8:	d101      	bne.n	80004be <__aeabi_f2iz+0x3a>
 80004ba:	0242      	lsls	r2, r0, #9
 80004bc:	d105      	bne.n	80004ca <__aeabi_f2iz+0x46>
 80004be:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80004c2:	bf08      	it	eq
 80004c4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80004c8:	4770      	bx	lr
 80004ca:	f04f 0000 	mov.w	r0, #0
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_uldivmod>:
 80004d0:	b953      	cbnz	r3, 80004e8 <__aeabi_uldivmod+0x18>
 80004d2:	b94a      	cbnz	r2, 80004e8 <__aeabi_uldivmod+0x18>
 80004d4:	2900      	cmp	r1, #0
 80004d6:	bf08      	it	eq
 80004d8:	2800      	cmpeq	r0, #0
 80004da:	bf1c      	itt	ne
 80004dc:	f04f 31ff 	movne.w	r1, #4294967295
 80004e0:	f04f 30ff 	movne.w	r0, #4294967295
 80004e4:	f000 b976 	b.w	80007d4 <__aeabi_idiv0>
 80004e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80004ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80004f0:	f000 f806 	bl	8000500 <__udivmoddi4>
 80004f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004fc:	b004      	add	sp, #16
 80004fe:	4770      	bx	lr

08000500 <__udivmoddi4>:
 8000500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000504:	9e08      	ldr	r6, [sp, #32]
 8000506:	460d      	mov	r5, r1
 8000508:	4604      	mov	r4, r0
 800050a:	4688      	mov	r8, r1
 800050c:	2b00      	cmp	r3, #0
 800050e:	d14d      	bne.n	80005ac <__udivmoddi4+0xac>
 8000510:	428a      	cmp	r2, r1
 8000512:	4694      	mov	ip, r2
 8000514:	d968      	bls.n	80005e8 <__udivmoddi4+0xe8>
 8000516:	fab2 f282 	clz	r2, r2
 800051a:	b152      	cbz	r2, 8000532 <__udivmoddi4+0x32>
 800051c:	fa01 f302 	lsl.w	r3, r1, r2
 8000520:	f1c2 0120 	rsb	r1, r2, #32
 8000524:	fa20 f101 	lsr.w	r1, r0, r1
 8000528:	fa0c fc02 	lsl.w	ip, ip, r2
 800052c:	ea41 0803 	orr.w	r8, r1, r3
 8000530:	4094      	lsls	r4, r2
 8000532:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000536:	fbb8 f7f1 	udiv	r7, r8, r1
 800053a:	fa1f fe8c 	uxth.w	lr, ip
 800053e:	fb01 8817 	mls	r8, r1, r7, r8
 8000542:	fb07 f00e 	mul.w	r0, r7, lr
 8000546:	0c23      	lsrs	r3, r4, #16
 8000548:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800054c:	4298      	cmp	r0, r3
 800054e:	d90a      	bls.n	8000566 <__udivmoddi4+0x66>
 8000550:	eb1c 0303 	adds.w	r3, ip, r3
 8000554:	f107 35ff 	add.w	r5, r7, #4294967295
 8000558:	f080 811e 	bcs.w	8000798 <__udivmoddi4+0x298>
 800055c:	4298      	cmp	r0, r3
 800055e:	f240 811b 	bls.w	8000798 <__udivmoddi4+0x298>
 8000562:	3f02      	subs	r7, #2
 8000564:	4463      	add	r3, ip
 8000566:	1a1b      	subs	r3, r3, r0
 8000568:	fbb3 f0f1 	udiv	r0, r3, r1
 800056c:	fb01 3310 	mls	r3, r1, r0, r3
 8000570:	fb00 fe0e 	mul.w	lr, r0, lr
 8000574:	b2a4      	uxth	r4, r4
 8000576:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057a:	45a6      	cmp	lr, r4
 800057c:	d90a      	bls.n	8000594 <__udivmoddi4+0x94>
 800057e:	eb1c 0404 	adds.w	r4, ip, r4
 8000582:	f100 33ff 	add.w	r3, r0, #4294967295
 8000586:	f080 8109 	bcs.w	800079c <__udivmoddi4+0x29c>
 800058a:	45a6      	cmp	lr, r4
 800058c:	f240 8106 	bls.w	800079c <__udivmoddi4+0x29c>
 8000590:	4464      	add	r4, ip
 8000592:	3802      	subs	r0, #2
 8000594:	2100      	movs	r1, #0
 8000596:	eba4 040e 	sub.w	r4, r4, lr
 800059a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800059e:	b11e      	cbz	r6, 80005a8 <__udivmoddi4+0xa8>
 80005a0:	2300      	movs	r3, #0
 80005a2:	40d4      	lsrs	r4, r2
 80005a4:	e9c6 4300 	strd	r4, r3, [r6]
 80005a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ac:	428b      	cmp	r3, r1
 80005ae:	d908      	bls.n	80005c2 <__udivmoddi4+0xc2>
 80005b0:	2e00      	cmp	r6, #0
 80005b2:	f000 80ee 	beq.w	8000792 <__udivmoddi4+0x292>
 80005b6:	2100      	movs	r1, #0
 80005b8:	e9c6 0500 	strd	r0, r5, [r6]
 80005bc:	4608      	mov	r0, r1
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	fab3 f183 	clz	r1, r3
 80005c6:	2900      	cmp	r1, #0
 80005c8:	d14a      	bne.n	8000660 <__udivmoddi4+0x160>
 80005ca:	42ab      	cmp	r3, r5
 80005cc:	d302      	bcc.n	80005d4 <__udivmoddi4+0xd4>
 80005ce:	4282      	cmp	r2, r0
 80005d0:	f200 80fc 	bhi.w	80007cc <__udivmoddi4+0x2cc>
 80005d4:	1a84      	subs	r4, r0, r2
 80005d6:	eb65 0303 	sbc.w	r3, r5, r3
 80005da:	2001      	movs	r0, #1
 80005dc:	4698      	mov	r8, r3
 80005de:	2e00      	cmp	r6, #0
 80005e0:	d0e2      	beq.n	80005a8 <__udivmoddi4+0xa8>
 80005e2:	e9c6 4800 	strd	r4, r8, [r6]
 80005e6:	e7df      	b.n	80005a8 <__udivmoddi4+0xa8>
 80005e8:	b902      	cbnz	r2, 80005ec <__udivmoddi4+0xec>
 80005ea:	deff      	udf	#255	; 0xff
 80005ec:	fab2 f282 	clz	r2, r2
 80005f0:	2a00      	cmp	r2, #0
 80005f2:	f040 8091 	bne.w	8000718 <__udivmoddi4+0x218>
 80005f6:	eba1 000c 	sub.w	r0, r1, ip
 80005fa:	2101      	movs	r1, #1
 80005fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000600:	fa1f fe8c 	uxth.w	lr, ip
 8000604:	fbb0 f3f7 	udiv	r3, r0, r7
 8000608:	fb07 0013 	mls	r0, r7, r3, r0
 800060c:	0c25      	lsrs	r5, r4, #16
 800060e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000612:	fb0e f003 	mul.w	r0, lr, r3
 8000616:	42a8      	cmp	r0, r5
 8000618:	d908      	bls.n	800062c <__udivmoddi4+0x12c>
 800061a:	eb1c 0505 	adds.w	r5, ip, r5
 800061e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000622:	d202      	bcs.n	800062a <__udivmoddi4+0x12a>
 8000624:	42a8      	cmp	r0, r5
 8000626:	f200 80ce 	bhi.w	80007c6 <__udivmoddi4+0x2c6>
 800062a:	4643      	mov	r3, r8
 800062c:	1a2d      	subs	r5, r5, r0
 800062e:	fbb5 f0f7 	udiv	r0, r5, r7
 8000632:	fb07 5510 	mls	r5, r7, r0, r5
 8000636:	fb0e fe00 	mul.w	lr, lr, r0
 800063a:	b2a4      	uxth	r4, r4
 800063c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000640:	45a6      	cmp	lr, r4
 8000642:	d908      	bls.n	8000656 <__udivmoddi4+0x156>
 8000644:	eb1c 0404 	adds.w	r4, ip, r4
 8000648:	f100 35ff 	add.w	r5, r0, #4294967295
 800064c:	d202      	bcs.n	8000654 <__udivmoddi4+0x154>
 800064e:	45a6      	cmp	lr, r4
 8000650:	f200 80b6 	bhi.w	80007c0 <__udivmoddi4+0x2c0>
 8000654:	4628      	mov	r0, r5
 8000656:	eba4 040e 	sub.w	r4, r4, lr
 800065a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800065e:	e79e      	b.n	800059e <__udivmoddi4+0x9e>
 8000660:	f1c1 0720 	rsb	r7, r1, #32
 8000664:	408b      	lsls	r3, r1
 8000666:	fa22 fc07 	lsr.w	ip, r2, r7
 800066a:	ea4c 0c03 	orr.w	ip, ip, r3
 800066e:	fa25 fa07 	lsr.w	sl, r5, r7
 8000672:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000676:	fbba f8f9 	udiv	r8, sl, r9
 800067a:	fa20 f307 	lsr.w	r3, r0, r7
 800067e:	fb09 aa18 	mls	sl, r9, r8, sl
 8000682:	408d      	lsls	r5, r1
 8000684:	fa1f fe8c 	uxth.w	lr, ip
 8000688:	431d      	orrs	r5, r3
 800068a:	fa00 f301 	lsl.w	r3, r0, r1
 800068e:	fb08 f00e 	mul.w	r0, r8, lr
 8000692:	0c2c      	lsrs	r4, r5, #16
 8000694:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000698:	42a0      	cmp	r0, r4
 800069a:	fa02 f201 	lsl.w	r2, r2, r1
 800069e:	d90b      	bls.n	80006b8 <__udivmoddi4+0x1b8>
 80006a0:	eb1c 0404 	adds.w	r4, ip, r4
 80006a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80006a8:	f080 8088 	bcs.w	80007bc <__udivmoddi4+0x2bc>
 80006ac:	42a0      	cmp	r0, r4
 80006ae:	f240 8085 	bls.w	80007bc <__udivmoddi4+0x2bc>
 80006b2:	f1a8 0802 	sub.w	r8, r8, #2
 80006b6:	4464      	add	r4, ip
 80006b8:	1a24      	subs	r4, r4, r0
 80006ba:	fbb4 f0f9 	udiv	r0, r4, r9
 80006be:	fb09 4410 	mls	r4, r9, r0, r4
 80006c2:	fb00 fe0e 	mul.w	lr, r0, lr
 80006c6:	b2ad      	uxth	r5, r5
 80006c8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80006cc:	45a6      	cmp	lr, r4
 80006ce:	d908      	bls.n	80006e2 <__udivmoddi4+0x1e2>
 80006d0:	eb1c 0404 	adds.w	r4, ip, r4
 80006d4:	f100 35ff 	add.w	r5, r0, #4294967295
 80006d8:	d26c      	bcs.n	80007b4 <__udivmoddi4+0x2b4>
 80006da:	45a6      	cmp	lr, r4
 80006dc:	d96a      	bls.n	80007b4 <__udivmoddi4+0x2b4>
 80006de:	3802      	subs	r0, #2
 80006e0:	4464      	add	r4, ip
 80006e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80006e6:	fba0 9502 	umull	r9, r5, r0, r2
 80006ea:	eba4 040e 	sub.w	r4, r4, lr
 80006ee:	42ac      	cmp	r4, r5
 80006f0:	46c8      	mov	r8, r9
 80006f2:	46ae      	mov	lr, r5
 80006f4:	d356      	bcc.n	80007a4 <__udivmoddi4+0x2a4>
 80006f6:	d053      	beq.n	80007a0 <__udivmoddi4+0x2a0>
 80006f8:	2e00      	cmp	r6, #0
 80006fa:	d069      	beq.n	80007d0 <__udivmoddi4+0x2d0>
 80006fc:	ebb3 0208 	subs.w	r2, r3, r8
 8000700:	eb64 040e 	sbc.w	r4, r4, lr
 8000704:	fa22 f301 	lsr.w	r3, r2, r1
 8000708:	fa04 f707 	lsl.w	r7, r4, r7
 800070c:	431f      	orrs	r7, r3
 800070e:	40cc      	lsrs	r4, r1
 8000710:	e9c6 7400 	strd	r7, r4, [r6]
 8000714:	2100      	movs	r1, #0
 8000716:	e747      	b.n	80005a8 <__udivmoddi4+0xa8>
 8000718:	fa0c fc02 	lsl.w	ip, ip, r2
 800071c:	f1c2 0120 	rsb	r1, r2, #32
 8000720:	fa25 f301 	lsr.w	r3, r5, r1
 8000724:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000728:	fa20 f101 	lsr.w	r1, r0, r1
 800072c:	4095      	lsls	r5, r2
 800072e:	430d      	orrs	r5, r1
 8000730:	fbb3 f1f7 	udiv	r1, r3, r7
 8000734:	fb07 3311 	mls	r3, r7, r1, r3
 8000738:	fa1f fe8c 	uxth.w	lr, ip
 800073c:	0c28      	lsrs	r0, r5, #16
 800073e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000742:	fb01 f30e 	mul.w	r3, r1, lr
 8000746:	4283      	cmp	r3, r0
 8000748:	fa04 f402 	lsl.w	r4, r4, r2
 800074c:	d908      	bls.n	8000760 <__udivmoddi4+0x260>
 800074e:	eb1c 0000 	adds.w	r0, ip, r0
 8000752:	f101 38ff 	add.w	r8, r1, #4294967295
 8000756:	d22f      	bcs.n	80007b8 <__udivmoddi4+0x2b8>
 8000758:	4283      	cmp	r3, r0
 800075a:	d92d      	bls.n	80007b8 <__udivmoddi4+0x2b8>
 800075c:	3902      	subs	r1, #2
 800075e:	4460      	add	r0, ip
 8000760:	1ac0      	subs	r0, r0, r3
 8000762:	fbb0 f3f7 	udiv	r3, r0, r7
 8000766:	fb07 0013 	mls	r0, r7, r3, r0
 800076a:	b2ad      	uxth	r5, r5
 800076c:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000770:	fb03 f00e 	mul.w	r0, r3, lr
 8000774:	42a8      	cmp	r0, r5
 8000776:	d908      	bls.n	800078a <__udivmoddi4+0x28a>
 8000778:	eb1c 0505 	adds.w	r5, ip, r5
 800077c:	f103 38ff 	add.w	r8, r3, #4294967295
 8000780:	d216      	bcs.n	80007b0 <__udivmoddi4+0x2b0>
 8000782:	42a8      	cmp	r0, r5
 8000784:	d914      	bls.n	80007b0 <__udivmoddi4+0x2b0>
 8000786:	3b02      	subs	r3, #2
 8000788:	4465      	add	r5, ip
 800078a:	1a28      	subs	r0, r5, r0
 800078c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000790:	e738      	b.n	8000604 <__udivmoddi4+0x104>
 8000792:	4631      	mov	r1, r6
 8000794:	4630      	mov	r0, r6
 8000796:	e707      	b.n	80005a8 <__udivmoddi4+0xa8>
 8000798:	462f      	mov	r7, r5
 800079a:	e6e4      	b.n	8000566 <__udivmoddi4+0x66>
 800079c:	4618      	mov	r0, r3
 800079e:	e6f9      	b.n	8000594 <__udivmoddi4+0x94>
 80007a0:	454b      	cmp	r3, r9
 80007a2:	d2a9      	bcs.n	80006f8 <__udivmoddi4+0x1f8>
 80007a4:	ebb9 0802 	subs.w	r8, r9, r2
 80007a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80007ac:	3801      	subs	r0, #1
 80007ae:	e7a3      	b.n	80006f8 <__udivmoddi4+0x1f8>
 80007b0:	4643      	mov	r3, r8
 80007b2:	e7ea      	b.n	800078a <__udivmoddi4+0x28a>
 80007b4:	4628      	mov	r0, r5
 80007b6:	e794      	b.n	80006e2 <__udivmoddi4+0x1e2>
 80007b8:	4641      	mov	r1, r8
 80007ba:	e7d1      	b.n	8000760 <__udivmoddi4+0x260>
 80007bc:	46d0      	mov	r8, sl
 80007be:	e77b      	b.n	80006b8 <__udivmoddi4+0x1b8>
 80007c0:	4464      	add	r4, ip
 80007c2:	3802      	subs	r0, #2
 80007c4:	e747      	b.n	8000656 <__udivmoddi4+0x156>
 80007c6:	3b02      	subs	r3, #2
 80007c8:	4465      	add	r5, ip
 80007ca:	e72f      	b.n	800062c <__udivmoddi4+0x12c>
 80007cc:	4608      	mov	r0, r1
 80007ce:	e706      	b.n	80005de <__udivmoddi4+0xde>
 80007d0:	4631      	mov	r1, r6
 80007d2:	e6e9      	b.n	80005a8 <__udivmoddi4+0xa8>

080007d4 <__aeabi_idiv0>:
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop

080007d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b08a      	sub	sp, #40	; 0x28
 80007dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007de:	f107 0314 	add.w	r3, r7, #20
 80007e2:	2200      	movs	r2, #0
 80007e4:	601a      	str	r2, [r3, #0]
 80007e6:	605a      	str	r2, [r3, #4]
 80007e8:	609a      	str	r2, [r3, #8]
 80007ea:	60da      	str	r2, [r3, #12]
 80007ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ee:	4b50      	ldr	r3, [pc, #320]	; (8000930 <MX_GPIO_Init+0x158>)
 80007f0:	69db      	ldr	r3, [r3, #28]
 80007f2:	4a4f      	ldr	r2, [pc, #316]	; (8000930 <MX_GPIO_Init+0x158>)
 80007f4:	f043 0304 	orr.w	r3, r3, #4
 80007f8:	61d3      	str	r3, [r2, #28]
 80007fa:	4b4d      	ldr	r3, [pc, #308]	; (8000930 <MX_GPIO_Init+0x158>)
 80007fc:	69db      	ldr	r3, [r3, #28]
 80007fe:	f003 0304 	and.w	r3, r3, #4
 8000802:	613b      	str	r3, [r7, #16]
 8000804:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000806:	4b4a      	ldr	r3, [pc, #296]	; (8000930 <MX_GPIO_Init+0x158>)
 8000808:	69db      	ldr	r3, [r3, #28]
 800080a:	4a49      	ldr	r2, [pc, #292]	; (8000930 <MX_GPIO_Init+0x158>)
 800080c:	f043 0320 	orr.w	r3, r3, #32
 8000810:	61d3      	str	r3, [r2, #28]
 8000812:	4b47      	ldr	r3, [pc, #284]	; (8000930 <MX_GPIO_Init+0x158>)
 8000814:	69db      	ldr	r3, [r3, #28]
 8000816:	f003 0320 	and.w	r3, r3, #32
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081e:	4b44      	ldr	r3, [pc, #272]	; (8000930 <MX_GPIO_Init+0x158>)
 8000820:	69db      	ldr	r3, [r3, #28]
 8000822:	4a43      	ldr	r2, [pc, #268]	; (8000930 <MX_GPIO_Init+0x158>)
 8000824:	f043 0301 	orr.w	r3, r3, #1
 8000828:	61d3      	str	r3, [r2, #28]
 800082a:	4b41      	ldr	r3, [pc, #260]	; (8000930 <MX_GPIO_Init+0x158>)
 800082c:	69db      	ldr	r3, [r3, #28]
 800082e:	f003 0301 	and.w	r3, r3, #1
 8000832:	60bb      	str	r3, [r7, #8]
 8000834:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000836:	4b3e      	ldr	r3, [pc, #248]	; (8000930 <MX_GPIO_Init+0x158>)
 8000838:	69db      	ldr	r3, [r3, #28]
 800083a:	4a3d      	ldr	r2, [pc, #244]	; (8000930 <MX_GPIO_Init+0x158>)
 800083c:	f043 0302 	orr.w	r3, r3, #2
 8000840:	61d3      	str	r3, [r2, #28]
 8000842:	4b3b      	ldr	r3, [pc, #236]	; (8000930 <MX_GPIO_Init+0x158>)
 8000844:	69db      	ldr	r3, [r3, #28]
 8000846:	f003 0302 	and.w	r3, r3, #2
 800084a:	607b      	str	r3, [r7, #4]
 800084c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800084e:	4b38      	ldr	r3, [pc, #224]	; (8000930 <MX_GPIO_Init+0x158>)
 8000850:	69db      	ldr	r3, [r3, #28]
 8000852:	4a37      	ldr	r2, [pc, #220]	; (8000930 <MX_GPIO_Init+0x158>)
 8000854:	f043 0308 	orr.w	r3, r3, #8
 8000858:	61d3      	str	r3, [r2, #28]
 800085a:	4b35      	ldr	r3, [pc, #212]	; (8000930 <MX_GPIO_Init+0x158>)
 800085c:	69db      	ldr	r3, [r3, #28]
 800085e:	f003 0308 	and.w	r3, r3, #8
 8000862:	603b      	str	r3, [r7, #0]
 8000864:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, L_D1_Pin|Czlon4_D1_Pin|Czlon3_D2_Pin|Czlon2_D2_Pin
 8000866:	2200      	movs	r2, #0
 8000868:	f241 51e4 	movw	r1, #5604	; 0x15e4
 800086c:	4831      	ldr	r0, [pc, #196]	; (8000934 <MX_GPIO_Init+0x15c>)
 800086e:	f002 f8ef 	bl	8002a50 <HAL_GPIO_WritePin>
                          |Czlon3_D1_Pin|L_D2_Pin|R_D2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Czlon1_D2_Pin|Czlon2_D1_Pin|Czlon5_D1_Pin
 8000872:	2200      	movs	r2, #0
 8000874:	f44f 51d9 	mov.w	r1, #6944	; 0x1b20
 8000878:	482f      	ldr	r0, [pc, #188]	; (8000938 <MX_GPIO_Init+0x160>)
 800087a:	f002 f8e9 	bl	8002a50 <HAL_GPIO_WritePin>
                          |Czlon4_D2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CE_Pin|CSN_Pin|Czlon1_D1_Pin|Czlon5_D2_Pin
 800087e:	2200      	movs	r2, #0
 8000880:	f241 4136 	movw	r1, #5174	; 0x1436
 8000884:	482d      	ldr	r0, [pc, #180]	; (800093c <MX_GPIO_Init+0x164>)
 8000886:	f002 f8e3 	bl	8002a50 <HAL_GPIO_WritePin>
                          |Podstawa_D2_Pin|Podstawa_D1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(R_D1_GPIO_Port, R_D1_Pin, GPIO_PIN_RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	2104      	movs	r1, #4
 800088e:	482c      	ldr	r0, [pc, #176]	; (8000940 <MX_GPIO_Init+0x168>)
 8000890:	f002 f8de 	bl	8002a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000894:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800089a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800089e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008a4:	f107 0314 	add.w	r3, r7, #20
 80008a8:	4619      	mov	r1, r3
 80008aa:	4822      	ldr	r0, [pc, #136]	; (8000934 <MX_GPIO_Init+0x15c>)
 80008ac:	f001 ff40 	bl	8002730 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = L_D1_Pin|Czlon4_D1_Pin|Czlon3_D2_Pin|Czlon2_D2_Pin
 80008b0:	f241 53e4 	movw	r3, #5604	; 0x15e4
 80008b4:	617b      	str	r3, [r7, #20]
                          |Czlon3_D1_Pin|L_D2_Pin|R_D2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b6:	2301      	movs	r3, #1
 80008b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008be:	2300      	movs	r3, #0
 80008c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008c2:	f107 0314 	add.w	r3, r7, #20
 80008c6:	4619      	mov	r1, r3
 80008c8:	481a      	ldr	r0, [pc, #104]	; (8000934 <MX_GPIO_Init+0x15c>)
 80008ca:	f001 ff31 	bl	8002730 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|Czlon1_D2_Pin|Czlon2_D1_Pin|Czlon5_D1_Pin
 80008ce:	f44f 53d9 	mov.w	r3, #6944	; 0x1b20
 80008d2:	617b      	str	r3, [r7, #20]
                          |Czlon4_D2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d4:	2301      	movs	r3, #1
 80008d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d8:	2300      	movs	r3, #0
 80008da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008dc:	2300      	movs	r3, #0
 80008de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e0:	f107 0314 	add.w	r3, r7, #20
 80008e4:	4619      	mov	r1, r3
 80008e6:	4814      	ldr	r0, [pc, #80]	; (8000938 <MX_GPIO_Init+0x160>)
 80008e8:	f001 ff22 	bl	8002730 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = CE_Pin|CSN_Pin|Czlon1_D1_Pin|Czlon5_D2_Pin
 80008ec:	f241 4336 	movw	r3, #5174	; 0x1436
 80008f0:	617b      	str	r3, [r7, #20]
                          |Podstawa_D2_Pin|Podstawa_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f2:	2301      	movs	r3, #1
 80008f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fa:	2300      	movs	r3, #0
 80008fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008fe:	f107 0314 	add.w	r3, r7, #20
 8000902:	4619      	mov	r1, r3
 8000904:	480d      	ldr	r0, [pc, #52]	; (800093c <MX_GPIO_Init+0x164>)
 8000906:	f001 ff13 	bl	8002730 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = R_D1_Pin;
 800090a:	2304      	movs	r3, #4
 800090c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090e:	2301      	movs	r3, #1
 8000910:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	2300      	movs	r3, #0
 8000914:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000916:	2300      	movs	r3, #0
 8000918:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(R_D1_GPIO_Port, &GPIO_InitStruct);
 800091a:	f107 0314 	add.w	r3, r7, #20
 800091e:	4619      	mov	r1, r3
 8000920:	4807      	ldr	r0, [pc, #28]	; (8000940 <MX_GPIO_Init+0x168>)
 8000922:	f001 ff05 	bl	8002730 <HAL_GPIO_Init>

}
 8000926:	bf00      	nop
 8000928:	3728      	adds	r7, #40	; 0x28
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	40023800 	.word	0x40023800
 8000934:	40020800 	.word	0x40020800
 8000938:	40020000 	.word	0x40020000
 800093c:	40020400 	.word	0x40020400
 8000940:	40020c00 	.word	0x40020c00

08000944 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000948:	f001 fd7d 	bl	8002446 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800094c:	f000 f932 	bl	8000bb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000950:	f7ff ff42 	bl	80007d8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000954:	f001 fce4 	bl	8002320 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000958:	f001 f994 	bl	8001c84 <MX_SPI2_Init>
  MX_TIM3_Init();
 800095c:	f001 fa6a 	bl	8001e34 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000960:	f001 faf2 	bl	8001f48 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000964:	f001 fb84 	bl	8002070 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  //nRF initialize and settings

  nRF24_Init(&hspi2);
 8000968:	4888      	ldr	r0, [pc, #544]	; (8000b8c <main+0x248>)
 800096a:	f001 f945 	bl	8001bf8 <nRF24_Init>
  nRF24_SetRXAddress(0, "Odb");
 800096e:	4988      	ldr	r1, [pc, #544]	; (8000b90 <main+0x24c>)
 8000970:	2000      	movs	r0, #0
 8000972:	f001 f886 	bl	8001a82 <nRF24_SetRXAddress>
  nRF24_SetTXAddress("Nad");
 8000976:	4887      	ldr	r0, [pc, #540]	; (8000b94 <main+0x250>)
 8000978:	f001 f8bc 	bl	8001af4 <nRF24_SetTXAddress>
  nRF24_RX_Mode();
 800097c:	f000 fed0 	bl	8001720 <nRF24_RX_Mode>

  //Set timer 2 to PWM function

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000980:	2100      	movs	r1, #0
 8000982:	4885      	ldr	r0, [pc, #532]	; (8000b98 <main+0x254>)
 8000984:	f003 fcd8 	bl	8004338 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000988:	2104      	movs	r1, #4
 800098a:	4883      	ldr	r0, [pc, #524]	; (8000b98 <main+0x254>)
 800098c:	f003 fcd4 	bl	8004338 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000990:	2108      	movs	r1, #8
 8000992:	4881      	ldr	r0, [pc, #516]	; (8000b98 <main+0x254>)
 8000994:	f003 fcd0 	bl	8004338 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8000998:	210c      	movs	r1, #12
 800099a:	487f      	ldr	r0, [pc, #508]	; (8000b98 <main+0x254>)
 800099c:	f003 fccc 	bl	8004338 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80009a0:	2100      	movs	r1, #0
 80009a2:	487e      	ldr	r0, [pc, #504]	; (8000b9c <main+0x258>)
 80009a4:	f003 fcc8 	bl	8004338 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80009a8:	2104      	movs	r1, #4
 80009aa:	487c      	ldr	r0, [pc, #496]	; (8000b9c <main+0x258>)
 80009ac:	f003 fcc4 	bl	8004338 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80009b0:	2108      	movs	r1, #8
 80009b2:	487a      	ldr	r0, [pc, #488]	; (8000b9c <main+0x258>)
 80009b4:	f003 fcc0 	bl	8004338 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 80009b8:	2104      	movs	r1, #4
 80009ba:	4879      	ldr	r0, [pc, #484]	; (8000ba0 <main+0x25c>)
 80009bc:	f003 fcbc 	bl	8004338 <HAL_TIM_PWM_Start>
  time = HAL_GetTick();
 80009c0:	f001 fda6 	bl	8002510 <HAL_GetTick>
 80009c4:	4603      	mov	r3, r0
 80009c6:	4a77      	ldr	r2, [pc, #476]	; (8000ba4 <main+0x260>)
 80009c8:	6013      	str	r3, [r2, #0]
  timereset = HAL_GetTick();
 80009ca:	f001 fda1 	bl	8002510 <HAL_GetTick>
 80009ce:	4603      	mov	r3, r0
 80009d0:	4a75      	ldr	r2, [pc, #468]	; (8000ba8 <main+0x264>)
 80009d2:	6013      	str	r3, [r2, #0]
  stoppodst();
 80009d4:	f000 f9d4 	bl	8000d80 <stoppodst>
  stopczlon5();
 80009d8:	f000 fb08 	bl	8000fec <stopczlon5>
  stopczlon1();
 80009dc:	f000 fa0c 	bl	8000df8 <stopczlon1>
  stopczlon2();
 80009e0:	f000 fa4a 	bl	8000e78 <stopczlon2>
  stopczlon3();
 80009e4:	f000 fa84 	bl	8000ef0 <stopczlon3>
  stopczlon4();
 80009e8:	f000 fac0 	bl	8000f6c <stopczlon4>
  stopLmotorF();
 80009ec:	f000 fb3a 	bl	8001064 <stopLmotorF>
  stopRmotorF();
 80009f0:	f000 fb76 	bl	80010e0 <stopRmotorF>
  {


	  //Check if there is receive message

	  if(nRF24_RXAvailible())
 80009f4:	f001 f8e0 	bl	8001bb8 <nRF24_RXAvailible>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d019      	beq.n	8000a32 <main+0xee>
	  	  	  {
		  	  //if working blink diode once per second
		  	  	 if (HAL_GetTick()-time >1000)
 80009fe:	f001 fd87 	bl	8002510 <HAL_GetTick>
 8000a02:	4602      	mov	r2, r0
 8000a04:	4b67      	ldr	r3, [pc, #412]	; (8000ba4 <main+0x260>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	1ad3      	subs	r3, r2, r3
 8000a0a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a0e:	d908      	bls.n	8000a22 <main+0xde>
		  	  	 {
		  	  		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000a10:	2120      	movs	r1, #32
 8000a12:	4866      	ldr	r0, [pc, #408]	; (8000bac <main+0x268>)
 8000a14:	f002 f834 	bl	8002a80 <HAL_GPIO_TogglePin>
		  	  		time = HAL_GetTick();
 8000a18:	f001 fd7a 	bl	8002510 <HAL_GetTick>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	4a61      	ldr	r2, [pc, #388]	; (8000ba4 <main+0x260>)
 8000a20:	6013      	str	r3, [r2, #0]
		  	  	 }
		  	  	 //read received data and save to nrfdata variable
	  	  		 nRF24_ReadRXPaylaod(nrfdata);
 8000a22:	4863      	ldr	r0, [pc, #396]	; (8000bb0 <main+0x26c>)
 8000a24:	f001 f8ac 	bl	8001b80 <nRF24_ReadRXPaylaod>
	  	  		 timereset = HAL_GetTick();
 8000a28:	f001 fd72 	bl	8002510 <HAL_GetTick>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	4a5e      	ldr	r2, [pc, #376]	; (8000ba8 <main+0x264>)
 8000a30:	6013      	str	r3, [r2, #0]

	  	  	  }
	  //if there is no signal restart nRF24 and stop motor
	  if(HAL_GetTick()-timereset > 500)
 8000a32:	f001 fd6d 	bl	8002510 <HAL_GetTick>
 8000a36:	4602      	mov	r2, r0
 8000a38:	4b5b      	ldr	r3, [pc, #364]	; (8000ba8 <main+0x264>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	1ad3      	subs	r3, r2, r3
 8000a3e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000a42:	d91c      	bls.n	8000a7e <main+0x13a>
	  {
		  nRF24_Init(&hspi2);
 8000a44:	4851      	ldr	r0, [pc, #324]	; (8000b8c <main+0x248>)
 8000a46:	f001 f8d7 	bl	8001bf8 <nRF24_Init>
		  nRF24_SetRXAddress(0, "Odb");
 8000a4a:	4951      	ldr	r1, [pc, #324]	; (8000b90 <main+0x24c>)
 8000a4c:	2000      	movs	r0, #0
 8000a4e:	f001 f818 	bl	8001a82 <nRF24_SetRXAddress>
		  nRF24_SetTXAddress("Nad");
 8000a52:	4850      	ldr	r0, [pc, #320]	; (8000b94 <main+0x250>)
 8000a54:	f001 f84e 	bl	8001af4 <nRF24_SetTXAddress>
		  nRF24_RX_Mode();
 8000a58:	f000 fe62 	bl	8001720 <nRF24_RX_Mode>
		  stoppodst();
 8000a5c:	f000 f990 	bl	8000d80 <stoppodst>
		  stopczlon5();
 8000a60:	f000 fac4 	bl	8000fec <stopczlon5>
		  stopczlon1();
 8000a64:	f000 f9c8 	bl	8000df8 <stopczlon1>
		  stopczlon2();
 8000a68:	f000 fa06 	bl	8000e78 <stopczlon2>
		  stopczlon3();
 8000a6c:	f000 fa40 	bl	8000ef0 <stopczlon3>
		  stopczlon4();
 8000a70:	f000 fa7c 	bl	8000f6c <stopczlon4>
		  stopLmotorF();
 8000a74:	f000 faf6 	bl	8001064 <stopLmotorF>
		  stopRmotorF();
 8000a78:	f000 fb32 	bl	80010e0 <stopRmotorF>
 8000a7c:	e7ba      	b.n	80009f4 <main+0xb0>



	  }
	  else if (nrfdata[14] == 34 && (nrfdata[0] == 48 || nrfdata[0] == 49) &&
 8000a7e:	4b4c      	ldr	r3, [pc, #304]	; (8000bb0 <main+0x26c>)
 8000a80:	7b9b      	ldrb	r3, [r3, #14]
 8000a82:	2b22      	cmp	r3, #34	; 0x22
 8000a84:	d1b6      	bne.n	80009f4 <main+0xb0>
 8000a86:	4b4a      	ldr	r3, [pc, #296]	; (8000bb0 <main+0x26c>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	2b30      	cmp	r3, #48	; 0x30
 8000a8c:	d003      	beq.n	8000a96 <main+0x152>
 8000a8e:	4b48      	ldr	r3, [pc, #288]	; (8000bb0 <main+0x26c>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	2b31      	cmp	r3, #49	; 0x31
 8000a94:	d1ae      	bne.n	80009f4 <main+0xb0>
			  (nrfdata[1] == 50 || nrfdata[1] == 48) && (nrfdata[2] == 51 || nrfdata[2] == 48 || nrfdata[2] == 52 ) &&
 8000a96:	4b46      	ldr	r3, [pc, #280]	; (8000bb0 <main+0x26c>)
 8000a98:	785b      	ldrb	r3, [r3, #1]
	  else if (nrfdata[14] == 34 && (nrfdata[0] == 48 || nrfdata[0] == 49) &&
 8000a9a:	2b32      	cmp	r3, #50	; 0x32
 8000a9c:	d003      	beq.n	8000aa6 <main+0x162>
			  (nrfdata[1] == 50 || nrfdata[1] == 48) && (nrfdata[2] == 51 || nrfdata[2] == 48 || nrfdata[2] == 52 ) &&
 8000a9e:	4b44      	ldr	r3, [pc, #272]	; (8000bb0 <main+0x26c>)
 8000aa0:	785b      	ldrb	r3, [r3, #1]
 8000aa2:	2b30      	cmp	r3, #48	; 0x30
 8000aa4:	d1a6      	bne.n	80009f4 <main+0xb0>
 8000aa6:	4b42      	ldr	r3, [pc, #264]	; (8000bb0 <main+0x26c>)
 8000aa8:	789b      	ldrb	r3, [r3, #2]
 8000aaa:	2b33      	cmp	r3, #51	; 0x33
 8000aac:	d007      	beq.n	8000abe <main+0x17a>
 8000aae:	4b40      	ldr	r3, [pc, #256]	; (8000bb0 <main+0x26c>)
 8000ab0:	789b      	ldrb	r3, [r3, #2]
 8000ab2:	2b30      	cmp	r3, #48	; 0x30
 8000ab4:	d003      	beq.n	8000abe <main+0x17a>
 8000ab6:	4b3e      	ldr	r3, [pc, #248]	; (8000bb0 <main+0x26c>)
 8000ab8:	789b      	ldrb	r3, [r3, #2]
 8000aba:	2b34      	cmp	r3, #52	; 0x34
 8000abc:	d19a      	bne.n	80009f4 <main+0xb0>
			  (nrfdata[3] == 53 || nrfdata[3] == 48 || nrfdata[3] == 54) && (nrfdata[4] == 55 || nrfdata[4] == 48 || nrfdata[4] == 56) &&
 8000abe:	4b3c      	ldr	r3, [pc, #240]	; (8000bb0 <main+0x26c>)
 8000ac0:	78db      	ldrb	r3, [r3, #3]
			  (nrfdata[1] == 50 || nrfdata[1] == 48) && (nrfdata[2] == 51 || nrfdata[2] == 48 || nrfdata[2] == 52 ) &&
 8000ac2:	2b35      	cmp	r3, #53	; 0x35
 8000ac4:	d007      	beq.n	8000ad6 <main+0x192>
			  (nrfdata[3] == 53 || nrfdata[3] == 48 || nrfdata[3] == 54) && (nrfdata[4] == 55 || nrfdata[4] == 48 || nrfdata[4] == 56) &&
 8000ac6:	4b3a      	ldr	r3, [pc, #232]	; (8000bb0 <main+0x26c>)
 8000ac8:	78db      	ldrb	r3, [r3, #3]
 8000aca:	2b30      	cmp	r3, #48	; 0x30
 8000acc:	d003      	beq.n	8000ad6 <main+0x192>
 8000ace:	4b38      	ldr	r3, [pc, #224]	; (8000bb0 <main+0x26c>)
 8000ad0:	78db      	ldrb	r3, [r3, #3]
 8000ad2:	2b36      	cmp	r3, #54	; 0x36
 8000ad4:	d18e      	bne.n	80009f4 <main+0xb0>
 8000ad6:	4b36      	ldr	r3, [pc, #216]	; (8000bb0 <main+0x26c>)
 8000ad8:	791b      	ldrb	r3, [r3, #4]
 8000ada:	2b37      	cmp	r3, #55	; 0x37
 8000adc:	d007      	beq.n	8000aee <main+0x1aa>
 8000ade:	4b34      	ldr	r3, [pc, #208]	; (8000bb0 <main+0x26c>)
 8000ae0:	791b      	ldrb	r3, [r3, #4]
 8000ae2:	2b30      	cmp	r3, #48	; 0x30
 8000ae4:	d003      	beq.n	8000aee <main+0x1aa>
 8000ae6:	4b32      	ldr	r3, [pc, #200]	; (8000bb0 <main+0x26c>)
 8000ae8:	791b      	ldrb	r3, [r3, #4]
 8000aea:	2b38      	cmp	r3, #56	; 0x38
 8000aec:	d182      	bne.n	80009f4 <main+0xb0>
			  (nrfdata[5] == 57 || nrfdata[5] == 48 || nrfdata[5] == 58) && (nrfdata[8] == 59 || nrfdata[8] == 61 || nrfdata[8] == 60) &&
 8000aee:	4b30      	ldr	r3, [pc, #192]	; (8000bb0 <main+0x26c>)
 8000af0:	795b      	ldrb	r3, [r3, #5]
			  (nrfdata[3] == 53 || nrfdata[3] == 48 || nrfdata[3] == 54) && (nrfdata[4] == 55 || nrfdata[4] == 48 || nrfdata[4] == 56) &&
 8000af2:	2b39      	cmp	r3, #57	; 0x39
 8000af4:	d008      	beq.n	8000b08 <main+0x1c4>
			  (nrfdata[5] == 57 || nrfdata[5] == 48 || nrfdata[5] == 58) && (nrfdata[8] == 59 || nrfdata[8] == 61 || nrfdata[8] == 60) &&
 8000af6:	4b2e      	ldr	r3, [pc, #184]	; (8000bb0 <main+0x26c>)
 8000af8:	795b      	ldrb	r3, [r3, #5]
 8000afa:	2b30      	cmp	r3, #48	; 0x30
 8000afc:	d004      	beq.n	8000b08 <main+0x1c4>
 8000afe:	4b2c      	ldr	r3, [pc, #176]	; (8000bb0 <main+0x26c>)
 8000b00:	795b      	ldrb	r3, [r3, #5]
 8000b02:	2b3a      	cmp	r3, #58	; 0x3a
 8000b04:	f47f af76 	bne.w	80009f4 <main+0xb0>
 8000b08:	4b29      	ldr	r3, [pc, #164]	; (8000bb0 <main+0x26c>)
 8000b0a:	7a1b      	ldrb	r3, [r3, #8]
 8000b0c:	2b3b      	cmp	r3, #59	; 0x3b
 8000b0e:	d008      	beq.n	8000b22 <main+0x1de>
 8000b10:	4b27      	ldr	r3, [pc, #156]	; (8000bb0 <main+0x26c>)
 8000b12:	7a1b      	ldrb	r3, [r3, #8]
 8000b14:	2b3d      	cmp	r3, #61	; 0x3d
 8000b16:	d004      	beq.n	8000b22 <main+0x1de>
 8000b18:	4b25      	ldr	r3, [pc, #148]	; (8000bb0 <main+0x26c>)
 8000b1a:	7a1b      	ldrb	r3, [r3, #8]
 8000b1c:	2b3c      	cmp	r3, #60	; 0x3c
 8000b1e:	f47f af69 	bne.w	80009f4 <main+0xb0>
			  (nrfdata[9] == 64 || nrfdata[9] == 62 || nrfdata[9] == 63)&&
 8000b22:	4b23      	ldr	r3, [pc, #140]	; (8000bb0 <main+0x26c>)
 8000b24:	7a5b      	ldrb	r3, [r3, #9]
			  (nrfdata[5] == 57 || nrfdata[5] == 48 || nrfdata[5] == 58) && (nrfdata[8] == 59 || nrfdata[8] == 61 || nrfdata[8] == 60) &&
 8000b26:	2b40      	cmp	r3, #64	; 0x40
 8000b28:	d008      	beq.n	8000b3c <main+0x1f8>
			  (nrfdata[9] == 64 || nrfdata[9] == 62 || nrfdata[9] == 63)&&
 8000b2a:	4b21      	ldr	r3, [pc, #132]	; (8000bb0 <main+0x26c>)
 8000b2c:	7a5b      	ldrb	r3, [r3, #9]
 8000b2e:	2b3e      	cmp	r3, #62	; 0x3e
 8000b30:	d004      	beq.n	8000b3c <main+0x1f8>
 8000b32:	4b1f      	ldr	r3, [pc, #124]	; (8000bb0 <main+0x26c>)
 8000b34:	7a5b      	ldrb	r3, [r3, #9]
 8000b36:	2b3f      	cmp	r3, #63	; 0x3f
 8000b38:	f47f af5c 	bne.w	80009f4 <main+0xb0>


			  (nrfdata[6] >= 32 && nrfdata[6] <= 127)&&
 8000b3c:	4b1c      	ldr	r3, [pc, #112]	; (8000bb0 <main+0x26c>)
 8000b3e:	799b      	ldrb	r3, [r3, #6]
			  (nrfdata[9] == 64 || nrfdata[9] == 62 || nrfdata[9] == 63)&&
 8000b40:	2b1f      	cmp	r3, #31
 8000b42:	f67f af57 	bls.w	80009f4 <main+0xb0>
			  (nrfdata[6] >= 32 && nrfdata[6] <= 127)&&
 8000b46:	4b1a      	ldr	r3, [pc, #104]	; (8000bb0 <main+0x26c>)
 8000b48:	799b      	ldrb	r3, [r3, #6]
 8000b4a:	b25b      	sxtb	r3, r3
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	f6ff af51 	blt.w	80009f4 <main+0xb0>
			  (nrfdata[7] >= 32 && nrfdata[7] <= 127)
 8000b52:	4b17      	ldr	r3, [pc, #92]	; (8000bb0 <main+0x26c>)
 8000b54:	79db      	ldrb	r3, [r3, #7]
			  (nrfdata[6] >= 32 && nrfdata[6] <= 127)&&
 8000b56:	2b1f      	cmp	r3, #31
 8000b58:	f67f af4c 	bls.w	80009f4 <main+0xb0>
			  (nrfdata[7] >= 32 && nrfdata[7] <= 127)
 8000b5c:	4b14      	ldr	r3, [pc, #80]	; (8000bb0 <main+0x26c>)
 8000b5e:	79db      	ldrb	r3, [r3, #7]
 8000b60:	b25b      	sxtb	r3, r3
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	f6ff af46 	blt.w	80009f4 <main+0xb0>

			  )
	  {
		  	// triggergripper();
		  	 rightside();
 8000b68:	f000 fad2 	bl	8001110 <rightside>
		  	 leftside();
 8000b6c:	f000 fb62 	bl	8001234 <leftside>
		  	 motor5control();
 8000b70:	f000 fcba 	bl	80014e8 <motor5control>
	 		 motor4control();
 8000b74:	f000 fc90 	bl	8001498 <motor4control>
	 		 motor3control();
 8000b78:	f000 fc66 	bl	8001448 <motor3control>
	 		 motor2control();
 8000b7c:	f000 fc3c 	bl	80013f8 <motor2control>
	 		 motor1control();
 8000b80:	f000 fc12 	bl	80013a8 <motor1control>
	 		 motor0control();
 8000b84:	f000 fbe8 	bl	8001358 <motor0control>
	  if(nRF24_RXAvailible())
 8000b88:	e734      	b.n	80009f4 <main+0xb0>
 8000b8a:	bf00      	nop
 8000b8c:	2000006c 	.word	0x2000006c
 8000b90:	08004f4c 	.word	0x08004f4c
 8000b94:	08004f50 	.word	0x08004f50
 8000b98:	20000104 	.word	0x20000104
 8000b9c:	200000c4 	.word	0x200000c4
 8000ba0:	20000144 	.word	0x20000144
 8000ba4:	2000005c 	.word	0x2000005c
 8000ba8:	20000060 	.word	0x20000060
 8000bac:	40020000 	.word	0x40020000
 8000bb0:	2000002c 	.word	0x2000002c

08000bb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b092      	sub	sp, #72	; 0x48
 8000bb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bba:	f107 0314 	add.w	r3, r7, #20
 8000bbe:	2234      	movs	r2, #52	; 0x34
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f004 f9ae 	bl	8004f24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc8:	463b      	mov	r3, r7
 8000bca:	2200      	movs	r2, #0
 8000bcc:	601a      	str	r2, [r3, #0]
 8000bce:	605a      	str	r2, [r3, #4]
 8000bd0:	609a      	str	r2, [r3, #8]
 8000bd2:	60da      	str	r2, [r3, #12]
 8000bd4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bd6:	4b1d      	ldr	r3, [pc, #116]	; (8000c4c <SystemClock_Config+0x98>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000bde:	4a1b      	ldr	r2, [pc, #108]	; (8000c4c <SystemClock_Config+0x98>)
 8000be0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000be4:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000be6:	2302      	movs	r3, #2
 8000be8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bea:	2301      	movs	r3, #1
 8000bec:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bee:	2310      	movs	r3, #16
 8000bf0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000bfa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000bfe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000c00:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000c04:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c06:	f107 0314 	add.w	r3, r7, #20
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f001 ff52 	bl	8002ab4 <HAL_RCC_OscConfig>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000c16:	f000 fc8f 	bl	8001538 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c1a:	230f      	movs	r3, #15
 8000c1c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c1e:	2303      	movs	r3, #3
 8000c20:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c22:	2300      	movs	r3, #0
 8000c24:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c26:	2300      	movs	r3, #0
 8000c28:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c2e:	463b      	mov	r3, r7
 8000c30:	2101      	movs	r1, #1
 8000c32:	4618      	mov	r0, r3
 8000c34:	f002 fa6e 	bl	8003114 <HAL_RCC_ClockConfig>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000c3e:	f000 fc7b 	bl	8001538 <Error_Handler>
  }
}
 8000c42:	bf00      	nop
 8000c44:	3748      	adds	r7, #72	; 0x48
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40007000 	.word	0x40007000

08000c50 <map>:

/* USER CODE BEGIN 4 */

uint16_t map(uint16_t input_value, uint16_t minRange, uint16_t maxRange, uint16_t New_minRange, uint16_t New_maxRange)
{
 8000c50:	b490      	push	{r4, r7}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4604      	mov	r4, r0
 8000c58:	4608      	mov	r0, r1
 8000c5a:	4611      	mov	r1, r2
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	4623      	mov	r3, r4
 8000c60:	80fb      	strh	r3, [r7, #6]
 8000c62:	4603      	mov	r3, r0
 8000c64:	80bb      	strh	r3, [r7, #4]
 8000c66:	460b      	mov	r3, r1
 8000c68:	807b      	strh	r3, [r7, #2]
 8000c6a:	4613      	mov	r3, r2
 8000c6c:	803b      	strh	r3, [r7, #0]
	return (((input_value - minRange)*(New_maxRange - New_minRange))/(maxRange - minRange) + New_minRange);
 8000c6e:	88fa      	ldrh	r2, [r7, #6]
 8000c70:	88bb      	ldrh	r3, [r7, #4]
 8000c72:	1ad3      	subs	r3, r2, r3
 8000c74:	8a39      	ldrh	r1, [r7, #16]
 8000c76:	883a      	ldrh	r2, [r7, #0]
 8000c78:	1a8a      	subs	r2, r1, r2
 8000c7a:	fb03 f202 	mul.w	r2, r3, r2
 8000c7e:	8879      	ldrh	r1, [r7, #2]
 8000c80:	88bb      	ldrh	r3, [r7, #4]
 8000c82:	1acb      	subs	r3, r1, r3
 8000c84:	fb92 f3f3 	sdiv	r3, r2, r3
 8000c88:	b29a      	uxth	r2, r3
 8000c8a:	883b      	ldrh	r3, [r7, #0]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	b29b      	uxth	r3, r3
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3708      	adds	r7, #8
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bc90      	pop	{r4, r7}
 8000c98:	4770      	bx	lr
	...

08000c9c <PWMval>:
void PWMval(uint8_t ch, uint16_t val)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	460a      	mov	r2, r1
 8000ca6:	71fb      	strb	r3, [r7, #7]
 8000ca8:	4613      	mov	r3, r2
 8000caa:	80bb      	strh	r3, [r7, #4]
	switch (ch)
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	2b07      	cmp	r3, #7
 8000cb0:	d83a      	bhi.n	8000d28 <PWMval+0x8c>
 8000cb2:	a201      	add	r2, pc, #4	; (adr r2, 8000cb8 <PWMval+0x1c>)
 8000cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cb8:	08000cd9 	.word	0x08000cd9
 8000cbc:	08000ce3 	.word	0x08000ce3
 8000cc0:	08000ced 	.word	0x08000ced
 8000cc4:	08000cf7 	.word	0x08000cf7
 8000cc8:	08000d01 	.word	0x08000d01
 8000ccc:	08000d0b 	.word	0x08000d0b
 8000cd0:	08000d15 	.word	0x08000d15
 8000cd4:	08000d1f 	.word	0x08000d1f
	{
	case 0:
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, val);
 8000cd8:	4b16      	ldr	r3, [pc, #88]	; (8000d34 <PWMval+0x98>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	88ba      	ldrh	r2, [r7, #4]
 8000cde:	635a      	str	r2, [r3, #52]	; 0x34
	break;
 8000ce0:	e022      	b.n	8000d28 <PWMval+0x8c>
	case 1:
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, val);
 8000ce2:	4b14      	ldr	r3, [pc, #80]	; (8000d34 <PWMval+0x98>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	88ba      	ldrh	r2, [r7, #4]
 8000ce8:	639a      	str	r2, [r3, #56]	; 0x38
	break;
 8000cea:	e01d      	b.n	8000d28 <PWMval+0x8c>
	case 2:
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, val);
 8000cec:	4b11      	ldr	r3, [pc, #68]	; (8000d34 <PWMval+0x98>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	88ba      	ldrh	r2, [r7, #4]
 8000cf2:	63da      	str	r2, [r3, #60]	; 0x3c
	break;
 8000cf4:	e018      	b.n	8000d28 <PWMval+0x8c>
	case 3:
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, val);
 8000cf6:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <PWMval+0x98>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	88ba      	ldrh	r2, [r7, #4]
 8000cfc:	641a      	str	r2, [r3, #64]	; 0x40
	break;
 8000cfe:	e013      	b.n	8000d28 <PWMval+0x8c>
	case 4:
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, val);
 8000d00:	4b0d      	ldr	r3, [pc, #52]	; (8000d38 <PWMval+0x9c>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	88ba      	ldrh	r2, [r7, #4]
 8000d06:	635a      	str	r2, [r3, #52]	; 0x34
	break;
 8000d08:	e00e      	b.n	8000d28 <PWMval+0x8c>
	case 5:
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, val);
 8000d0a:	4b0b      	ldr	r3, [pc, #44]	; (8000d38 <PWMval+0x9c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	88ba      	ldrh	r2, [r7, #4]
 8000d10:	639a      	str	r2, [r3, #56]	; 0x38
	break;
 8000d12:	e009      	b.n	8000d28 <PWMval+0x8c>
	case 6:
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, val);
 8000d14:	4b08      	ldr	r3, [pc, #32]	; (8000d38 <PWMval+0x9c>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	88ba      	ldrh	r2, [r7, #4]
 8000d1a:	63da      	str	r2, [r3, #60]	; 0x3c
	break;
 8000d1c:	e004      	b.n	8000d28 <PWMval+0x8c>
	case 7:
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, val);
 8000d1e:	4b07      	ldr	r3, [pc, #28]	; (8000d3c <PWMval+0xa0>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	88ba      	ldrh	r2, [r7, #4]
 8000d24:	639a      	str	r2, [r3, #56]	; 0x38
	break;
 8000d26:	bf00      	nop
	}
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bc80      	pop	{r7}
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	20000104 	.word	0x20000104
 8000d38:	200000c4 	.word	0x200000c4
 8000d3c:	20000144 	.word	0x20000144

08000d40 <podstR>:
void podstR()
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Podstawa_D1_GPIO_Port, Podstawa_D1_Pin, GPIO_PIN_RESET);
 8000d44:	2200      	movs	r2, #0
 8000d46:	2120      	movs	r1, #32
 8000d48:	4804      	ldr	r0, [pc, #16]	; (8000d5c <podstR+0x1c>)
 8000d4a:	f001 fe81 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Podstawa_D2_GPIO_Port, Podstawa_D2_Pin, GPIO_PIN_SET);
 8000d4e:	2201      	movs	r2, #1
 8000d50:	2110      	movs	r1, #16
 8000d52:	4802      	ldr	r0, [pc, #8]	; (8000d5c <podstR+0x1c>)
 8000d54:	f001 fe7c 	bl	8002a50 <HAL_GPIO_WritePin>

}
 8000d58:	bf00      	nop
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	40020400 	.word	0x40020400

08000d60 <podstL>:
void podstL()
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Podstawa_D2_GPIO_Port, Podstawa_D2_Pin, GPIO_PIN_RESET);
 8000d64:	2200      	movs	r2, #0
 8000d66:	2110      	movs	r1, #16
 8000d68:	4804      	ldr	r0, [pc, #16]	; (8000d7c <podstL+0x1c>)
 8000d6a:	f001 fe71 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Podstawa_D1_GPIO_Port, Podstawa_D1_Pin, GPIO_PIN_SET);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	2120      	movs	r1, #32
 8000d72:	4802      	ldr	r0, [pc, #8]	; (8000d7c <podstL+0x1c>)
 8000d74:	f001 fe6c 	bl	8002a50 <HAL_GPIO_WritePin>
}
 8000d78:	bf00      	nop
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	40020400 	.word	0x40020400

08000d80 <stoppodst>:

void stoppodst()
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Podstawa_D1_GPIO_Port, Podstawa_D1_Pin, GPIO_PIN_RESET);
 8000d84:	2200      	movs	r2, #0
 8000d86:	2120      	movs	r1, #32
 8000d88:	4806      	ldr	r0, [pc, #24]	; (8000da4 <stoppodst+0x24>)
 8000d8a:	f001 fe61 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Podstawa_D2_GPIO_Port, Podstawa_D2_Pin, GPIO_PIN_RESET);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2110      	movs	r1, #16
 8000d92:	4804      	ldr	r0, [pc, #16]	; (8000da4 <stoppodst+0x24>)
 8000d94:	f001 fe5c 	bl	8002a50 <HAL_GPIO_WritePin>
	PWMval(0,0);
 8000d98:	2100      	movs	r1, #0
 8000d9a:	2000      	movs	r0, #0
 8000d9c:	f7ff ff7e 	bl	8000c9c <PWMval>
}
 8000da0:	bf00      	nop
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	40020400 	.word	0x40020400

08000da8 <czlon1R>:

void czlon1R()
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon1_D1_GPIO_Port, Czlon1_D1_Pin, GPIO_PIN_RESET);
 8000dac:	2200      	movs	r2, #0
 8000dae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000db2:	4805      	ldr	r0, [pc, #20]	; (8000dc8 <czlon1R+0x20>)
 8000db4:	f001 fe4c 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon1_D2_GPIO_Port, Czlon1_D2_Pin, GPIO_PIN_SET);
 8000db8:	2201      	movs	r2, #1
 8000dba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dbe:	4803      	ldr	r0, [pc, #12]	; (8000dcc <czlon1R+0x24>)
 8000dc0:	f001 fe46 	bl	8002a50 <HAL_GPIO_WritePin>
}
 8000dc4:	bf00      	nop
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	40020400 	.word	0x40020400
 8000dcc:	40020000 	.word	0x40020000

08000dd0 <czlon1L>:
void czlon1L()
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon1_D1_GPIO_Port, Czlon1_D1_Pin, GPIO_PIN_SET);
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dda:	4805      	ldr	r0, [pc, #20]	; (8000df0 <czlon1L+0x20>)
 8000ddc:	f001 fe38 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon1_D2_GPIO_Port, Czlon1_D2_Pin, GPIO_PIN_RESET);
 8000de0:	2200      	movs	r2, #0
 8000de2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000de6:	4803      	ldr	r0, [pc, #12]	; (8000df4 <czlon1L+0x24>)
 8000de8:	f001 fe32 	bl	8002a50 <HAL_GPIO_WritePin>
}
 8000dec:	bf00      	nop
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	40020400 	.word	0x40020400
 8000df4:	40020000 	.word	0x40020000

08000df8 <stopczlon1>:
void stopczlon1()
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon1_D1_GPIO_Port, Czlon1_D1_Pin, GPIO_PIN_RESET);
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e02:	4807      	ldr	r0, [pc, #28]	; (8000e20 <stopczlon1+0x28>)
 8000e04:	f001 fe24 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon1_D2_GPIO_Port, Czlon1_D2_Pin, GPIO_PIN_RESET);
 8000e08:	2200      	movs	r2, #0
 8000e0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e0e:	4805      	ldr	r0, [pc, #20]	; (8000e24 <stopczlon1+0x2c>)
 8000e10:	f001 fe1e 	bl	8002a50 <HAL_GPIO_WritePin>
	PWMval(1,0);
 8000e14:	2100      	movs	r1, #0
 8000e16:	2001      	movs	r0, #1
 8000e18:	f7ff ff40 	bl	8000c9c <PWMval>
}
 8000e1c:	bf00      	nop
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	40020400 	.word	0x40020400
 8000e24:	40020000 	.word	0x40020000

08000e28 <czlon2R>:

void czlon2R()
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon2_D1_GPIO_Port, Czlon2_D1_Pin, GPIO_PIN_RESET);
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e32:	4805      	ldr	r0, [pc, #20]	; (8000e48 <czlon2R+0x20>)
 8000e34:	f001 fe0c 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon2_D2_GPIO_Port, Czlon2_D2_Pin, GPIO_PIN_SET);
 8000e38:	2201      	movs	r2, #1
 8000e3a:	2180      	movs	r1, #128	; 0x80
 8000e3c:	4803      	ldr	r0, [pc, #12]	; (8000e4c <czlon2R+0x24>)
 8000e3e:	f001 fe07 	bl	8002a50 <HAL_GPIO_WritePin>
}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	40020000 	.word	0x40020000
 8000e4c:	40020800 	.word	0x40020800

08000e50 <czlon2L>:
void czlon2L()
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon2_D1_GPIO_Port, Czlon2_D1_Pin, GPIO_PIN_SET);
 8000e54:	2201      	movs	r2, #1
 8000e56:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e5a:	4805      	ldr	r0, [pc, #20]	; (8000e70 <czlon2L+0x20>)
 8000e5c:	f001 fdf8 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon2_D2_GPIO_Port, Czlon2_D2_Pin, GPIO_PIN_RESET);
 8000e60:	2200      	movs	r2, #0
 8000e62:	2180      	movs	r1, #128	; 0x80
 8000e64:	4803      	ldr	r0, [pc, #12]	; (8000e74 <czlon2L+0x24>)
 8000e66:	f001 fdf3 	bl	8002a50 <HAL_GPIO_WritePin>
}
 8000e6a:	bf00      	nop
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40020000 	.word	0x40020000
 8000e74:	40020800 	.word	0x40020800

08000e78 <stopczlon2>:
void stopczlon2()
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon2_D1_GPIO_Port, Czlon2_D1_Pin, GPIO_PIN_RESET);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e82:	4807      	ldr	r0, [pc, #28]	; (8000ea0 <stopczlon2+0x28>)
 8000e84:	f001 fde4 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon2_D2_GPIO_Port, Czlon2_D2_Pin, GPIO_PIN_RESET);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	2180      	movs	r1, #128	; 0x80
 8000e8c:	4805      	ldr	r0, [pc, #20]	; (8000ea4 <stopczlon2+0x2c>)
 8000e8e:	f001 fddf 	bl	8002a50 <HAL_GPIO_WritePin>
	PWMval(2,0);
 8000e92:	2100      	movs	r1, #0
 8000e94:	2002      	movs	r0, #2
 8000e96:	f7ff ff01 	bl	8000c9c <PWMval>
}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40020000 	.word	0x40020000
 8000ea4:	40020800 	.word	0x40020800

08000ea8 <czlon3R>:

void czlon3R()
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon3_D1_GPIO_Port, Czlon3_D1_Pin, GPIO_PIN_RESET);
 8000eac:	2200      	movs	r2, #0
 8000eae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eb2:	4805      	ldr	r0, [pc, #20]	; (8000ec8 <czlon3R+0x20>)
 8000eb4:	f001 fdcc 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon3_D2_GPIO_Port, Czlon3_D2_Pin, GPIO_PIN_SET);
 8000eb8:	2201      	movs	r2, #1
 8000eba:	2140      	movs	r1, #64	; 0x40
 8000ebc:	4802      	ldr	r0, [pc, #8]	; (8000ec8 <czlon3R+0x20>)
 8000ebe:	f001 fdc7 	bl	8002a50 <HAL_GPIO_WritePin>
}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	40020800 	.word	0x40020800

08000ecc <czlon3L>:
void czlon3L()
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon3_D1_GPIO_Port, Czlon3_D1_Pin, GPIO_PIN_SET);
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ed6:	4805      	ldr	r0, [pc, #20]	; (8000eec <czlon3L+0x20>)
 8000ed8:	f001 fdba 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon3_D2_GPIO_Port, Czlon3_D2_Pin, GPIO_PIN_RESET);
 8000edc:	2200      	movs	r2, #0
 8000ede:	2140      	movs	r1, #64	; 0x40
 8000ee0:	4802      	ldr	r0, [pc, #8]	; (8000eec <czlon3L+0x20>)
 8000ee2:	f001 fdb5 	bl	8002a50 <HAL_GPIO_WritePin>
}
 8000ee6:	bf00      	nop
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40020800 	.word	0x40020800

08000ef0 <stopczlon3>:
void stopczlon3()
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon3_D1_GPIO_Port, Czlon3_D1_Pin, GPIO_PIN_RESET);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000efa:	4807      	ldr	r0, [pc, #28]	; (8000f18 <stopczlon3+0x28>)
 8000efc:	f001 fda8 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon3_D2_GPIO_Port, Czlon3_D2_Pin, GPIO_PIN_RESET);
 8000f00:	2200      	movs	r2, #0
 8000f02:	2140      	movs	r1, #64	; 0x40
 8000f04:	4804      	ldr	r0, [pc, #16]	; (8000f18 <stopczlon3+0x28>)
 8000f06:	f001 fda3 	bl	8002a50 <HAL_GPIO_WritePin>
	PWMval(3,0);
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	2003      	movs	r0, #3
 8000f0e:	f7ff fec5 	bl	8000c9c <PWMval>
}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40020800 	.word	0x40020800

08000f1c <czlon4R>:

void czlon4R()
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon4_D1_GPIO_Port, Czlon4_D1_Pin, GPIO_PIN_RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	2120      	movs	r1, #32
 8000f24:	4805      	ldr	r0, [pc, #20]	; (8000f3c <czlon4R+0x20>)
 8000f26:	f001 fd93 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon4_D2_GPIO_Port, Czlon4_D2_Pin, GPIO_PIN_SET);
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f30:	4803      	ldr	r0, [pc, #12]	; (8000f40 <czlon4R+0x24>)
 8000f32:	f001 fd8d 	bl	8002a50 <HAL_GPIO_WritePin>
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40020800 	.word	0x40020800
 8000f40:	40020000 	.word	0x40020000

08000f44 <czlon4L>:
void czlon4L()
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon4_D1_GPIO_Port, Czlon4_D1_Pin, GPIO_PIN_SET);
 8000f48:	2201      	movs	r2, #1
 8000f4a:	2120      	movs	r1, #32
 8000f4c:	4805      	ldr	r0, [pc, #20]	; (8000f64 <czlon4L+0x20>)
 8000f4e:	f001 fd7f 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon4_D2_GPIO_Port, Czlon4_D2_Pin, GPIO_PIN_RESET);
 8000f52:	2200      	movs	r2, #0
 8000f54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f58:	4803      	ldr	r0, [pc, #12]	; (8000f68 <czlon4L+0x24>)
 8000f5a:	f001 fd79 	bl	8002a50 <HAL_GPIO_WritePin>
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	40020800 	.word	0x40020800
 8000f68:	40020000 	.word	0x40020000

08000f6c <stopczlon4>:
void stopczlon4()
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon4_D1_GPIO_Port, Czlon4_D1_Pin, GPIO_PIN_RESET);
 8000f70:	2200      	movs	r2, #0
 8000f72:	2120      	movs	r1, #32
 8000f74:	4807      	ldr	r0, [pc, #28]	; (8000f94 <stopczlon4+0x28>)
 8000f76:	f001 fd6b 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon4_D2_GPIO_Port, Czlon4_D2_Pin, GPIO_PIN_RESET);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f80:	4805      	ldr	r0, [pc, #20]	; (8000f98 <stopczlon4+0x2c>)
 8000f82:	f001 fd65 	bl	8002a50 <HAL_GPIO_WritePin>
	PWMval(4,0);
 8000f86:	2100      	movs	r1, #0
 8000f88:	2004      	movs	r0, #4
 8000f8a:	f7ff fe87 	bl	8000c9c <PWMval>
}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	40020800 	.word	0x40020800
 8000f98:	40020000 	.word	0x40020000

08000f9c <czlon5R>:

void czlon5R()
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon5_D1_GPIO_Port, Czlon5_D1_Pin, GPIO_PIN_RESET);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fa6:	4805      	ldr	r0, [pc, #20]	; (8000fbc <czlon5R+0x20>)
 8000fa8:	f001 fd52 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon5_D2_GPIO_Port, Czlon5_D2_Pin, GPIO_PIN_SET);
 8000fac:	2201      	movs	r2, #1
 8000fae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fb2:	4803      	ldr	r0, [pc, #12]	; (8000fc0 <czlon5R+0x24>)
 8000fb4:	f001 fd4c 	bl	8002a50 <HAL_GPIO_WritePin>
}
 8000fb8:	bf00      	nop
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40020000 	.word	0x40020000
 8000fc0:	40020400 	.word	0x40020400

08000fc4 <czlon5L>:
void czlon5L()
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon5_D1_GPIO_Port, Czlon5_D1_Pin, GPIO_PIN_SET);
 8000fc8:	2201      	movs	r2, #1
 8000fca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fce:	4805      	ldr	r0, [pc, #20]	; (8000fe4 <czlon5L+0x20>)
 8000fd0:	f001 fd3e 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon5_D2_GPIO_Port, Czlon5_D2_Pin, GPIO_PIN_RESET);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fda:	4803      	ldr	r0, [pc, #12]	; (8000fe8 <czlon5L+0x24>)
 8000fdc:	f001 fd38 	bl	8002a50 <HAL_GPIO_WritePin>
}
 8000fe0:	bf00      	nop
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40020000 	.word	0x40020000
 8000fe8:	40020400 	.word	0x40020400

08000fec <stopczlon5>:
void stopczlon5()
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon5_D1_GPIO_Port, Czlon5_D1_Pin, GPIO_PIN_RESET);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ff6:	4807      	ldr	r0, [pc, #28]	; (8001014 <stopczlon5+0x28>)
 8000ff8:	f001 fd2a 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon5_D2_GPIO_Port, Czlon5_D2_Pin, GPIO_PIN_RESET);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001002:	4805      	ldr	r0, [pc, #20]	; (8001018 <stopczlon5+0x2c>)
 8001004:	f001 fd24 	bl	8002a50 <HAL_GPIO_WritePin>
	PWMval(5,0);
 8001008:	2100      	movs	r1, #0
 800100a:	2005      	movs	r0, #5
 800100c:	f7ff fe46 	bl	8000c9c <PWMval>
}
 8001010:	bf00      	nop
 8001012:	bd80      	pop	{r7, pc}
 8001014:	40020000 	.word	0x40020000
 8001018:	40020400 	.word	0x40020400

0800101c <LmotorF>:

void LmotorF()
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(L_D1_GPIO_Port,L_D1_Pin , GPIO_PIN_RESET);
 8001020:	2200      	movs	r2, #0
 8001022:	2104      	movs	r1, #4
 8001024:	4805      	ldr	r0, [pc, #20]	; (800103c <LmotorF+0x20>)
 8001026:	f001 fd13 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L_D2_GPIO_Port,L_D2_Pin , GPIO_PIN_SET);
 800102a:	2201      	movs	r2, #1
 800102c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001030:	4802      	ldr	r0, [pc, #8]	; (800103c <LmotorF+0x20>)
 8001032:	f001 fd0d 	bl	8002a50 <HAL_GPIO_WritePin>
}
 8001036:	bf00      	nop
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40020800 	.word	0x40020800

08001040 <LmotorB>:
void LmotorB()
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(L_D2_GPIO_Port, L_D2_Pin, GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800104a:	4805      	ldr	r0, [pc, #20]	; (8001060 <LmotorB+0x20>)
 800104c:	f001 fd00 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L_D1_GPIO_Port, L_D1_Pin, GPIO_PIN_SET);
 8001050:	2201      	movs	r2, #1
 8001052:	2104      	movs	r1, #4
 8001054:	4802      	ldr	r0, [pc, #8]	; (8001060 <LmotorB+0x20>)
 8001056:	f001 fcfb 	bl	8002a50 <HAL_GPIO_WritePin>
}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40020800 	.word	0x40020800

08001064 <stopLmotorF>:
void stopLmotorF()
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(L_D1_GPIO_Port, L_D1_Pin, GPIO_PIN_RESET);
 8001068:	2200      	movs	r2, #0
 800106a:	2104      	movs	r1, #4
 800106c:	4807      	ldr	r0, [pc, #28]	; (800108c <stopLmotorF+0x28>)
 800106e:	f001 fcef 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L_D2_GPIO_Port,L_D2_Pin , GPIO_PIN_RESET);
 8001072:	2200      	movs	r2, #0
 8001074:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001078:	4804      	ldr	r0, [pc, #16]	; (800108c <stopLmotorF+0x28>)
 800107a:	f001 fce9 	bl	8002a50 <HAL_GPIO_WritePin>
	PWMval(7,0);
 800107e:	2100      	movs	r1, #0
 8001080:	2007      	movs	r0, #7
 8001082:	f7ff fe0b 	bl	8000c9c <PWMval>
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40020800 	.word	0x40020800

08001090 <RmotorF>:
void RmotorF()
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(R_D1_GPIO_Port,R_D1_Pin , GPIO_PIN_RESET);
 8001094:	2200      	movs	r2, #0
 8001096:	2104      	movs	r1, #4
 8001098:	4805      	ldr	r0, [pc, #20]	; (80010b0 <RmotorF+0x20>)
 800109a:	f001 fcd9 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R_D2_GPIO_Port,R_D2_Pin , GPIO_PIN_SET);
 800109e:	2201      	movs	r2, #1
 80010a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010a4:	4803      	ldr	r0, [pc, #12]	; (80010b4 <RmotorF+0x24>)
 80010a6:	f001 fcd3 	bl	8002a50 <HAL_GPIO_WritePin>
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	40020c00 	.word	0x40020c00
 80010b4:	40020800 	.word	0x40020800

080010b8 <RmotorB>:
void RmotorB()
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(R_D2_GPIO_Port,R_D2_Pin , GPIO_PIN_RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010c2:	4805      	ldr	r0, [pc, #20]	; (80010d8 <RmotorB+0x20>)
 80010c4:	f001 fcc4 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R_D1_GPIO_Port,R_D1_Pin , GPIO_PIN_SET);
 80010c8:	2201      	movs	r2, #1
 80010ca:	2104      	movs	r1, #4
 80010cc:	4803      	ldr	r0, [pc, #12]	; (80010dc <RmotorB+0x24>)
 80010ce:	f001 fcbf 	bl	8002a50 <HAL_GPIO_WritePin>
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40020800 	.word	0x40020800
 80010dc:	40020c00 	.word	0x40020c00

080010e0 <stopRmotorF>:
void stopRmotorF()
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(R_D1_GPIO_Port,R_D1_Pin , GPIO_PIN_RESET);
 80010e4:	2200      	movs	r2, #0
 80010e6:	2104      	movs	r1, #4
 80010e8:	4807      	ldr	r0, [pc, #28]	; (8001108 <stopRmotorF+0x28>)
 80010ea:	f001 fcb1 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R_D2_GPIO_Port, R_D2_Pin, GPIO_PIN_RESET);
 80010ee:	2200      	movs	r2, #0
 80010f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010f4:	4805      	ldr	r0, [pc, #20]	; (800110c <stopRmotorF+0x2c>)
 80010f6:	f001 fcab 	bl	8002a50 <HAL_GPIO_WritePin>
	PWMval(6,0);
 80010fa:	2100      	movs	r1, #0
 80010fc:	2006      	movs	r0, #6
 80010fe:	f7ff fdcd 	bl	8000c9c <PWMval>
}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	40020c00 	.word	0x40020c00
 800110c:	40020800 	.word	0x40020800

08001110 <rightside>:


void rightside()
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af02      	add	r7, sp, #8
	pwm1 = map(nrfdata[6],32,127,0,1000);
 8001116:	4b42      	ldr	r3, [pc, #264]	; (8001220 <rightside+0x110>)
 8001118:	799b      	ldrb	r3, [r3, #6]
 800111a:	b298      	uxth	r0, r3
 800111c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	2300      	movs	r3, #0
 8001124:	227f      	movs	r2, #127	; 0x7f
 8001126:	2120      	movs	r1, #32
 8001128:	f7ff fd92 	bl	8000c50 <map>
 800112c:	4603      	mov	r3, r0
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff f8da 	bl	80002e8 <__aeabi_ui2f>
 8001134:	4603      	mov	r3, r0
 8001136:	4a3b      	ldr	r2, [pc, #236]	; (8001224 <rightside+0x114>)
 8001138:	6013      	str	r3, [r2, #0]
	c4 = nrfdata[0];
 800113a:	4b39      	ldr	r3, [pc, #228]	; (8001220 <rightside+0x110>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	b29a      	uxth	r2, r3
 8001140:	4b39      	ldr	r3, [pc, #228]	; (8001228 <rightside+0x118>)
 8001142:	801a      	strh	r2, [r3, #0]
	if (c4 == 49)
 8001144:	4b38      	ldr	r3, [pc, #224]	; (8001228 <rightside+0x118>)
 8001146:	881b      	ldrh	r3, [r3, #0]
 8001148:	2b31      	cmp	r3, #49	; 0x31
 800114a:	d105      	bne.n	8001158 <rightside+0x48>
		{
		pwm1 = pwm1*-1;
 800114c:	4b35      	ldr	r3, [pc, #212]	; (8001224 <rightside+0x114>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001154:	4a33      	ldr	r2, [pc, #204]	; (8001224 <rightside+0x114>)
 8001156:	6013      	str	r3, [r2, #0]
		}

		if (pwm1 > pwmRight)
 8001158:	4b32      	ldr	r3, [pc, #200]	; (8001224 <rightside+0x114>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a33      	ldr	r2, [pc, #204]	; (800122c <rightside+0x11c>)
 800115e:	6812      	ldr	r2, [r2, #0]
 8001160:	4611      	mov	r1, r2
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff f984 	bl	8000470 <__aeabi_fcmpgt>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d00c      	beq.n	8001188 <rightside+0x78>
		{
			pwmRight = pwmRight + step;
 800116e:	4b2f      	ldr	r3, [pc, #188]	; (800122c <rightside+0x11c>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a2f      	ldr	r2, [pc, #188]	; (8001230 <rightside+0x120>)
 8001174:	6812      	ldr	r2, [r2, #0]
 8001176:	4611      	mov	r1, r2
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff f805 	bl	8000188 <__addsf3>
 800117e:	4603      	mov	r3, r0
 8001180:	461a      	mov	r2, r3
 8001182:	4b2a      	ldr	r3, [pc, #168]	; (800122c <rightside+0x11c>)
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	e016      	b.n	80011b6 <rightside+0xa6>
		}
		else if (pwm1 < pwmRight)
 8001188:	4b26      	ldr	r3, [pc, #152]	; (8001224 <rightside+0x114>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a27      	ldr	r2, [pc, #156]	; (800122c <rightside+0x11c>)
 800118e:	6812      	ldr	r2, [r2, #0]
 8001190:	4611      	mov	r1, r2
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff f94e 	bl	8000434 <__aeabi_fcmplt>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d00b      	beq.n	80011b6 <rightside+0xa6>
		{
			pwmRight = pwmRight - step;
 800119e:	4b23      	ldr	r3, [pc, #140]	; (800122c <rightside+0x11c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a23      	ldr	r2, [pc, #140]	; (8001230 <rightside+0x120>)
 80011a4:	6812      	ldr	r2, [r2, #0]
 80011a6:	4611      	mov	r1, r2
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7fe ffeb 	bl	8000184 <__aeabi_fsub>
 80011ae:	4603      	mov	r3, r0
 80011b0:	461a      	mov	r2, r3
 80011b2:	4b1e      	ldr	r3, [pc, #120]	; (800122c <rightside+0x11c>)
 80011b4:	601a      	str	r2, [r3, #0]
		}
		if (pwmRight > 0)
 80011b6:	4b1d      	ldr	r3, [pc, #116]	; (800122c <rightside+0x11c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f04f 0100 	mov.w	r1, #0
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff f956 	bl	8000470 <__aeabi_fcmpgt>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d00d      	beq.n	80011e6 <rightside+0xd6>
			{
				RmotorF();
 80011ca:	f7ff ff61 	bl	8001090 <RmotorF>
				PWMval(6, (int)pwmRight);
 80011ce:	4b17      	ldr	r3, [pc, #92]	; (800122c <rightside+0x11c>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff f956 	bl	8000484 <__aeabi_f2iz>
 80011d8:	4603      	mov	r3, r0
 80011da:	b29b      	uxth	r3, r3
 80011dc:	4619      	mov	r1, r3
 80011de:	2006      	movs	r0, #6
 80011e0:	f7ff fd5c 	bl	8000c9c <PWMval>
		}




}
 80011e4:	e019      	b.n	800121a <rightside+0x10a>
		else if (pwmRight < 0)
 80011e6:	4b11      	ldr	r3, [pc, #68]	; (800122c <rightside+0x11c>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f04f 0100 	mov.w	r1, #0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff f920 	bl	8000434 <__aeabi_fcmplt>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d100      	bne.n	80011fc <rightside+0xec>
}
 80011fa:	e00e      	b.n	800121a <rightside+0x10a>
			RmotorB();
 80011fc:	f7ff ff5c 	bl	80010b8 <RmotorB>
			PWMval(6, ((int)pwmRight)*-1);
 8001200:	4b0a      	ldr	r3, [pc, #40]	; (800122c <rightside+0x11c>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff f93d 	bl	8000484 <__aeabi_f2iz>
 800120a:	4603      	mov	r3, r0
 800120c:	b29b      	uxth	r3, r3
 800120e:	425b      	negs	r3, r3
 8001210:	b29b      	uxth	r3, r3
 8001212:	4619      	mov	r1, r3
 8001214:	2006      	movs	r0, #6
 8001216:	f7ff fd41 	bl	8000c9c <PWMval>
}
 800121a:	bf00      	nop
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	2000002c 	.word	0x2000002c
 8001224:	2000004c 	.word	0x2000004c
 8001228:	20000044 	.word	0x20000044
 800122c:	20000054 	.word	0x20000054
 8001230:	20000000 	.word	0x20000000

08001234 <leftside>:
void leftside()
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af02      	add	r7, sp, #8

	pwm2 = map(nrfdata[7],32,127,0,1000);
 800123a:	4b42      	ldr	r3, [pc, #264]	; (8001344 <leftside+0x110>)
 800123c:	79db      	ldrb	r3, [r3, #7]
 800123e:	b298      	uxth	r0, r3
 8001240:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001244:	9300      	str	r3, [sp, #0]
 8001246:	2300      	movs	r3, #0
 8001248:	227f      	movs	r2, #127	; 0x7f
 800124a:	2120      	movs	r1, #32
 800124c:	f7ff fd00 	bl	8000c50 <map>
 8001250:	4603      	mov	r3, r0
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff f848 	bl	80002e8 <__aeabi_ui2f>
 8001258:	4603      	mov	r3, r0
 800125a:	4a3b      	ldr	r2, [pc, #236]	; (8001348 <leftside+0x114>)
 800125c:	6013      	str	r3, [r2, #0]
	c5 = nrfdata[1];
 800125e:	4b39      	ldr	r3, [pc, #228]	; (8001344 <leftside+0x110>)
 8001260:	785b      	ldrb	r3, [r3, #1]
 8001262:	b29a      	uxth	r2, r3
 8001264:	4b39      	ldr	r3, [pc, #228]	; (800134c <leftside+0x118>)
 8001266:	801a      	strh	r2, [r3, #0]

	if (c5 == 50)
 8001268:	4b38      	ldr	r3, [pc, #224]	; (800134c <leftside+0x118>)
 800126a:	881b      	ldrh	r3, [r3, #0]
 800126c:	2b32      	cmp	r3, #50	; 0x32
 800126e:	d105      	bne.n	800127c <leftside+0x48>
	{
		pwm2 = pwm2 *-1;
 8001270:	4b35      	ldr	r3, [pc, #212]	; (8001348 <leftside+0x114>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001278:	4a33      	ldr	r2, [pc, #204]	; (8001348 <leftside+0x114>)
 800127a:	6013      	str	r3, [r2, #0]
	}

		if (pwm2 > pwmLeft)
 800127c:	4b32      	ldr	r3, [pc, #200]	; (8001348 <leftside+0x114>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a33      	ldr	r2, [pc, #204]	; (8001350 <leftside+0x11c>)
 8001282:	6812      	ldr	r2, [r2, #0]
 8001284:	4611      	mov	r1, r2
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff f8f2 	bl	8000470 <__aeabi_fcmpgt>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d00c      	beq.n	80012ac <leftside+0x78>
			{
				pwmLeft = pwmLeft+step;
 8001292:	4b2f      	ldr	r3, [pc, #188]	; (8001350 <leftside+0x11c>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a2f      	ldr	r2, [pc, #188]	; (8001354 <leftside+0x120>)
 8001298:	6812      	ldr	r2, [r2, #0]
 800129a:	4611      	mov	r1, r2
 800129c:	4618      	mov	r0, r3
 800129e:	f7fe ff73 	bl	8000188 <__addsf3>
 80012a2:	4603      	mov	r3, r0
 80012a4:	461a      	mov	r2, r3
 80012a6:	4b2a      	ldr	r3, [pc, #168]	; (8001350 <leftside+0x11c>)
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	e016      	b.n	80012da <leftside+0xa6>
			}
			else if (pwm2 < pwmLeft)
 80012ac:	4b26      	ldr	r3, [pc, #152]	; (8001348 <leftside+0x114>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a27      	ldr	r2, [pc, #156]	; (8001350 <leftside+0x11c>)
 80012b2:	6812      	ldr	r2, [r2, #0]
 80012b4:	4611      	mov	r1, r2
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff f8bc 	bl	8000434 <__aeabi_fcmplt>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d00b      	beq.n	80012da <leftside+0xa6>
			{
				pwmLeft = pwmLeft-step;
 80012c2:	4b23      	ldr	r3, [pc, #140]	; (8001350 <leftside+0x11c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a23      	ldr	r2, [pc, #140]	; (8001354 <leftside+0x120>)
 80012c8:	6812      	ldr	r2, [r2, #0]
 80012ca:	4611      	mov	r1, r2
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7fe ff59 	bl	8000184 <__aeabi_fsub>
 80012d2:	4603      	mov	r3, r0
 80012d4:	461a      	mov	r2, r3
 80012d6:	4b1e      	ldr	r3, [pc, #120]	; (8001350 <leftside+0x11c>)
 80012d8:	601a      	str	r2, [r3, #0]
			}
			if (pwmLeft > 0)
 80012da:	4b1d      	ldr	r3, [pc, #116]	; (8001350 <leftside+0x11c>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f04f 0100 	mov.w	r1, #0
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff f8c4 	bl	8000470 <__aeabi_fcmpgt>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d00d      	beq.n	800130a <leftside+0xd6>
			{
				LmotorF();
 80012ee:	f7ff fe95 	bl	800101c <LmotorF>
				PWMval(7, (int)pwmLeft);
 80012f2:	4b17      	ldr	r3, [pc, #92]	; (8001350 <leftside+0x11c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f8c4 	bl	8000484 <__aeabi_f2iz>
 80012fc:	4603      	mov	r3, r0
 80012fe:	b29b      	uxth	r3, r3
 8001300:	4619      	mov	r1, r3
 8001302:	2007      	movs	r0, #7
 8001304:	f7ff fcca 	bl	8000c9c <PWMval>





}
 8001308:	e019      	b.n	800133e <leftside+0x10a>
			else if (pwmLeft < 0)
 800130a:	4b11      	ldr	r3, [pc, #68]	; (8001350 <leftside+0x11c>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f04f 0100 	mov.w	r1, #0
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff f88e 	bl	8000434 <__aeabi_fcmplt>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d100      	bne.n	8001320 <leftside+0xec>
}
 800131e:	e00e      	b.n	800133e <leftside+0x10a>
				LmotorB();
 8001320:	f7ff fe8e 	bl	8001040 <LmotorB>
				PWMval(7, ((int)pwmLeft)*-1);
 8001324:	4b0a      	ldr	r3, [pc, #40]	; (8001350 <leftside+0x11c>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff f8ab 	bl	8000484 <__aeabi_f2iz>
 800132e:	4603      	mov	r3, r0
 8001330:	b29b      	uxth	r3, r3
 8001332:	425b      	negs	r3, r3
 8001334:	b29b      	uxth	r3, r3
 8001336:	4619      	mov	r1, r3
 8001338:	2007      	movs	r0, #7
 800133a:	f7ff fcaf 	bl	8000c9c <PWMval>
}
 800133e:	bf00      	nop
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	2000002c 	.word	0x2000002c
 8001348:	20000050 	.word	0x20000050
 800134c:	20000046 	.word	0x20000046
 8001350:	20000058 	.word	0x20000058
 8001354:	20000000 	.word	0x20000000

08001358 <motor0control>:


void motor0control()
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
	c0 = (nrfdata[2]);
 800135c:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <motor0control+0x48>)
 800135e:	789b      	ldrb	r3, [r3, #2]
 8001360:	b29a      	uxth	r2, r3
 8001362:	4b10      	ldr	r3, [pc, #64]	; (80013a4 <motor0control+0x4c>)
 8001364:	801a      	strh	r2, [r3, #0]
	if(c0 == 51)
 8001366:	4b0f      	ldr	r3, [pc, #60]	; (80013a4 <motor0control+0x4c>)
 8001368:	881b      	ldrh	r3, [r3, #0]
 800136a:	2b33      	cmp	r3, #51	; 0x33
 800136c:	d107      	bne.n	800137e <motor0control+0x26>
				{
					podstL();
 800136e:	f7ff fcf7 	bl	8000d60 <podstL>
					PWMval(0, 1000);
 8001372:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001376:	2000      	movs	r0, #0
 8001378:	f7ff fc90 	bl	8000c9c <PWMval>
				}
	else
	{
		stoppodst();
	}
}
 800137c:	e00d      	b.n	800139a <motor0control+0x42>
	else if(c0 == 52)
 800137e:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <motor0control+0x4c>)
 8001380:	881b      	ldrh	r3, [r3, #0]
 8001382:	2b34      	cmp	r3, #52	; 0x34
 8001384:	d107      	bne.n	8001396 <motor0control+0x3e>
					podstR();
 8001386:	f7ff fcdb 	bl	8000d40 <podstR>
					PWMval(0, 1000);
 800138a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800138e:	2000      	movs	r0, #0
 8001390:	f7ff fc84 	bl	8000c9c <PWMval>
}
 8001394:	e001      	b.n	800139a <motor0control+0x42>
		stoppodst();
 8001396:	f7ff fcf3 	bl	8000d80 <stoppodst>
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	2000002c 	.word	0x2000002c
 80013a4:	2000003c 	.word	0x2000003c

080013a8 <motor1control>:

void motor1control()
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
	c1 = (nrfdata[3]);
 80013ac:	4b10      	ldr	r3, [pc, #64]	; (80013f0 <motor1control+0x48>)
 80013ae:	78db      	ldrb	r3, [r3, #3]
 80013b0:	b29a      	uxth	r2, r3
 80013b2:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <motor1control+0x4c>)
 80013b4:	801a      	strh	r2, [r3, #0]
	if(c1 == 53)
 80013b6:	4b0f      	ldr	r3, [pc, #60]	; (80013f4 <motor1control+0x4c>)
 80013b8:	881b      	ldrh	r3, [r3, #0]
 80013ba:	2b35      	cmp	r3, #53	; 0x35
 80013bc:	d107      	bne.n	80013ce <motor1control+0x26>
				{
					czlon1L();
 80013be:	f7ff fd07 	bl	8000dd0 <czlon1L>
					PWMval(1, 1000);
 80013c2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013c6:	2001      	movs	r0, #1
 80013c8:	f7ff fc68 	bl	8000c9c <PWMval>
				}
	else
	{
		stopczlon1();
	}
}
 80013cc:	e00d      	b.n	80013ea <motor1control+0x42>
	else if(c1 == 54)
 80013ce:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <motor1control+0x4c>)
 80013d0:	881b      	ldrh	r3, [r3, #0]
 80013d2:	2b36      	cmp	r3, #54	; 0x36
 80013d4:	d107      	bne.n	80013e6 <motor1control+0x3e>
					czlon1R();
 80013d6:	f7ff fce7 	bl	8000da8 <czlon1R>
					PWMval(1, 1000);
 80013da:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013de:	2001      	movs	r0, #1
 80013e0:	f7ff fc5c 	bl	8000c9c <PWMval>
}
 80013e4:	e001      	b.n	80013ea <motor1control+0x42>
		stopczlon1();
 80013e6:	f7ff fd07 	bl	8000df8 <stopczlon1>
}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	2000002c 	.word	0x2000002c
 80013f4:	2000003e 	.word	0x2000003e

080013f8 <motor2control>:

void motor2control()
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	c2 = (nrfdata[4]);
 80013fc:	4b10      	ldr	r3, [pc, #64]	; (8001440 <motor2control+0x48>)
 80013fe:	791b      	ldrb	r3, [r3, #4]
 8001400:	b29a      	uxth	r2, r3
 8001402:	4b10      	ldr	r3, [pc, #64]	; (8001444 <motor2control+0x4c>)
 8001404:	801a      	strh	r2, [r3, #0]
	if(c2 == 55)
 8001406:	4b0f      	ldr	r3, [pc, #60]	; (8001444 <motor2control+0x4c>)
 8001408:	881b      	ldrh	r3, [r3, #0]
 800140a:	2b37      	cmp	r3, #55	; 0x37
 800140c:	d107      	bne.n	800141e <motor2control+0x26>
				{
					czlon2L();
 800140e:	f7ff fd1f 	bl	8000e50 <czlon2L>
					PWMval(2, 1000);
 8001412:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001416:	2002      	movs	r0, #2
 8001418:	f7ff fc40 	bl	8000c9c <PWMval>
				}
	else
	{
		stopczlon2();
	}
}
 800141c:	e00d      	b.n	800143a <motor2control+0x42>
	else if(c2 == 56)
 800141e:	4b09      	ldr	r3, [pc, #36]	; (8001444 <motor2control+0x4c>)
 8001420:	881b      	ldrh	r3, [r3, #0]
 8001422:	2b38      	cmp	r3, #56	; 0x38
 8001424:	d107      	bne.n	8001436 <motor2control+0x3e>
					czlon2R();
 8001426:	f7ff fcff 	bl	8000e28 <czlon2R>
					PWMval(2, 1000);
 800142a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800142e:	2002      	movs	r0, #2
 8001430:	f7ff fc34 	bl	8000c9c <PWMval>
}
 8001434:	e001      	b.n	800143a <motor2control+0x42>
		stopczlon2();
 8001436:	f7ff fd1f 	bl	8000e78 <stopczlon2>
}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	2000002c 	.word	0x2000002c
 8001444:	20000040 	.word	0x20000040

08001448 <motor3control>:

void motor3control()
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
	c3 = (nrfdata[5]);
 800144c:	4b10      	ldr	r3, [pc, #64]	; (8001490 <motor3control+0x48>)
 800144e:	795b      	ldrb	r3, [r3, #5]
 8001450:	b29a      	uxth	r2, r3
 8001452:	4b10      	ldr	r3, [pc, #64]	; (8001494 <motor3control+0x4c>)
 8001454:	801a      	strh	r2, [r3, #0]
	if(c3 == 57)
 8001456:	4b0f      	ldr	r3, [pc, #60]	; (8001494 <motor3control+0x4c>)
 8001458:	881b      	ldrh	r3, [r3, #0]
 800145a:	2b39      	cmp	r3, #57	; 0x39
 800145c:	d107      	bne.n	800146e <motor3control+0x26>
				{
					czlon3L();
 800145e:	f7ff fd35 	bl	8000ecc <czlon3L>
					PWMval(3, 1000);
 8001462:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001466:	2003      	movs	r0, #3
 8001468:	f7ff fc18 	bl	8000c9c <PWMval>
				}
	else
	{
		stopczlon3();
	}
}
 800146c:	e00d      	b.n	800148a <motor3control+0x42>
	else if(c3 == 58)
 800146e:	4b09      	ldr	r3, [pc, #36]	; (8001494 <motor3control+0x4c>)
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	2b3a      	cmp	r3, #58	; 0x3a
 8001474:	d107      	bne.n	8001486 <motor3control+0x3e>
					czlon3R();
 8001476:	f7ff fd17 	bl	8000ea8 <czlon3R>
					PWMval(3, 1000);
 800147a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800147e:	2003      	movs	r0, #3
 8001480:	f7ff fc0c 	bl	8000c9c <PWMval>
}
 8001484:	e001      	b.n	800148a <motor3control+0x42>
		stopczlon3();
 8001486:	f7ff fd33 	bl	8000ef0 <stopczlon3>
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	2000002c 	.word	0x2000002c
 8001494:	20000042 	.word	0x20000042

08001498 <motor4control>:

void motor4control()
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
	c6 = (nrfdata[8]);
 800149c:	4b10      	ldr	r3, [pc, #64]	; (80014e0 <motor4control+0x48>)
 800149e:	7a1b      	ldrb	r3, [r3, #8]
 80014a0:	b29a      	uxth	r2, r3
 80014a2:	4b10      	ldr	r3, [pc, #64]	; (80014e4 <motor4control+0x4c>)
 80014a4:	801a      	strh	r2, [r3, #0]
	if(c6 == 59)
 80014a6:	4b0f      	ldr	r3, [pc, #60]	; (80014e4 <motor4control+0x4c>)
 80014a8:	881b      	ldrh	r3, [r3, #0]
 80014aa:	2b3b      	cmp	r3, #59	; 0x3b
 80014ac:	d107      	bne.n	80014be <motor4control+0x26>
				{
					czlon4L();
 80014ae:	f7ff fd49 	bl	8000f44 <czlon4L>
					PWMval(4, 1000);
 80014b2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80014b6:	2004      	movs	r0, #4
 80014b8:	f7ff fbf0 	bl	8000c9c <PWMval>
				}
	else
	{
		stopczlon4();
	}
}
 80014bc:	e00d      	b.n	80014da <motor4control+0x42>
	else if(c6 == 60)
 80014be:	4b09      	ldr	r3, [pc, #36]	; (80014e4 <motor4control+0x4c>)
 80014c0:	881b      	ldrh	r3, [r3, #0]
 80014c2:	2b3c      	cmp	r3, #60	; 0x3c
 80014c4:	d107      	bne.n	80014d6 <motor4control+0x3e>
					czlon4R();
 80014c6:	f7ff fd29 	bl	8000f1c <czlon4R>
					PWMval(4, 1000);
 80014ca:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80014ce:	2004      	movs	r0, #4
 80014d0:	f7ff fbe4 	bl	8000c9c <PWMval>
}
 80014d4:	e001      	b.n	80014da <motor4control+0x42>
		stopczlon4();
 80014d6:	f7ff fd49 	bl	8000f6c <stopczlon4>
}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	2000002c 	.word	0x2000002c
 80014e4:	20000048 	.word	0x20000048

080014e8 <motor5control>:

void motor5control()
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
	c7 = (nrfdata[9]);
 80014ec:	4b10      	ldr	r3, [pc, #64]	; (8001530 <motor5control+0x48>)
 80014ee:	7a5b      	ldrb	r3, [r3, #9]
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	4b10      	ldr	r3, [pc, #64]	; (8001534 <motor5control+0x4c>)
 80014f4:	801a      	strh	r2, [r3, #0]
	if(c7 == 62)
 80014f6:	4b0f      	ldr	r3, [pc, #60]	; (8001534 <motor5control+0x4c>)
 80014f8:	881b      	ldrh	r3, [r3, #0]
 80014fa:	2b3e      	cmp	r3, #62	; 0x3e
 80014fc:	d107      	bne.n	800150e <motor5control+0x26>
				{
					czlon5L();
 80014fe:	f7ff fd61 	bl	8000fc4 <czlon5L>
					PWMval(5, 1000);
 8001502:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001506:	2005      	movs	r0, #5
 8001508:	f7ff fbc8 	bl	8000c9c <PWMval>
				}
	else
	{
		stopczlon5();
	}
}
 800150c:	e00d      	b.n	800152a <motor5control+0x42>
	else if(c7 == 63)
 800150e:	4b09      	ldr	r3, [pc, #36]	; (8001534 <motor5control+0x4c>)
 8001510:	881b      	ldrh	r3, [r3, #0]
 8001512:	2b3f      	cmp	r3, #63	; 0x3f
 8001514:	d107      	bne.n	8001526 <motor5control+0x3e>
					czlon5R();
 8001516:	f7ff fd41 	bl	8000f9c <czlon5R>
					PWMval(5, 1000);
 800151a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800151e:	2005      	movs	r0, #5
 8001520:	f7ff fbbc 	bl	8000c9c <PWMval>
}
 8001524:	e001      	b.n	800152a <motor5control+0x42>
		stopczlon5();
 8001526:	f7ff fd61 	bl	8000fec <stopczlon5>
}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	2000002c 	.word	0x2000002c
 8001534:	2000004a 	.word	0x2000004a

08001538 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800153c:	b672      	cpsid	i
}
 800153e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001540:	e7fe      	b.n	8001540 <Error_Handler+0x8>
	...

08001544 <nRF24_SendSpi>:
#define NRF24_CE_LOW		HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET)

// Spi send and read

static void nRF24_SendSpi(uint8_t *Data, uint8_t length)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	460b      	mov	r3, r1
 800154e:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(hspi_nrf, Data, length, 1000);
 8001550:	4b06      	ldr	r3, [pc, #24]	; (800156c <nRF24_SendSpi+0x28>)
 8001552:	6818      	ldr	r0, [r3, #0]
 8001554:	78fb      	ldrb	r3, [r7, #3]
 8001556:	b29a      	uxth	r2, r3
 8001558:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800155c:	6879      	ldr	r1, [r7, #4]
 800155e:	f002 f928 	bl	80037b2 <HAL_SPI_Transmit>
}
 8001562:	bf00      	nop
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	20000064 	.word	0x20000064

08001570 <nRF24_ReadSpi>:

static void nRF24_ReadSpi(uint8_t *Data, uint8_t length)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	460b      	mov	r3, r1
 800157a:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Receive(hspi_nrf, Data, length, 1000);
 800157c:	4b06      	ldr	r3, [pc, #24]	; (8001598 <nRF24_ReadSpi+0x28>)
 800157e:	6818      	ldr	r0, [r3, #0]
 8001580:	78fb      	ldrb	r3, [r7, #3]
 8001582:	b29a      	uxth	r2, r3
 8001584:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001588:	6879      	ldr	r1, [r7, #4]
 800158a:	f002 fa55 	bl	8003a38 <HAL_SPI_Receive>
}
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20000064 	.word	0x20000064

0800159c <nRF24_ReadRegister>:

//Reading register

static uint8_t nRF24_ReadRegister(uint8_t reg)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	71fb      	strb	r3, [r7, #7]
	uint8_t result;

	reg = NRF24_CMD_R_REGISTER | reg;
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 80015aa:	2200      	movs	r2, #0
 80015ac:	2104      	movs	r1, #4
 80015ae:	480c      	ldr	r0, [pc, #48]	; (80015e0 <nRF24_ReadRegister+0x44>)
 80015b0:	f001 fa4e 	bl	8002a50 <HAL_GPIO_WritePin>
	nRF24_SendSpi(&reg, 1);
 80015b4:	1dfb      	adds	r3, r7, #7
 80015b6:	2101      	movs	r1, #1
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff ffc3 	bl	8001544 <nRF24_SendSpi>
	nRF24_ReadSpi(&result, 1);
 80015be:	f107 030f 	add.w	r3, r7, #15
 80015c2:	2101      	movs	r1, #1
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff ffd3 	bl	8001570 <nRF24_ReadSpi>
	NRF24_CSN_HIGH;
 80015ca:	2201      	movs	r2, #1
 80015cc:	2104      	movs	r1, #4
 80015ce:	4804      	ldr	r0, [pc, #16]	; (80015e0 <nRF24_ReadRegister+0x44>)
 80015d0:	f001 fa3e 	bl	8002a50 <HAL_GPIO_WritePin>

	return result;
 80015d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40020400 	.word	0x40020400

080015e4 <nRF24_ReadRegisters>:

static void nRF24_ReadRegisters(uint8_t reg, uint8_t* result, uint8_t lenght)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	6039      	str	r1, [r7, #0]
 80015ee:	71fb      	strb	r3, [r7, #7]
 80015f0:	4613      	mov	r3, r2
 80015f2:	71bb      	strb	r3, [r7, #6]
	reg = NRF24_CMD_R_REGISTER | reg;
 80015f4:	79fb      	ldrb	r3, [r7, #7]
 80015f6:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 80015f8:	2200      	movs	r2, #0
 80015fa:	2104      	movs	r1, #4
 80015fc:	480a      	ldr	r0, [pc, #40]	; (8001628 <nRF24_ReadRegisters+0x44>)
 80015fe:	f001 fa27 	bl	8002a50 <HAL_GPIO_WritePin>

	nRF24_SendSpi(&reg, 1);
 8001602:	1dfb      	adds	r3, r7, #7
 8001604:	2101      	movs	r1, #1
 8001606:	4618      	mov	r0, r3
 8001608:	f7ff ff9c 	bl	8001544 <nRF24_SendSpi>
	nRF24_ReadSpi(result, lenght);
 800160c:	79bb      	ldrb	r3, [r7, #6]
 800160e:	4619      	mov	r1, r3
 8001610:	6838      	ldr	r0, [r7, #0]
 8001612:	f7ff ffad 	bl	8001570 <nRF24_ReadSpi>

	NRF24_CSN_HIGH;
 8001616:	2201      	movs	r2, #1
 8001618:	2104      	movs	r1, #4
 800161a:	4803      	ldr	r0, [pc, #12]	; (8001628 <nRF24_ReadRegisters+0x44>)
 800161c:	f001 fa18 	bl	8002a50 <HAL_GPIO_WritePin>
}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40020400 	.word	0x40020400

0800162c <nRF24_WriteRegister>:

static void nRF24_WriteRegister(uint8_t reg, uint8_t value)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	460a      	mov	r2, r1
 8001636:	71fb      	strb	r3, [r7, #7]
 8001638:	4613      	mov	r3, r2
 800163a:	71bb      	strb	r3, [r7, #6]
	uint8_t list[2];

	list[0] = NRF24_CMD_W_REGISTER | reg;
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	f043 0320 	orr.w	r3, r3, #32
 8001642:	b2db      	uxtb	r3, r3
 8001644:	733b      	strb	r3, [r7, #12]
	list[1] = value;
 8001646:	79bb      	ldrb	r3, [r7, #6]
 8001648:	737b      	strb	r3, [r7, #13]

	NRF24_CSN_LOW;
 800164a:	2200      	movs	r2, #0
 800164c:	2104      	movs	r1, #4
 800164e:	4809      	ldr	r0, [pc, #36]	; (8001674 <nRF24_WriteRegister+0x48>)
 8001650:	f001 f9fe 	bl	8002a50 <HAL_GPIO_WritePin>

	nRF24_SendSpi(list, 2);
 8001654:	f107 030c 	add.w	r3, r7, #12
 8001658:	2102      	movs	r1, #2
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff ff72 	bl	8001544 <nRF24_SendSpi>

	NRF24_CSN_HIGH;
 8001660:	2201      	movs	r2, #1
 8001662:	2104      	movs	r1, #4
 8001664:	4803      	ldr	r0, [pc, #12]	; (8001674 <nRF24_WriteRegister+0x48>)
 8001666:	f001 f9f3 	bl	8002a50 <HAL_GPIO_WritePin>
}
 800166a:	bf00      	nop
 800166c:	3710      	adds	r7, #16
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40020400 	.word	0x40020400

08001678 <nRF24_WriteRegisters>:

static void nRF24_WriteRegisters(uint8_t reg, uint8_t* result, uint8_t lenght)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	6039      	str	r1, [r7, #0]
 8001682:	71fb      	strb	r3, [r7, #7]
 8001684:	4613      	mov	r3, r2
 8001686:	71bb      	strb	r3, [r7, #6]
	reg = NRF24_CMD_W_REGISTER | reg;
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	f043 0320 	orr.w	r3, r3, #32
 800168e:	b2db      	uxtb	r3, r3
 8001690:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001692:	2200      	movs	r2, #0
 8001694:	2104      	movs	r1, #4
 8001696:	480b      	ldr	r0, [pc, #44]	; (80016c4 <nRF24_WriteRegisters+0x4c>)
 8001698:	f001 f9da 	bl	8002a50 <HAL_GPIO_WritePin>

	nRF24_SendSpi(&reg, 1);
 800169c:	1dfb      	adds	r3, r7, #7
 800169e:	2101      	movs	r1, #1
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff ff4f 	bl	8001544 <nRF24_SendSpi>
	nRF24_SendSpi(result, lenght);
 80016a6:	79bb      	ldrb	r3, [r7, #6]
 80016a8:	4619      	mov	r1, r3
 80016aa:	6838      	ldr	r0, [r7, #0]
 80016ac:	f7ff ff4a 	bl	8001544 <nRF24_SendSpi>

	NRF24_CSN_HIGH;
 80016b0:	2201      	movs	r2, #1
 80016b2:	2104      	movs	r1, #4
 80016b4:	4803      	ldr	r0, [pc, #12]	; (80016c4 <nRF24_WriteRegisters+0x4c>)
 80016b6:	f001 f9cb 	bl	8002a50 <HAL_GPIO_WritePin>
}
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40020400 	.word	0x40020400

080016c8 <nRF24_ReadConfig>:

uint8_t nRF24_ReadConfig(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
	return (nRF24_ReadRegister(NRF24_CONFIG));
 80016cc:	2000      	movs	r0, #0
 80016ce:	f7ff ff65 	bl	800159c <nRF24_ReadRegister>
 80016d2:	4603      	mov	r3, r0
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <nRF24_WriteConfig>:

void nRF24_WriteConfig(uint8_t config)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_CONFIG, config);
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	4619      	mov	r1, r3
 80016e6:	2000      	movs	r0, #0
 80016e8:	f7ff ffa0 	bl	800162c <nRF24_WriteRegister>
}
 80016ec:	bf00      	nop
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <nRF24_ReadStatus>:

uint8_t nRF24_ReadStatus(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
	return (nRF24_ReadRegister(NRF24_STATUS));
 80016f8:	2007      	movs	r0, #7
 80016fa:	f7ff ff4f 	bl	800159c <nRF24_ReadRegister>
 80016fe:	4603      	mov	r3, r0
}
 8001700:	4618      	mov	r0, r3
 8001702:	bd80      	pop	{r7, pc}

08001704 <nRF24_WriteStatus>:

void nRF24_WriteStatus(uint8_t st)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_STATUS, st);
 800170e:	79fb      	ldrb	r3, [r7, #7]
 8001710:	4619      	mov	r1, r3
 8001712:	2007      	movs	r0, #7
 8001714:	f7ff ff8a 	bl	800162c <nRF24_WriteRegister>
}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}

08001720 <nRF24_RX_Mode>:

void nRF24_RX_Mode(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
	uint8_t config = nRF24_ReadConfig();
 8001726:	f7ff ffcf 	bl	80016c8 <nRF24_ReadConfig>
 800172a:	4603      	mov	r3, r0
 800172c:	71fb      	strb	r3, [r7, #7]
	// Restore pipe 0 adress after comeback from TX mode
	nRF24_SetRXAddress(0, addr_p0_backup);
 800172e:	4911      	ldr	r1, [pc, #68]	; (8001774 <nRF24_RX_Mode+0x54>)
 8001730:	2000      	movs	r0, #0
 8001732:	f000 f9a6 	bl	8001a82 <nRF24_SetRXAddress>
	// PWR_UP bit set
	config |= (1<<NRF24_PWR_UP);
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	f043 0302 	orr.w	r3, r3, #2
 800173c:	71fb      	strb	r3, [r7, #7]
	// PRIM_RX bit set
	config |= (1<<NRF24_PRIM_RX);
 800173e:	79fb      	ldrb	r3, [r7, #7]
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteConfig(config);
 8001746:	79fb      	ldrb	r3, [r7, #7]
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff ffc5 	bl	80016d8 <nRF24_WriteConfig>
	// Reset status
	nRF24_WriteStatus((1<<NRF24_RX_DR)|(1<<NRF24_TX_DS)|(1<<NRF24_MAX_RT));
 800174e:	2070      	movs	r0, #112	; 0x70
 8001750:	f7ff ffd8 	bl	8001704 <nRF24_WriteStatus>
	// Flush RX
	nRF24_FlushRX();
 8001754:	f000 f858 	bl	8001808 <nRF24_FlushRX>
	// Flush TX
	nRF24_FlushTX();
 8001758:	f000 f870 	bl	800183c <nRF24_FlushTX>

	NRF24_CE_HIGH;
 800175c:	2201      	movs	r2, #1
 800175e:	2102      	movs	r1, #2
 8001760:	4805      	ldr	r0, [pc, #20]	; (8001778 <nRF24_RX_Mode+0x58>)
 8001762:	f001 f975 	bl	8002a50 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001766:	2001      	movs	r0, #1
 8001768:	f000 fedc 	bl	8002524 <HAL_Delay>
}
 800176c:	bf00      	nop
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	20000068 	.word	0x20000068
 8001778:	40020400 	.word	0x40020400

0800177c <nRF24_SetPALevel>:




void nRF24_SetPALevel(uint8_t lev)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	71fb      	strb	r3, [r7, #7]
	uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 8001786:	2006      	movs	r0, #6
 8001788:	f7ff ff08 	bl	800159c <nRF24_ReadRegister>
 800178c:	4603      	mov	r3, r0
 800178e:	73fb      	strb	r3, [r7, #15]
	rf_setup &= 0xF8; // Clear PWR bits
 8001790:	7bfb      	ldrb	r3, [r7, #15]
 8001792:	f023 0307 	bic.w	r3, r3, #7
 8001796:	73fb      	strb	r3, [r7, #15]
	rf_setup |= (lev<<1);
 8001798:	79fb      	ldrb	r3, [r7, #7]
 800179a:	005b      	lsls	r3, r3, #1
 800179c:	b25a      	sxtb	r2, r3
 800179e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017a2:	4313      	orrs	r3, r2
 80017a4:	b25b      	sxtb	r3, r3
 80017a6:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
 80017aa:	4619      	mov	r1, r3
 80017ac:	2006      	movs	r0, #6
 80017ae:	f7ff ff3d 	bl	800162c <nRF24_WriteRegister>
}
 80017b2:	bf00      	nop
 80017b4:	3710      	adds	r7, #16
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}

080017ba <nRF24_SetDataRate>:

void nRF24_SetDataRate(uint8_t dr)
{
 80017ba:	b580      	push	{r7, lr}
 80017bc:	b084      	sub	sp, #16
 80017be:	af00      	add	r7, sp, #0
 80017c0:	4603      	mov	r3, r0
 80017c2:	71fb      	strb	r3, [r7, #7]
	uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 80017c4:	2006      	movs	r0, #6
 80017c6:	f7ff fee9 	bl	800159c <nRF24_ReadRegister>
 80017ca:	4603      	mov	r3, r0
 80017cc:	73fb      	strb	r3, [r7, #15]
	rf_setup &= 0xD7; // Clear DR bits (1MBPS)
 80017ce:	7bfb      	ldrb	r3, [r7, #15]
 80017d0:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80017d4:	73fb      	strb	r3, [r7, #15]
	if(dr == NRF24_RF_DR_250KBPS)
 80017d6:	79fb      	ldrb	r3, [r7, #7]
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d104      	bne.n	80017e6 <nRF24_SetDataRate+0x2c>
		rf_setup |= (1<<NRF24_RF_DR_LOW);
 80017dc:	7bfb      	ldrb	r3, [r7, #15]
 80017de:	f043 0320 	orr.w	r3, r3, #32
 80017e2:	73fb      	strb	r3, [r7, #15]
 80017e4:	e006      	b.n	80017f4 <nRF24_SetDataRate+0x3a>
	else if(dr == NRF24_RF_DR_2MBPS)
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d103      	bne.n	80017f4 <nRF24_SetDataRate+0x3a>
		rf_setup |= (1<<NRF24_RF_DR_HIGH);
 80017ec:	7bfb      	ldrb	r3, [r7, #15]
 80017ee:	f043 0308 	orr.w	r3, r3, #8
 80017f2:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 80017f4:	7bfb      	ldrb	r3, [r7, #15]
 80017f6:	4619      	mov	r1, r3
 80017f8:	2006      	movs	r0, #6
 80017fa:	f7ff ff17 	bl	800162c <nRF24_WriteRegister>
}
 80017fe:	bf00      	nop
 8001800:	3710      	adds	r7, #16
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
	...

08001808 <nRF24_FlushRX>:



void nRF24_FlushRX(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
	uint8_t command = NRF24_CMD_FLUSH_RX;
 800180e:	23e2      	movs	r3, #226	; 0xe2
 8001810:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001812:	2200      	movs	r2, #0
 8001814:	2104      	movs	r1, #4
 8001816:	4808      	ldr	r0, [pc, #32]	; (8001838 <nRF24_FlushRX+0x30>)
 8001818:	f001 f91a 	bl	8002a50 <HAL_GPIO_WritePin>
	nRF24_SendSpi(&command, 1);
 800181c:	1dfb      	adds	r3, r7, #7
 800181e:	2101      	movs	r1, #1
 8001820:	4618      	mov	r0, r3
 8001822:	f7ff fe8f 	bl	8001544 <nRF24_SendSpi>
	NRF24_CSN_HIGH;
 8001826:	2201      	movs	r2, #1
 8001828:	2104      	movs	r1, #4
 800182a:	4803      	ldr	r0, [pc, #12]	; (8001838 <nRF24_FlushRX+0x30>)
 800182c:	f001 f910 	bl	8002a50 <HAL_GPIO_WritePin>
}
 8001830:	bf00      	nop
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	40020400 	.word	0x40020400

0800183c <nRF24_FlushTX>:

void nRF24_FlushTX(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
	uint8_t command = NRF24_CMD_FLUSH_TX;
 8001842:	23e1      	movs	r3, #225	; 0xe1
 8001844:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001846:	2200      	movs	r2, #0
 8001848:	2104      	movs	r1, #4
 800184a:	4808      	ldr	r0, [pc, #32]	; (800186c <nRF24_FlushTX+0x30>)
 800184c:	f001 f900 	bl	8002a50 <HAL_GPIO_WritePin>
	nRF24_SendSpi(&command, 1);
 8001850:	1dfb      	adds	r3, r7, #7
 8001852:	2101      	movs	r1, #1
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff fe75 	bl	8001544 <nRF24_SendSpi>
	NRF24_CSN_HIGH;
 800185a:	2201      	movs	r2, #1
 800185c:	2104      	movs	r1, #4
 800185e:	4803      	ldr	r0, [pc, #12]	; (800186c <nRF24_FlushTX+0x30>)
 8001860:	f001 f8f6 	bl	8002a50 <HAL_GPIO_WritePin>
}
 8001864:	bf00      	nop
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40020400 	.word	0x40020400

08001870 <nRF24_EnableCRC>:

void nRF24_EnableCRC(uint8_t onoff)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 800187a:	f7ff ff25 	bl	80016c8 <nRF24_ReadConfig>
 800187e:	4603      	mov	r3, r0
 8001880:	73fb      	strb	r3, [r7, #15]

	if(onoff)
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d004      	beq.n	8001892 <nRF24_EnableCRC+0x22>
		config |= (1<<NRF24_EN_CRC);
 8001888:	7bfb      	ldrb	r3, [r7, #15]
 800188a:	f043 0308 	orr.w	r3, r3, #8
 800188e:	73fb      	strb	r3, [r7, #15]
 8001890:	e003      	b.n	800189a <nRF24_EnableCRC+0x2a>
	else
		config &= ~(1<<NRF24_EN_CRC);
 8001892:	7bfb      	ldrb	r3, [r7, #15]
 8001894:	f023 0308 	bic.w	r3, r3, #8
 8001898:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteConfig(config);
 800189a:	7bfb      	ldrb	r3, [r7, #15]
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff ff1b 	bl	80016d8 <nRF24_WriteConfig>
}
 80018a2:	bf00      	nop
 80018a4:	3710      	adds	r7, #16
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <nRF24_SetCRCLength>:

void nRF24_SetCRCLength(uint8_t crcl)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b084      	sub	sp, #16
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	4603      	mov	r3, r0
 80018b2:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 80018b4:	f7ff ff08 	bl	80016c8 <nRF24_ReadConfig>
 80018b8:	4603      	mov	r3, r0
 80018ba:	73fb      	strb	r3, [r7, #15]
	if(crcl == NRF24_CRC_WIDTH_2B)
 80018bc:	79fb      	ldrb	r3, [r7, #7]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d104      	bne.n	80018cc <nRF24_SetCRCLength+0x22>
		config |= (1<<NRF24_CRCO);
 80018c2:	7bfb      	ldrb	r3, [r7, #15]
 80018c4:	f043 0304 	orr.w	r3, r3, #4
 80018c8:	73fb      	strb	r3, [r7, #15]
 80018ca:	e003      	b.n	80018d4 <nRF24_SetCRCLength+0x2a>
	else
		config &= ~(1<<NRF24_CRCO);
 80018cc:	7bfb      	ldrb	r3, [r7, #15]
 80018ce:	f023 0304 	bic.w	r3, r3, #4
 80018d2:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteConfig(config);
 80018d4:	7bfb      	ldrb	r3, [r7, #15]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff fefe 	bl	80016d8 <nRF24_WriteConfig>
}
 80018dc:	bf00      	nop
 80018de:	3710      	adds	r7, #16
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <nRF24_SetRetries>:

void nRF24_SetRetries(uint8_t ard, uint8_t arc)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	460a      	mov	r2, r1
 80018ee:	71fb      	strb	r3, [r7, #7]
 80018f0:	4613      	mov	r3, r2
 80018f2:	71bb      	strb	r3, [r7, #6]
	// ard * 250us, arc repeats
	nRF24_WriteRegister(NRF24_SETUP_RETR, (((ard & 0x0F)<<NRF24_ARD) | ((arc & 0x0F)<<NRF24_ARC)));
 80018f4:	79fb      	ldrb	r3, [r7, #7]
 80018f6:	011b      	lsls	r3, r3, #4
 80018f8:	b25a      	sxtb	r2, r3
 80018fa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	b25b      	sxtb	r3, r3
 8001904:	4313      	orrs	r3, r2
 8001906:	b25b      	sxtb	r3, r3
 8001908:	b2db      	uxtb	r3, r3
 800190a:	4619      	mov	r1, r3
 800190c:	2004      	movs	r0, #4
 800190e:	f7ff fe8d 	bl	800162c <nRF24_WriteRegister>
}
 8001912:	bf00      	nop
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <nRF24_SetRFChannel>:

void nRF24_SetRFChannel(uint8_t channel)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b082      	sub	sp, #8
 800191e:	af00      	add	r7, sp, #0
 8001920:	4603      	mov	r3, r0
 8001922:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_RF_CH, (channel & 0x7F));
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800192a:	b2db      	uxtb	r3, r3
 800192c:	4619      	mov	r1, r3
 800192e:	2005      	movs	r0, #5
 8001930:	f7ff fe7c 	bl	800162c <nRF24_WriteRegister>
}
 8001934:	bf00      	nop
 8001936:	3708      	adds	r7, #8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}

0800193c <nRF24_SetPayloadSize>:

void nRF24_SetPayloadSize(uint8_t pipe, uint8_t size)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	460a      	mov	r2, r1
 8001946:	71fb      	strb	r3, [r7, #7]
 8001948:	4613      	mov	r3, r2
 800194a:	71bb      	strb	r3, [r7, #6]
	if(pipe > 5)
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	2b05      	cmp	r3, #5
 8001950:	d901      	bls.n	8001956 <nRF24_SetPayloadSize+0x1a>
		pipe = 5; // Block too high pipe number
 8001952:	2305      	movs	r3, #5
 8001954:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_RX_PW_P0 + pipe , (size & 0x3F));
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	3311      	adds	r3, #17
 800195a:	b2da      	uxtb	r2, r3
 800195c:	79bb      	ldrb	r3, [r7, #6]
 800195e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001962:	b2db      	uxtb	r3, r3
 8001964:	4619      	mov	r1, r3
 8001966:	4610      	mov	r0, r2
 8001968:	f7ff fe60 	bl	800162c <nRF24_WriteRegister>
}
 800196c:	bf00      	nop
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}

08001974 <nRF24_EnablePipe>:

void nRF24_EnablePipe(uint8_t pipe, uint8_t onoff)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	460a      	mov	r2, r1
 800197e:	71fb      	strb	r3, [r7, #7]
 8001980:	4613      	mov	r3, r2
 8001982:	71bb      	strb	r3, [r7, #6]
	if(pipe > 5)
 8001984:	79fb      	ldrb	r3, [r7, #7]
 8001986:	2b05      	cmp	r3, #5
 8001988:	d901      	bls.n	800198e <nRF24_EnablePipe+0x1a>
		pipe = 5; // Block too high pipe number
 800198a:	2305      	movs	r3, #5
 800198c:	71fb      	strb	r3, [r7, #7]
	uint8_t enable_pipe = nRF24_ReadRegister(NRF24_EN_RXADDR);
 800198e:	2002      	movs	r0, #2
 8001990:	f7ff fe04 	bl	800159c <nRF24_ReadRegister>
 8001994:	4603      	mov	r3, r0
 8001996:	73fb      	strb	r3, [r7, #15]
	if(onoff == 1)
 8001998:	79bb      	ldrb	r3, [r7, #6]
 800199a:	2b01      	cmp	r3, #1
 800199c:	d10a      	bne.n	80019b4 <nRF24_EnablePipe+0x40>
		enable_pipe |= (1<<pipe);
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	2201      	movs	r2, #1
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	b25a      	sxtb	r2, r3
 80019a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ac:	4313      	orrs	r3, r2
 80019ae:	b25b      	sxtb	r3, r3
 80019b0:	73fb      	strb	r3, [r7, #15]
 80019b2:	e00b      	b.n	80019cc <nRF24_EnablePipe+0x58>
	else
		enable_pipe &= ~(1<<pipe);
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	2201      	movs	r2, #1
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	b25b      	sxtb	r3, r3
 80019be:	43db      	mvns	r3, r3
 80019c0:	b25a      	sxtb	r2, r3
 80019c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019c6:	4013      	ands	r3, r2
 80019c8:	b25b      	sxtb	r3, r3
 80019ca:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_EN_RXADDR, enable_pipe);
 80019cc:	7bfb      	ldrb	r3, [r7, #15]
 80019ce:	4619      	mov	r1, r3
 80019d0:	2002      	movs	r0, #2
 80019d2:	f7ff fe2b 	bl	800162c <nRF24_WriteRegister>
}
 80019d6:	bf00      	nop
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}

080019de <nRF24_AutoACK>:

void nRF24_AutoACK(uint8_t pipe, uint8_t onoff)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b084      	sub	sp, #16
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	4603      	mov	r3, r0
 80019e6:	460a      	mov	r2, r1
 80019e8:	71fb      	strb	r3, [r7, #7]
 80019ea:	4613      	mov	r3, r2
 80019ec:	71bb      	strb	r3, [r7, #6]
	if(pipe > 5)
 80019ee:	79fb      	ldrb	r3, [r7, #7]
 80019f0:	2b05      	cmp	r3, #5
 80019f2:	d901      	bls.n	80019f8 <nRF24_AutoACK+0x1a>
		pipe = 5; // Block too high pipe number
 80019f4:	2305      	movs	r3, #5
 80019f6:	71fb      	strb	r3, [r7, #7]
	uint8_t enaa = nRF24_ReadRegister(NRF24_EN_AA);
 80019f8:	2001      	movs	r0, #1
 80019fa:	f7ff fdcf 	bl	800159c <nRF24_ReadRegister>
 80019fe:	4603      	mov	r3, r0
 8001a00:	73fb      	strb	r3, [r7, #15]
	if(onoff == 1)
 8001a02:	79bb      	ldrb	r3, [r7, #6]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d10a      	bne.n	8001a1e <nRF24_AutoACK+0x40>
		enaa |= (1<<pipe);
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	b25a      	sxtb	r2, r3
 8001a12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a16:	4313      	orrs	r3, r2
 8001a18:	b25b      	sxtb	r3, r3
 8001a1a:	73fb      	strb	r3, [r7, #15]
 8001a1c:	e00b      	b.n	8001a36 <nRF24_AutoACK+0x58>
	else
		enaa &= ~(1<<pipe);
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	2201      	movs	r2, #1
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	b25b      	sxtb	r3, r3
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	b25a      	sxtb	r2, r3
 8001a2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a30:	4013      	ands	r3, r2
 8001a32:	b25b      	sxtb	r3, r3
 8001a34:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_EN_AA, enaa);
 8001a36:	7bfb      	ldrb	r3, [r7, #15]
 8001a38:	4619      	mov	r1, r3
 8001a3a:	2001      	movs	r0, #1
 8001a3c:	f7ff fdf6 	bl	800162c <nRF24_WriteRegister>
}
 8001a40:	bf00      	nop
 8001a42:	3710      	adds	r7, #16
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <nRF24_SetAddressWidth>:

void nRF24_SetAddressWidth(uint8_t size)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	71fb      	strb	r3, [r7, #7]
	if(size > 5)
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	2b05      	cmp	r3, #5
 8001a56:	d901      	bls.n	8001a5c <nRF24_SetAddressWidth+0x14>
		size = 5; // Maximum are 5 bytes
 8001a58:	2305      	movs	r3, #5
 8001a5a:	71fb      	strb	r3, [r7, #7]
	if(size < 3)
 8001a5c:	79fb      	ldrb	r3, [r7, #7]
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d801      	bhi.n	8001a66 <nRF24_SetAddressWidth+0x1e>
		size = 3; // Minimum are 3 bytes
 8001a62:	2303      	movs	r3, #3
 8001a64:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_SETUP_AW, ((size-2) & 0x03));
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	3b02      	subs	r3, #2
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	f003 0303 	and.w	r3, r3, #3
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	4619      	mov	r1, r3
 8001a74:	2003      	movs	r0, #3
 8001a76:	f7ff fdd9 	bl	800162c <nRF24_WriteRegister>
}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <nRF24_SetRXAddress>:

void nRF24_SetRXAddress(uint8_t pipe, uint8_t* address)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b084      	sub	sp, #16
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	4603      	mov	r3, r0
 8001a8a:	6039      	str	r1, [r7, #0]
 8001a8c:	71fb      	strb	r3, [r7, #7]
	// pipe 0 and pipe 1 are fully 40-bits storaged
	// pipe 2-5 is storaged only with last byte. Rest are as same as pipe 1
	// pipe 0 and 1 are LSByte first so they are needed to reverse address
	if((pipe == 0) || (pipe == 1))
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d002      	beq.n	8001a9a <nRF24_SetRXAddress+0x18>
 8001a94:	79fb      	ldrb	r3, [r7, #7]
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d11d      	bne.n	8001ad6 <nRF24_SetRXAddress+0x54>
	{
		uint8_t i;
		uint8_t address_rev[NRF24_ADDR_SIZE];
		for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	73fb      	strb	r3, [r7, #15]
 8001a9e:	e00d      	b.n	8001abc <nRF24_SetRXAddress+0x3a>
			address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 8001aa0:	7bfb      	ldrb	r3, [r7, #15]
 8001aa2:	683a      	ldr	r2, [r7, #0]
 8001aa4:	441a      	add	r2, r3
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
 8001aa8:	f1c3 0302 	rsb	r3, r3, #2
 8001aac:	7812      	ldrb	r2, [r2, #0]
 8001aae:	3310      	adds	r3, #16
 8001ab0:	443b      	add	r3, r7
 8001ab2:	f803 2c04 	strb.w	r2, [r3, #-4]
		for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	73fb      	strb	r3, [r7, #15]
 8001abc:	7bfb      	ldrb	r3, [r7, #15]
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d9ee      	bls.n	8001aa0 <nRF24_SetRXAddress+0x1e>
		nRF24_WriteRegisters(NRF24_RX_ADDR_P0 + pipe, address_rev, NRF24_ADDR_SIZE);
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	330a      	adds	r3, #10
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	f107 010c 	add.w	r1, r7, #12
 8001acc:	2203      	movs	r2, #3
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7ff fdd2 	bl	8001678 <nRF24_WriteRegisters>
	{
 8001ad4:	e00a      	b.n	8001aec <nRF24_SetRXAddress+0x6a>
	}
	else
		nRF24_WriteRegister(NRF24_RX_ADDR_P0 + pipe, address[NRF24_ADDR_SIZE-1]);
 8001ad6:	79fb      	ldrb	r3, [r7, #7]
 8001ad8:	330a      	adds	r3, #10
 8001ada:	b2da      	uxtb	r2, r3
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	3302      	adds	r3, #2
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4610      	mov	r0, r2
 8001ae6:	f7ff fda1 	bl	800162c <nRF24_WriteRegister>
}
 8001aea:	bf00      	nop
 8001aec:	bf00      	nop
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <nRF24_SetTXAddress>:

void nRF24_SetTXAddress(uint8_t* address)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
	// TX address is storaged similar to RX pipe 0 - LSByte first
	uint8_t i;
	uint8_t address_rev[NRF24_ADDR_SIZE];

	nRF24_ReadRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Backup P0 address
 8001afc:	f107 030c 	add.w	r3, r7, #12
 8001b00:	2203      	movs	r2, #3
 8001b02:	4619      	mov	r1, r3
 8001b04:	200a      	movs	r0, #10
 8001b06:	f7ff fd6d 	bl	80015e4 <nRF24_ReadRegisters>
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	73fb      	strb	r3, [r7, #15]
 8001b0e:	e00c      	b.n	8001b2a <nRF24_SetTXAddress+0x36>
		addr_p0_backup[NRF24_ADDR_SIZE - 1 - i] = address_rev[i]; //Reverse P0 address
 8001b10:	7bfa      	ldrb	r2, [r7, #15]
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
 8001b14:	f1c3 0302 	rsb	r3, r3, #2
 8001b18:	3210      	adds	r2, #16
 8001b1a:	443a      	add	r2, r7
 8001b1c:	f812 1c04 	ldrb.w	r1, [r2, #-4]
 8001b20:	4a16      	ldr	r2, [pc, #88]	; (8001b7c <nRF24_SetTXAddress+0x88>)
 8001b22:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
 8001b26:	3301      	adds	r3, #1
 8001b28:	73fb      	strb	r3, [r7, #15]
 8001b2a:	7bfb      	ldrb	r3, [r7, #15]
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d9ef      	bls.n	8001b10 <nRF24_SetTXAddress+0x1c>

	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8001b30:	2300      	movs	r3, #0
 8001b32:	73fb      	strb	r3, [r7, #15]
 8001b34:	e00d      	b.n	8001b52 <nRF24_SetTXAddress+0x5e>
		address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 8001b36:	7bfb      	ldrb	r3, [r7, #15]
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	441a      	add	r2, r3
 8001b3c:	7bfb      	ldrb	r3, [r7, #15]
 8001b3e:	f1c3 0302 	rsb	r3, r3, #2
 8001b42:	7812      	ldrb	r2, [r2, #0]
 8001b44:	3310      	adds	r3, #16
 8001b46:	443b      	add	r3, r7
 8001b48:	f803 2c04 	strb.w	r2, [r3, #-4]
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8001b4c:	7bfb      	ldrb	r3, [r7, #15]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	73fb      	strb	r3, [r7, #15]
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d9ee      	bls.n	8001b36 <nRF24_SetTXAddress+0x42>
	//make pipe 0 address backup;

	nRF24_WriteRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Pipe 0 must be same for auto ACk
 8001b58:	f107 030c 	add.w	r3, r7, #12
 8001b5c:	2203      	movs	r2, #3
 8001b5e:	4619      	mov	r1, r3
 8001b60:	200a      	movs	r0, #10
 8001b62:	f7ff fd89 	bl	8001678 <nRF24_WriteRegisters>
	nRF24_WriteRegisters(NRF24_TX_ADDR, address_rev, NRF24_ADDR_SIZE);
 8001b66:	f107 030c 	add.w	r3, r7, #12
 8001b6a:	2203      	movs	r2, #3
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	2010      	movs	r0, #16
 8001b70:	f7ff fd82 	bl	8001678 <nRF24_WriteRegisters>

}
 8001b74:	bf00      	nop
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20000068 	.word	0x20000068

08001b80 <nRF24_ReadRXPaylaod>:
	}while(!((status & (1<<NRF24_MAX_RT)) || (status & (1<<NRF24_TX_DS))));

}

void nRF24_ReadRXPaylaod(uint8_t *data)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	nRF24_ReadRegisters(NRF24_CMD_R_RX_PAYLOAD, data, NRF24_PAYLOAD_SIZE);
 8001b88:	220f      	movs	r2, #15
 8001b8a:	6879      	ldr	r1, [r7, #4]
 8001b8c:	2061      	movs	r0, #97	; 0x61
 8001b8e:	f7ff fd29 	bl	80015e4 <nRF24_ReadRegisters>
	nRF24_WriteRegister(NRF24_STATUS, (1<NRF24_RX_DR));
 8001b92:	2101      	movs	r1, #1
 8001b94:	2007      	movs	r0, #7
 8001b96:	f7ff fd49 	bl	800162c <nRF24_WriteRegister>
	if(nRF24_ReadStatus() & (1<<NRF24_TX_DS))
 8001b9a:	f7ff fdab 	bl	80016f4 <nRF24_ReadStatus>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	f003 0320 	and.w	r3, r3, #32
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d003      	beq.n	8001bb0 <nRF24_ReadRXPaylaod+0x30>
		nRF24_WriteRegister(NRF24_STATUS, (1<<NRF24_TX_DS));
 8001ba8:	2120      	movs	r1, #32
 8001baa:	2007      	movs	r0, #7
 8001bac:	f7ff fd3e 	bl	800162c <nRF24_WriteRegister>
}
 8001bb0:	bf00      	nop
 8001bb2:	3708      	adds	r7, #8
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <nRF24_RXAvailible>:


uint8_t nRF24_RXAvailible(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
	uint8_t status = nRF24_ReadStatus();
 8001bbe:	f7ff fd99 	bl	80016f4 <nRF24_ReadStatus>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	71fb      	strb	r3, [r7, #7]

	// RX FIFO Interrupt
	if ((status & (1 << 6)))
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
 8001bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d00c      	beq.n	8001bea <nRF24_RXAvailible+0x32>
	{
		nrf24_rx_flag = 1;
 8001bd0:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <nRF24_RXAvailible+0x3c>)
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	701a      	strb	r2, [r3, #0]
		status |= (1<<6); // Interrupt flag clear
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bdc:	71fb      	strb	r3, [r7, #7]
		nRF24_WriteStatus(status);
 8001bde:	79fb      	ldrb	r3, [r7, #7]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff fd8f 	bl	8001704 <nRF24_WriteStatus>
		return 1;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e000      	b.n	8001bec <nRF24_RXAvailible+0x34>
	}
	return 0;
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	2000006b 	.word	0x2000006b

08001bf8 <nRF24_Init>:

void nRF24_Init(SPI_HandleTypeDef *hspi)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
	hspi_nrf = hspi;
 8001c00:	4a1e      	ldr	r2, [pc, #120]	; (8001c7c <nRF24_Init+0x84>)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6013      	str	r3, [r2, #0]

	NRF24_CE_LOW;
 8001c06:	2200      	movs	r2, #0
 8001c08:	2102      	movs	r1, #2
 8001c0a:	481d      	ldr	r0, [pc, #116]	; (8001c80 <nRF24_Init+0x88>)
 8001c0c:	f000 ff20 	bl	8002a50 <HAL_GPIO_WritePin>
	NRF24_CSN_HIGH;
 8001c10:	2201      	movs	r2, #1
 8001c12:	2104      	movs	r1, #4
 8001c14:	481a      	ldr	r0, [pc, #104]	; (8001c80 <nRF24_Init+0x88>)
 8001c16:	f000 ff1b 	bl	8002a50 <HAL_GPIO_WritePin>

	HAL_Delay(5);
 8001c1a:	2005      	movs	r0, #5
 8001c1c:	f000 fc82 	bl	8002524 <HAL_Delay>

	nRF24_SetDataRate(NRF24_RF_DR_250KBPS); // Data Rate
 8001c20:	2002      	movs	r0, #2
 8001c22:	f7ff fdca 	bl	80017ba <nRF24_SetDataRate>
	nRF24_EnableCRC(1); // Enable CRC
 8001c26:	2001      	movs	r0, #1
 8001c28:	f7ff fe22 	bl	8001870 <nRF24_EnableCRC>
	nRF24_SetCRCLength(NRF24_CRC_WIDTH_1B); // CRC Length 1 byte
 8001c2c:	2000      	movs	r0, #0
 8001c2e:	f7ff fe3c 	bl	80018aa <nRF24_SetCRCLength>
	nRF24_SetPALevel(NRF24_PA_PWR_0dBM);
 8001c32:	2003      	movs	r0, #3
 8001c34:	f7ff fda2 	bl	800177c <nRF24_SetPALevel>
	nRF24_SetRetries(0x04, 0x07); // 1000us, 7 times
 8001c38:	2107      	movs	r1, #7
 8001c3a:	2004      	movs	r0, #4
 8001c3c:	f7ff fe52 	bl	80018e4 <nRF24_SetRetries>
	nRF24_WriteRegister(NRF24_DYNPD, 0); // Disable dynamic payloads for all pipes
 8001c40:	2100      	movs	r1, #0
 8001c42:	201c      	movs	r0, #28
 8001c44:	f7ff fcf2 	bl	800162c <nRF24_WriteRegister>
	nRF24_SetRFChannel(10); // Set RF channel for transmission
 8001c48:	200a      	movs	r0, #10
 8001c4a:	f7ff fe66 	bl	800191a <nRF24_SetRFChannel>
	nRF24_SetPayloadSize(0, NRF24_PAYLOAD_SIZE); // Set 32 bytes payload for pipe 0
 8001c4e:	210f      	movs	r1, #15
 8001c50:	2000      	movs	r0, #0
 8001c52:	f7ff fe73 	bl	800193c <nRF24_SetPayloadSize>
	nRF24_EnablePipe(0, 1); // Enable pipe 0
 8001c56:	2101      	movs	r1, #1
 8001c58:	2000      	movs	r0, #0
 8001c5a:	f7ff fe8b 	bl	8001974 <nRF24_EnablePipe>
	nRF24_AutoACK(0, 1); // Enable auto ACK for pipe 0
 8001c5e:	2101      	movs	r1, #1
 8001c60:	2000      	movs	r0, #0
 8001c62:	f7ff febc 	bl	80019de <nRF24_AutoACK>
	nRF24_SetAddressWidth(NRF24_ADDR_SIZE); // Set address size
 8001c66:	2003      	movs	r0, #3
 8001c68:	f7ff feee 	bl	8001a48 <nRF24_SetAddressWidth>

	HAL_Delay(20);
 8001c6c:	2014      	movs	r0, #20
 8001c6e:	f000 fc59 	bl	8002524 <HAL_Delay>

}
 8001c72:	bf00      	nop
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20000064 	.word	0x20000064
 8001c80:	40020400 	.word	0x40020400

08001c84 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001c88:	4b17      	ldr	r3, [pc, #92]	; (8001ce8 <MX_SPI2_Init+0x64>)
 8001c8a:	4a18      	ldr	r2, [pc, #96]	; (8001cec <MX_SPI2_Init+0x68>)
 8001c8c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c8e:	4b16      	ldr	r3, [pc, #88]	; (8001ce8 <MX_SPI2_Init+0x64>)
 8001c90:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c94:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001c96:	4b14      	ldr	r3, [pc, #80]	; (8001ce8 <MX_SPI2_Init+0x64>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c9c:	4b12      	ldr	r3, [pc, #72]	; (8001ce8 <MX_SPI2_Init+0x64>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ca2:	4b11      	ldr	r3, [pc, #68]	; (8001ce8 <MX_SPI2_Init+0x64>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	; (8001ce8 <MX_SPI2_Init+0x64>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001cae:	4b0e      	ldr	r3, [pc, #56]	; (8001ce8 <MX_SPI2_Init+0x64>)
 8001cb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cb4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001cb6:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <MX_SPI2_Init+0x64>)
 8001cb8:	2210      	movs	r2, #16
 8001cba:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cbc:	4b0a      	ldr	r3, [pc, #40]	; (8001ce8 <MX_SPI2_Init+0x64>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cc2:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <MX_SPI2_Init+0x64>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cc8:	4b07      	ldr	r3, [pc, #28]	; (8001ce8 <MX_SPI2_Init+0x64>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001cce:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <MX_SPI2_Init+0x64>)
 8001cd0:	220a      	movs	r2, #10
 8001cd2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001cd4:	4804      	ldr	r0, [pc, #16]	; (8001ce8 <MX_SPI2_Init+0x64>)
 8001cd6:	f001 fce3 	bl	80036a0 <HAL_SPI_Init>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001ce0:	f7ff fc2a 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001ce4:	bf00      	nop
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	2000006c 	.word	0x2000006c
 8001cec:	40003800 	.word	0x40003800

08001cf0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08a      	sub	sp, #40	; 0x28
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
 8001d06:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a17      	ldr	r2, [pc, #92]	; (8001d6c <HAL_SPI_MspInit+0x7c>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d128      	bne.n	8001d64 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001d12:	4b17      	ldr	r3, [pc, #92]	; (8001d70 <HAL_SPI_MspInit+0x80>)
 8001d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d16:	4a16      	ldr	r2, [pc, #88]	; (8001d70 <HAL_SPI_MspInit+0x80>)
 8001d18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d1c:	6253      	str	r3, [r2, #36]	; 0x24
 8001d1e:	4b14      	ldr	r3, [pc, #80]	; (8001d70 <HAL_SPI_MspInit+0x80>)
 8001d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d2a:	4b11      	ldr	r3, [pc, #68]	; (8001d70 <HAL_SPI_MspInit+0x80>)
 8001d2c:	69db      	ldr	r3, [r3, #28]
 8001d2e:	4a10      	ldr	r2, [pc, #64]	; (8001d70 <HAL_SPI_MspInit+0x80>)
 8001d30:	f043 0302 	orr.w	r3, r3, #2
 8001d34:	61d3      	str	r3, [r2, #28]
 8001d36:	4b0e      	ldr	r3, [pc, #56]	; (8001d70 <HAL_SPI_MspInit+0x80>)
 8001d38:	69db      	ldr	r3, [r3, #28]
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001d42:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001d46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d50:	2303      	movs	r3, #3
 8001d52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d54:	2305      	movs	r3, #5
 8001d56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d58:	f107 0314 	add.w	r3, r7, #20
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4805      	ldr	r0, [pc, #20]	; (8001d74 <HAL_SPI_MspInit+0x84>)
 8001d60:	f000 fce6 	bl	8002730 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001d64:	bf00      	nop
 8001d66:	3728      	adds	r7, #40	; 0x28
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	40003800 	.word	0x40003800
 8001d70:	40023800 	.word	0x40023800
 8001d74:	40020400 	.word	0x40020400

08001d78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001d7e:	4b15      	ldr	r3, [pc, #84]	; (8001dd4 <HAL_MspInit+0x5c>)
 8001d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d82:	4a14      	ldr	r2, [pc, #80]	; (8001dd4 <HAL_MspInit+0x5c>)
 8001d84:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001d88:	6253      	str	r3, [r2, #36]	; 0x24
 8001d8a:	4b12      	ldr	r3, [pc, #72]	; (8001dd4 <HAL_MspInit+0x5c>)
 8001d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d96:	4b0f      	ldr	r3, [pc, #60]	; (8001dd4 <HAL_MspInit+0x5c>)
 8001d98:	6a1b      	ldr	r3, [r3, #32]
 8001d9a:	4a0e      	ldr	r2, [pc, #56]	; (8001dd4 <HAL_MspInit+0x5c>)
 8001d9c:	f043 0301 	orr.w	r3, r3, #1
 8001da0:	6213      	str	r3, [r2, #32]
 8001da2:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <HAL_MspInit+0x5c>)
 8001da4:	6a1b      	ldr	r3, [r3, #32]
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	60bb      	str	r3, [r7, #8]
 8001dac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dae:	4b09      	ldr	r3, [pc, #36]	; (8001dd4 <HAL_MspInit+0x5c>)
 8001db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db2:	4a08      	ldr	r2, [pc, #32]	; (8001dd4 <HAL_MspInit+0x5c>)
 8001db4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001db8:	6253      	str	r3, [r2, #36]	; 0x24
 8001dba:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <HAL_MspInit+0x5c>)
 8001dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dc2:	607b      	str	r3, [r7, #4]
 8001dc4:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001dc6:	2007      	movs	r0, #7
 8001dc8:	f000 fc7e 	bl	80026c8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dcc:	bf00      	nop
 8001dce:	3710      	adds	r7, #16
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	40023800 	.word	0x40023800

08001dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ddc:	e7fe      	b.n	8001ddc <NMI_Handler+0x4>

08001dde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dde:	b480      	push	{r7}
 8001de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001de2:	e7fe      	b.n	8001de2 <HardFault_Handler+0x4>

08001de4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001de8:	e7fe      	b.n	8001de8 <MemManage_Handler+0x4>

08001dea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dea:	b480      	push	{r7}
 8001dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dee:	e7fe      	b.n	8001dee <BusFault_Handler+0x4>

08001df0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001df4:	e7fe      	b.n	8001df4 <UsageFault_Handler+0x4>

08001df6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001df6:	b480      	push	{r7}
 8001df8:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bc80      	pop	{r7}
 8001e00:	4770      	bx	lr

08001e02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e02:	b480      	push	{r7}
 8001e04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e06:	bf00      	nop
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bc80      	pop	{r7}
 8001e0c:	4770      	bx	lr

08001e0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e12:	bf00      	nop
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bc80      	pop	{r7}
 8001e18:	4770      	bx	lr

08001e1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e1e:	f000 fb65 	bl	80024ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e26:	b480      	push	{r7}
 8001e28:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e2a:	bf00      	nop
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bc80      	pop	{r7}
 8001e30:	4770      	bx	lr
	...

08001e34 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b08a      	sub	sp, #40	; 0x28
 8001e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e3a:	f107 0318 	add.w	r3, r7, #24
 8001e3e:	2200      	movs	r2, #0
 8001e40:	601a      	str	r2, [r3, #0]
 8001e42:	605a      	str	r2, [r3, #4]
 8001e44:	609a      	str	r2, [r3, #8]
 8001e46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e48:	f107 0310 	add.w	r3, r7, #16
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e52:	463b      	mov	r3, r7
 8001e54:	2200      	movs	r2, #0
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	605a      	str	r2, [r3, #4]
 8001e5a:	609a      	str	r2, [r3, #8]
 8001e5c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e5e:	4b38      	ldr	r3, [pc, #224]	; (8001f40 <MX_TIM3_Init+0x10c>)
 8001e60:	4a38      	ldr	r2, [pc, #224]	; (8001f44 <MX_TIM3_Init+0x110>)
 8001e62:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8001e64:	4b36      	ldr	r3, [pc, #216]	; (8001f40 <MX_TIM3_Init+0x10c>)
 8001e66:	220f      	movs	r2, #15
 8001e68:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e6a:	4b35      	ldr	r3, [pc, #212]	; (8001f40 <MX_TIM3_Init+0x10c>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001e70:	4b33      	ldr	r3, [pc, #204]	; (8001f40 <MX_TIM3_Init+0x10c>)
 8001e72:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e76:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e78:	4b31      	ldr	r3, [pc, #196]	; (8001f40 <MX_TIM3_Init+0x10c>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e7e:	4b30      	ldr	r3, [pc, #192]	; (8001f40 <MX_TIM3_Init+0x10c>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e84:	482e      	ldr	r0, [pc, #184]	; (8001f40 <MX_TIM3_Init+0x10c>)
 8001e86:	f002 f9cf 	bl	8004228 <HAL_TIM_Base_Init>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001e90:	f7ff fb52 	bl	8001538 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e98:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e9a:	f107 0318 	add.w	r3, r7, #24
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4827      	ldr	r0, [pc, #156]	; (8001f40 <MX_TIM3_Init+0x10c>)
 8001ea2:	f002 fba1 	bl	80045e8 <HAL_TIM_ConfigClockSource>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001eac:	f7ff fb44 	bl	8001538 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001eb0:	4823      	ldr	r0, [pc, #140]	; (8001f40 <MX_TIM3_Init+0x10c>)
 8001eb2:	f002 f9f8 	bl	80042a6 <HAL_TIM_PWM_Init>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001ebc:	f7ff fb3c 	bl	8001538 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ec8:	f107 0310 	add.w	r3, r7, #16
 8001ecc:	4619      	mov	r1, r3
 8001ece:	481c      	ldr	r0, [pc, #112]	; (8001f40 <MX_TIM3_Init+0x10c>)
 8001ed0:	f002 fe72 	bl	8004bb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001eda:	f7ff fb2d 	bl	8001538 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ede:	2360      	movs	r3, #96	; 0x60
 8001ee0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001eea:	2300      	movs	r3, #0
 8001eec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001eee:	463b      	mov	r3, r7
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4812      	ldr	r0, [pc, #72]	; (8001f40 <MX_TIM3_Init+0x10c>)
 8001ef6:	f002 fab5 	bl	8004464 <HAL_TIM_PWM_ConfigChannel>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001f00:	f7ff fb1a 	bl	8001538 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f04:	463b      	mov	r3, r7
 8001f06:	2204      	movs	r2, #4
 8001f08:	4619      	mov	r1, r3
 8001f0a:	480d      	ldr	r0, [pc, #52]	; (8001f40 <MX_TIM3_Init+0x10c>)
 8001f0c:	f002 faaa 	bl	8004464 <HAL_TIM_PWM_ConfigChannel>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 8001f16:	f7ff fb0f 	bl	8001538 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f1a:	463b      	mov	r3, r7
 8001f1c:	2208      	movs	r2, #8
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4807      	ldr	r0, [pc, #28]	; (8001f40 <MX_TIM3_Init+0x10c>)
 8001f22:	f002 fa9f 	bl	8004464 <HAL_TIM_PWM_ConfigChannel>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_TIM3_Init+0xfc>
  {
    Error_Handler();
 8001f2c:	f7ff fb04 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001f30:	4803      	ldr	r0, [pc, #12]	; (8001f40 <MX_TIM3_Init+0x10c>)
 8001f32:	f000 f957 	bl	80021e4 <HAL_TIM_MspPostInit>

}
 8001f36:	bf00      	nop
 8001f38:	3728      	adds	r7, #40	; 0x28
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	200000c4 	.word	0x200000c4
 8001f44:	40000400 	.word	0x40000400

08001f48 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b08a      	sub	sp, #40	; 0x28
 8001f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f4e:	f107 0318 	add.w	r3, r7, #24
 8001f52:	2200      	movs	r2, #0
 8001f54:	601a      	str	r2, [r3, #0]
 8001f56:	605a      	str	r2, [r3, #4]
 8001f58:	609a      	str	r2, [r3, #8]
 8001f5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f5c:	f107 0310 	add.w	r3, r7, #16
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f66:	463b      	mov	r3, r7
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
 8001f70:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f72:	4b3d      	ldr	r3, [pc, #244]	; (8002068 <MX_TIM4_Init+0x120>)
 8001f74:	4a3d      	ldr	r2, [pc, #244]	; (800206c <MX_TIM4_Init+0x124>)
 8001f76:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 15;
 8001f78:	4b3b      	ldr	r3, [pc, #236]	; (8002068 <MX_TIM4_Init+0x120>)
 8001f7a:	220f      	movs	r2, #15
 8001f7c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f7e:	4b3a      	ldr	r3, [pc, #232]	; (8002068 <MX_TIM4_Init+0x120>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8001f84:	4b38      	ldr	r3, [pc, #224]	; (8002068 <MX_TIM4_Init+0x120>)
 8001f86:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f8a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f8c:	4b36      	ldr	r3, [pc, #216]	; (8002068 <MX_TIM4_Init+0x120>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f92:	4b35      	ldr	r3, [pc, #212]	; (8002068 <MX_TIM4_Init+0x120>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f98:	4833      	ldr	r0, [pc, #204]	; (8002068 <MX_TIM4_Init+0x120>)
 8001f9a:	f002 f945 	bl	8004228 <HAL_TIM_Base_Init>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d001      	beq.n	8001fa8 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8001fa4:	f7ff fac8 	bl	8001538 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fa8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fac:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001fae:	f107 0318 	add.w	r3, r7, #24
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	482c      	ldr	r0, [pc, #176]	; (8002068 <MX_TIM4_Init+0x120>)
 8001fb6:	f002 fb17 	bl	80045e8 <HAL_TIM_ConfigClockSource>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001fc0:	f7ff faba 	bl	8001538 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001fc4:	4828      	ldr	r0, [pc, #160]	; (8002068 <MX_TIM4_Init+0x120>)
 8001fc6:	f002 f96e 	bl	80042a6 <HAL_TIM_PWM_Init>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001fd0:	f7ff fab2 	bl	8001538 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001fdc:	f107 0310 	add.w	r3, r7, #16
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4821      	ldr	r0, [pc, #132]	; (8002068 <MX_TIM4_Init+0x120>)
 8001fe4:	f002 fde8 	bl	8004bb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 8001fee:	f7ff faa3 	bl	8001538 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ff2:	2360      	movs	r3, #96	; 0x60
 8001ff4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ffe:	2300      	movs	r3, #0
 8002000:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002002:	463b      	mov	r3, r7
 8002004:	2200      	movs	r2, #0
 8002006:	4619      	mov	r1, r3
 8002008:	4817      	ldr	r0, [pc, #92]	; (8002068 <MX_TIM4_Init+0x120>)
 800200a:	f002 fa2b 	bl	8004464 <HAL_TIM_PWM_ConfigChannel>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8002014:	f7ff fa90 	bl	8001538 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002018:	463b      	mov	r3, r7
 800201a:	2204      	movs	r2, #4
 800201c:	4619      	mov	r1, r3
 800201e:	4812      	ldr	r0, [pc, #72]	; (8002068 <MX_TIM4_Init+0x120>)
 8002020:	f002 fa20 	bl	8004464 <HAL_TIM_PWM_ConfigChannel>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <MX_TIM4_Init+0xe6>
  {
    Error_Handler();
 800202a:	f7ff fa85 	bl	8001538 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800202e:	463b      	mov	r3, r7
 8002030:	2208      	movs	r2, #8
 8002032:	4619      	mov	r1, r3
 8002034:	480c      	ldr	r0, [pc, #48]	; (8002068 <MX_TIM4_Init+0x120>)
 8002036:	f002 fa15 	bl	8004464 <HAL_TIM_PWM_ConfigChannel>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_TIM4_Init+0xfc>
  {
    Error_Handler();
 8002040:	f7ff fa7a 	bl	8001538 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002044:	463b      	mov	r3, r7
 8002046:	220c      	movs	r2, #12
 8002048:	4619      	mov	r1, r3
 800204a:	4807      	ldr	r0, [pc, #28]	; (8002068 <MX_TIM4_Init+0x120>)
 800204c:	f002 fa0a 	bl	8004464 <HAL_TIM_PWM_ConfigChannel>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <MX_TIM4_Init+0x112>
  {
    Error_Handler();
 8002056:	f7ff fa6f 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800205a:	4803      	ldr	r0, [pc, #12]	; (8002068 <MX_TIM4_Init+0x120>)
 800205c:	f000 f8c2 	bl	80021e4 <HAL_TIM_MspPostInit>

}
 8002060:	bf00      	nop
 8002062:	3728      	adds	r7, #40	; 0x28
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	20000104 	.word	0x20000104
 800206c:	40000800 	.word	0x40000800

08002070 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b08a      	sub	sp, #40	; 0x28
 8002074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002076:	f107 0318 	add.w	r3, r7, #24
 800207a:	2200      	movs	r2, #0
 800207c:	601a      	str	r2, [r3, #0]
 800207e:	605a      	str	r2, [r3, #4]
 8002080:	609a      	str	r2, [r3, #8]
 8002082:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002084:	f107 0310 	add.w	r3, r7, #16
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800208e:	463b      	mov	r3, r7
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	605a      	str	r2, [r3, #4]
 8002096:	609a      	str	r2, [r3, #8]
 8002098:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800209a:	4b2d      	ldr	r3, [pc, #180]	; (8002150 <MX_TIM5_Init+0xe0>)
 800209c:	4a2d      	ldr	r2, [pc, #180]	; (8002154 <MX_TIM5_Init+0xe4>)
 800209e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 15;
 80020a0:	4b2b      	ldr	r3, [pc, #172]	; (8002150 <MX_TIM5_Init+0xe0>)
 80020a2:	220f      	movs	r2, #15
 80020a4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020a6:	4b2a      	ldr	r3, [pc, #168]	; (8002150 <MX_TIM5_Init+0xe0>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 80020ac:	4b28      	ldr	r3, [pc, #160]	; (8002150 <MX_TIM5_Init+0xe0>)
 80020ae:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020b2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020b4:	4b26      	ldr	r3, [pc, #152]	; (8002150 <MX_TIM5_Init+0xe0>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020ba:	4b25      	ldr	r3, [pc, #148]	; (8002150 <MX_TIM5_Init+0xe0>)
 80020bc:	2200      	movs	r2, #0
 80020be:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80020c0:	4823      	ldr	r0, [pc, #140]	; (8002150 <MX_TIM5_Init+0xe0>)
 80020c2:	f002 f8b1 	bl	8004228 <HAL_TIM_Base_Init>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <MX_TIM5_Init+0x60>
  {
    Error_Handler();
 80020cc:	f7ff fa34 	bl	8001538 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020d4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80020d6:	f107 0318 	add.w	r3, r7, #24
 80020da:	4619      	mov	r1, r3
 80020dc:	481c      	ldr	r0, [pc, #112]	; (8002150 <MX_TIM5_Init+0xe0>)
 80020de:	f002 fa83 	bl	80045e8 <HAL_TIM_ConfigClockSource>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80020e8:	f7ff fa26 	bl	8001538 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80020ec:	4818      	ldr	r0, [pc, #96]	; (8002150 <MX_TIM5_Init+0xe0>)
 80020ee:	f002 f8da 	bl	80042a6 <HAL_TIM_PWM_Init>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80020f8:	f7ff fa1e 	bl	8001538 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020fc:	2300      	movs	r3, #0
 80020fe:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002100:	2300      	movs	r3, #0
 8002102:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002104:	f107 0310 	add.w	r3, r7, #16
 8002108:	4619      	mov	r1, r3
 800210a:	4811      	ldr	r0, [pc, #68]	; (8002150 <MX_TIM5_Init+0xe0>)
 800210c:	f002 fd54 	bl	8004bb8 <HAL_TIMEx_MasterConfigSynchronization>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <MX_TIM5_Init+0xaa>
  {
    Error_Handler();
 8002116:	f7ff fa0f 	bl	8001538 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800211a:	2360      	movs	r3, #96	; 0x60
 800211c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800211e:	2300      	movs	r3, #0
 8002120:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002122:	2300      	movs	r3, #0
 8002124:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002126:	2300      	movs	r3, #0
 8002128:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800212a:	463b      	mov	r3, r7
 800212c:	2204      	movs	r2, #4
 800212e:	4619      	mov	r1, r3
 8002130:	4807      	ldr	r0, [pc, #28]	; (8002150 <MX_TIM5_Init+0xe0>)
 8002132:	f002 f997 	bl	8004464 <HAL_TIM_PWM_ConfigChannel>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 800213c:	f7ff f9fc 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002140:	4803      	ldr	r0, [pc, #12]	; (8002150 <MX_TIM5_Init+0xe0>)
 8002142:	f000 f84f 	bl	80021e4 <HAL_TIM_MspPostInit>

}
 8002146:	bf00      	nop
 8002148:	3728      	adds	r7, #40	; 0x28
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	20000144 	.word	0x20000144
 8002154:	40000c00 	.word	0x40000c00

08002158 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002158:	b480      	push	{r7}
 800215a:	b087      	sub	sp, #28
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a1b      	ldr	r2, [pc, #108]	; (80021d4 <HAL_TIM_Base_MspInit+0x7c>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d10c      	bne.n	8002184 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800216a:	4b1b      	ldr	r3, [pc, #108]	; (80021d8 <HAL_TIM_Base_MspInit+0x80>)
 800216c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216e:	4a1a      	ldr	r2, [pc, #104]	; (80021d8 <HAL_TIM_Base_MspInit+0x80>)
 8002170:	f043 0302 	orr.w	r3, r3, #2
 8002174:	6253      	str	r3, [r2, #36]	; 0x24
 8002176:	4b18      	ldr	r3, [pc, #96]	; (80021d8 <HAL_TIM_Base_MspInit+0x80>)
 8002178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800217a:	f003 0302 	and.w	r3, r3, #2
 800217e:	617b      	str	r3, [r7, #20]
 8002180:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002182:	e022      	b.n	80021ca <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM4)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a14      	ldr	r2, [pc, #80]	; (80021dc <HAL_TIM_Base_MspInit+0x84>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d10c      	bne.n	80021a8 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800218e:	4b12      	ldr	r3, [pc, #72]	; (80021d8 <HAL_TIM_Base_MspInit+0x80>)
 8002190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002192:	4a11      	ldr	r2, [pc, #68]	; (80021d8 <HAL_TIM_Base_MspInit+0x80>)
 8002194:	f043 0304 	orr.w	r3, r3, #4
 8002198:	6253      	str	r3, [r2, #36]	; 0x24
 800219a:	4b0f      	ldr	r3, [pc, #60]	; (80021d8 <HAL_TIM_Base_MspInit+0x80>)
 800219c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800219e:	f003 0304 	and.w	r3, r3, #4
 80021a2:	613b      	str	r3, [r7, #16]
 80021a4:	693b      	ldr	r3, [r7, #16]
}
 80021a6:	e010      	b.n	80021ca <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM5)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a0c      	ldr	r2, [pc, #48]	; (80021e0 <HAL_TIM_Base_MspInit+0x88>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d10b      	bne.n	80021ca <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80021b2:	4b09      	ldr	r3, [pc, #36]	; (80021d8 <HAL_TIM_Base_MspInit+0x80>)
 80021b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b6:	4a08      	ldr	r2, [pc, #32]	; (80021d8 <HAL_TIM_Base_MspInit+0x80>)
 80021b8:	f043 0308 	orr.w	r3, r3, #8
 80021bc:	6253      	str	r3, [r2, #36]	; 0x24
 80021be:	4b06      	ldr	r3, [pc, #24]	; (80021d8 <HAL_TIM_Base_MspInit+0x80>)
 80021c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c2:	f003 0308 	and.w	r3, r3, #8
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]
}
 80021ca:	bf00      	nop
 80021cc:	371c      	adds	r7, #28
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bc80      	pop	{r7}
 80021d2:	4770      	bx	lr
 80021d4:	40000400 	.word	0x40000400
 80021d8:	40023800 	.word	0x40023800
 80021dc:	40000800 	.word	0x40000800
 80021e0:	40000c00 	.word	0x40000c00

080021e4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08c      	sub	sp, #48	; 0x30
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ec:	f107 031c 	add.w	r3, r7, #28
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	60da      	str	r2, [r3, #12]
 80021fa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a41      	ldr	r2, [pc, #260]	; (8002308 <HAL_TIM_MspPostInit+0x124>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d138      	bne.n	8002278 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002206:	4b41      	ldr	r3, [pc, #260]	; (800230c <HAL_TIM_MspPostInit+0x128>)
 8002208:	69db      	ldr	r3, [r3, #28]
 800220a:	4a40      	ldr	r2, [pc, #256]	; (800230c <HAL_TIM_MspPostInit+0x128>)
 800220c:	f043 0301 	orr.w	r3, r3, #1
 8002210:	61d3      	str	r3, [r2, #28]
 8002212:	4b3e      	ldr	r3, [pc, #248]	; (800230c <HAL_TIM_MspPostInit+0x128>)
 8002214:	69db      	ldr	r3, [r3, #28]
 8002216:	f003 0301 	and.w	r3, r3, #1
 800221a:	61bb      	str	r3, [r7, #24]
 800221c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800221e:	4b3b      	ldr	r3, [pc, #236]	; (800230c <HAL_TIM_MspPostInit+0x128>)
 8002220:	69db      	ldr	r3, [r3, #28]
 8002222:	4a3a      	ldr	r2, [pc, #232]	; (800230c <HAL_TIM_MspPostInit+0x128>)
 8002224:	f043 0302 	orr.w	r3, r3, #2
 8002228:	61d3      	str	r3, [r2, #28]
 800222a:	4b38      	ldr	r3, [pc, #224]	; (800230c <HAL_TIM_MspPostInit+0x128>)
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	617b      	str	r3, [r7, #20]
 8002234:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = Czlon4PWM_Pin|Czlon5PWM_Pin;
 8002236:	23c0      	movs	r3, #192	; 0xc0
 8002238:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223a:	2302      	movs	r3, #2
 800223c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223e:	2300      	movs	r3, #0
 8002240:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002242:	2300      	movs	r3, #0
 8002244:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002246:	2302      	movs	r3, #2
 8002248:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224a:	f107 031c 	add.w	r3, r7, #28
 800224e:	4619      	mov	r1, r3
 8002250:	482f      	ldr	r0, [pc, #188]	; (8002310 <HAL_TIM_MspPostInit+0x12c>)
 8002252:	f000 fa6d 	bl	8002730 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R_PWM_Pin;
 8002256:	2301      	movs	r3, #1
 8002258:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225a:	2302      	movs	r3, #2
 800225c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225e:	2300      	movs	r3, #0
 8002260:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002262:	2300      	movs	r3, #0
 8002264:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002266:	2302      	movs	r3, #2
 8002268:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(R_PWM_GPIO_Port, &GPIO_InitStruct);
 800226a:	f107 031c 	add.w	r3, r7, #28
 800226e:	4619      	mov	r1, r3
 8002270:	4828      	ldr	r0, [pc, #160]	; (8002314 <HAL_TIM_MspPostInit+0x130>)
 8002272:	f000 fa5d 	bl	8002730 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002276:	e043      	b.n	8002300 <HAL_TIM_MspPostInit+0x11c>
  else if(timHandle->Instance==TIM4)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a26      	ldr	r2, [pc, #152]	; (8002318 <HAL_TIM_MspPostInit+0x134>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d11d      	bne.n	80022be <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002282:	4b22      	ldr	r3, [pc, #136]	; (800230c <HAL_TIM_MspPostInit+0x128>)
 8002284:	69db      	ldr	r3, [r3, #28]
 8002286:	4a21      	ldr	r2, [pc, #132]	; (800230c <HAL_TIM_MspPostInit+0x128>)
 8002288:	f043 0302 	orr.w	r3, r3, #2
 800228c:	61d3      	str	r3, [r2, #28]
 800228e:	4b1f      	ldr	r3, [pc, #124]	; (800230c <HAL_TIM_MspPostInit+0x128>)
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	613b      	str	r3, [r7, #16]
 8002298:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PodstawaPWM_Pin|Czlon1PWM_Pin|Czlon2PWM_Pin|Czlon3PWM_Pin;
 800229a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800229e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a0:	2302      	movs	r3, #2
 80022a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a8:	2300      	movs	r3, #0
 80022aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80022ac:	2302      	movs	r3, #2
 80022ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022b0:	f107 031c 	add.w	r3, r7, #28
 80022b4:	4619      	mov	r1, r3
 80022b6:	4817      	ldr	r0, [pc, #92]	; (8002314 <HAL_TIM_MspPostInit+0x130>)
 80022b8:	f000 fa3a 	bl	8002730 <HAL_GPIO_Init>
}
 80022bc:	e020      	b.n	8002300 <HAL_TIM_MspPostInit+0x11c>
  else if(timHandle->Instance==TIM5)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a16      	ldr	r2, [pc, #88]	; (800231c <HAL_TIM_MspPostInit+0x138>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d11b      	bne.n	8002300 <HAL_TIM_MspPostInit+0x11c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022c8:	4b10      	ldr	r3, [pc, #64]	; (800230c <HAL_TIM_MspPostInit+0x128>)
 80022ca:	69db      	ldr	r3, [r3, #28]
 80022cc:	4a0f      	ldr	r2, [pc, #60]	; (800230c <HAL_TIM_MspPostInit+0x128>)
 80022ce:	f043 0301 	orr.w	r3, r3, #1
 80022d2:	61d3      	str	r3, [r2, #28]
 80022d4:	4b0d      	ldr	r3, [pc, #52]	; (800230c <HAL_TIM_MspPostInit+0x128>)
 80022d6:	69db      	ldr	r3, [r3, #28]
 80022d8:	f003 0301 	and.w	r3, r3, #1
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = L_PWM_Pin;
 80022e0:	2302      	movs	r3, #2
 80022e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e4:	2302      	movs	r3, #2
 80022e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ec:	2300      	movs	r3, #0
 80022ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80022f0:	2302      	movs	r3, #2
 80022f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(L_PWM_GPIO_Port, &GPIO_InitStruct);
 80022f4:	f107 031c 	add.w	r3, r7, #28
 80022f8:	4619      	mov	r1, r3
 80022fa:	4805      	ldr	r0, [pc, #20]	; (8002310 <HAL_TIM_MspPostInit+0x12c>)
 80022fc:	f000 fa18 	bl	8002730 <HAL_GPIO_Init>
}
 8002300:	bf00      	nop
 8002302:	3730      	adds	r7, #48	; 0x30
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40000400 	.word	0x40000400
 800230c:	40023800 	.word	0x40023800
 8002310:	40020000 	.word	0x40020000
 8002314:	40020400 	.word	0x40020400
 8002318:	40000800 	.word	0x40000800
 800231c:	40000c00 	.word	0x40000c00

08002320 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002324:	4b11      	ldr	r3, [pc, #68]	; (800236c <MX_USART2_UART_Init+0x4c>)
 8002326:	4a12      	ldr	r2, [pc, #72]	; (8002370 <MX_USART2_UART_Init+0x50>)
 8002328:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800232a:	4b10      	ldr	r3, [pc, #64]	; (800236c <MX_USART2_UART_Init+0x4c>)
 800232c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002330:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002332:	4b0e      	ldr	r3, [pc, #56]	; (800236c <MX_USART2_UART_Init+0x4c>)
 8002334:	2200      	movs	r2, #0
 8002336:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002338:	4b0c      	ldr	r3, [pc, #48]	; (800236c <MX_USART2_UART_Init+0x4c>)
 800233a:	2200      	movs	r2, #0
 800233c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800233e:	4b0b      	ldr	r3, [pc, #44]	; (800236c <MX_USART2_UART_Init+0x4c>)
 8002340:	2200      	movs	r2, #0
 8002342:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002344:	4b09      	ldr	r3, [pc, #36]	; (800236c <MX_USART2_UART_Init+0x4c>)
 8002346:	220c      	movs	r2, #12
 8002348:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800234a:	4b08      	ldr	r3, [pc, #32]	; (800236c <MX_USART2_UART_Init+0x4c>)
 800234c:	2200      	movs	r2, #0
 800234e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002350:	4b06      	ldr	r3, [pc, #24]	; (800236c <MX_USART2_UART_Init+0x4c>)
 8002352:	2200      	movs	r2, #0
 8002354:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002356:	4805      	ldr	r0, [pc, #20]	; (800236c <MX_USART2_UART_Init+0x4c>)
 8002358:	f002 fc8c 	bl	8004c74 <HAL_UART_Init>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002362:	f7ff f8e9 	bl	8001538 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	20000184 	.word	0x20000184
 8002370:	40004400 	.word	0x40004400

08002374 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b08a      	sub	sp, #40	; 0x28
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800237c:	f107 0314 	add.w	r3, r7, #20
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	60da      	str	r2, [r3, #12]
 800238a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a17      	ldr	r2, [pc, #92]	; (80023f0 <HAL_UART_MspInit+0x7c>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d127      	bne.n	80023e6 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002396:	4b17      	ldr	r3, [pc, #92]	; (80023f4 <HAL_UART_MspInit+0x80>)
 8002398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800239a:	4a16      	ldr	r2, [pc, #88]	; (80023f4 <HAL_UART_MspInit+0x80>)
 800239c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023a0:	6253      	str	r3, [r2, #36]	; 0x24
 80023a2:	4b14      	ldr	r3, [pc, #80]	; (80023f4 <HAL_UART_MspInit+0x80>)
 80023a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023aa:	613b      	str	r3, [r7, #16]
 80023ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ae:	4b11      	ldr	r3, [pc, #68]	; (80023f4 <HAL_UART_MspInit+0x80>)
 80023b0:	69db      	ldr	r3, [r3, #28]
 80023b2:	4a10      	ldr	r2, [pc, #64]	; (80023f4 <HAL_UART_MspInit+0x80>)
 80023b4:	f043 0301 	orr.w	r3, r3, #1
 80023b8:	61d3      	str	r3, [r2, #28]
 80023ba:	4b0e      	ldr	r3, [pc, #56]	; (80023f4 <HAL_UART_MspInit+0x80>)
 80023bc:	69db      	ldr	r3, [r3, #28]
 80023be:	f003 0301 	and.w	r3, r3, #1
 80023c2:	60fb      	str	r3, [r7, #12]
 80023c4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80023c6:	230c      	movs	r3, #12
 80023c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ca:	2302      	movs	r3, #2
 80023cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ce:	2300      	movs	r3, #0
 80023d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d2:	2303      	movs	r3, #3
 80023d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80023d6:	2307      	movs	r3, #7
 80023d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023da:	f107 0314 	add.w	r3, r7, #20
 80023de:	4619      	mov	r1, r3
 80023e0:	4805      	ldr	r0, [pc, #20]	; (80023f8 <HAL_UART_MspInit+0x84>)
 80023e2:	f000 f9a5 	bl	8002730 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80023e6:	bf00      	nop
 80023e8:	3728      	adds	r7, #40	; 0x28
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40004400 	.word	0x40004400
 80023f4:	40023800 	.word	0x40023800
 80023f8:	40020000 	.word	0x40020000

080023fc <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 80023fc:	f7ff fd13 	bl	8001e26 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002400:	480b      	ldr	r0, [pc, #44]	; (8002430 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002402:	490c      	ldr	r1, [pc, #48]	; (8002434 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002404:	4a0c      	ldr	r2, [pc, #48]	; (8002438 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002406:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002408:	e002      	b.n	8002410 <LoopCopyDataInit>

0800240a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800240a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800240c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800240e:	3304      	adds	r3, #4

08002410 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002410:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002412:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002414:	d3f9      	bcc.n	800240a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002416:	4a09      	ldr	r2, [pc, #36]	; (800243c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002418:	4c09      	ldr	r4, [pc, #36]	; (8002440 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800241a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800241c:	e001      	b.n	8002422 <LoopFillZerobss>

0800241e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800241e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002420:	3204      	adds	r2, #4

08002422 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002422:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002424:	d3fb      	bcc.n	800241e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002426:	f002 fd59 	bl	8004edc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800242a:	f7fe fa8b 	bl	8000944 <main>
  bx lr
 800242e:	4770      	bx	lr
  ldr r0, =_sdata
 8002430:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002434:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002438:	08004f88 	.word	0x08004f88
  ldr r2, =_sbss
 800243c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002440:	200001d0 	.word	0x200001d0

08002444 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002444:	e7fe      	b.n	8002444 <ADC1_IRQHandler>

08002446 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b082      	sub	sp, #8
 800244a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800244c:	2300      	movs	r3, #0
 800244e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002450:	2003      	movs	r0, #3
 8002452:	f000 f939 	bl	80026c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002456:	2000      	movs	r0, #0
 8002458:	f000 f80e 	bl	8002478 <HAL_InitTick>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d002      	beq.n	8002468 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	71fb      	strb	r3, [r7, #7]
 8002466:	e001      	b.n	800246c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002468:	f7ff fc86 	bl	8001d78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800246c:	79fb      	ldrb	r3, [r7, #7]
}
 800246e:	4618      	mov	r0, r3
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
	...

08002478 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002480:	2300      	movs	r3, #0
 8002482:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002484:	4b16      	ldr	r3, [pc, #88]	; (80024e0 <HAL_InitTick+0x68>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d022      	beq.n	80024d2 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800248c:	4b15      	ldr	r3, [pc, #84]	; (80024e4 <HAL_InitTick+0x6c>)
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	4b13      	ldr	r3, [pc, #76]	; (80024e0 <HAL_InitTick+0x68>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002498:	fbb1 f3f3 	udiv	r3, r1, r3
 800249c:	fbb2 f3f3 	udiv	r3, r2, r3
 80024a0:	4618      	mov	r0, r3
 80024a2:	f000 f938 	bl	8002716 <HAL_SYSTICK_Config>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d10f      	bne.n	80024cc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b0f      	cmp	r3, #15
 80024b0:	d809      	bhi.n	80024c6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024b2:	2200      	movs	r2, #0
 80024b4:	6879      	ldr	r1, [r7, #4]
 80024b6:	f04f 30ff 	mov.w	r0, #4294967295
 80024ba:	f000 f910 	bl	80026de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024be:	4a0a      	ldr	r2, [pc, #40]	; (80024e8 <HAL_InitTick+0x70>)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6013      	str	r3, [r2, #0]
 80024c4:	e007      	b.n	80024d6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	73fb      	strb	r3, [r7, #15]
 80024ca:	e004      	b.n	80024d6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	73fb      	strb	r3, [r7, #15]
 80024d0:	e001      	b.n	80024d6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80024d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3710      	adds	r7, #16
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	2000000c 	.word	0x2000000c
 80024e4:	20000004 	.word	0x20000004
 80024e8:	20000008 	.word	0x20000008

080024ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024f0:	4b05      	ldr	r3, [pc, #20]	; (8002508 <HAL_IncTick+0x1c>)
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	4b05      	ldr	r3, [pc, #20]	; (800250c <HAL_IncTick+0x20>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4413      	add	r3, r2
 80024fa:	4a03      	ldr	r2, [pc, #12]	; (8002508 <HAL_IncTick+0x1c>)
 80024fc:	6013      	str	r3, [r2, #0]
}
 80024fe:	bf00      	nop
 8002500:	46bd      	mov	sp, r7
 8002502:	bc80      	pop	{r7}
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	200001cc 	.word	0x200001cc
 800250c:	2000000c 	.word	0x2000000c

08002510 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  return uwTick;
 8002514:	4b02      	ldr	r3, [pc, #8]	; (8002520 <HAL_GetTick+0x10>)
 8002516:	681b      	ldr	r3, [r3, #0]
}
 8002518:	4618      	mov	r0, r3
 800251a:	46bd      	mov	sp, r7
 800251c:	bc80      	pop	{r7}
 800251e:	4770      	bx	lr
 8002520:	200001cc 	.word	0x200001cc

08002524 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800252c:	f7ff fff0 	bl	8002510 <HAL_GetTick>
 8002530:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800253c:	d004      	beq.n	8002548 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800253e:	4b09      	ldr	r3, [pc, #36]	; (8002564 <HAL_Delay+0x40>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	4413      	add	r3, r2
 8002546:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002548:	bf00      	nop
 800254a:	f7ff ffe1 	bl	8002510 <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	68fa      	ldr	r2, [r7, #12]
 8002556:	429a      	cmp	r2, r3
 8002558:	d8f7      	bhi.n	800254a <HAL_Delay+0x26>
  {
  }
}
 800255a:	bf00      	nop
 800255c:	bf00      	nop
 800255e:	3710      	adds	r7, #16
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	2000000c 	.word	0x2000000c

08002568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002578:	4b0c      	ldr	r3, [pc, #48]	; (80025ac <__NVIC_SetPriorityGrouping+0x44>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800257e:	68ba      	ldr	r2, [r7, #8]
 8002580:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002584:	4013      	ands	r3, r2
 8002586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002590:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002594:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800259a:	4a04      	ldr	r2, [pc, #16]	; (80025ac <__NVIC_SetPriorityGrouping+0x44>)
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	60d3      	str	r3, [r2, #12]
}
 80025a0:	bf00      	nop
 80025a2:	3714      	adds	r7, #20
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bc80      	pop	{r7}
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025b4:	4b04      	ldr	r3, [pc, #16]	; (80025c8 <__NVIC_GetPriorityGrouping+0x18>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	0a1b      	lsrs	r3, r3, #8
 80025ba:	f003 0307 	and.w	r3, r3, #7
}
 80025be:	4618      	mov	r0, r3
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bc80      	pop	{r7}
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	4603      	mov	r3, r0
 80025d4:	6039      	str	r1, [r7, #0]
 80025d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	db0a      	blt.n	80025f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	b2da      	uxtb	r2, r3
 80025e4:	490c      	ldr	r1, [pc, #48]	; (8002618 <__NVIC_SetPriority+0x4c>)
 80025e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ea:	0112      	lsls	r2, r2, #4
 80025ec:	b2d2      	uxtb	r2, r2
 80025ee:	440b      	add	r3, r1
 80025f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025f4:	e00a      	b.n	800260c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	4908      	ldr	r1, [pc, #32]	; (800261c <__NVIC_SetPriority+0x50>)
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	f003 030f 	and.w	r3, r3, #15
 8002602:	3b04      	subs	r3, #4
 8002604:	0112      	lsls	r2, r2, #4
 8002606:	b2d2      	uxtb	r2, r2
 8002608:	440b      	add	r3, r1
 800260a:	761a      	strb	r2, [r3, #24]
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	e000e100 	.word	0xe000e100
 800261c:	e000ed00 	.word	0xe000ed00

08002620 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002620:	b480      	push	{r7}
 8002622:	b089      	sub	sp, #36	; 0x24
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f003 0307 	and.w	r3, r3, #7
 8002632:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	f1c3 0307 	rsb	r3, r3, #7
 800263a:	2b04      	cmp	r3, #4
 800263c:	bf28      	it	cs
 800263e:	2304      	movcs	r3, #4
 8002640:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	3304      	adds	r3, #4
 8002646:	2b06      	cmp	r3, #6
 8002648:	d902      	bls.n	8002650 <NVIC_EncodePriority+0x30>
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	3b03      	subs	r3, #3
 800264e:	e000      	b.n	8002652 <NVIC_EncodePriority+0x32>
 8002650:	2300      	movs	r3, #0
 8002652:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002654:	f04f 32ff 	mov.w	r2, #4294967295
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	fa02 f303 	lsl.w	r3, r2, r3
 800265e:	43da      	mvns	r2, r3
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	401a      	ands	r2, r3
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002668:	f04f 31ff 	mov.w	r1, #4294967295
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	fa01 f303 	lsl.w	r3, r1, r3
 8002672:	43d9      	mvns	r1, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002678:	4313      	orrs	r3, r2
         );
}
 800267a:	4618      	mov	r0, r3
 800267c:	3724      	adds	r7, #36	; 0x24
 800267e:	46bd      	mov	sp, r7
 8002680:	bc80      	pop	{r7}
 8002682:	4770      	bx	lr

08002684 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	3b01      	subs	r3, #1
 8002690:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002694:	d301      	bcc.n	800269a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002696:	2301      	movs	r3, #1
 8002698:	e00f      	b.n	80026ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800269a:	4a0a      	ldr	r2, [pc, #40]	; (80026c4 <SysTick_Config+0x40>)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	3b01      	subs	r3, #1
 80026a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026a2:	210f      	movs	r1, #15
 80026a4:	f04f 30ff 	mov.w	r0, #4294967295
 80026a8:	f7ff ff90 	bl	80025cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026ac:	4b05      	ldr	r3, [pc, #20]	; (80026c4 <SysTick_Config+0x40>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026b2:	4b04      	ldr	r3, [pc, #16]	; (80026c4 <SysTick_Config+0x40>)
 80026b4:	2207      	movs	r2, #7
 80026b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	e000e010 	.word	0xe000e010

080026c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f7ff ff49 	bl	8002568 <__NVIC_SetPriorityGrouping>
}
 80026d6:	bf00      	nop
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b086      	sub	sp, #24
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	4603      	mov	r3, r0
 80026e6:	60b9      	str	r1, [r7, #8]
 80026e8:	607a      	str	r2, [r7, #4]
 80026ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026ec:	2300      	movs	r3, #0
 80026ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026f0:	f7ff ff5e 	bl	80025b0 <__NVIC_GetPriorityGrouping>
 80026f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	68b9      	ldr	r1, [r7, #8]
 80026fa:	6978      	ldr	r0, [r7, #20]
 80026fc:	f7ff ff90 	bl	8002620 <NVIC_EncodePriority>
 8002700:	4602      	mov	r2, r0
 8002702:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002706:	4611      	mov	r1, r2
 8002708:	4618      	mov	r0, r3
 800270a:	f7ff ff5f 	bl	80025cc <__NVIC_SetPriority>
}
 800270e:	bf00      	nop
 8002710:	3718      	adds	r7, #24
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b082      	sub	sp, #8
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f7ff ffb0 	bl	8002684 <SysTick_Config>
 8002724:	4603      	mov	r3, r0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
	...

08002730 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002730:	b480      	push	{r7}
 8002732:	b087      	sub	sp, #28
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800273a:	2300      	movs	r3, #0
 800273c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800273e:	2300      	movs	r3, #0
 8002740:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002742:	2300      	movs	r3, #0
 8002744:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002746:	e160      	b.n	8002a0a <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	2101      	movs	r1, #1
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	fa01 f303 	lsl.w	r3, r1, r3
 8002754:	4013      	ands	r3, r2
 8002756:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2b00      	cmp	r3, #0
 800275c:	f000 8152 	beq.w	8002a04 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f003 0303 	and.w	r3, r3, #3
 8002768:	2b01      	cmp	r3, #1
 800276a:	d005      	beq.n	8002778 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002774:	2b02      	cmp	r3, #2
 8002776:	d130      	bne.n	80027da <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	2203      	movs	r2, #3
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43db      	mvns	r3, r3
 800278a:	693a      	ldr	r2, [r7, #16]
 800278c:	4013      	ands	r3, r2
 800278e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	68da      	ldr	r2, [r3, #12]
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	693a      	ldr	r2, [r7, #16]
 800279e:	4313      	orrs	r3, r2
 80027a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80027ae:	2201      	movs	r2, #1
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	43db      	mvns	r3, r3
 80027b8:	693a      	ldr	r2, [r7, #16]
 80027ba:	4013      	ands	r3, r2
 80027bc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	091b      	lsrs	r3, r3, #4
 80027c4:	f003 0201 	and.w	r2, r3, #1
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	fa02 f303 	lsl.w	r3, r2, r3
 80027ce:	693a      	ldr	r2, [r7, #16]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f003 0303 	and.w	r3, r3, #3
 80027e2:	2b03      	cmp	r3, #3
 80027e4:	d017      	beq.n	8002816 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	2203      	movs	r2, #3
 80027f2:	fa02 f303 	lsl.w	r3, r2, r3
 80027f6:	43db      	mvns	r3, r3
 80027f8:	693a      	ldr	r2, [r7, #16]
 80027fa:	4013      	ands	r3, r2
 80027fc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	689a      	ldr	r2, [r3, #8]
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	005b      	lsls	r3, r3, #1
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	4313      	orrs	r3, r2
 800280e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f003 0303 	and.w	r3, r3, #3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d123      	bne.n	800286a <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	08da      	lsrs	r2, r3, #3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	3208      	adds	r2, #8
 800282a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800282e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	f003 0307 	and.w	r3, r3, #7
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	220f      	movs	r2, #15
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	43db      	mvns	r3, r3
 8002840:	693a      	ldr	r2, [r7, #16]
 8002842:	4013      	ands	r3, r2
 8002844:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	691a      	ldr	r2, [r3, #16]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	f003 0307 	and.w	r3, r3, #7
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	fa02 f303 	lsl.w	r3, r2, r3
 8002856:	693a      	ldr	r2, [r7, #16]
 8002858:	4313      	orrs	r3, r2
 800285a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	08da      	lsrs	r2, r3, #3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	3208      	adds	r2, #8
 8002864:	6939      	ldr	r1, [r7, #16]
 8002866:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	2203      	movs	r2, #3
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	43db      	mvns	r3, r3
 800287c:	693a      	ldr	r2, [r7, #16]
 800287e:	4013      	ands	r3, r2
 8002880:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f003 0203 	and.w	r2, r3, #3
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	4313      	orrs	r3, r2
 8002896:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f000 80ac 	beq.w	8002a04 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ac:	4b5e      	ldr	r3, [pc, #376]	; (8002a28 <HAL_GPIO_Init+0x2f8>)
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	4a5d      	ldr	r2, [pc, #372]	; (8002a28 <HAL_GPIO_Init+0x2f8>)
 80028b2:	f043 0301 	orr.w	r3, r3, #1
 80028b6:	6213      	str	r3, [r2, #32]
 80028b8:	4b5b      	ldr	r3, [pc, #364]	; (8002a28 <HAL_GPIO_Init+0x2f8>)
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	f003 0301 	and.w	r3, r3, #1
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80028c4:	4a59      	ldr	r2, [pc, #356]	; (8002a2c <HAL_GPIO_Init+0x2fc>)
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	089b      	lsrs	r3, r3, #2
 80028ca:	3302      	adds	r3, #2
 80028cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028d0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	f003 0303 	and.w	r3, r3, #3
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	220f      	movs	r2, #15
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	43db      	mvns	r3, r3
 80028e2:	693a      	ldr	r2, [r7, #16]
 80028e4:	4013      	ands	r3, r2
 80028e6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4a51      	ldr	r2, [pc, #324]	; (8002a30 <HAL_GPIO_Init+0x300>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d025      	beq.n	800293c <HAL_GPIO_Init+0x20c>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a50      	ldr	r2, [pc, #320]	; (8002a34 <HAL_GPIO_Init+0x304>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d01f      	beq.n	8002938 <HAL_GPIO_Init+0x208>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a4f      	ldr	r2, [pc, #316]	; (8002a38 <HAL_GPIO_Init+0x308>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d019      	beq.n	8002934 <HAL_GPIO_Init+0x204>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a4e      	ldr	r2, [pc, #312]	; (8002a3c <HAL_GPIO_Init+0x30c>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d013      	beq.n	8002930 <HAL_GPIO_Init+0x200>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a4d      	ldr	r2, [pc, #308]	; (8002a40 <HAL_GPIO_Init+0x310>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d00d      	beq.n	800292c <HAL_GPIO_Init+0x1fc>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4a4c      	ldr	r2, [pc, #304]	; (8002a44 <HAL_GPIO_Init+0x314>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d007      	beq.n	8002928 <HAL_GPIO_Init+0x1f8>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4a4b      	ldr	r2, [pc, #300]	; (8002a48 <HAL_GPIO_Init+0x318>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d101      	bne.n	8002924 <HAL_GPIO_Init+0x1f4>
 8002920:	2306      	movs	r3, #6
 8002922:	e00c      	b.n	800293e <HAL_GPIO_Init+0x20e>
 8002924:	2307      	movs	r3, #7
 8002926:	e00a      	b.n	800293e <HAL_GPIO_Init+0x20e>
 8002928:	2305      	movs	r3, #5
 800292a:	e008      	b.n	800293e <HAL_GPIO_Init+0x20e>
 800292c:	2304      	movs	r3, #4
 800292e:	e006      	b.n	800293e <HAL_GPIO_Init+0x20e>
 8002930:	2303      	movs	r3, #3
 8002932:	e004      	b.n	800293e <HAL_GPIO_Init+0x20e>
 8002934:	2302      	movs	r3, #2
 8002936:	e002      	b.n	800293e <HAL_GPIO_Init+0x20e>
 8002938:	2301      	movs	r3, #1
 800293a:	e000      	b.n	800293e <HAL_GPIO_Init+0x20e>
 800293c:	2300      	movs	r3, #0
 800293e:	697a      	ldr	r2, [r7, #20]
 8002940:	f002 0203 	and.w	r2, r2, #3
 8002944:	0092      	lsls	r2, r2, #2
 8002946:	4093      	lsls	r3, r2
 8002948:	693a      	ldr	r2, [r7, #16]
 800294a:	4313      	orrs	r3, r2
 800294c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800294e:	4937      	ldr	r1, [pc, #220]	; (8002a2c <HAL_GPIO_Init+0x2fc>)
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	089b      	lsrs	r3, r3, #2
 8002954:	3302      	adds	r3, #2
 8002956:	693a      	ldr	r2, [r7, #16]
 8002958:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800295c:	4b3b      	ldr	r3, [pc, #236]	; (8002a4c <HAL_GPIO_Init+0x31c>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	43db      	mvns	r3, r3
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	4013      	ands	r3, r2
 800296a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d003      	beq.n	8002980 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8002978:	693a      	ldr	r2, [r7, #16]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	4313      	orrs	r3, r2
 800297e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002980:	4a32      	ldr	r2, [pc, #200]	; (8002a4c <HAL_GPIO_Init+0x31c>)
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002986:	4b31      	ldr	r3, [pc, #196]	; (8002a4c <HAL_GPIO_Init+0x31c>)
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	43db      	mvns	r3, r3
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	4013      	ands	r3, r2
 8002994:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d003      	beq.n	80029aa <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 80029a2:	693a      	ldr	r2, [r7, #16]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80029aa:	4a28      	ldr	r2, [pc, #160]	; (8002a4c <HAL_GPIO_Init+0x31c>)
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029b0:	4b26      	ldr	r3, [pc, #152]	; (8002a4c <HAL_GPIO_Init+0x31c>)
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	43db      	mvns	r3, r3
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	4013      	ands	r3, r2
 80029be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d003      	beq.n	80029d4 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 80029cc:	693a      	ldr	r2, [r7, #16]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80029d4:	4a1d      	ldr	r2, [pc, #116]	; (8002a4c <HAL_GPIO_Init+0x31c>)
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029da:	4b1c      	ldr	r3, [pc, #112]	; (8002a4c <HAL_GPIO_Init+0x31c>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	43db      	mvns	r3, r3
 80029e4:	693a      	ldr	r2, [r7, #16]
 80029e6:	4013      	ands	r3, r2
 80029e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d003      	beq.n	80029fe <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 80029f6:	693a      	ldr	r2, [r7, #16]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80029fe:	4a13      	ldr	r2, [pc, #76]	; (8002a4c <HAL_GPIO_Init+0x31c>)
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	3301      	adds	r3, #1
 8002a08:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	fa22 f303 	lsr.w	r3, r2, r3
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	f47f ae97 	bne.w	8002748 <HAL_GPIO_Init+0x18>
  }
}
 8002a1a:	bf00      	nop
 8002a1c:	bf00      	nop
 8002a1e:	371c      	adds	r7, #28
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bc80      	pop	{r7}
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	40023800 	.word	0x40023800
 8002a2c:	40010000 	.word	0x40010000
 8002a30:	40020000 	.word	0x40020000
 8002a34:	40020400 	.word	0x40020400
 8002a38:	40020800 	.word	0x40020800
 8002a3c:	40020c00 	.word	0x40020c00
 8002a40:	40021000 	.word	0x40021000
 8002a44:	40021400 	.word	0x40021400
 8002a48:	40021800 	.word	0x40021800
 8002a4c:	40010400 	.word	0x40010400

08002a50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	460b      	mov	r3, r1
 8002a5a:	807b      	strh	r3, [r7, #2]
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a60:	787b      	ldrb	r3, [r7, #1]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d003      	beq.n	8002a6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a66:	887a      	ldrh	r2, [r7, #2]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8002a6c:	e003      	b.n	8002a76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8002a6e:	887b      	ldrh	r3, [r7, #2]
 8002a70:	041a      	lsls	r2, r3, #16
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	619a      	str	r2, [r3, #24]
}
 8002a76:	bf00      	nop
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bc80      	pop	{r7}
 8002a7e:	4770      	bx	lr

08002a80 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..G depending on device used) to select the GPIO peripheral for STM32L1XX family devices
  * @param  GPIO_Pin specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	460b      	mov	r3, r1
 8002a8a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	695b      	ldr	r3, [r3, #20]
 8002a90:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a92:	887a      	ldrh	r2, [r7, #2]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4013      	ands	r3, r2
 8002a98:	041a      	lsls	r2, r3, #16
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	43d9      	mvns	r1, r3
 8002a9e:	887b      	ldrh	r3, [r7, #2]
 8002aa0:	400b      	ands	r3, r1
 8002aa2:	431a      	orrs	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	619a      	str	r2, [r3, #24]
}
 8002aa8:	bf00      	nop
 8002aaa:	3714      	adds	r7, #20
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bc80      	pop	{r7}
 8002ab0:	4770      	bx	lr
	...

08002ab4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b088      	sub	sp, #32
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e31d      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ac6:	4b94      	ldr	r3, [pc, #592]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	f003 030c 	and.w	r3, r3, #12
 8002ace:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ad0:	4b91      	ldr	r3, [pc, #580]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ad8:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d07b      	beq.n	8002bde <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	2b08      	cmp	r3, #8
 8002aea:	d006      	beq.n	8002afa <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	2b0c      	cmp	r3, #12
 8002af0:	d10f      	bne.n	8002b12 <HAL_RCC_OscConfig+0x5e>
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002af8:	d10b      	bne.n	8002b12 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002afa:	4b87      	ldr	r3, [pc, #540]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d06a      	beq.n	8002bdc <HAL_RCC_OscConfig+0x128>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d166      	bne.n	8002bdc <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e2f7      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d106      	bne.n	8002b28 <HAL_RCC_OscConfig+0x74>
 8002b1a:	4b7f      	ldr	r3, [pc, #508]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a7e      	ldr	r2, [pc, #504]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002b20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b24:	6013      	str	r3, [r2, #0]
 8002b26:	e02d      	b.n	8002b84 <HAL_RCC_OscConfig+0xd0>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d10c      	bne.n	8002b4a <HAL_RCC_OscConfig+0x96>
 8002b30:	4b79      	ldr	r3, [pc, #484]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a78      	ldr	r2, [pc, #480]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002b36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b3a:	6013      	str	r3, [r2, #0]
 8002b3c:	4b76      	ldr	r3, [pc, #472]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a75      	ldr	r2, [pc, #468]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002b42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b46:	6013      	str	r3, [r2, #0]
 8002b48:	e01c      	b.n	8002b84 <HAL_RCC_OscConfig+0xd0>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	2b05      	cmp	r3, #5
 8002b50:	d10c      	bne.n	8002b6c <HAL_RCC_OscConfig+0xb8>
 8002b52:	4b71      	ldr	r3, [pc, #452]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a70      	ldr	r2, [pc, #448]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002b58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b5c:	6013      	str	r3, [r2, #0]
 8002b5e:	4b6e      	ldr	r3, [pc, #440]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a6d      	ldr	r2, [pc, #436]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002b64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b68:	6013      	str	r3, [r2, #0]
 8002b6a:	e00b      	b.n	8002b84 <HAL_RCC_OscConfig+0xd0>
 8002b6c:	4b6a      	ldr	r3, [pc, #424]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a69      	ldr	r2, [pc, #420]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002b72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b76:	6013      	str	r3, [r2, #0]
 8002b78:	4b67      	ldr	r3, [pc, #412]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a66      	ldr	r2, [pc, #408]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002b7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d013      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b8c:	f7ff fcc0 	bl	8002510 <HAL_GetTick>
 8002b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b92:	e008      	b.n	8002ba6 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b94:	f7ff fcbc 	bl	8002510 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	2b64      	cmp	r3, #100	; 0x64
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e2ad      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ba6:	4b5c      	ldr	r3, [pc, #368]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d0f0      	beq.n	8002b94 <HAL_RCC_OscConfig+0xe0>
 8002bb2:	e014      	b.n	8002bde <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bb4:	f7ff fcac 	bl	8002510 <HAL_GetTick>
 8002bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002bba:	e008      	b.n	8002bce <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bbc:	f7ff fca8 	bl	8002510 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	2b64      	cmp	r3, #100	; 0x64
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e299      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002bce:	4b52      	ldr	r3, [pc, #328]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d1f0      	bne.n	8002bbc <HAL_RCC_OscConfig+0x108>
 8002bda:	e000      	b.n	8002bde <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d05a      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bea:	69bb      	ldr	r3, [r7, #24]
 8002bec:	2b04      	cmp	r3, #4
 8002bee:	d005      	beq.n	8002bfc <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	2b0c      	cmp	r3, #12
 8002bf4:	d119      	bne.n	8002c2a <HAL_RCC_OscConfig+0x176>
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d116      	bne.n	8002c2a <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bfc:	4b46      	ldr	r3, [pc, #280]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0302 	and.w	r3, r3, #2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d005      	beq.n	8002c14 <HAL_RCC_OscConfig+0x160>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d001      	beq.n	8002c14 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e276      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c14:	4b40      	ldr	r3, [pc, #256]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	021b      	lsls	r3, r3, #8
 8002c22:	493d      	ldr	r1, [pc, #244]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002c24:	4313      	orrs	r3, r2
 8002c26:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c28:	e03a      	b.n	8002ca0 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d020      	beq.n	8002c74 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c32:	4b3a      	ldr	r3, [pc, #232]	; (8002d1c <HAL_RCC_OscConfig+0x268>)
 8002c34:	2201      	movs	r2, #1
 8002c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c38:	f7ff fc6a 	bl	8002510 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c40:	f7ff fc66 	bl	8002510 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e257      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c52:	4b31      	ldr	r3, [pc, #196]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0f0      	beq.n	8002c40 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c5e:	4b2e      	ldr	r3, [pc, #184]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	021b      	lsls	r3, r3, #8
 8002c6c:	492a      	ldr	r1, [pc, #168]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	604b      	str	r3, [r1, #4]
 8002c72:	e015      	b.n	8002ca0 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c74:	4b29      	ldr	r3, [pc, #164]	; (8002d1c <HAL_RCC_OscConfig+0x268>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c7a:	f7ff fc49 	bl	8002510 <HAL_GetTick>
 8002c7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002c80:	e008      	b.n	8002c94 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c82:	f7ff fc45 	bl	8002510 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d901      	bls.n	8002c94 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e236      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002c94:	4b20      	ldr	r3, [pc, #128]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0302 	and.w	r3, r3, #2
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d1f0      	bne.n	8002c82 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0310 	and.w	r3, r3, #16
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f000 80b8 	beq.w	8002e1e <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d170      	bne.n	8002d96 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002cb4:	4b18      	ldr	r3, [pc, #96]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d005      	beq.n	8002ccc <HAL_RCC_OscConfig+0x218>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d101      	bne.n	8002ccc <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e21a      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a1a      	ldr	r2, [r3, #32]
 8002cd0:	4b11      	ldr	r3, [pc, #68]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d921      	bls.n	8002d20 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f000 fc7d 	bl	80035e0 <RCC_SetFlashLatencyFromMSIRange>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e208      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cf0:	4b09      	ldr	r3, [pc, #36]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
 8002cfc:	4906      	ldr	r1, [pc, #24]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d02:	4b05      	ldr	r3, [pc, #20]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	69db      	ldr	r3, [r3, #28]
 8002d0e:	061b      	lsls	r3, r3, #24
 8002d10:	4901      	ldr	r1, [pc, #4]	; (8002d18 <HAL_RCC_OscConfig+0x264>)
 8002d12:	4313      	orrs	r3, r2
 8002d14:	604b      	str	r3, [r1, #4]
 8002d16:	e020      	b.n	8002d5a <HAL_RCC_OscConfig+0x2a6>
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d20:	4b99      	ldr	r3, [pc, #612]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6a1b      	ldr	r3, [r3, #32]
 8002d2c:	4996      	ldr	r1, [pc, #600]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d32:	4b95      	ldr	r3, [pc, #596]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	69db      	ldr	r3, [r3, #28]
 8002d3e:	061b      	lsls	r3, r3, #24
 8002d40:	4991      	ldr	r1, [pc, #580]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002d42:	4313      	orrs	r3, r2
 8002d44:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a1b      	ldr	r3, [r3, #32]
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f000 fc48 	bl	80035e0 <RCC_SetFlashLatencyFromMSIRange>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d001      	beq.n	8002d5a <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e1d3      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a1b      	ldr	r3, [r3, #32]
 8002d5e:	0b5b      	lsrs	r3, r3, #13
 8002d60:	3301      	adds	r3, #1
 8002d62:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002d66:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002d6a:	4a87      	ldr	r2, [pc, #540]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002d6c:	6892      	ldr	r2, [r2, #8]
 8002d6e:	0912      	lsrs	r2, r2, #4
 8002d70:	f002 020f 	and.w	r2, r2, #15
 8002d74:	4985      	ldr	r1, [pc, #532]	; (8002f8c <HAL_RCC_OscConfig+0x4d8>)
 8002d76:	5c8a      	ldrb	r2, [r1, r2]
 8002d78:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002d7a:	4a85      	ldr	r2, [pc, #532]	; (8002f90 <HAL_RCC_OscConfig+0x4dc>)
 8002d7c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d7e:	4b85      	ldr	r3, [pc, #532]	; (8002f94 <HAL_RCC_OscConfig+0x4e0>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff fb78 	bl	8002478 <HAL_InitTick>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d8c:	7bfb      	ldrb	r3, [r7, #15]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d045      	beq.n	8002e1e <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8002d92:	7bfb      	ldrb	r3, [r7, #15]
 8002d94:	e1b5      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d029      	beq.n	8002df2 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d9e:	4b7e      	ldr	r3, [pc, #504]	; (8002f98 <HAL_RCC_OscConfig+0x4e4>)
 8002da0:	2201      	movs	r2, #1
 8002da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da4:	f7ff fbb4 	bl	8002510 <HAL_GetTick>
 8002da8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002daa:	e008      	b.n	8002dbe <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dac:	f7ff fbb0 	bl	8002510 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d901      	bls.n	8002dbe <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e1a1      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002dbe:	4b72      	ldr	r3, [pc, #456]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d0f0      	beq.n	8002dac <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002dca:	4b6f      	ldr	r3, [pc, #444]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a1b      	ldr	r3, [r3, #32]
 8002dd6:	496c      	ldr	r1, [pc, #432]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ddc:	4b6a      	ldr	r3, [pc, #424]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	69db      	ldr	r3, [r3, #28]
 8002de8:	061b      	lsls	r3, r3, #24
 8002dea:	4967      	ldr	r1, [pc, #412]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002dec:	4313      	orrs	r3, r2
 8002dee:	604b      	str	r3, [r1, #4]
 8002df0:	e015      	b.n	8002e1e <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002df2:	4b69      	ldr	r3, [pc, #420]	; (8002f98 <HAL_RCC_OscConfig+0x4e4>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df8:	f7ff fb8a 	bl	8002510 <HAL_GetTick>
 8002dfc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002dfe:	e008      	b.n	8002e12 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e00:	f7ff fb86 	bl	8002510 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e177      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002e12:	4b5d      	ldr	r3, [pc, #372]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1f0      	bne.n	8002e00 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0308 	and.w	r3, r3, #8
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d030      	beq.n	8002e8c <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d016      	beq.n	8002e60 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e32:	4b5a      	ldr	r3, [pc, #360]	; (8002f9c <HAL_RCC_OscConfig+0x4e8>)
 8002e34:	2201      	movs	r2, #1
 8002e36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e38:	f7ff fb6a 	bl	8002510 <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e3e:	e008      	b.n	8002e52 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e40:	f7ff fb66 	bl	8002510 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e157      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e52:	4b4d      	ldr	r3, [pc, #308]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002e54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e56:	f003 0302 	and.w	r3, r3, #2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d0f0      	beq.n	8002e40 <HAL_RCC_OscConfig+0x38c>
 8002e5e:	e015      	b.n	8002e8c <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e60:	4b4e      	ldr	r3, [pc, #312]	; (8002f9c <HAL_RCC_OscConfig+0x4e8>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e66:	f7ff fb53 	bl	8002510 <HAL_GetTick>
 8002e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e6c:	e008      	b.n	8002e80 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e6e:	f7ff fb4f 	bl	8002510 <HAL_GetTick>
 8002e72:	4602      	mov	r2, r0
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	2b02      	cmp	r3, #2
 8002e7a:	d901      	bls.n	8002e80 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e140      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e80:	4b41      	ldr	r3, [pc, #260]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002e82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e84:	f003 0302 	and.w	r3, r3, #2
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d1f0      	bne.n	8002e6e <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0304 	and.w	r3, r3, #4
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 80b5 	beq.w	8003004 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e9e:	4b3a      	ldr	r3, [pc, #232]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d10d      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eaa:	4b37      	ldr	r3, [pc, #220]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eae:	4a36      	ldr	r2, [pc, #216]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002eb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002eb4:	6253      	str	r3, [r2, #36]	; 0x24
 8002eb6:	4b34      	ldr	r3, [pc, #208]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ebe:	60bb      	str	r3, [r7, #8]
 8002ec0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ec6:	4b36      	ldr	r3, [pc, #216]	; (8002fa0 <HAL_RCC_OscConfig+0x4ec>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d118      	bne.n	8002f04 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ed2:	4b33      	ldr	r3, [pc, #204]	; (8002fa0 <HAL_RCC_OscConfig+0x4ec>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a32      	ldr	r2, [pc, #200]	; (8002fa0 <HAL_RCC_OscConfig+0x4ec>)
 8002ed8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002edc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ede:	f7ff fb17 	bl	8002510 <HAL_GetTick>
 8002ee2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ee4:	e008      	b.n	8002ef8 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ee6:	f7ff fb13 	bl	8002510 <HAL_GetTick>
 8002eea:	4602      	mov	r2, r0
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2b64      	cmp	r3, #100	; 0x64
 8002ef2:	d901      	bls.n	8002ef8 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e104      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ef8:	4b29      	ldr	r3, [pc, #164]	; (8002fa0 <HAL_RCC_OscConfig+0x4ec>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d0f0      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d106      	bne.n	8002f1a <HAL_RCC_OscConfig+0x466>
 8002f0c:	4b1e      	ldr	r3, [pc, #120]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002f0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f10:	4a1d      	ldr	r2, [pc, #116]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002f12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f16:	6353      	str	r3, [r2, #52]	; 0x34
 8002f18:	e02d      	b.n	8002f76 <HAL_RCC_OscConfig+0x4c2>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10c      	bne.n	8002f3c <HAL_RCC_OscConfig+0x488>
 8002f22:	4b19      	ldr	r3, [pc, #100]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f26:	4a18      	ldr	r2, [pc, #96]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002f28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f2c:	6353      	str	r3, [r2, #52]	; 0x34
 8002f2e:	4b16      	ldr	r3, [pc, #88]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002f30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f32:	4a15      	ldr	r2, [pc, #84]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002f34:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f38:	6353      	str	r3, [r2, #52]	; 0x34
 8002f3a:	e01c      	b.n	8002f76 <HAL_RCC_OscConfig+0x4c2>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	2b05      	cmp	r3, #5
 8002f42:	d10c      	bne.n	8002f5e <HAL_RCC_OscConfig+0x4aa>
 8002f44:	4b10      	ldr	r3, [pc, #64]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002f46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f48:	4a0f      	ldr	r2, [pc, #60]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002f4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f4e:	6353      	str	r3, [r2, #52]	; 0x34
 8002f50:	4b0d      	ldr	r3, [pc, #52]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002f52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f54:	4a0c      	ldr	r2, [pc, #48]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002f56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f5a:	6353      	str	r3, [r2, #52]	; 0x34
 8002f5c:	e00b      	b.n	8002f76 <HAL_RCC_OscConfig+0x4c2>
 8002f5e:	4b0a      	ldr	r3, [pc, #40]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002f60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f62:	4a09      	ldr	r2, [pc, #36]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002f64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f68:	6353      	str	r3, [r2, #52]	; 0x34
 8002f6a:	4b07      	ldr	r3, [pc, #28]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f6e:	4a06      	ldr	r2, [pc, #24]	; (8002f88 <HAL_RCC_OscConfig+0x4d4>)
 8002f70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f74:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d024      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f7e:	f7ff fac7 	bl	8002510 <HAL_GetTick>
 8002f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f84:	e019      	b.n	8002fba <HAL_RCC_OscConfig+0x506>
 8002f86:	bf00      	nop
 8002f88:	40023800 	.word	0x40023800
 8002f8c:	08004f60 	.word	0x08004f60
 8002f90:	20000004 	.word	0x20000004
 8002f94:	20000008 	.word	0x20000008
 8002f98:	42470020 	.word	0x42470020
 8002f9c:	42470680 	.word	0x42470680
 8002fa0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fa4:	f7ff fab4 	bl	8002510 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e0a3      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002fba:	4b54      	ldr	r3, [pc, #336]	; (800310c <HAL_RCC_OscConfig+0x658>)
 8002fbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d0ee      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x4f0>
 8002fc6:	e014      	b.n	8002ff2 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fc8:	f7ff faa2 	bl	8002510 <HAL_GetTick>
 8002fcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002fce:	e00a      	b.n	8002fe6 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fd0:	f7ff fa9e 	bl	8002510 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d901      	bls.n	8002fe6 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e08d      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002fe6:	4b49      	ldr	r3, [pc, #292]	; (800310c <HAL_RCC_OscConfig+0x658>)
 8002fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d1ee      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ff2:	7ffb      	ldrb	r3, [r7, #31]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d105      	bne.n	8003004 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ff8:	4b44      	ldr	r3, [pc, #272]	; (800310c <HAL_RCC_OscConfig+0x658>)
 8002ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffc:	4a43      	ldr	r2, [pc, #268]	; (800310c <HAL_RCC_OscConfig+0x658>)
 8002ffe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003002:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003008:	2b00      	cmp	r3, #0
 800300a:	d079      	beq.n	8003100 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	2b0c      	cmp	r3, #12
 8003010:	d056      	beq.n	80030c0 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003016:	2b02      	cmp	r3, #2
 8003018:	d13b      	bne.n	8003092 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800301a:	4b3d      	ldr	r3, [pc, #244]	; (8003110 <HAL_RCC_OscConfig+0x65c>)
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003020:	f7ff fa76 	bl	8002510 <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003026:	e008      	b.n	800303a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003028:	f7ff fa72 	bl	8002510 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	2b02      	cmp	r3, #2
 8003034:	d901      	bls.n	800303a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e063      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800303a:	4b34      	ldr	r3, [pc, #208]	; (800310c <HAL_RCC_OscConfig+0x658>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d1f0      	bne.n	8003028 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003046:	4b31      	ldr	r3, [pc, #196]	; (800310c <HAL_RCC_OscConfig+0x658>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003056:	4319      	orrs	r1, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305c:	430b      	orrs	r3, r1
 800305e:	492b      	ldr	r1, [pc, #172]	; (800310c <HAL_RCC_OscConfig+0x658>)
 8003060:	4313      	orrs	r3, r2
 8003062:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003064:	4b2a      	ldr	r3, [pc, #168]	; (8003110 <HAL_RCC_OscConfig+0x65c>)
 8003066:	2201      	movs	r2, #1
 8003068:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800306a:	f7ff fa51 	bl	8002510 <HAL_GetTick>
 800306e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003070:	e008      	b.n	8003084 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003072:	f7ff fa4d 	bl	8002510 <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	2b02      	cmp	r3, #2
 800307e:	d901      	bls.n	8003084 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e03e      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003084:	4b21      	ldr	r3, [pc, #132]	; (800310c <HAL_RCC_OscConfig+0x658>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d0f0      	beq.n	8003072 <HAL_RCC_OscConfig+0x5be>
 8003090:	e036      	b.n	8003100 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003092:	4b1f      	ldr	r3, [pc, #124]	; (8003110 <HAL_RCC_OscConfig+0x65c>)
 8003094:	2200      	movs	r2, #0
 8003096:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003098:	f7ff fa3a 	bl	8002510 <HAL_GetTick>
 800309c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800309e:	e008      	b.n	80030b2 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030a0:	f7ff fa36 	bl	8002510 <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d901      	bls.n	80030b2 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e027      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80030b2:	4b16      	ldr	r3, [pc, #88]	; (800310c <HAL_RCC_OscConfig+0x658>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1f0      	bne.n	80030a0 <HAL_RCC_OscConfig+0x5ec>
 80030be:	e01f      	b.n	8003100 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d101      	bne.n	80030cc <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e01a      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80030cc:	4b0f      	ldr	r3, [pc, #60]	; (800310c <HAL_RCC_OscConfig+0x658>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030dc:	429a      	cmp	r2, r3
 80030de:	d10d      	bne.n	80030fc <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d106      	bne.n	80030fc <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d001      	beq.n	8003100 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e000      	b.n	8003102 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3720      	adds	r7, #32
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	40023800 	.word	0x40023800
 8003110:	42470060 	.word	0x42470060

08003114 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d101      	bne.n	8003128 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e11a      	b.n	800335e <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003128:	4b8f      	ldr	r3, [pc, #572]	; (8003368 <HAL_RCC_ClockConfig+0x254>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0301 	and.w	r3, r3, #1
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	429a      	cmp	r2, r3
 8003134:	d919      	bls.n	800316a <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d105      	bne.n	8003148 <HAL_RCC_ClockConfig+0x34>
 800313c:	4b8a      	ldr	r3, [pc, #552]	; (8003368 <HAL_RCC_ClockConfig+0x254>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a89      	ldr	r2, [pc, #548]	; (8003368 <HAL_RCC_ClockConfig+0x254>)
 8003142:	f043 0304 	orr.w	r3, r3, #4
 8003146:	6013      	str	r3, [r2, #0]
 8003148:	4b87      	ldr	r3, [pc, #540]	; (8003368 <HAL_RCC_ClockConfig+0x254>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f023 0201 	bic.w	r2, r3, #1
 8003150:	4985      	ldr	r1, [pc, #532]	; (8003368 <HAL_RCC_ClockConfig+0x254>)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	4313      	orrs	r3, r2
 8003156:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003158:	4b83      	ldr	r3, [pc, #524]	; (8003368 <HAL_RCC_ClockConfig+0x254>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0301 	and.w	r3, r3, #1
 8003160:	683a      	ldr	r2, [r7, #0]
 8003162:	429a      	cmp	r2, r3
 8003164:	d001      	beq.n	800316a <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e0f9      	b.n	800335e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0302 	and.w	r3, r3, #2
 8003172:	2b00      	cmp	r3, #0
 8003174:	d008      	beq.n	8003188 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003176:	4b7d      	ldr	r3, [pc, #500]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	497a      	ldr	r1, [pc, #488]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 8003184:	4313      	orrs	r3, r2
 8003186:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0301 	and.w	r3, r3, #1
 8003190:	2b00      	cmp	r3, #0
 8003192:	f000 808e 	beq.w	80032b2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	2b02      	cmp	r3, #2
 800319c:	d107      	bne.n	80031ae <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800319e:	4b73      	ldr	r3, [pc, #460]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d121      	bne.n	80031ee <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e0d7      	b.n	800335e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	2b03      	cmp	r3, #3
 80031b4:	d107      	bne.n	80031c6 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80031b6:	4b6d      	ldr	r3, [pc, #436]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d115      	bne.n	80031ee <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e0cb      	b.n	800335e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d107      	bne.n	80031de <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031ce:	4b67      	ldr	r3, [pc, #412]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d109      	bne.n	80031ee <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e0bf      	b.n	800335e <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80031de:	4b63      	ldr	r3, [pc, #396]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d101      	bne.n	80031ee <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e0b7      	b.n	800335e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031ee:	4b5f      	ldr	r3, [pc, #380]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f023 0203 	bic.w	r2, r3, #3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	495c      	ldr	r1, [pc, #368]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003200:	f7ff f986 	bl	8002510 <HAL_GetTick>
 8003204:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	2b02      	cmp	r3, #2
 800320c:	d112      	bne.n	8003234 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800320e:	e00a      	b.n	8003226 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003210:	f7ff f97e 	bl	8002510 <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	f241 3288 	movw	r2, #5000	; 0x1388
 800321e:	4293      	cmp	r3, r2
 8003220:	d901      	bls.n	8003226 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e09b      	b.n	800335e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003226:	4b51      	ldr	r3, [pc, #324]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f003 030c 	and.w	r3, r3, #12
 800322e:	2b08      	cmp	r3, #8
 8003230:	d1ee      	bne.n	8003210 <HAL_RCC_ClockConfig+0xfc>
 8003232:	e03e      	b.n	80032b2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	2b03      	cmp	r3, #3
 800323a:	d112      	bne.n	8003262 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800323c:	e00a      	b.n	8003254 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800323e:	f7ff f967 	bl	8002510 <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	f241 3288 	movw	r2, #5000	; 0x1388
 800324c:	4293      	cmp	r3, r2
 800324e:	d901      	bls.n	8003254 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8003250:	2303      	movs	r3, #3
 8003252:	e084      	b.n	800335e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003254:	4b45      	ldr	r3, [pc, #276]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f003 030c 	and.w	r3, r3, #12
 800325c:	2b0c      	cmp	r3, #12
 800325e:	d1ee      	bne.n	800323e <HAL_RCC_ClockConfig+0x12a>
 8003260:	e027      	b.n	80032b2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d11d      	bne.n	80032a6 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800326a:	e00a      	b.n	8003282 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800326c:	f7ff f950 	bl	8002510 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	f241 3288 	movw	r2, #5000	; 0x1388
 800327a:	4293      	cmp	r3, r2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e06d      	b.n	800335e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003282:	4b3a      	ldr	r3, [pc, #232]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 030c 	and.w	r3, r3, #12
 800328a:	2b04      	cmp	r3, #4
 800328c:	d1ee      	bne.n	800326c <HAL_RCC_ClockConfig+0x158>
 800328e:	e010      	b.n	80032b2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003290:	f7ff f93e 	bl	8002510 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	f241 3288 	movw	r2, #5000	; 0x1388
 800329e:	4293      	cmp	r3, r2
 80032a0:	d901      	bls.n	80032a6 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e05b      	b.n	800335e <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80032a6:	4b31      	ldr	r3, [pc, #196]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f003 030c 	and.w	r3, r3, #12
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d1ee      	bne.n	8003290 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032b2:	4b2d      	ldr	r3, [pc, #180]	; (8003368 <HAL_RCC_ClockConfig+0x254>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0301 	and.w	r3, r3, #1
 80032ba:	683a      	ldr	r2, [r7, #0]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d219      	bcs.n	80032f4 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d105      	bne.n	80032d2 <HAL_RCC_ClockConfig+0x1be>
 80032c6:	4b28      	ldr	r3, [pc, #160]	; (8003368 <HAL_RCC_ClockConfig+0x254>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a27      	ldr	r2, [pc, #156]	; (8003368 <HAL_RCC_ClockConfig+0x254>)
 80032cc:	f043 0304 	orr.w	r3, r3, #4
 80032d0:	6013      	str	r3, [r2, #0]
 80032d2:	4b25      	ldr	r3, [pc, #148]	; (8003368 <HAL_RCC_ClockConfig+0x254>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f023 0201 	bic.w	r2, r3, #1
 80032da:	4923      	ldr	r1, [pc, #140]	; (8003368 <HAL_RCC_ClockConfig+0x254>)
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	4313      	orrs	r3, r2
 80032e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032e2:	4b21      	ldr	r3, [pc, #132]	; (8003368 <HAL_RCC_ClockConfig+0x254>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d001      	beq.n	80032f4 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e034      	b.n	800335e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0304 	and.w	r3, r3, #4
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d008      	beq.n	8003312 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003300:	4b1a      	ldr	r3, [pc, #104]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	4917      	ldr	r1, [pc, #92]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 800330e:	4313      	orrs	r3, r2
 8003310:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0308 	and.w	r3, r3, #8
 800331a:	2b00      	cmp	r3, #0
 800331c:	d009      	beq.n	8003332 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800331e:	4b13      	ldr	r3, [pc, #76]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	691b      	ldr	r3, [r3, #16]
 800332a:	00db      	lsls	r3, r3, #3
 800332c:	490f      	ldr	r1, [pc, #60]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 800332e:	4313      	orrs	r3, r2
 8003330:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003332:	f000 f823 	bl	800337c <HAL_RCC_GetSysClockFreq>
 8003336:	4602      	mov	r2, r0
 8003338:	4b0c      	ldr	r3, [pc, #48]	; (800336c <HAL_RCC_ClockConfig+0x258>)
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	091b      	lsrs	r3, r3, #4
 800333e:	f003 030f 	and.w	r3, r3, #15
 8003342:	490b      	ldr	r1, [pc, #44]	; (8003370 <HAL_RCC_ClockConfig+0x25c>)
 8003344:	5ccb      	ldrb	r3, [r1, r3]
 8003346:	fa22 f303 	lsr.w	r3, r2, r3
 800334a:	4a0a      	ldr	r2, [pc, #40]	; (8003374 <HAL_RCC_ClockConfig+0x260>)
 800334c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800334e:	4b0a      	ldr	r3, [pc, #40]	; (8003378 <HAL_RCC_ClockConfig+0x264>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4618      	mov	r0, r3
 8003354:	f7ff f890 	bl	8002478 <HAL_InitTick>
 8003358:	4603      	mov	r3, r0
 800335a:	72fb      	strb	r3, [r7, #11]

  return status;
 800335c:	7afb      	ldrb	r3, [r7, #11]
}
 800335e:	4618      	mov	r0, r3
 8003360:	3710      	adds	r7, #16
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	40023c00 	.word	0x40023c00
 800336c:	40023800 	.word	0x40023800
 8003370:	08004f60 	.word	0x08004f60
 8003374:	20000004 	.word	0x20000004
 8003378:	20000008 	.word	0x20000008

0800337c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800337c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003380:	b092      	sub	sp, #72	; 0x48
 8003382:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8003384:	4b79      	ldr	r3, [pc, #484]	; (800356c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800338a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800338c:	f003 030c 	and.w	r3, r3, #12
 8003390:	2b0c      	cmp	r3, #12
 8003392:	d00d      	beq.n	80033b0 <HAL_RCC_GetSysClockFreq+0x34>
 8003394:	2b0c      	cmp	r3, #12
 8003396:	f200 80d5 	bhi.w	8003544 <HAL_RCC_GetSysClockFreq+0x1c8>
 800339a:	2b04      	cmp	r3, #4
 800339c:	d002      	beq.n	80033a4 <HAL_RCC_GetSysClockFreq+0x28>
 800339e:	2b08      	cmp	r3, #8
 80033a0:	d003      	beq.n	80033aa <HAL_RCC_GetSysClockFreq+0x2e>
 80033a2:	e0cf      	b.n	8003544 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033a4:	4b72      	ldr	r3, [pc, #456]	; (8003570 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80033a6:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80033a8:	e0da      	b.n	8003560 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80033aa:	4b72      	ldr	r3, [pc, #456]	; (8003574 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80033ac:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80033ae:	e0d7      	b.n	8003560 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80033b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033b2:	0c9b      	lsrs	r3, r3, #18
 80033b4:	f003 020f 	and.w	r2, r3, #15
 80033b8:	4b6f      	ldr	r3, [pc, #444]	; (8003578 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80033ba:	5c9b      	ldrb	r3, [r3, r2]
 80033bc:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80033be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033c0:	0d9b      	lsrs	r3, r3, #22
 80033c2:	f003 0303 	and.w	r3, r3, #3
 80033c6:	3301      	adds	r3, #1
 80033c8:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033ca:	4b68      	ldr	r3, [pc, #416]	; (800356c <HAL_RCC_GetSysClockFreq+0x1f0>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d05d      	beq.n	8003492 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80033d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033d8:	2200      	movs	r2, #0
 80033da:	4618      	mov	r0, r3
 80033dc:	4611      	mov	r1, r2
 80033de:	4604      	mov	r4, r0
 80033e0:	460d      	mov	r5, r1
 80033e2:	4622      	mov	r2, r4
 80033e4:	462b      	mov	r3, r5
 80033e6:	f04f 0000 	mov.w	r0, #0
 80033ea:	f04f 0100 	mov.w	r1, #0
 80033ee:	0159      	lsls	r1, r3, #5
 80033f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033f4:	0150      	lsls	r0, r2, #5
 80033f6:	4602      	mov	r2, r0
 80033f8:	460b      	mov	r3, r1
 80033fa:	4621      	mov	r1, r4
 80033fc:	1a51      	subs	r1, r2, r1
 80033fe:	6139      	str	r1, [r7, #16]
 8003400:	4629      	mov	r1, r5
 8003402:	eb63 0301 	sbc.w	r3, r3, r1
 8003406:	617b      	str	r3, [r7, #20]
 8003408:	f04f 0200 	mov.w	r2, #0
 800340c:	f04f 0300 	mov.w	r3, #0
 8003410:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003414:	4659      	mov	r1, fp
 8003416:	018b      	lsls	r3, r1, #6
 8003418:	4651      	mov	r1, sl
 800341a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800341e:	4651      	mov	r1, sl
 8003420:	018a      	lsls	r2, r1, #6
 8003422:	46d4      	mov	ip, sl
 8003424:	ebb2 080c 	subs.w	r8, r2, ip
 8003428:	4659      	mov	r1, fp
 800342a:	eb63 0901 	sbc.w	r9, r3, r1
 800342e:	f04f 0200 	mov.w	r2, #0
 8003432:	f04f 0300 	mov.w	r3, #0
 8003436:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800343a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800343e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003442:	4690      	mov	r8, r2
 8003444:	4699      	mov	r9, r3
 8003446:	4623      	mov	r3, r4
 8003448:	eb18 0303 	adds.w	r3, r8, r3
 800344c:	60bb      	str	r3, [r7, #8]
 800344e:	462b      	mov	r3, r5
 8003450:	eb49 0303 	adc.w	r3, r9, r3
 8003454:	60fb      	str	r3, [r7, #12]
 8003456:	f04f 0200 	mov.w	r2, #0
 800345a:	f04f 0300 	mov.w	r3, #0
 800345e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003462:	4629      	mov	r1, r5
 8003464:	024b      	lsls	r3, r1, #9
 8003466:	4620      	mov	r0, r4
 8003468:	4629      	mov	r1, r5
 800346a:	4604      	mov	r4, r0
 800346c:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8003470:	4601      	mov	r1, r0
 8003472:	024a      	lsls	r2, r1, #9
 8003474:	4610      	mov	r0, r2
 8003476:	4619      	mov	r1, r3
 8003478:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800347a:	2200      	movs	r2, #0
 800347c:	62bb      	str	r3, [r7, #40]	; 0x28
 800347e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003480:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003484:	f7fd f824 	bl	80004d0 <__aeabi_uldivmod>
 8003488:	4602      	mov	r2, r0
 800348a:	460b      	mov	r3, r1
 800348c:	4613      	mov	r3, r2
 800348e:	647b      	str	r3, [r7, #68]	; 0x44
 8003490:	e055      	b.n	800353e <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003494:	2200      	movs	r2, #0
 8003496:	623b      	str	r3, [r7, #32]
 8003498:	627a      	str	r2, [r7, #36]	; 0x24
 800349a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800349e:	4642      	mov	r2, r8
 80034a0:	464b      	mov	r3, r9
 80034a2:	f04f 0000 	mov.w	r0, #0
 80034a6:	f04f 0100 	mov.w	r1, #0
 80034aa:	0159      	lsls	r1, r3, #5
 80034ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034b0:	0150      	lsls	r0, r2, #5
 80034b2:	4602      	mov	r2, r0
 80034b4:	460b      	mov	r3, r1
 80034b6:	46c4      	mov	ip, r8
 80034b8:	ebb2 0a0c 	subs.w	sl, r2, ip
 80034bc:	4640      	mov	r0, r8
 80034be:	4649      	mov	r1, r9
 80034c0:	468c      	mov	ip, r1
 80034c2:	eb63 0b0c 	sbc.w	fp, r3, ip
 80034c6:	f04f 0200 	mov.w	r2, #0
 80034ca:	f04f 0300 	mov.w	r3, #0
 80034ce:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80034d2:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80034d6:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80034da:	ebb2 040a 	subs.w	r4, r2, sl
 80034de:	eb63 050b 	sbc.w	r5, r3, fp
 80034e2:	f04f 0200 	mov.w	r2, #0
 80034e6:	f04f 0300 	mov.w	r3, #0
 80034ea:	00eb      	lsls	r3, r5, #3
 80034ec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034f0:	00e2      	lsls	r2, r4, #3
 80034f2:	4614      	mov	r4, r2
 80034f4:	461d      	mov	r5, r3
 80034f6:	4603      	mov	r3, r0
 80034f8:	18e3      	adds	r3, r4, r3
 80034fa:	603b      	str	r3, [r7, #0]
 80034fc:	460b      	mov	r3, r1
 80034fe:	eb45 0303 	adc.w	r3, r5, r3
 8003502:	607b      	str	r3, [r7, #4]
 8003504:	f04f 0200 	mov.w	r2, #0
 8003508:	f04f 0300 	mov.w	r3, #0
 800350c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003510:	4629      	mov	r1, r5
 8003512:	028b      	lsls	r3, r1, #10
 8003514:	4620      	mov	r0, r4
 8003516:	4629      	mov	r1, r5
 8003518:	4604      	mov	r4, r0
 800351a:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800351e:	4601      	mov	r1, r0
 8003520:	028a      	lsls	r2, r1, #10
 8003522:	4610      	mov	r0, r2
 8003524:	4619      	mov	r1, r3
 8003526:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003528:	2200      	movs	r2, #0
 800352a:	61bb      	str	r3, [r7, #24]
 800352c:	61fa      	str	r2, [r7, #28]
 800352e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003532:	f7fc ffcd 	bl	80004d0 <__aeabi_uldivmod>
 8003536:	4602      	mov	r2, r0
 8003538:	460b      	mov	r3, r1
 800353a:	4613      	mov	r3, r2
 800353c:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 800353e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003540:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003542:	e00d      	b.n	8003560 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003544:	4b09      	ldr	r3, [pc, #36]	; (800356c <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	0b5b      	lsrs	r3, r3, #13
 800354a:	f003 0307 	and.w	r3, r3, #7
 800354e:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003552:	3301      	adds	r3, #1
 8003554:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003558:	fa02 f303 	lsl.w	r3, r2, r3
 800355c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800355e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003560:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8003562:	4618      	mov	r0, r3
 8003564:	3748      	adds	r7, #72	; 0x48
 8003566:	46bd      	mov	sp, r7
 8003568:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800356c:	40023800 	.word	0x40023800
 8003570:	00f42400 	.word	0x00f42400
 8003574:	007a1200 	.word	0x007a1200
 8003578:	08004f54 	.word	0x08004f54

0800357c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003580:	4b02      	ldr	r3, [pc, #8]	; (800358c <HAL_RCC_GetHCLKFreq+0x10>)
 8003582:	681b      	ldr	r3, [r3, #0]
}
 8003584:	4618      	mov	r0, r3
 8003586:	46bd      	mov	sp, r7
 8003588:	bc80      	pop	{r7}
 800358a:	4770      	bx	lr
 800358c:	20000004 	.word	0x20000004

08003590 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003594:	f7ff fff2 	bl	800357c <HAL_RCC_GetHCLKFreq>
 8003598:	4602      	mov	r2, r0
 800359a:	4b05      	ldr	r3, [pc, #20]	; (80035b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	0a1b      	lsrs	r3, r3, #8
 80035a0:	f003 0307 	and.w	r3, r3, #7
 80035a4:	4903      	ldr	r1, [pc, #12]	; (80035b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035a6:	5ccb      	ldrb	r3, [r1, r3]
 80035a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	40023800 	.word	0x40023800
 80035b4:	08004f70 	.word	0x08004f70

080035b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80035bc:	f7ff ffde 	bl	800357c <HAL_RCC_GetHCLKFreq>
 80035c0:	4602      	mov	r2, r0
 80035c2:	4b05      	ldr	r3, [pc, #20]	; (80035d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	0adb      	lsrs	r3, r3, #11
 80035c8:	f003 0307 	and.w	r3, r3, #7
 80035cc:	4903      	ldr	r1, [pc, #12]	; (80035dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80035ce:	5ccb      	ldrb	r3, [r1, r3]
 80035d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	40023800 	.word	0x40023800
 80035dc:	08004f70 	.word	0x08004f70

080035e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b087      	sub	sp, #28
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80035e8:	2300      	movs	r3, #0
 80035ea:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80035ec:	4b29      	ldr	r3, [pc, #164]	; (8003694 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d12c      	bne.n	8003652 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80035f8:	4b26      	ldr	r3, [pc, #152]	; (8003694 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80035fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d005      	beq.n	8003610 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003604:	4b24      	ldr	r3, [pc, #144]	; (8003698 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800360c:	617b      	str	r3, [r7, #20]
 800360e:	e016      	b.n	800363e <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003610:	4b20      	ldr	r3, [pc, #128]	; (8003694 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003614:	4a1f      	ldr	r2, [pc, #124]	; (8003694 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003616:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800361a:	6253      	str	r3, [r2, #36]	; 0x24
 800361c:	4b1d      	ldr	r3, [pc, #116]	; (8003694 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800361e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003620:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003624:	60fb      	str	r3, [r7, #12]
 8003626:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003628:	4b1b      	ldr	r3, [pc, #108]	; (8003698 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003630:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8003632:	4b18      	ldr	r3, [pc, #96]	; (8003694 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003636:	4a17      	ldr	r2, [pc, #92]	; (8003694 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003638:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800363c:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003644:	d105      	bne.n	8003652 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800364c:	d101      	bne.n	8003652 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800364e:	2301      	movs	r3, #1
 8003650:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	2b01      	cmp	r3, #1
 8003656:	d105      	bne.n	8003664 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8003658:	4b10      	ldr	r3, [pc, #64]	; (800369c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a0f      	ldr	r2, [pc, #60]	; (800369c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800365e:	f043 0304 	orr.w	r3, r3, #4
 8003662:	6013      	str	r3, [r2, #0]
 8003664:	4b0d      	ldr	r3, [pc, #52]	; (800369c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f023 0201 	bic.w	r2, r3, #1
 800366c:	490b      	ldr	r1, [pc, #44]	; (800369c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	4313      	orrs	r3, r2
 8003672:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003674:	4b09      	ldr	r3, [pc, #36]	; (800369c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	693a      	ldr	r2, [r7, #16]
 800367e:	429a      	cmp	r2, r3
 8003680:	d001      	beq.n	8003686 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e000      	b.n	8003688 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	371c      	adds	r7, #28
 800368c:	46bd      	mov	sp, r7
 800368e:	bc80      	pop	{r7}
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	40023800 	.word	0x40023800
 8003698:	40007000 	.word	0x40007000
 800369c:	40023c00 	.word	0x40023c00

080036a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d101      	bne.n	80036b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e07b      	b.n	80037aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d108      	bne.n	80036cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036c2:	d009      	beq.n	80036d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	61da      	str	r2, [r3, #28]
 80036ca:	e005      	b.n	80036d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d106      	bne.n	80036f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f7fe fafc 	bl	8001cf0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2202      	movs	r2, #2
 80036fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800370e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003720:	431a      	orrs	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800372a:	431a      	orrs	r2, r3
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	431a      	orrs	r2, r3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	695b      	ldr	r3, [r3, #20]
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	431a      	orrs	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	699b      	ldr	r3, [r3, #24]
 8003744:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003748:	431a      	orrs	r2, r3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	69db      	ldr	r3, [r3, #28]
 800374e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003752:	431a      	orrs	r2, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800375c:	ea42 0103 	orr.w	r1, r2, r3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003764:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	430a      	orrs	r2, r1
 800376e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	0c1b      	lsrs	r3, r3, #16
 8003776:	f003 0104 	and.w	r1, r3, #4
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377e:	f003 0210 	and.w	r2, r3, #16
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	430a      	orrs	r2, r1
 8003788:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	69da      	ldr	r2, [r3, #28]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003798:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3708      	adds	r7, #8
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}

080037b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037b2:	b580      	push	{r7, lr}
 80037b4:	b088      	sub	sp, #32
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	60f8      	str	r0, [r7, #12]
 80037ba:	60b9      	str	r1, [r7, #8]
 80037bc:	603b      	str	r3, [r7, #0]
 80037be:	4613      	mov	r3, r2
 80037c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80037c2:	2300      	movs	r3, #0
 80037c4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d101      	bne.n	80037d4 <HAL_SPI_Transmit+0x22>
 80037d0:	2302      	movs	r3, #2
 80037d2:	e12d      	b.n	8003a30 <HAL_SPI_Transmit+0x27e>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80037dc:	f7fe fe98 	bl	8002510 <HAL_GetTick>
 80037e0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80037e2:	88fb      	ldrh	r3, [r7, #6]
 80037e4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d002      	beq.n	80037f8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80037f2:	2302      	movs	r3, #2
 80037f4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80037f6:	e116      	b.n	8003a26 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d002      	beq.n	8003804 <HAL_SPI_Transmit+0x52>
 80037fe:	88fb      	ldrh	r3, [r7, #6]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d102      	bne.n	800380a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003808:	e10d      	b.n	8003a26 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2203      	movs	r2, #3
 800380e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2200      	movs	r2, #0
 8003816:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	68ba      	ldr	r2, [r7, #8]
 800381c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	88fa      	ldrh	r2, [r7, #6]
 8003822:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	88fa      	ldrh	r2, [r7, #6]
 8003828:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2200      	movs	r2, #0
 800382e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2200      	movs	r2, #0
 8003840:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2200      	movs	r2, #0
 8003846:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003850:	d10f      	bne.n	8003872 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003860:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003870:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800387c:	2b40      	cmp	r3, #64	; 0x40
 800387e:	d007      	beq.n	8003890 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800388e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003898:	d14f      	bne.n	800393a <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d002      	beq.n	80038a8 <HAL_SPI_Transmit+0xf6>
 80038a2:	8afb      	ldrh	r3, [r7, #22]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d142      	bne.n	800392e <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ac:	881a      	ldrh	r2, [r3, #0]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b8:	1c9a      	adds	r2, r3, #2
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	3b01      	subs	r3, #1
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80038cc:	e02f      	b.n	800392e <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	f003 0302 	and.w	r3, r3, #2
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d112      	bne.n	8003902 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e0:	881a      	ldrh	r2, [r3, #0]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ec:	1c9a      	adds	r2, r3, #2
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	3b01      	subs	r3, #1
 80038fa:	b29a      	uxth	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	86da      	strh	r2, [r3, #54]	; 0x36
 8003900:	e015      	b.n	800392e <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003902:	f7fe fe05 	bl	8002510 <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	683a      	ldr	r2, [r7, #0]
 800390e:	429a      	cmp	r2, r3
 8003910:	d803      	bhi.n	800391a <HAL_SPI_Transmit+0x168>
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003918:	d102      	bne.n	8003920 <HAL_SPI_Transmit+0x16e>
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d106      	bne.n	800392e <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2201      	movs	r2, #1
 8003928:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800392c:	e07b      	b.n	8003a26 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003932:	b29b      	uxth	r3, r3
 8003934:	2b00      	cmp	r3, #0
 8003936:	d1ca      	bne.n	80038ce <HAL_SPI_Transmit+0x11c>
 8003938:	e050      	b.n	80039dc <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d002      	beq.n	8003948 <HAL_SPI_Transmit+0x196>
 8003942:	8afb      	ldrh	r3, [r7, #22]
 8003944:	2b01      	cmp	r3, #1
 8003946:	d144      	bne.n	80039d2 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	330c      	adds	r3, #12
 8003952:	7812      	ldrb	r2, [r2, #0]
 8003954:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800395a:	1c5a      	adds	r2, r3, #1
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003964:	b29b      	uxth	r3, r3
 8003966:	3b01      	subs	r3, #1
 8003968:	b29a      	uxth	r2, r3
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800396e:	e030      	b.n	80039d2 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b02      	cmp	r3, #2
 800397c:	d113      	bne.n	80039a6 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	330c      	adds	r3, #12
 8003988:	7812      	ldrb	r2, [r2, #0]
 800398a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003990:	1c5a      	adds	r2, r3, #1
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800399a:	b29b      	uxth	r3, r3
 800399c:	3b01      	subs	r3, #1
 800399e:	b29a      	uxth	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	86da      	strh	r2, [r3, #54]	; 0x36
 80039a4:	e015      	b.n	80039d2 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80039a6:	f7fe fdb3 	bl	8002510 <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	683a      	ldr	r2, [r7, #0]
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d803      	bhi.n	80039be <HAL_SPI_Transmit+0x20c>
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039bc:	d102      	bne.n	80039c4 <HAL_SPI_Transmit+0x212>
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d106      	bne.n	80039d2 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80039d0:	e029      	b.n	8003a26 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d1c9      	bne.n	8003970 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80039dc:	69ba      	ldr	r2, [r7, #24]
 80039de:	6839      	ldr	r1, [r7, #0]
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 fbdf 	bl	80041a4 <SPI_EndRxTxTransaction>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2220      	movs	r2, #32
 80039f0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10a      	bne.n	8003a10 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80039fa:	2300      	movs	r3, #0
 80039fc:	613b      	str	r3, [r7, #16]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	613b      	str	r3, [r7, #16]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	613b      	str	r3, [r7, #16]
 8003a0e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d002      	beq.n	8003a1e <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	77fb      	strb	r3, [r7, #31]
 8003a1c:	e003      	b.n	8003a26 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003a2e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3720      	adds	r7, #32
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b088      	sub	sp, #32
 8003a3c:	af02      	add	r7, sp, #8
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	603b      	str	r3, [r7, #0]
 8003a44:	4613      	mov	r3, r2
 8003a46:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a52:	b2db      	uxtb	r3, r3
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d002      	beq.n	8003a5e <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8003a58:	2302      	movs	r3, #2
 8003a5a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003a5c:	e0fb      	b.n	8003c56 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a66:	d112      	bne.n	8003a8e <HAL_SPI_Receive+0x56>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d10e      	bne.n	8003a8e <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2204      	movs	r2, #4
 8003a74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003a78:	88fa      	ldrh	r2, [r7, #6]
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	9300      	str	r3, [sp, #0]
 8003a7e:	4613      	mov	r3, r2
 8003a80:	68ba      	ldr	r2, [r7, #8]
 8003a82:	68b9      	ldr	r1, [r7, #8]
 8003a84:	68f8      	ldr	r0, [r7, #12]
 8003a86:	f000 f8ef 	bl	8003c68 <HAL_SPI_TransmitReceive>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	e0e8      	b.n	8003c60 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d101      	bne.n	8003a9c <HAL_SPI_Receive+0x64>
 8003a98:	2302      	movs	r3, #2
 8003a9a:	e0e1      	b.n	8003c60 <HAL_SPI_Receive+0x228>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003aa4:	f7fe fd34 	bl	8002510 <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d002      	beq.n	8003ab6 <HAL_SPI_Receive+0x7e>
 8003ab0:	88fb      	ldrh	r3, [r7, #6]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d102      	bne.n	8003abc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003aba:	e0cc      	b.n	8003c56 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2204      	movs	r2, #4
 8003ac0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	68ba      	ldr	r2, [r7, #8]
 8003ace:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	88fa      	ldrh	r2, [r7, #6]
 8003ad4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	88fa      	ldrh	r2, [r7, #6]
 8003ada:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2200      	movs	r2, #0
 8003aec:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2200      	movs	r2, #0
 8003af2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b02:	d10f      	bne.n	8003b24 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b12:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003b22:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b2e:	2b40      	cmp	r3, #64	; 0x40
 8003b30:	d007      	beq.n	8003b42 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b40:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d16a      	bne.n	8003c20 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003b4a:	e032      	b.n	8003bb2 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d115      	bne.n	8003b86 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f103 020c 	add.w	r2, r3, #12
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b66:	7812      	ldrb	r2, [r2, #0]
 8003b68:	b2d2      	uxtb	r2, r2
 8003b6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b70:	1c5a      	adds	r2, r3, #1
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	3b01      	subs	r3, #1
 8003b7e:	b29a      	uxth	r2, r3
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003b84:	e015      	b.n	8003bb2 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b86:	f7fe fcc3 	bl	8002510 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	683a      	ldr	r2, [r7, #0]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d803      	bhi.n	8003b9e <HAL_SPI_Receive+0x166>
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b9c:	d102      	bne.n	8003ba4 <HAL_SPI_Receive+0x16c>
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d106      	bne.n	8003bb2 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8003ba4:	2303      	movs	r3, #3
 8003ba6:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003bb0:	e051      	b.n	8003c56 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1c7      	bne.n	8003b4c <HAL_SPI_Receive+0x114>
 8003bbc:	e035      	b.n	8003c2a <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f003 0301 	and.w	r3, r3, #1
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d113      	bne.n	8003bf4 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	68da      	ldr	r2, [r3, #12]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bd6:	b292      	uxth	r2, r2
 8003bd8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bde:	1c9a      	adds	r2, r3, #2
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	3b01      	subs	r3, #1
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003bf2:	e015      	b.n	8003c20 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bf4:	f7fe fc8c 	bl	8002510 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	683a      	ldr	r2, [r7, #0]
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d803      	bhi.n	8003c0c <HAL_SPI_Receive+0x1d4>
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c0a:	d102      	bne.n	8003c12 <HAL_SPI_Receive+0x1da>
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d106      	bne.n	8003c20 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003c1e:	e01a      	b.n	8003c56 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1c9      	bne.n	8003bbe <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	6839      	ldr	r1, [r7, #0]
 8003c2e:	68f8      	ldr	r0, [r7, #12]
 8003c30:	f000 fa52 	bl	80040d8 <SPI_EndRxTransaction>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d002      	beq.n	8003c40 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2220      	movs	r2, #32
 8003c3e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d002      	beq.n	8003c4e <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	75fb      	strb	r3, [r7, #23]
 8003c4c:	e003      	b.n	8003c56 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2201      	movs	r2, #1
 8003c52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003c5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3718      	adds	r7, #24
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b08c      	sub	sp, #48	; 0x30
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
 8003c74:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003c76:	2301      	movs	r3, #1
 8003c78:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d101      	bne.n	8003c8e <HAL_SPI_TransmitReceive+0x26>
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	e198      	b.n	8003fc0 <HAL_SPI_TransmitReceive+0x358>
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c96:	f7fe fc3b 	bl	8002510 <HAL_GetTick>
 8003c9a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ca2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003cac:	887b      	ldrh	r3, [r7, #2]
 8003cae:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003cb0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d00f      	beq.n	8003cd8 <HAL_SPI_TransmitReceive+0x70>
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003cbe:	d107      	bne.n	8003cd0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d103      	bne.n	8003cd0 <HAL_SPI_TransmitReceive+0x68>
 8003cc8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003ccc:	2b04      	cmp	r3, #4
 8003cce:	d003      	beq.n	8003cd8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003cd0:	2302      	movs	r3, #2
 8003cd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003cd6:	e16d      	b.n	8003fb4 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d005      	beq.n	8003cea <HAL_SPI_TransmitReceive+0x82>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d002      	beq.n	8003cea <HAL_SPI_TransmitReceive+0x82>
 8003ce4:	887b      	ldrh	r3, [r7, #2]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d103      	bne.n	8003cf2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003cf0:	e160      	b.n	8003fb4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b04      	cmp	r3, #4
 8003cfc:	d003      	beq.n	8003d06 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2205      	movs	r2, #5
 8003d02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	887a      	ldrh	r2, [r7, #2]
 8003d16:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	887a      	ldrh	r2, [r7, #2]
 8003d1c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	68ba      	ldr	r2, [r7, #8]
 8003d22:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	887a      	ldrh	r2, [r7, #2]
 8003d28:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	887a      	ldrh	r2, [r7, #2]
 8003d2e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d46:	2b40      	cmp	r3, #64	; 0x40
 8003d48:	d007      	beq.n	8003d5a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d58:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d62:	d17c      	bne.n	8003e5e <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d002      	beq.n	8003d72 <HAL_SPI_TransmitReceive+0x10a>
 8003d6c:	8b7b      	ldrh	r3, [r7, #26]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d16a      	bne.n	8003e48 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d76:	881a      	ldrh	r2, [r3, #0]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d82:	1c9a      	adds	r2, r3, #2
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d96:	e057      	b.n	8003e48 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d11b      	bne.n	8003dde <HAL_SPI_TransmitReceive+0x176>
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d016      	beq.n	8003dde <HAL_SPI_TransmitReceive+0x176>
 8003db0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d113      	bne.n	8003dde <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dba:	881a      	ldrh	r2, [r3, #0]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc6:	1c9a      	adds	r2, r3, #2
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f003 0301 	and.w	r3, r3, #1
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d119      	bne.n	8003e20 <HAL_SPI_TransmitReceive+0x1b8>
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d014      	beq.n	8003e20 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68da      	ldr	r2, [r3, #12]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e00:	b292      	uxth	r2, r2
 8003e02:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e08:	1c9a      	adds	r2, r3, #2
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	3b01      	subs	r3, #1
 8003e16:	b29a      	uxth	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003e20:	f7fe fb76 	bl	8002510 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d80b      	bhi.n	8003e48 <HAL_SPI_TransmitReceive+0x1e0>
 8003e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e36:	d007      	beq.n	8003e48 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2201      	movs	r2, #1
 8003e42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8003e46:	e0b5      	b.n	8003fb4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1a2      	bne.n	8003d98 <HAL_SPI_TransmitReceive+0x130>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d19d      	bne.n	8003d98 <HAL_SPI_TransmitReceive+0x130>
 8003e5c:	e080      	b.n	8003f60 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d002      	beq.n	8003e6c <HAL_SPI_TransmitReceive+0x204>
 8003e66:	8b7b      	ldrh	r3, [r7, #26]
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d16f      	bne.n	8003f4c <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	330c      	adds	r3, #12
 8003e76:	7812      	ldrb	r2, [r2, #0]
 8003e78:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7e:	1c5a      	adds	r2, r3, #1
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	3b01      	subs	r3, #1
 8003e8c:	b29a      	uxth	r2, r3
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e92:	e05b      	b.n	8003f4c <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f003 0302 	and.w	r3, r3, #2
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d11c      	bne.n	8003edc <HAL_SPI_TransmitReceive+0x274>
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d017      	beq.n	8003edc <HAL_SPI_TransmitReceive+0x274>
 8003eac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d114      	bne.n	8003edc <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	330c      	adds	r3, #12
 8003ebc:	7812      	ldrb	r2, [r2, #0]
 8003ebe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec4:	1c5a      	adds	r2, r3, #1
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ece:	b29b      	uxth	r3, r3
 8003ed0:	3b01      	subs	r3, #1
 8003ed2:	b29a      	uxth	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d119      	bne.n	8003f1e <HAL_SPI_TransmitReceive+0x2b6>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003eee:	b29b      	uxth	r3, r3
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d014      	beq.n	8003f1e <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68da      	ldr	r2, [r3, #12]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003efe:	b2d2      	uxtb	r2, r2
 8003f00:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f06:	1c5a      	adds	r2, r3, #1
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f10:	b29b      	uxth	r3, r3
 8003f12:	3b01      	subs	r3, #1
 8003f14:	b29a      	uxth	r2, r3
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003f1e:	f7fe faf7 	bl	8002510 <HAL_GetTick>
 8003f22:	4602      	mov	r2, r0
 8003f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d803      	bhi.n	8003f36 <HAL_SPI_TransmitReceive+0x2ce>
 8003f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f34:	d102      	bne.n	8003f3c <HAL_SPI_TransmitReceive+0x2d4>
 8003f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d107      	bne.n	8003f4c <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8003f4a:	e033      	b.n	8003fb4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d19e      	bne.n	8003e94 <HAL_SPI_TransmitReceive+0x22c>
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d199      	bne.n	8003e94 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f62:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f000 f91d 	bl	80041a4 <SPI_EndRxTxTransaction>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d006      	beq.n	8003f7e <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2220      	movs	r2, #32
 8003f7a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003f7c:	e01a      	b.n	8003fb4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d10a      	bne.n	8003f9c <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f86:	2300      	movs	r3, #0
 8003f88:	617b      	str	r3, [r7, #20]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	617b      	str	r3, [r7, #20]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	617b      	str	r3, [r7, #20]
 8003f9a:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d003      	beq.n	8003fac <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003faa:	e003      	b.n	8003fb4 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003fbc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3730      	adds	r7, #48	; 0x30
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b088      	sub	sp, #32
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	603b      	str	r3, [r7, #0]
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003fd8:	f7fe fa9a 	bl	8002510 <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fe0:	1a9b      	subs	r3, r3, r2
 8003fe2:	683a      	ldr	r2, [r7, #0]
 8003fe4:	4413      	add	r3, r2
 8003fe6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003fe8:	f7fe fa92 	bl	8002510 <HAL_GetTick>
 8003fec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003fee:	4b39      	ldr	r3, [pc, #228]	; (80040d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	015b      	lsls	r3, r3, #5
 8003ff4:	0d1b      	lsrs	r3, r3, #20
 8003ff6:	69fa      	ldr	r2, [r7, #28]
 8003ff8:	fb02 f303 	mul.w	r3, r2, r3
 8003ffc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ffe:	e054      	b.n	80040aa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004006:	d050      	beq.n	80040aa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004008:	f7fe fa82 	bl	8002510 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	69fa      	ldr	r2, [r7, #28]
 8004014:	429a      	cmp	r2, r3
 8004016:	d902      	bls.n	800401e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d13d      	bne.n	800409a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	685a      	ldr	r2, [r3, #4]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800402c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004036:	d111      	bne.n	800405c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004040:	d004      	beq.n	800404c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800404a:	d107      	bne.n	800405c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800405a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004060:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004064:	d10f      	bne.n	8004086 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004074:	601a      	str	r2, [r3, #0]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004084:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2201      	movs	r2, #1
 800408a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e017      	b.n	80040ca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80040a0:	2300      	movs	r3, #0
 80040a2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	3b01      	subs	r3, #1
 80040a8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	689a      	ldr	r2, [r3, #8]
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	4013      	ands	r3, r2
 80040b4:	68ba      	ldr	r2, [r7, #8]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	bf0c      	ite	eq
 80040ba:	2301      	moveq	r3, #1
 80040bc:	2300      	movne	r3, #0
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	461a      	mov	r2, r3
 80040c2:	79fb      	ldrb	r3, [r7, #7]
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d19b      	bne.n	8004000 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3720      	adds	r7, #32
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	20000004 	.word	0x20000004

080040d8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b086      	sub	sp, #24
 80040dc:	af02      	add	r7, sp, #8
 80040de:	60f8      	str	r0, [r7, #12]
 80040e0:	60b9      	str	r1, [r7, #8]
 80040e2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040ec:	d111      	bne.n	8004112 <SPI_EndRxTransaction+0x3a>
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040f6:	d004      	beq.n	8004102 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004100:	d107      	bne.n	8004112 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004110:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800411a:	d12a      	bne.n	8004172 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004124:	d012      	beq.n	800414c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	9300      	str	r3, [sp, #0]
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	2200      	movs	r2, #0
 800412e:	2180      	movs	r1, #128	; 0x80
 8004130:	68f8      	ldr	r0, [r7, #12]
 8004132:	f7ff ff49 	bl	8003fc8 <SPI_WaitFlagStateUntilTimeout>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d02d      	beq.n	8004198 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004140:	f043 0220 	orr.w	r2, r3, #32
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e026      	b.n	800419a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	9300      	str	r3, [sp, #0]
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	2200      	movs	r2, #0
 8004154:	2101      	movs	r1, #1
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f7ff ff36 	bl	8003fc8 <SPI_WaitFlagStateUntilTimeout>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d01a      	beq.n	8004198 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004166:	f043 0220 	orr.w	r2, r3, #32
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e013      	b.n	800419a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	9300      	str	r3, [sp, #0]
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	2200      	movs	r2, #0
 800417a:	2101      	movs	r1, #1
 800417c:	68f8      	ldr	r0, [r7, #12]
 800417e:	f7ff ff23 	bl	8003fc8 <SPI_WaitFlagStateUntilTimeout>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d007      	beq.n	8004198 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800418c:	f043 0220 	orr.w	r2, r3, #32
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e000      	b.n	800419a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
	...

080041a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b088      	sub	sp, #32
 80041a8:	af02      	add	r7, sp, #8
 80041aa:	60f8      	str	r0, [r7, #12]
 80041ac:	60b9      	str	r1, [r7, #8]
 80041ae:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80041b0:	4b1b      	ldr	r3, [pc, #108]	; (8004220 <SPI_EndRxTxTransaction+0x7c>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a1b      	ldr	r2, [pc, #108]	; (8004224 <SPI_EndRxTxTransaction+0x80>)
 80041b6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ba:	0d5b      	lsrs	r3, r3, #21
 80041bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80041c0:	fb02 f303 	mul.w	r3, r2, r3
 80041c4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041ce:	d112      	bne.n	80041f6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	9300      	str	r3, [sp, #0]
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2200      	movs	r2, #0
 80041d8:	2180      	movs	r1, #128	; 0x80
 80041da:	68f8      	ldr	r0, [r7, #12]
 80041dc:	f7ff fef4 	bl	8003fc8 <SPI_WaitFlagStateUntilTimeout>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d016      	beq.n	8004214 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ea:	f043 0220 	orr.w	r2, r3, #32
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e00f      	b.n	8004216 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d00a      	beq.n	8004212 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	3b01      	subs	r3, #1
 8004200:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800420c:	2b80      	cmp	r3, #128	; 0x80
 800420e:	d0f2      	beq.n	80041f6 <SPI_EndRxTxTransaction+0x52>
 8004210:	e000      	b.n	8004214 <SPI_EndRxTxTransaction+0x70>
        break;
 8004212:	bf00      	nop
  }

  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3718      	adds	r7, #24
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	20000004 	.word	0x20000004
 8004224:	165e9f81 	.word	0x165e9f81

08004228 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d101      	bne.n	800423a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e031      	b.n	800429e <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004240:	b2db      	uxtb	r3, r3
 8004242:	2b00      	cmp	r3, #0
 8004244:	d106      	bne.n	8004254 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f7fd ff82 	bl	8002158 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2202      	movs	r2, #2
 8004258:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	3304      	adds	r3, #4
 8004264:	4619      	mov	r1, r3
 8004266:	4610      	mov	r0, r2
 8004268:	f000 fa86 	bl	8004778 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3708      	adds	r7, #8
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042a6:	b580      	push	{r7, lr}
 80042a8:	b082      	sub	sp, #8
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d101      	bne.n	80042b8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e031      	b.n	800431c <HAL_TIM_PWM_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d106      	bne.n	80042d2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f000 f829 	bl	8004324 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2202      	movs	r2, #2
 80042d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	3304      	adds	r3, #4
 80042e2:	4619      	mov	r1, r3
 80042e4:	4610      	mov	r0, r2
 80042e6:	f000 fa47 	bl	8004778 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2201      	movs	r2, #1
 80042ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2201      	movs	r2, #1
 80042f6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2201      	movs	r2, #1
 80042fe:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2201      	movs	r2, #1
 800430e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2201      	movs	r2, #1
 8004316:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800431a:	2300      	movs	r3, #0
}
 800431c:	4618      	mov	r0, r3
 800431e:	3708      	adds	r7, #8
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800432c:	bf00      	nop
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	bc80      	pop	{r7}
 8004334:	4770      	bx	lr
	...

08004338 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d109      	bne.n	800435c <HAL_TIM_PWM_Start+0x24>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800434e:	b2db      	uxtb	r3, r3
 8004350:	2b01      	cmp	r3, #1
 8004352:	bf14      	ite	ne
 8004354:	2301      	movne	r3, #1
 8004356:	2300      	moveq	r3, #0
 8004358:	b2db      	uxtb	r3, r3
 800435a:	e022      	b.n	80043a2 <HAL_TIM_PWM_Start+0x6a>
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	2b04      	cmp	r3, #4
 8004360:	d109      	bne.n	8004376 <HAL_TIM_PWM_Start+0x3e>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b01      	cmp	r3, #1
 800436c:	bf14      	ite	ne
 800436e:	2301      	movne	r3, #1
 8004370:	2300      	moveq	r3, #0
 8004372:	b2db      	uxtb	r3, r3
 8004374:	e015      	b.n	80043a2 <HAL_TIM_PWM_Start+0x6a>
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	2b08      	cmp	r3, #8
 800437a:	d109      	bne.n	8004390 <HAL_TIM_PWM_Start+0x58>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004382:	b2db      	uxtb	r3, r3
 8004384:	2b01      	cmp	r3, #1
 8004386:	bf14      	ite	ne
 8004388:	2301      	movne	r3, #1
 800438a:	2300      	moveq	r3, #0
 800438c:	b2db      	uxtb	r3, r3
 800438e:	e008      	b.n	80043a2 <HAL_TIM_PWM_Start+0x6a>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004396:	b2db      	uxtb	r3, r3
 8004398:	2b01      	cmp	r3, #1
 800439a:	bf14      	ite	ne
 800439c:	2301      	movne	r3, #1
 800439e:	2300      	moveq	r3, #0
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d001      	beq.n	80043aa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e051      	b.n	800444e <HAL_TIM_PWM_Start+0x116>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d104      	bne.n	80043ba <HAL_TIM_PWM_Start+0x82>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2202      	movs	r2, #2
 80043b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80043b8:	e013      	b.n	80043e2 <HAL_TIM_PWM_Start+0xaa>
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	2b04      	cmp	r3, #4
 80043be:	d104      	bne.n	80043ca <HAL_TIM_PWM_Start+0x92>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2202      	movs	r2, #2
 80043c4:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80043c8:	e00b      	b.n	80043e2 <HAL_TIM_PWM_Start+0xaa>
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	2b08      	cmp	r3, #8
 80043ce:	d104      	bne.n	80043da <HAL_TIM_PWM_Start+0xa2>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2202      	movs	r2, #2
 80043d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80043d8:	e003      	b.n	80043e2 <HAL_TIM_PWM_Start+0xaa>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2202      	movs	r2, #2
 80043de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2201      	movs	r2, #1
 80043e8:	6839      	ldr	r1, [r7, #0]
 80043ea:	4618      	mov	r0, r3
 80043ec:	f000 fbbf 	bl	8004b6e <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043f8:	d00e      	beq.n	8004418 <HAL_TIM_PWM_Start+0xe0>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a16      	ldr	r2, [pc, #88]	; (8004458 <HAL_TIM_PWM_Start+0x120>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d009      	beq.n	8004418 <HAL_TIM_PWM_Start+0xe0>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a14      	ldr	r2, [pc, #80]	; (800445c <HAL_TIM_PWM_Start+0x124>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d004      	beq.n	8004418 <HAL_TIM_PWM_Start+0xe0>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a13      	ldr	r2, [pc, #76]	; (8004460 <HAL_TIM_PWM_Start+0x128>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d111      	bne.n	800443c <HAL_TIM_PWM_Start+0x104>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	f003 0307 	and.w	r3, r3, #7
 8004422:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2b06      	cmp	r3, #6
 8004428:	d010      	beq.n	800444c <HAL_TIM_PWM_Start+0x114>
    {
      __HAL_TIM_ENABLE(htim);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f042 0201 	orr.w	r2, r2, #1
 8004438:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800443a:	e007      	b.n	800444c <HAL_TIM_PWM_Start+0x114>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f042 0201 	orr.w	r2, r2, #1
 800444a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3710      	adds	r7, #16
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	40000400 	.word	0x40000400
 800445c:	40000800 	.word	0x40000800
 8004460:	40010800 	.word	0x40010800

08004464 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b086      	sub	sp, #24
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004470:	2300      	movs	r3, #0
 8004472:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800447a:	2b01      	cmp	r3, #1
 800447c:	d101      	bne.n	8004482 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800447e:	2302      	movs	r3, #2
 8004480:	e0ae      	b.n	80045e0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2201      	movs	r2, #1
 8004486:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  switch (Channel)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2b0c      	cmp	r3, #12
 800448e:	f200 809f 	bhi.w	80045d0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004492:	a201      	add	r2, pc, #4	; (adr r2, 8004498 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004498:	080044cd 	.word	0x080044cd
 800449c:	080045d1 	.word	0x080045d1
 80044a0:	080045d1 	.word	0x080045d1
 80044a4:	080045d1 	.word	0x080045d1
 80044a8:	0800450d 	.word	0x0800450d
 80044ac:	080045d1 	.word	0x080045d1
 80044b0:	080045d1 	.word	0x080045d1
 80044b4:	080045d1 	.word	0x080045d1
 80044b8:	0800454f 	.word	0x0800454f
 80044bc:	080045d1 	.word	0x080045d1
 80044c0:	080045d1 	.word	0x080045d1
 80044c4:	080045d1 	.word	0x080045d1
 80044c8:	0800458f 	.word	0x0800458f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	68b9      	ldr	r1, [r7, #8]
 80044d2:	4618      	mov	r0, r3
 80044d4:	f000 f9c0 	bl	8004858 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	699a      	ldr	r2, [r3, #24]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f042 0208 	orr.w	r2, r2, #8
 80044e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	699a      	ldr	r2, [r3, #24]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f022 0204 	bic.w	r2, r2, #4
 80044f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	6999      	ldr	r1, [r3, #24]
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	68da      	ldr	r2, [r3, #12]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	430a      	orrs	r2, r1
 8004508:	619a      	str	r2, [r3, #24]
      break;
 800450a:	e064      	b.n	80045d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68b9      	ldr	r1, [r7, #8]
 8004512:	4618      	mov	r0, r3
 8004514:	f000 f9dc 	bl	80048d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	699a      	ldr	r2, [r3, #24]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004526:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	699a      	ldr	r2, [r3, #24]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004536:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	6999      	ldr	r1, [r3, #24]
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	021a      	lsls	r2, r3, #8
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	430a      	orrs	r2, r1
 800454a:	619a      	str	r2, [r3, #24]
      break;
 800454c:	e043      	b.n	80045d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	68b9      	ldr	r1, [r7, #8]
 8004554:	4618      	mov	r0, r3
 8004556:	f000 f9f9 	bl	800494c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	69da      	ldr	r2, [r3, #28]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f042 0208 	orr.w	r2, r2, #8
 8004568:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	69da      	ldr	r2, [r3, #28]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f022 0204 	bic.w	r2, r2, #4
 8004578:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	69d9      	ldr	r1, [r3, #28]
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	68da      	ldr	r2, [r3, #12]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	430a      	orrs	r2, r1
 800458a:	61da      	str	r2, [r3, #28]
      break;
 800458c:	e023      	b.n	80045d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	68b9      	ldr	r1, [r7, #8]
 8004594:	4618      	mov	r0, r3
 8004596:	f000 fa16 	bl	80049c6 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	69da      	ldr	r2, [r3, #28]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	69da      	ldr	r2, [r3, #28]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	69d9      	ldr	r1, [r3, #28]
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	021a      	lsls	r2, r3, #8
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	430a      	orrs	r2, r1
 80045cc:	61da      	str	r2, [r3, #28]
      break;
 80045ce:	e002      	b.n	80045d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	75fb      	strb	r3, [r7, #23]
      break;
 80045d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 80045de:	7dfb      	ldrb	r3, [r7, #23]
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3718      	adds	r7, #24
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045f2:	2300      	movs	r3, #0
 80045f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d101      	bne.n	8004604 <HAL_TIM_ConfigClockSource+0x1c>
 8004600:	2302      	movs	r3, #2
 8004602:	e0b4      	b.n	800476e <HAL_TIM_ConfigClockSource+0x186>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2202      	movs	r2, #2
 8004610:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004622:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800462a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	68ba      	ldr	r2, [r7, #8]
 8004632:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800463c:	d03e      	beq.n	80046bc <HAL_TIM_ConfigClockSource+0xd4>
 800463e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004642:	f200 8087 	bhi.w	8004754 <HAL_TIM_ConfigClockSource+0x16c>
 8004646:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800464a:	f000 8086 	beq.w	800475a <HAL_TIM_ConfigClockSource+0x172>
 800464e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004652:	d87f      	bhi.n	8004754 <HAL_TIM_ConfigClockSource+0x16c>
 8004654:	2b70      	cmp	r3, #112	; 0x70
 8004656:	d01a      	beq.n	800468e <HAL_TIM_ConfigClockSource+0xa6>
 8004658:	2b70      	cmp	r3, #112	; 0x70
 800465a:	d87b      	bhi.n	8004754 <HAL_TIM_ConfigClockSource+0x16c>
 800465c:	2b60      	cmp	r3, #96	; 0x60
 800465e:	d050      	beq.n	8004702 <HAL_TIM_ConfigClockSource+0x11a>
 8004660:	2b60      	cmp	r3, #96	; 0x60
 8004662:	d877      	bhi.n	8004754 <HAL_TIM_ConfigClockSource+0x16c>
 8004664:	2b50      	cmp	r3, #80	; 0x50
 8004666:	d03c      	beq.n	80046e2 <HAL_TIM_ConfigClockSource+0xfa>
 8004668:	2b50      	cmp	r3, #80	; 0x50
 800466a:	d873      	bhi.n	8004754 <HAL_TIM_ConfigClockSource+0x16c>
 800466c:	2b40      	cmp	r3, #64	; 0x40
 800466e:	d058      	beq.n	8004722 <HAL_TIM_ConfigClockSource+0x13a>
 8004670:	2b40      	cmp	r3, #64	; 0x40
 8004672:	d86f      	bhi.n	8004754 <HAL_TIM_ConfigClockSource+0x16c>
 8004674:	2b30      	cmp	r3, #48	; 0x30
 8004676:	d064      	beq.n	8004742 <HAL_TIM_ConfigClockSource+0x15a>
 8004678:	2b30      	cmp	r3, #48	; 0x30
 800467a:	d86b      	bhi.n	8004754 <HAL_TIM_ConfigClockSource+0x16c>
 800467c:	2b20      	cmp	r3, #32
 800467e:	d060      	beq.n	8004742 <HAL_TIM_ConfigClockSource+0x15a>
 8004680:	2b20      	cmp	r3, #32
 8004682:	d867      	bhi.n	8004754 <HAL_TIM_ConfigClockSource+0x16c>
 8004684:	2b00      	cmp	r3, #0
 8004686:	d05c      	beq.n	8004742 <HAL_TIM_ConfigClockSource+0x15a>
 8004688:	2b10      	cmp	r3, #16
 800468a:	d05a      	beq.n	8004742 <HAL_TIM_ConfigClockSource+0x15a>
 800468c:	e062      	b.n	8004754 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6818      	ldr	r0, [r3, #0]
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	6899      	ldr	r1, [r3, #8]
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	685a      	ldr	r2, [r3, #4]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	f000 fa47 	bl	8004b30 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80046b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	609a      	str	r2, [r3, #8]
      break;
 80046ba:	e04f      	b.n	800475c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6818      	ldr	r0, [r3, #0]
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	6899      	ldr	r1, [r3, #8]
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	685a      	ldr	r2, [r3, #4]
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	f000 fa30 	bl	8004b30 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	689a      	ldr	r2, [r3, #8]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046de:	609a      	str	r2, [r3, #8]
      break;
 80046e0:	e03c      	b.n	800475c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6818      	ldr	r0, [r3, #0]
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	6859      	ldr	r1, [r3, #4]
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	461a      	mov	r2, r3
 80046f0:	f000 f9a7 	bl	8004a42 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2150      	movs	r1, #80	; 0x50
 80046fa:	4618      	mov	r0, r3
 80046fc:	f000 f9fe 	bl	8004afc <TIM_ITRx_SetConfig>
      break;
 8004700:	e02c      	b.n	800475c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6818      	ldr	r0, [r3, #0]
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	6859      	ldr	r1, [r3, #4]
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	461a      	mov	r2, r3
 8004710:	f000 f9c5 	bl	8004a9e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	2160      	movs	r1, #96	; 0x60
 800471a:	4618      	mov	r0, r3
 800471c:	f000 f9ee 	bl	8004afc <TIM_ITRx_SetConfig>
      break;
 8004720:	e01c      	b.n	800475c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6818      	ldr	r0, [r3, #0]
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	6859      	ldr	r1, [r3, #4]
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	461a      	mov	r2, r3
 8004730:	f000 f987 	bl	8004a42 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2140      	movs	r1, #64	; 0x40
 800473a:	4618      	mov	r0, r3
 800473c:	f000 f9de 	bl	8004afc <TIM_ITRx_SetConfig>
      break;
 8004740:	e00c      	b.n	800475c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4619      	mov	r1, r3
 800474c:	4610      	mov	r0, r2
 800474e:	f000 f9d5 	bl	8004afc <TIM_ITRx_SetConfig>
      break;
 8004752:	e003      	b.n	800475c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	73fb      	strb	r3, [r7, #15]
      break;
 8004758:	e000      	b.n	800475c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800475a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 800476c:	7bfb      	ldrb	r3, [r7, #15]
}
 800476e:	4618      	mov	r0, r3
 8004770:	3710      	adds	r7, #16
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
	...

08004778 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004778:	b480      	push	{r7}
 800477a:	b085      	sub	sp, #20
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800478e:	d00f      	beq.n	80047b0 <TIM_Base_SetConfig+0x38>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a2b      	ldr	r2, [pc, #172]	; (8004840 <TIM_Base_SetConfig+0xc8>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d00b      	beq.n	80047b0 <TIM_Base_SetConfig+0x38>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a2a      	ldr	r2, [pc, #168]	; (8004844 <TIM_Base_SetConfig+0xcc>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d007      	beq.n	80047b0 <TIM_Base_SetConfig+0x38>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	4a29      	ldr	r2, [pc, #164]	; (8004848 <TIM_Base_SetConfig+0xd0>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d003      	beq.n	80047b0 <TIM_Base_SetConfig+0x38>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4a28      	ldr	r2, [pc, #160]	; (800484c <TIM_Base_SetConfig+0xd4>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d108      	bne.n	80047c2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	68fa      	ldr	r2, [r7, #12]
 80047be:	4313      	orrs	r3, r2
 80047c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047c8:	d017      	beq.n	80047fa <TIM_Base_SetConfig+0x82>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a1c      	ldr	r2, [pc, #112]	; (8004840 <TIM_Base_SetConfig+0xc8>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d013      	beq.n	80047fa <TIM_Base_SetConfig+0x82>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a1b      	ldr	r2, [pc, #108]	; (8004844 <TIM_Base_SetConfig+0xcc>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d00f      	beq.n	80047fa <TIM_Base_SetConfig+0x82>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a1a      	ldr	r2, [pc, #104]	; (8004848 <TIM_Base_SetConfig+0xd0>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d00b      	beq.n	80047fa <TIM_Base_SetConfig+0x82>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a19      	ldr	r2, [pc, #100]	; (800484c <TIM_Base_SetConfig+0xd4>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d007      	beq.n	80047fa <TIM_Base_SetConfig+0x82>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a18      	ldr	r2, [pc, #96]	; (8004850 <TIM_Base_SetConfig+0xd8>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d003      	beq.n	80047fa <TIM_Base_SetConfig+0x82>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a17      	ldr	r2, [pc, #92]	; (8004854 <TIM_Base_SetConfig+0xdc>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d108      	bne.n	800480c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004800:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	4313      	orrs	r3, r2
 800480a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	691b      	ldr	r3, [r3, #16]
 8004816:	4313      	orrs	r3, r2
 8004818:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	68fa      	ldr	r2, [r7, #12]
 800481e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	689a      	ldr	r2, [r3, #8]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	615a      	str	r2, [r3, #20]
}
 8004836:	bf00      	nop
 8004838:	3714      	adds	r7, #20
 800483a:	46bd      	mov	sp, r7
 800483c:	bc80      	pop	{r7}
 800483e:	4770      	bx	lr
 8004840:	40000400 	.word	0x40000400
 8004844:	40000800 	.word	0x40000800
 8004848:	40000c00 	.word	0x40000c00
 800484c:	40010800 	.word	0x40010800
 8004850:	40010c00 	.word	0x40010c00
 8004854:	40011000 	.word	0x40011000

08004858 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004858:	b480      	push	{r7}
 800485a:	b087      	sub	sp, #28
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a1b      	ldr	r3, [r3, #32]
 800486c:	f023 0201 	bic.w	r2, r3, #1
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004886:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f023 0303 	bic.w	r3, r3, #3
 800488e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68fa      	ldr	r2, [r7, #12]
 8004896:	4313      	orrs	r3, r2
 8004898:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	f023 0302 	bic.w	r3, r3, #2
 80048a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	697a      	ldr	r2, [r7, #20]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	693a      	ldr	r2, [r7, #16]
 80048b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685a      	ldr	r2, [r3, #4]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	697a      	ldr	r2, [r7, #20]
 80048c4:	621a      	str	r2, [r3, #32]
}
 80048c6:	bf00      	nop
 80048c8:	371c      	adds	r7, #28
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bc80      	pop	{r7}
 80048ce:	4770      	bx	lr

080048d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b087      	sub	sp, #28
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a1b      	ldr	r3, [r3, #32]
 80048de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a1b      	ldr	r3, [r3, #32]
 80048e4:	f023 0210 	bic.w	r2, r3, #16
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004906:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	021b      	lsls	r3, r3, #8
 800490e:	68fa      	ldr	r2, [r7, #12]
 8004910:	4313      	orrs	r3, r2
 8004912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	f023 0320 	bic.w	r3, r3, #32
 800491a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	011b      	lsls	r3, r3, #4
 8004922:	697a      	ldr	r2, [r7, #20]
 8004924:	4313      	orrs	r3, r2
 8004926:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	693a      	ldr	r2, [r7, #16]
 800492c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685a      	ldr	r2, [r3, #4]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	697a      	ldr	r2, [r7, #20]
 8004940:	621a      	str	r2, [r3, #32]
}
 8004942:	bf00      	nop
 8004944:	371c      	adds	r7, #28
 8004946:	46bd      	mov	sp, r7
 8004948:	bc80      	pop	{r7}
 800494a:	4770      	bx	lr

0800494c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800494c:	b480      	push	{r7}
 800494e:	b087      	sub	sp, #28
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a1b      	ldr	r3, [r3, #32]
 800495a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a1b      	ldr	r3, [r3, #32]
 8004960:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	69db      	ldr	r3, [r3, #28]
 8004972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800497a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f023 0303 	bic.w	r3, r3, #3
 8004982:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	68fa      	ldr	r2, [r7, #12]
 800498a:	4313      	orrs	r3, r2
 800498c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004994:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	021b      	lsls	r3, r3, #8
 800499c:	697a      	ldr	r2, [r7, #20]
 800499e:	4313      	orrs	r3, r2
 80049a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68fa      	ldr	r2, [r7, #12]
 80049ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	685a      	ldr	r2, [r3, #4]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	697a      	ldr	r2, [r7, #20]
 80049ba:	621a      	str	r2, [r3, #32]
}
 80049bc:	bf00      	nop
 80049be:	371c      	adds	r7, #28
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bc80      	pop	{r7}
 80049c4:	4770      	bx	lr

080049c6 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049c6:	b480      	push	{r7}
 80049c8:	b087      	sub	sp, #28
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
 80049ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6a1b      	ldr	r3, [r3, #32]
 80049d4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a1b      	ldr	r3, [r3, #32]
 80049da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	69db      	ldr	r3, [r3, #28]
 80049ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049f4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049fc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	021b      	lsls	r3, r3, #8
 8004a04:	68fa      	ldr	r2, [r7, #12]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	031b      	lsls	r3, r3, #12
 8004a18:	697a      	ldr	r2, [r7, #20]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	693a      	ldr	r2, [r7, #16]
 8004a22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	685a      	ldr	r2, [r3, #4]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	621a      	str	r2, [r3, #32]
}
 8004a38:	bf00      	nop
 8004a3a:	371c      	adds	r7, #28
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bc80      	pop	{r7}
 8004a40:	4770      	bx	lr

08004a42 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a42:	b480      	push	{r7}
 8004a44:	b087      	sub	sp, #28
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	60f8      	str	r0, [r7, #12]
 8004a4a:	60b9      	str	r1, [r7, #8]
 8004a4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6a1b      	ldr	r3, [r3, #32]
 8004a52:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6a1b      	ldr	r3, [r3, #32]
 8004a58:	f023 0201 	bic.w	r2, r3, #1
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	699b      	ldr	r3, [r3, #24]
 8004a64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	011b      	lsls	r3, r3, #4
 8004a72:	693a      	ldr	r2, [r7, #16]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	f023 030a 	bic.w	r3, r3, #10
 8004a7e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a80:	697a      	ldr	r2, [r7, #20]
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	697a      	ldr	r2, [r7, #20]
 8004a92:	621a      	str	r2, [r3, #32]
}
 8004a94:	bf00      	nop
 8004a96:	371c      	adds	r7, #28
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bc80      	pop	{r7}
 8004a9c:	4770      	bx	lr

08004a9e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a9e:	b480      	push	{r7}
 8004aa0:	b087      	sub	sp, #28
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	60f8      	str	r0, [r7, #12]
 8004aa6:	60b9      	str	r1, [r7, #8]
 8004aa8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6a1b      	ldr	r3, [r3, #32]
 8004ab4:	f023 0210 	bic.w	r2, r3, #16
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	699b      	ldr	r3, [r3, #24]
 8004ac0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ac8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	031b      	lsls	r3, r3, #12
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ada:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	011b      	lsls	r3, r3, #4
 8004ae0:	697a      	ldr	r2, [r7, #20]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	621a      	str	r2, [r3, #32]
}
 8004af2:	bf00      	nop
 8004af4:	371c      	adds	r7, #28
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bc80      	pop	{r7}
 8004afa:	4770      	bx	lr

08004afc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b12:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b14:	683a      	ldr	r2, [r7, #0]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	f043 0307 	orr.w	r3, r3, #7
 8004b1e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	68fa      	ldr	r2, [r7, #12]
 8004b24:	609a      	str	r2, [r3, #8]
}
 8004b26:	bf00      	nop
 8004b28:	3714      	adds	r7, #20
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bc80      	pop	{r7}
 8004b2e:	4770      	bx	lr

08004b30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b087      	sub	sp, #28
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	607a      	str	r2, [r7, #4]
 8004b3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	021a      	lsls	r2, r3, #8
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	431a      	orrs	r2, r3
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	697a      	ldr	r2, [r7, #20]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	697a      	ldr	r2, [r7, #20]
 8004b62:	609a      	str	r2, [r3, #8]
}
 8004b64:	bf00      	nop
 8004b66:	371c      	adds	r7, #28
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bc80      	pop	{r7}
 8004b6c:	4770      	bx	lr

08004b6e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b6e:	b480      	push	{r7}
 8004b70:	b087      	sub	sp, #28
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	60f8      	str	r0, [r7, #12]
 8004b76:	60b9      	str	r1, [r7, #8]
 8004b78:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	f003 031f 	and.w	r3, r3, #31
 8004b80:	2201      	movs	r2, #1
 8004b82:	fa02 f303 	lsl.w	r3, r2, r3
 8004b86:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6a1a      	ldr	r2, [r3, #32]
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	43db      	mvns	r3, r3
 8004b90:	401a      	ands	r2, r3
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6a1a      	ldr	r2, [r3, #32]
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	f003 031f 	and.w	r3, r3, #31
 8004ba0:	6879      	ldr	r1, [r7, #4]
 8004ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ba6:	431a      	orrs	r2, r3
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	621a      	str	r2, [r3, #32]
}
 8004bac:	bf00      	nop
 8004bae:	371c      	adds	r7, #28
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bc80      	pop	{r7}
 8004bb4:	4770      	bx	lr
	...

08004bb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d101      	bne.n	8004bd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bcc:	2302      	movs	r3, #2
 8004bce:	e046      	b.n	8004c5e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2202      	movs	r2, #2
 8004bdc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bf6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68fa      	ldr	r2, [r7, #12]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c12:	d00e      	beq.n	8004c32 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a13      	ldr	r2, [pc, #76]	; (8004c68 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d009      	beq.n	8004c32 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a12      	ldr	r2, [pc, #72]	; (8004c6c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d004      	beq.n	8004c32 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a10      	ldr	r2, [pc, #64]	; (8004c70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d10c      	bne.n	8004c4c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	68ba      	ldr	r2, [r7, #8]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68ba      	ldr	r2, [r7, #8]
 8004c4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3714      	adds	r7, #20
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bc80      	pop	{r7}
 8004c66:	4770      	bx	lr
 8004c68:	40000400 	.word	0x40000400
 8004c6c:	40000800 	.word	0x40000800
 8004c70:	40010800 	.word	0x40010800

08004c74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d101      	bne.n	8004c86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e042      	b.n	8004d0c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d106      	bne.n	8004ca0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c9a:	6878      	ldr	r0, [r7, #4]
 8004c9c:	f7fd fb6a 	bl	8002374 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2224      	movs	r2, #36	; 0x24
 8004ca4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68da      	ldr	r2, [r3, #12]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004cb6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f000 f82b 	bl	8004d14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	691a      	ldr	r2, [r3, #16]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ccc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	695a      	ldr	r2, [r3, #20]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004cdc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	68da      	ldr	r2, [r3, #12]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004cec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2220      	movs	r2, #32
 8004d00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3708      	adds	r7, #8
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	68da      	ldr	r2, [r3, #12]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	430a      	orrs	r2, r1
 8004d30:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	689a      	ldr	r2, [r3, #8]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	691b      	ldr	r3, [r3, #16]
 8004d3a:	431a      	orrs	r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	695b      	ldr	r3, [r3, #20]
 8004d40:	431a      	orrs	r2, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	69db      	ldr	r3, [r3, #28]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004d54:	f023 030c 	bic.w	r3, r3, #12
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	6812      	ldr	r2, [r2, #0]
 8004d5c:	68b9      	ldr	r1, [r7, #8]
 8004d5e:	430b      	orrs	r3, r1
 8004d60:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	695b      	ldr	r3, [r3, #20]
 8004d68:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	699a      	ldr	r2, [r3, #24]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	430a      	orrs	r2, r1
 8004d76:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a55      	ldr	r2, [pc, #340]	; (8004ed4 <UART_SetConfig+0x1c0>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d103      	bne.n	8004d8a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004d82:	f7fe fc19 	bl	80035b8 <HAL_RCC_GetPCLK2Freq>
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	e002      	b.n	8004d90 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004d8a:	f7fe fc01 	bl	8003590 <HAL_RCC_GetPCLK1Freq>
 8004d8e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	69db      	ldr	r3, [r3, #28]
 8004d94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d98:	d14c      	bne.n	8004e34 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d9a:	68fa      	ldr	r2, [r7, #12]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	4413      	add	r3, r2
 8004da2:	009a      	lsls	r2, r3, #2
 8004da4:	441a      	add	r2, r3
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	005b      	lsls	r3, r3, #1
 8004dac:	fbb2 f3f3 	udiv	r3, r2, r3
 8004db0:	4a49      	ldr	r2, [pc, #292]	; (8004ed8 <UART_SetConfig+0x1c4>)
 8004db2:	fba2 2303 	umull	r2, r3, r2, r3
 8004db6:	095b      	lsrs	r3, r3, #5
 8004db8:	0119      	lsls	r1, r3, #4
 8004dba:	68fa      	ldr	r2, [r7, #12]
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	4413      	add	r3, r2
 8004dc2:	009a      	lsls	r2, r3, #2
 8004dc4:	441a      	add	r2, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	005b      	lsls	r3, r3, #1
 8004dcc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004dd0:	4b41      	ldr	r3, [pc, #260]	; (8004ed8 <UART_SetConfig+0x1c4>)
 8004dd2:	fba3 0302 	umull	r0, r3, r3, r2
 8004dd6:	095b      	lsrs	r3, r3, #5
 8004dd8:	2064      	movs	r0, #100	; 0x64
 8004dda:	fb00 f303 	mul.w	r3, r0, r3
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	00db      	lsls	r3, r3, #3
 8004de2:	3332      	adds	r3, #50	; 0x32
 8004de4:	4a3c      	ldr	r2, [pc, #240]	; (8004ed8 <UART_SetConfig+0x1c4>)
 8004de6:	fba2 2303 	umull	r2, r3, r2, r3
 8004dea:	095b      	lsrs	r3, r3, #5
 8004dec:	005b      	lsls	r3, r3, #1
 8004dee:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004df2:	4419      	add	r1, r3
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	4613      	mov	r3, r2
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	4413      	add	r3, r2
 8004dfc:	009a      	lsls	r2, r3, #2
 8004dfe:	441a      	add	r2, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	005b      	lsls	r3, r3, #1
 8004e06:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e0a:	4b33      	ldr	r3, [pc, #204]	; (8004ed8 <UART_SetConfig+0x1c4>)
 8004e0c:	fba3 0302 	umull	r0, r3, r3, r2
 8004e10:	095b      	lsrs	r3, r3, #5
 8004e12:	2064      	movs	r0, #100	; 0x64
 8004e14:	fb00 f303 	mul.w	r3, r0, r3
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	00db      	lsls	r3, r3, #3
 8004e1c:	3332      	adds	r3, #50	; 0x32
 8004e1e:	4a2e      	ldr	r2, [pc, #184]	; (8004ed8 <UART_SetConfig+0x1c4>)
 8004e20:	fba2 2303 	umull	r2, r3, r2, r3
 8004e24:	095b      	lsrs	r3, r3, #5
 8004e26:	f003 0207 	and.w	r2, r3, #7
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	440a      	add	r2, r1
 8004e30:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004e32:	e04a      	b.n	8004eca <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e34:	68fa      	ldr	r2, [r7, #12]
 8004e36:	4613      	mov	r3, r2
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	4413      	add	r3, r2
 8004e3c:	009a      	lsls	r2, r3, #2
 8004e3e:	441a      	add	r2, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e4a:	4a23      	ldr	r2, [pc, #140]	; (8004ed8 <UART_SetConfig+0x1c4>)
 8004e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e50:	095b      	lsrs	r3, r3, #5
 8004e52:	0119      	lsls	r1, r3, #4
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	4613      	mov	r3, r2
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	4413      	add	r3, r2
 8004e5c:	009a      	lsls	r2, r3, #2
 8004e5e:	441a      	add	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e6a:	4b1b      	ldr	r3, [pc, #108]	; (8004ed8 <UART_SetConfig+0x1c4>)
 8004e6c:	fba3 0302 	umull	r0, r3, r3, r2
 8004e70:	095b      	lsrs	r3, r3, #5
 8004e72:	2064      	movs	r0, #100	; 0x64
 8004e74:	fb00 f303 	mul.w	r3, r0, r3
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	011b      	lsls	r3, r3, #4
 8004e7c:	3332      	adds	r3, #50	; 0x32
 8004e7e:	4a16      	ldr	r2, [pc, #88]	; (8004ed8 <UART_SetConfig+0x1c4>)
 8004e80:	fba2 2303 	umull	r2, r3, r2, r3
 8004e84:	095b      	lsrs	r3, r3, #5
 8004e86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e8a:	4419      	add	r1, r3
 8004e8c:	68fa      	ldr	r2, [r7, #12]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	4413      	add	r3, r2
 8004e94:	009a      	lsls	r2, r3, #2
 8004e96:	441a      	add	r2, r3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ea2:	4b0d      	ldr	r3, [pc, #52]	; (8004ed8 <UART_SetConfig+0x1c4>)
 8004ea4:	fba3 0302 	umull	r0, r3, r3, r2
 8004ea8:	095b      	lsrs	r3, r3, #5
 8004eaa:	2064      	movs	r0, #100	; 0x64
 8004eac:	fb00 f303 	mul.w	r3, r0, r3
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	011b      	lsls	r3, r3, #4
 8004eb4:	3332      	adds	r3, #50	; 0x32
 8004eb6:	4a08      	ldr	r2, [pc, #32]	; (8004ed8 <UART_SetConfig+0x1c4>)
 8004eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ebc:	095b      	lsrs	r3, r3, #5
 8004ebe:	f003 020f 	and.w	r2, r3, #15
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	440a      	add	r2, r1
 8004ec8:	609a      	str	r2, [r3, #8]
}
 8004eca:	bf00      	nop
 8004ecc:	3710      	adds	r7, #16
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	40013800 	.word	0x40013800
 8004ed8:	51eb851f 	.word	0x51eb851f

08004edc <__libc_init_array>:
 8004edc:	b570      	push	{r4, r5, r6, lr}
 8004ede:	2600      	movs	r6, #0
 8004ee0:	4d0c      	ldr	r5, [pc, #48]	; (8004f14 <__libc_init_array+0x38>)
 8004ee2:	4c0d      	ldr	r4, [pc, #52]	; (8004f18 <__libc_init_array+0x3c>)
 8004ee4:	1b64      	subs	r4, r4, r5
 8004ee6:	10a4      	asrs	r4, r4, #2
 8004ee8:	42a6      	cmp	r6, r4
 8004eea:	d109      	bne.n	8004f00 <__libc_init_array+0x24>
 8004eec:	f000 f822 	bl	8004f34 <_init>
 8004ef0:	2600      	movs	r6, #0
 8004ef2:	4d0a      	ldr	r5, [pc, #40]	; (8004f1c <__libc_init_array+0x40>)
 8004ef4:	4c0a      	ldr	r4, [pc, #40]	; (8004f20 <__libc_init_array+0x44>)
 8004ef6:	1b64      	subs	r4, r4, r5
 8004ef8:	10a4      	asrs	r4, r4, #2
 8004efa:	42a6      	cmp	r6, r4
 8004efc:	d105      	bne.n	8004f0a <__libc_init_array+0x2e>
 8004efe:	bd70      	pop	{r4, r5, r6, pc}
 8004f00:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f04:	4798      	blx	r3
 8004f06:	3601      	adds	r6, #1
 8004f08:	e7ee      	b.n	8004ee8 <__libc_init_array+0xc>
 8004f0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f0e:	4798      	blx	r3
 8004f10:	3601      	adds	r6, #1
 8004f12:	e7f2      	b.n	8004efa <__libc_init_array+0x1e>
 8004f14:	08004f80 	.word	0x08004f80
 8004f18:	08004f80 	.word	0x08004f80
 8004f1c:	08004f80 	.word	0x08004f80
 8004f20:	08004f84 	.word	0x08004f84

08004f24 <memset>:
 8004f24:	4603      	mov	r3, r0
 8004f26:	4402      	add	r2, r0
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d100      	bne.n	8004f2e <memset+0xa>
 8004f2c:	4770      	bx	lr
 8004f2e:	f803 1b01 	strb.w	r1, [r3], #1
 8004f32:	e7f9      	b.n	8004f28 <memset+0x4>

08004f34 <_init>:
 8004f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f36:	bf00      	nop
 8004f38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f3a:	bc08      	pop	{r3}
 8004f3c:	469e      	mov	lr, r3
 8004f3e:	4770      	bx	lr

08004f40 <_fini>:
 8004f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f42:	bf00      	nop
 8004f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f46:	bc08      	pop	{r3}
 8004f48:	469e      	mov	lr, r3
 8004f4a:	4770      	bx	lr
