# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do pruebas_sistema_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Arqui2/proy2_Arqui2/FlujoRealista {D:/Arqui2/proy2_Arqui2/FlujoRealista/PE_SO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:14 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Arqui2/proy2_Arqui2/FlujoRealista" D:/Arqui2/proy2_Arqui2/FlujoRealista/PE_SO.sv 
# -- Compiling module PE_SO
# 
# Top level modules:
# 	PE_SO
# End time: 18:08:14 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Arqui2/proy2_Arqui2/Pruebas {D:/Arqui2/proy2_Arqui2/Pruebas/PE_SO_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:14 on Jun 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Arqui2/proy2_Arqui2/Pruebas" D:/Arqui2/proy2_Arqui2/Pruebas/PE_SO_tb.sv 
# -- Compiling module PE_SO_tb
# 
# Top level modules:
# 	PE_SO_tb
# End time: 18:08:14 on Jun 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  PE_SO_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" PE_SO_tb 
# Start time: 18:08:14 on Jun 16,2025
# Loading sv_std.std
# Loading work.PE_SO_tb
# Loading work.PE_SO
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ==========================================
#        Testbench para PE_SO
# ==========================================
# 
# ========== TEST CASE 1: Basic Multiply-Accumulate ==========
# Inputs: A_in=2, B_in=3, psum_in=0
# Output: psum_out=6, A_out=2, B_out=3
# ✓ TEST 1 PASSED - psum_out: 6 (expected: 6)
# ✓ TEST 1 Data Propagation PASSED - A_out: 2, B_out: 3
# 
# ========== TEST CASE 2: Accumulation Test ==========
# Inputs: A_in=4, B_in=5, psum_in=6
# Output: psum_out=32, A_out=4, B_out=5
# ✓ TEST 2 PASSED - psum_out: 32 (expected: 32)
# ✓ TEST 2 Data Propagation PASSED - A_out: 4, B_out: 5
# 
# ==========================================
#        RESUMEN DE PRUEBAS PE_SO
# ==========================================
# Total de casos de prueba: 2
# Tiempo total de simulación: 105 ns
# 
# ✓ Testbench PE_SO completado exitosamente
# ==========================================
# ** Note: $finish    : D:/Arqui2/proy2_Arqui2/Pruebas/PE_SO_tb.sv(168)
#    Time: 105 ns  Iteration: 1  Instance: /PE_SO_tb
# 1
# Break in Module PE_SO_tb at D:/Arqui2/proy2_Arqui2/Pruebas/PE_SO_tb.sv line 168
# End time: 18:08:50 on Jun 16,2025, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
