
F4_Motor_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009798  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c8  08009928  08009928  00019928  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009cf0  08009cf0  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  08009cf0  08009cf0  00019cf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009cf8  08009cf8  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009cf8  08009cf8  00019cf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009cfc  08009cfc  00019cfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08009d00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001268  200001f8  08009ef8  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001460  08009ef8  00021460  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012794  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002ced  00000000  00000000  000329bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f30  00000000  00000000  000356b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000da8  00000000  00000000  000365e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002395b  00000000  00000000  00037388  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e2f4  00000000  00000000  0005ace3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cfdeb  00000000  00000000  00068fd7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00138dc2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004cb8  00000000  00000000  00138e40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009910 	.word	0x08009910

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	08009910 	.word	0x08009910

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f4e:	463b      	mov	r3, r7
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8000f5a:	4b28      	ldr	r3, [pc, #160]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f5c:	4a28      	ldr	r2, [pc, #160]	; (8001000 <MX_ADC1_Init+0xb8>)
 8000f5e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8000f60:	4b26      	ldr	r3, [pc, #152]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f62:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f66:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f68:	4b24      	ldr	r3, [pc, #144]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f6e:	4b23      	ldr	r3, [pc, #140]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f70:	2201      	movs	r2, #1
 8000f72:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f74:	4b21      	ldr	r3, [pc, #132]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f76:	2201      	movs	r2, #1
 8000f78:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f7a:	4b20      	ldr	r3, [pc, #128]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f82:	4b1e      	ldr	r3, [pc, #120]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f88:	4b1c      	ldr	r3, [pc, #112]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f8a:	4a1e      	ldr	r2, [pc, #120]	; (8001004 <MX_ADC1_Init+0xbc>)
 8000f8c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f8e:	4b1b      	ldr	r3, [pc, #108]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000f94:	4b19      	ldr	r3, [pc, #100]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f96:	2202      	movs	r2, #2
 8000f98:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f9a:	4b18      	ldr	r3, [pc, #96]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fa2:	4b16      	ldr	r3, [pc, #88]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fa8:	4814      	ldr	r0, [pc, #80]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000faa:	f001 ff13 	bl	8002dd4 <HAL_ADC_Init>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000fb4:	f000 fd42 	bl	8001a3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fc4:	463b      	mov	r3, r7
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	480c      	ldr	r0, [pc, #48]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000fca:	f002 f84d 	bl	8003068 <HAL_ADC_ConfigChannel>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000fd4:	f000 fd32 	bl	8001a3c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000fdc:	2302      	movs	r3, #2
 8000fde:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe0:	463b      	mov	r3, r7
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4805      	ldr	r0, [pc, #20]	; (8000ffc <MX_ADC1_Init+0xb4>)
 8000fe6:	f002 f83f 	bl	8003068 <HAL_ADC_ConfigChannel>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000ff0:	f000 fd24 	bl	8001a3c <Error_Handler>
  }

}
 8000ff4:	bf00      	nop
 8000ff6:	3710      	adds	r7, #16
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	20000308 	.word	0x20000308
 8001000:	40012000 	.word	0x40012000
 8001004:	0f000001 	.word	0x0f000001

08001008 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b08a      	sub	sp, #40	; 0x28
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
 800101e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a2f      	ldr	r2, [pc, #188]	; (80010e4 <HAL_ADC_MspInit+0xdc>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d157      	bne.n	80010da <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
 800102e:	4b2e      	ldr	r3, [pc, #184]	; (80010e8 <HAL_ADC_MspInit+0xe0>)
 8001030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001032:	4a2d      	ldr	r2, [pc, #180]	; (80010e8 <HAL_ADC_MspInit+0xe0>)
 8001034:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001038:	6453      	str	r3, [r2, #68]	; 0x44
 800103a:	4b2b      	ldr	r3, [pc, #172]	; (80010e8 <HAL_ADC_MspInit+0xe0>)
 800103c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	4b27      	ldr	r3, [pc, #156]	; (80010e8 <HAL_ADC_MspInit+0xe0>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	4a26      	ldr	r2, [pc, #152]	; (80010e8 <HAL_ADC_MspInit+0xe0>)
 8001050:	f043 0301 	orr.w	r3, r3, #1
 8001054:	6313      	str	r3, [r2, #48]	; 0x30
 8001056:	4b24      	ldr	r3, [pc, #144]	; (80010e8 <HAL_ADC_MspInit+0xe0>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001062:	2303      	movs	r3, #3
 8001064:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001066:	2303      	movs	r3, #3
 8001068:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106e:	f107 0314 	add.w	r3, r7, #20
 8001072:	4619      	mov	r1, r3
 8001074:	481d      	ldr	r0, [pc, #116]	; (80010ec <HAL_ADC_MspInit+0xe4>)
 8001076:	f002 ff39 	bl	8003eec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800107a:	4b1d      	ldr	r3, [pc, #116]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 800107c:	4a1d      	ldr	r2, [pc, #116]	; (80010f4 <HAL_ADC_MspInit+0xec>)
 800107e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001080:	4b1b      	ldr	r3, [pc, #108]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 8001082:	2200      	movs	r2, #0
 8001084:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001086:	4b1a      	ldr	r3, [pc, #104]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800108c:	4b18      	ldr	r3, [pc, #96]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001092:	4b17      	ldr	r3, [pc, #92]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 8001094:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001098:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800109a:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 800109c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010a0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010a2:	4b13      	ldr	r3, [pc, #76]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 80010a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010a8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010aa:	4b11      	ldr	r3, [pc, #68]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 80010ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010b0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010b2:	4b0f      	ldr	r3, [pc, #60]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010b8:	4b0d      	ldr	r3, [pc, #52]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010be:	480c      	ldr	r0, [pc, #48]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 80010c0:	f002 fb84 	bl	80037cc <HAL_DMA_Init>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80010ca:	f000 fcb7 	bl	8001a3c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a07      	ldr	r2, [pc, #28]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 80010d2:	639a      	str	r2, [r3, #56]	; 0x38
 80010d4:	4a06      	ldr	r2, [pc, #24]	; (80010f0 <HAL_ADC_MspInit+0xe8>)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010da:	bf00      	nop
 80010dc:	3728      	adds	r7, #40	; 0x28
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40012000 	.word	0x40012000
 80010e8:	40023800 	.word	0x40023800
 80010ec:	40020000 	.word	0x40020000
 80010f0:	20000350 	.word	0x20000350
 80010f4:	40026410 	.word	0x40026410

080010f8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	607b      	str	r3, [r7, #4]
 8001102:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <MX_DMA_Init+0x3c>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	4a0b      	ldr	r2, [pc, #44]	; (8001134 <MX_DMA_Init+0x3c>)
 8001108:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800110c:	6313      	str	r3, [r2, #48]	; 0x30
 800110e:	4b09      	ldr	r3, [pc, #36]	; (8001134 <MX_DMA_Init+0x3c>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 800111a:	2200      	movs	r2, #0
 800111c:	2101      	movs	r1, #1
 800111e:	2038      	movs	r0, #56	; 0x38
 8001120:	f002 fb1d 	bl	800375e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001124:	2038      	movs	r0, #56	; 0x38
 8001126:	f002 fb36 	bl	8003796 <HAL_NVIC_EnableIRQ>

}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40023800 	.word	0x40023800

08001138 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b08a      	sub	sp, #40	; 0x28
 800113c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113e:	f107 0314 	add.w	r3, r7, #20
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	609a      	str	r2, [r3, #8]
 800114a:	60da      	str	r2, [r3, #12]
 800114c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	613b      	str	r3, [r7, #16]
 8001152:	4b38      	ldr	r3, [pc, #224]	; (8001234 <MX_GPIO_Init+0xfc>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	4a37      	ldr	r2, [pc, #220]	; (8001234 <MX_GPIO_Init+0xfc>)
 8001158:	f043 0304 	orr.w	r3, r3, #4
 800115c:	6313      	str	r3, [r2, #48]	; 0x30
 800115e:	4b35      	ldr	r3, [pc, #212]	; (8001234 <MX_GPIO_Init+0xfc>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001162:	f003 0304 	and.w	r3, r3, #4
 8001166:	613b      	str	r3, [r7, #16]
 8001168:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	4b31      	ldr	r3, [pc, #196]	; (8001234 <MX_GPIO_Init+0xfc>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	4a30      	ldr	r2, [pc, #192]	; (8001234 <MX_GPIO_Init+0xfc>)
 8001174:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001178:	6313      	str	r3, [r2, #48]	; 0x30
 800117a:	4b2e      	ldr	r3, [pc, #184]	; (8001234 <MX_GPIO_Init+0xfc>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	60bb      	str	r3, [r7, #8]
 800118a:	4b2a      	ldr	r3, [pc, #168]	; (8001234 <MX_GPIO_Init+0xfc>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	4a29      	ldr	r2, [pc, #164]	; (8001234 <MX_GPIO_Init+0xfc>)
 8001190:	f043 0301 	orr.w	r3, r3, #1
 8001194:	6313      	str	r3, [r2, #48]	; 0x30
 8001196:	4b27      	ldr	r3, [pc, #156]	; (8001234 <MX_GPIO_Init+0xfc>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	60bb      	str	r3, [r7, #8]
 80011a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	4b23      	ldr	r3, [pc, #140]	; (8001234 <MX_GPIO_Init+0xfc>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011aa:	4a22      	ldr	r2, [pc, #136]	; (8001234 <MX_GPIO_Init+0xfc>)
 80011ac:	f043 0310 	orr.w	r3, r3, #16
 80011b0:	6313      	str	r3, [r2, #48]	; 0x30
 80011b2:	4b20      	ldr	r3, [pc, #128]	; (8001234 <MX_GPIO_Init+0xfc>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b6:	f003 0310 	and.w	r3, r3, #16
 80011ba:	607b      	str	r3, [r7, #4]
 80011bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	603b      	str	r3, [r7, #0]
 80011c2:	4b1c      	ldr	r3, [pc, #112]	; (8001234 <MX_GPIO_Init+0xfc>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c6:	4a1b      	ldr	r2, [pc, #108]	; (8001234 <MX_GPIO_Init+0xfc>)
 80011c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011cc:	6313      	str	r3, [r2, #48]	; 0x30
 80011ce:	4b19      	ldr	r3, [pc, #100]	; (8001234 <MX_GPIO_Init+0xfc>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011d6:	603b      	str	r3, [r7, #0]
 80011d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80011da:	2200      	movs	r2, #0
 80011dc:	2108      	movs	r1, #8
 80011de:	4816      	ldr	r0, [pc, #88]	; (8001238 <MX_GPIO_Init+0x100>)
 80011e0:	f003 f81e 	bl	8004220 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_SET);
 80011e4:	2201      	movs	r2, #1
 80011e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011ea:	4814      	ldr	r0, [pc, #80]	; (800123c <MX_GPIO_Init+0x104>)
 80011ec:	f003 f818 	bl	8004220 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80011f0:	2308      	movs	r3, #8
 80011f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f4:	2301      	movs	r3, #1
 80011f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fc:	2300      	movs	r3, #0
 80011fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001200:	f107 0314 	add.w	r3, r7, #20
 8001204:	4619      	mov	r1, r3
 8001206:	480c      	ldr	r0, [pc, #48]	; (8001238 <MX_GPIO_Init+0x100>)
 8001208:	f002 fe70 	bl	8003eec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 800120c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001210:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001212:	2311      	movs	r3, #17
 8001214:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001216:	2301      	movs	r3, #1
 8001218:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121a:	2300      	movs	r3, #0
 800121c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 800121e:	f107 0314 	add.w	r3, r7, #20
 8001222:	4619      	mov	r1, r3
 8001224:	4805      	ldr	r0, [pc, #20]	; (800123c <MX_GPIO_Init+0x104>)
 8001226:	f002 fe61 	bl	8003eec <HAL_GPIO_Init>

}
 800122a:	bf00      	nop
 800122c:	3728      	adds	r7, #40	; 0x28
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40023800 	.word	0x40023800
 8001238:	40021800 	.word	0x40021800
 800123c:	40020800 	.word	0x40020800

08001240 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001244:	f001 fd32 	bl	8002cac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001248:	f000 f82a 	bl	80012a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800124c:	f7ff ff74 	bl	8001138 <MX_GPIO_Init>
  MX_DMA_Init();
 8001250:	f7ff ff52 	bl	80010f8 <MX_DMA_Init>
  MX_TIM2_Init();
 8001254:	f000 fe02 	bl	8001e5c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001258:	f001 f878 	bl	800234c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800125c:	f7ff fe74 	bl	8000f48 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001260:	f000 fd44 	bl	8001cec <MX_TIM1_Init>
  MX_TIM3_Init();
 8001264:	f000 fe6a 	bl	8001f3c <MX_TIM3_Init>
  MX_TIM8_Init();
 8001268:	f000 feb6 	bl	8001fd8 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  System_Init();
 800126c:	f000 fa6e 	bl	800174c <System_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 // Motor_Contorl();
	 StateJudgment((float)2000 / 30 / Cycle);
 8001270:	4b09      	ldr	r3, [pc, #36]	; (8001298 <main+0x58>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	ee07 3a90 	vmov	s15, r3
 8001278:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800127c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800129c <main+0x5c>
 8001280:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001284:	eeb0 0a66 	vmov.f32	s0, s13
 8001288:	f000 f8b2 	bl	80013f0 <StateJudgment>
	 //Boost_Control();


	  Update_Data(); //update data,do fliter to change ADC_ValueAverage
 800128c:	f001 f968 	bl	8002560 <Update_Data>
	  Tcp_DataAccept(); //get tcp data and deal the wifi request
 8001290:	f001 fcb6 	bl	8002c00 <Tcp_DataAccept>
	 StateJudgment((float)2000 / 30 / Cycle);
 8001294:	e7ec      	b.n	8001270 <main+0x30>
 8001296:	bf00      	nop
 8001298:	2000001c 	.word	0x2000001c
 800129c:	42855555 	.word	0x42855555

080012a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b094      	sub	sp, #80	; 0x50
 80012a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012a6:	f107 0320 	add.w	r3, r7, #32
 80012aa:	2230      	movs	r2, #48	; 0x30
 80012ac:	2100      	movs	r1, #0
 80012ae:	4618      	mov	r0, r3
 80012b0:	f005 fde2 	bl	8006e78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012b4:	f107 030c 	add.w	r3, r7, #12
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	60da      	str	r2, [r3, #12]
 80012c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012c4:	2300      	movs	r3, #0
 80012c6:	60bb      	str	r3, [r7, #8]
 80012c8:	4b28      	ldr	r3, [pc, #160]	; (800136c <SystemClock_Config+0xcc>)
 80012ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012cc:	4a27      	ldr	r2, [pc, #156]	; (800136c <SystemClock_Config+0xcc>)
 80012ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012d2:	6413      	str	r3, [r2, #64]	; 0x40
 80012d4:	4b25      	ldr	r3, [pc, #148]	; (800136c <SystemClock_Config+0xcc>)
 80012d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012dc:	60bb      	str	r3, [r7, #8]
 80012de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012e0:	2300      	movs	r3, #0
 80012e2:	607b      	str	r3, [r7, #4]
 80012e4:	4b22      	ldr	r3, [pc, #136]	; (8001370 <SystemClock_Config+0xd0>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a21      	ldr	r2, [pc, #132]	; (8001370 <SystemClock_Config+0xd0>)
 80012ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012ee:	6013      	str	r3, [r2, #0]
 80012f0:	4b1f      	ldr	r3, [pc, #124]	; (8001370 <SystemClock_Config+0xd0>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012f8:	607b      	str	r3, [r7, #4]
 80012fa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012fc:	2301      	movs	r3, #1
 80012fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001300:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001304:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001306:	2302      	movs	r3, #2
 8001308:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800130a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800130e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001310:	2308      	movs	r3, #8
 8001312:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001314:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001318:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800131a:	2302      	movs	r3, #2
 800131c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800131e:	2304      	movs	r3, #4
 8001320:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001322:	f107 0320 	add.w	r3, r7, #32
 8001326:	4618      	mov	r0, r3
 8001328:	f002 ff94 	bl	8004254 <HAL_RCC_OscConfig>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001332:	f000 fb83 	bl	8001a3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001336:	230f      	movs	r3, #15
 8001338:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800133a:	2302      	movs	r3, #2
 800133c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001342:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001346:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001348:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800134c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800134e:	f107 030c 	add.w	r3, r7, #12
 8001352:	2105      	movs	r1, #5
 8001354:	4618      	mov	r0, r3
 8001356:	f003 f9ed 	bl	8004734 <HAL_RCC_ClockConfig>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001360:	f000 fb6c 	bl	8001a3c <Error_Handler>
  }
}
 8001364:	bf00      	nop
 8001366:	3750      	adds	r7, #80	; 0x50
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40023800 	.word	0x40023800
 8001370:	40007000 	.word	0x40007000

08001374 <Set_CompareValue>:

/* USER CODE BEGIN 4 */
void Set_CompareValue(int CompareValue) {
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
	if(Up_Flag == 1) {
 800137c:	4b0e      	ldr	r3, [pc, #56]	; (80013b8 <Set_CompareValue+0x44>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2b01      	cmp	r3, #1
 8001382:	d109      	bne.n	8001398 <Set_CompareValue+0x24>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001384:	4b0d      	ldr	r3, [pc, #52]	; (80013bc <Set_CompareValue+0x48>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2200      	movs	r2, #0
 800138a:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t)CompareValue);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	b29a      	uxth	r2, r3
 8001390:	4b0a      	ldr	r3, [pc, #40]	; (80013bc <Set_CompareValue+0x48>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	635a      	str	r2, [r3, #52]	; 0x34
	} else {
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t)CompareValue);
	}
}
 8001396:	e008      	b.n	80013aa <Set_CompareValue+0x36>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001398:	4b08      	ldr	r3, [pc, #32]	; (80013bc <Set_CompareValue+0x48>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2200      	movs	r2, #0
 800139e:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t)CompareValue);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	b29a      	uxth	r2, r3
 80013a4:	4b05      	ldr	r3, [pc, #20]	; (80013bc <Set_CompareValue+0x48>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80013aa:	bf00      	nop
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	20000000 	.word	0x20000000
 80013bc:	20000430 	.word	0x20000430

080013c0 <Direction_Control>:

void Direction_Control(void) {
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
	if(Up_Flag == 1) {
 80013c4:	4b09      	ldr	r3, [pc, #36]	; (80013ec <Direction_Control+0x2c>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d106      	bne.n	80013da <Direction_Control+0x1a>
		Set_CompareValue((uint16_t)0);
 80013cc:	2000      	movs	r0, #0
 80013ce:	f7ff ffd1 	bl	8001374 <Set_CompareValue>
		Up_Flag = 0;
 80013d2:	4b06      	ldr	r3, [pc, #24]	; (80013ec <Direction_Control+0x2c>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	701a      	strb	r2, [r3, #0]
	} else {
		Set_CompareValue((uint16_t)0);
		Up_Flag = 1;
	}
}
 80013d8:	e005      	b.n	80013e6 <Direction_Control+0x26>
		Set_CompareValue((uint16_t)0);
 80013da:	2000      	movs	r0, #0
 80013dc:	f7ff ffca 	bl	8001374 <Set_CompareValue>
		Up_Flag = 1;
 80013e0:	4b02      	ldr	r3, [pc, #8]	; (80013ec <Direction_Control+0x2c>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	701a      	strb	r2, [r3, #0]
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000000 	.word	0x20000000

080013f0 <StateJudgment>:

uint16_t BufferIndex = 0;

uint8_t SystemState = 0; //system status:0init,1Uniform speed,2Lost speed after constant speed,3restore
float StableI = 0; // I at constant speed
void StateJudgment(float Speed) {
 80013f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80013f4:	b087      	sub	sp, #28
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	ed87 0a05 	vstr	s0, [r7, #20]
	if(SystemState == 0) { //init
 80013fc:	4ba6      	ldr	r3, [pc, #664]	; (8001698 <StateJudgment+0x2a8>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d137      	bne.n	8001474 <StateJudgment+0x84>

		if((Speed < Target_Speed * MinRange) || (Speed > Target_Speed * MaxRange)) {
 8001404:	4ba5      	ldr	r3, [pc, #660]	; (800169c <StateJudgment+0x2ac>)
 8001406:	ed93 7a00 	vldr	s14, [r3]
 800140a:	4ba5      	ldr	r3, [pc, #660]	; (80016a0 <StateJudgment+0x2b0>)
 800140c:	edd3 7a00 	vldr	s15, [r3]
 8001410:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001414:	ed97 7a05 	vldr	s14, [r7, #20]
 8001418:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800141c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001420:	d40e      	bmi.n	8001440 <StateJudgment+0x50>
 8001422:	4b9e      	ldr	r3, [pc, #632]	; (800169c <StateJudgment+0x2ac>)
 8001424:	ed93 7a00 	vldr	s14, [r3]
 8001428:	4b9e      	ldr	r3, [pc, #632]	; (80016a4 <StateJudgment+0x2b4>)
 800142a:	edd3 7a00 	vldr	s15, [r3]
 800142e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001432:	ed97 7a05 	vldr	s14, [r7, #20]
 8001436:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800143a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800143e:	dd03      	ble.n	8001448 <StateJudgment+0x58>
			BufferIndex = 0;
 8001440:	4b99      	ldr	r3, [pc, #612]	; (80016a8 <StateJudgment+0x2b8>)
 8001442:	2200      	movs	r2, #0
 8001444:	801a      	strh	r2, [r3, #0]
 8001446:	e005      	b.n	8001454 <StateJudgment+0x64>
		} else {
			BufferIndex++;
 8001448:	4b97      	ldr	r3, [pc, #604]	; (80016a8 <StateJudgment+0x2b8>)
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	3301      	adds	r3, #1
 800144e:	b29a      	uxth	r2, r3
 8001450:	4b95      	ldr	r3, [pc, #596]	; (80016a8 <StateJudgment+0x2b8>)
 8001452:	801a      	strh	r2, [r3, #0]
		}
		if(BufferIndex == BufferSize) {
 8001454:	4b94      	ldr	r3, [pc, #592]	; (80016a8 <StateJudgment+0x2b8>)
 8001456:	881b      	ldrh	r3, [r3, #0]
 8001458:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800145c:	d10a      	bne.n	8001474 <StateJudgment+0x84>
			SystemState = 1; //constant speed
 800145e:	4b8e      	ldr	r3, [pc, #568]	; (8001698 <StateJudgment+0x2a8>)
 8001460:	2201      	movs	r2, #1
 8001462:	701a      	strb	r2, [r3, #0]
			StableI = ADC_ValueAverage[1]; //Current at constant speed
 8001464:	4b91      	ldr	r3, [pc, #580]	; (80016ac <StateJudgment+0x2bc>)
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	4a91      	ldr	r2, [pc, #580]	; (80016b0 <StateJudgment+0x2c0>)
 800146a:	6013      	str	r3, [r2, #0]
			//HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
			BufferIndex = 0;
 800146c:	4b8e      	ldr	r3, [pc, #568]	; (80016a8 <StateJudgment+0x2b8>)
 800146e:	2200      	movs	r2, #0
 8001470:	801a      	strh	r2, [r3, #0]
			return;
 8001472:	e100      	b.n	8001676 <StateJudgment+0x286>
		}
	}
	if(SystemState == 1) { //constant speed
 8001474:	4b88      	ldr	r3, [pc, #544]	; (8001698 <StateJudgment+0x2a8>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d148      	bne.n	800150e <StateJudgment+0x11e>
		if(Speed > Target_Speed * 1.3 || Speed < Target_Speed * 0.7) {
 800147c:	6978      	ldr	r0, [r7, #20]
 800147e:	f7ff f863 	bl	8000548 <__aeabi_f2d>
 8001482:	e9c7 0100 	strd	r0, r1, [r7]
 8001486:	4b85      	ldr	r3, [pc, #532]	; (800169c <StateJudgment+0x2ac>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff f85c 	bl	8000548 <__aeabi_f2d>
 8001490:	a37b      	add	r3, pc, #492	; (adr r3, 8001680 <StateJudgment+0x290>)
 8001492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001496:	f7ff f8af 	bl	80005f8 <__aeabi_dmul>
 800149a:	4603      	mov	r3, r0
 800149c:	460c      	mov	r4, r1
 800149e:	461a      	mov	r2, r3
 80014a0:	4623      	mov	r3, r4
 80014a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80014a6:	f7ff fb37 	bl	8000b18 <__aeabi_dcmpgt>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d119      	bne.n	80014e4 <StateJudgment+0xf4>
 80014b0:	6978      	ldr	r0, [r7, #20]
 80014b2:	f7ff f849 	bl	8000548 <__aeabi_f2d>
 80014b6:	e9c7 0100 	strd	r0, r1, [r7]
 80014ba:	4b78      	ldr	r3, [pc, #480]	; (800169c <StateJudgment+0x2ac>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff f842 	bl	8000548 <__aeabi_f2d>
 80014c4:	a370      	add	r3, pc, #448	; (adr r3, 8001688 <StateJudgment+0x298>)
 80014c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ca:	f7ff f895 	bl	80005f8 <__aeabi_dmul>
 80014ce:	4603      	mov	r3, r0
 80014d0:	460c      	mov	r4, r1
 80014d2:	461a      	mov	r2, r3
 80014d4:	4623      	mov	r3, r4
 80014d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80014da:	f7ff faff 	bl	8000adc <__aeabi_dcmplt>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d006      	beq.n	80014f2 <StateJudgment+0x102>
			BufferIndex++;
 80014e4:	4b70      	ldr	r3, [pc, #448]	; (80016a8 <StateJudgment+0x2b8>)
 80014e6:	881b      	ldrh	r3, [r3, #0]
 80014e8:	3301      	adds	r3, #1
 80014ea:	b29a      	uxth	r2, r3
 80014ec:	4b6e      	ldr	r3, [pc, #440]	; (80016a8 <StateJudgment+0x2b8>)
 80014ee:	801a      	strh	r2, [r3, #0]
 80014f0:	e002      	b.n	80014f8 <StateJudgment+0x108>
		} else {
			BufferIndex = 0;
 80014f2:	4b6d      	ldr	r3, [pc, #436]	; (80016a8 <StateJudgment+0x2b8>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	801a      	strh	r2, [r3, #0]
		}
		if(BufferIndex == 10) {
 80014f8:	4b6b      	ldr	r3, [pc, #428]	; (80016a8 <StateJudgment+0x2b8>)
 80014fa:	881b      	ldrh	r3, [r3, #0]
 80014fc:	2b0a      	cmp	r3, #10
 80014fe:	d106      	bne.n	800150e <StateJudgment+0x11e>
			SystemState = 2;
 8001500:	4b65      	ldr	r3, [pc, #404]	; (8001698 <StateJudgment+0x2a8>)
 8001502:	2202      	movs	r2, #2
 8001504:	701a      	strb	r2, [r3, #0]
			//HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
			BufferIndex = 0;
 8001506:	4b68      	ldr	r3, [pc, #416]	; (80016a8 <StateJudgment+0x2b8>)
 8001508:	2200      	movs	r2, #0
 800150a:	801a      	strh	r2, [r3, #0]
			return;
 800150c:	e0b3      	b.n	8001676 <StateJudgment+0x286>
		}
	}
	if(SystemState == 2) { //Enter the speed control state
 800150e:	4b62      	ldr	r3, [pc, #392]	; (8001698 <StateJudgment+0x2a8>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b02      	cmp	r3, #2
 8001514:	d133      	bne.n	800157e <StateJudgment+0x18e>
		if((Speed < Target_Speed * MinRange) || (Speed > Target_Speed * MaxRange)) {
 8001516:	4b61      	ldr	r3, [pc, #388]	; (800169c <StateJudgment+0x2ac>)
 8001518:	ed93 7a00 	vldr	s14, [r3]
 800151c:	4b60      	ldr	r3, [pc, #384]	; (80016a0 <StateJudgment+0x2b0>)
 800151e:	edd3 7a00 	vldr	s15, [r3]
 8001522:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001526:	ed97 7a05 	vldr	s14, [r7, #20]
 800152a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800152e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001532:	d40e      	bmi.n	8001552 <StateJudgment+0x162>
 8001534:	4b59      	ldr	r3, [pc, #356]	; (800169c <StateJudgment+0x2ac>)
 8001536:	ed93 7a00 	vldr	s14, [r3]
 800153a:	4b5a      	ldr	r3, [pc, #360]	; (80016a4 <StateJudgment+0x2b4>)
 800153c:	edd3 7a00 	vldr	s15, [r3]
 8001540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001544:	ed97 7a05 	vldr	s14, [r7, #20]
 8001548:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800154c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001550:	dd03      	ble.n	800155a <StateJudgment+0x16a>
			BufferIndex = 0;
 8001552:	4b55      	ldr	r3, [pc, #340]	; (80016a8 <StateJudgment+0x2b8>)
 8001554:	2200      	movs	r2, #0
 8001556:	801a      	strh	r2, [r3, #0]
 8001558:	e005      	b.n	8001566 <StateJudgment+0x176>
		} else {
			BufferIndex++;
 800155a:	4b53      	ldr	r3, [pc, #332]	; (80016a8 <StateJudgment+0x2b8>)
 800155c:	881b      	ldrh	r3, [r3, #0]
 800155e:	3301      	adds	r3, #1
 8001560:	b29a      	uxth	r2, r3
 8001562:	4b51      	ldr	r3, [pc, #324]	; (80016a8 <StateJudgment+0x2b8>)
 8001564:	801a      	strh	r2, [r3, #0]
		}
		if(BufferIndex == BufferSize) {
 8001566:	4b50      	ldr	r3, [pc, #320]	; (80016a8 <StateJudgment+0x2b8>)
 8001568:	881b      	ldrh	r3, [r3, #0]
 800156a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800156e:	d106      	bne.n	800157e <StateJudgment+0x18e>
			SystemState = 3; //constant speed
 8001570:	4b49      	ldr	r3, [pc, #292]	; (8001698 <StateJudgment+0x2a8>)
 8001572:	2203      	movs	r2, #3
 8001574:	701a      	strb	r2, [r3, #0]
			//HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
			BufferIndex = 0;
 8001576:	4b4c      	ldr	r3, [pc, #304]	; (80016a8 <StateJudgment+0x2b8>)
 8001578:	2200      	movs	r2, #0
 800157a:	801a      	strh	r2, [r3, #0]
			return;
 800157c:	e07b      	b.n	8001676 <StateJudgment+0x286>
		}
	}
	if(SystemState == 3) { //the speed is restored
 800157e:	4b46      	ldr	r3, [pc, #280]	; (8001698 <StateJudgment+0x2a8>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	2b03      	cmp	r3, #3
 8001584:	d177      	bne.n	8001676 <StateJudgment+0x286>
		if(Up_Flag == 1 && (fabs(ADC_ValueAverage[1] - 1.65) > 1.5 * fabs(StableI - 1.65))) {
 8001586:	4b4b      	ldr	r3, [pc, #300]	; (80016b4 <StateJudgment+0x2c4>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d136      	bne.n	80015fc <StateJudgment+0x20c>
 800158e:	4b47      	ldr	r3, [pc, #284]	; (80016ac <StateJudgment+0x2bc>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	4618      	mov	r0, r3
 8001594:	f7fe ffd8 	bl	8000548 <__aeabi_f2d>
 8001598:	a33d      	add	r3, pc, #244	; (adr r3, 8001690 <StateJudgment+0x2a0>)
 800159a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800159e:	f7fe fe73 	bl	8000288 <__aeabi_dsub>
 80015a2:	4603      	mov	r3, r0
 80015a4:	460c      	mov	r4, r1
 80015a6:	469a      	mov	sl, r3
 80015a8:	f024 4b00 	bic.w	fp, r4, #2147483648	; 0x80000000
 80015ac:	4b40      	ldr	r3, [pc, #256]	; (80016b0 <StateJudgment+0x2c0>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7fe ffc9 	bl	8000548 <__aeabi_f2d>
 80015b6:	a336      	add	r3, pc, #216	; (adr r3, 8001690 <StateJudgment+0x2a0>)
 80015b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015bc:	f7fe fe64 	bl	8000288 <__aeabi_dsub>
 80015c0:	4603      	mov	r3, r0
 80015c2:	460c      	mov	r4, r1
 80015c4:	60bb      	str	r3, [r7, #8]
 80015c6:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	f04f 0200 	mov.w	r2, #0
 80015d0:	4b39      	ldr	r3, [pc, #228]	; (80016b8 <StateJudgment+0x2c8>)
 80015d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80015d6:	f7ff f80f 	bl	80005f8 <__aeabi_dmul>
 80015da:	4603      	mov	r3, r0
 80015dc:	460c      	mov	r4, r1
 80015de:	461a      	mov	r2, r3
 80015e0:	4623      	mov	r3, r4
 80015e2:	4650      	mov	r0, sl
 80015e4:	4659      	mov	r1, fp
 80015e6:	f7ff fa97 	bl	8000b18 <__aeabi_dcmpgt>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d005      	beq.n	80015fc <StateJudgment+0x20c>
			HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 80015f0:	2200      	movs	r2, #0
 80015f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015f6:	4831      	ldr	r0, [pc, #196]	; (80016bc <StateJudgment+0x2cc>)
 80015f8:	f002 fe12 	bl	8004220 <HAL_GPIO_WritePin>
			//Beep();  //When rising
		}
		if(Up_Flag == 0 && (fabs(ADC_ValueAverage[1] - 1.65) < 0.5 * fabs(StableI - 1.65))) {
 80015fc:	4b2d      	ldr	r3, [pc, #180]	; (80016b4 <StateJudgment+0x2c4>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d135      	bne.n	8001670 <StateJudgment+0x280>
 8001604:	4b29      	ldr	r3, [pc, #164]	; (80016ac <StateJudgment+0x2bc>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	4618      	mov	r0, r3
 800160a:	f7fe ff9d 	bl	8000548 <__aeabi_f2d>
 800160e:	a320      	add	r3, pc, #128	; (adr r3, 8001690 <StateJudgment+0x2a0>)
 8001610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001614:	f7fe fe38 	bl	8000288 <__aeabi_dsub>
 8001618:	4603      	mov	r3, r0
 800161a:	460c      	mov	r4, r1
 800161c:	461d      	mov	r5, r3
 800161e:	f024 4600 	bic.w	r6, r4, #2147483648	; 0x80000000
 8001622:	4b23      	ldr	r3, [pc, #140]	; (80016b0 <StateJudgment+0x2c0>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4618      	mov	r0, r3
 8001628:	f7fe ff8e 	bl	8000548 <__aeabi_f2d>
 800162c:	a318      	add	r3, pc, #96	; (adr r3, 8001690 <StateJudgment+0x2a0>)
 800162e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001632:	f7fe fe29 	bl	8000288 <__aeabi_dsub>
 8001636:	4603      	mov	r3, r0
 8001638:	460c      	mov	r4, r1
 800163a:	4698      	mov	r8, r3
 800163c:	f024 4900 	bic.w	r9, r4, #2147483648	; 0x80000000
 8001640:	f04f 0200 	mov.w	r2, #0
 8001644:	4b1e      	ldr	r3, [pc, #120]	; (80016c0 <StateJudgment+0x2d0>)
 8001646:	4640      	mov	r0, r8
 8001648:	4649      	mov	r1, r9
 800164a:	f7fe ffd5 	bl	80005f8 <__aeabi_dmul>
 800164e:	4603      	mov	r3, r0
 8001650:	460c      	mov	r4, r1
 8001652:	461a      	mov	r2, r3
 8001654:	4623      	mov	r3, r4
 8001656:	4628      	mov	r0, r5
 8001658:	4631      	mov	r1, r6
 800165a:	f7ff fa3f 	bl	8000adc <__aeabi_dcmplt>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d005      	beq.n	8001670 <StateJudgment+0x280>
			HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 8001664:	2200      	movs	r2, #0
 8001666:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800166a:	4814      	ldr	r0, [pc, #80]	; (80016bc <StateJudgment+0x2cc>)
 800166c:	f002 fdd8 	bl	8004220 <HAL_GPIO_WritePin>
			//Beep(); //When falling
		}
		SystemState = 1; //Return to constant speed mode
 8001670:	4b09      	ldr	r3, [pc, #36]	; (8001698 <StateJudgment+0x2a8>)
 8001672:	2201      	movs	r2, #1
 8001674:	701a      	strb	r2, [r3, #0]
	}
}
 8001676:	371c      	adds	r7, #28
 8001678:	46bd      	mov	sp, r7
 800167a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800167e:	bf00      	nop
 8001680:	cccccccd 	.word	0xcccccccd
 8001684:	3ff4cccc 	.word	0x3ff4cccc
 8001688:	66666666 	.word	0x66666666
 800168c:	3fe66666 	.word	0x3fe66666
 8001690:	66666666 	.word	0x66666666
 8001694:	3ffa6666 	.word	0x3ffa6666
 8001698:	20000216 	.word	0x20000216
 800169c:	20000004 	.word	0x20000004
 80016a0:	20000014 	.word	0x20000014
 80016a4:	20000010 	.word	0x20000010
 80016a8:	20000214 	.word	0x20000214
 80016ac:	200004f0 	.word	0x200004f0
 80016b0:	20000218 	.word	0x20000218
 80016b4:	20000000 	.word	0x20000000
 80016b8:	3ff80000 	.word	0x3ff80000
 80016bc:	40020800 	.word	0x40020800
 80016c0:	3fe00000 	.word	0x3fe00000

080016c4 <Motor_Contorl>:

void Motor_Contorl(void) {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
	 float Pid_Output = PID_Calc((float)2000 / 30 / Cycle , Target_Speed); //Perform Pid operation
 80016ca:	4b1c      	ldr	r3, [pc, #112]	; (800173c <Motor_Contorl+0x78>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	ee07 3a90 	vmov	s15, r3
 80016d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016d6:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001740 <Motor_Contorl+0x7c>
 80016da:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80016de:	4b19      	ldr	r3, [pc, #100]	; (8001744 <Motor_Contorl+0x80>)
 80016e0:	edd3 7a00 	vldr	s15, [r3]
 80016e4:	eef0 0a67 	vmov.f32	s1, s15
 80016e8:	eeb0 0a66 	vmov.f32	s0, s13
 80016ec:	f001 f902 	bl	80028f4 <PID_Calc>
 80016f0:	ed87 0a01 	vstr	s0, [r7, #4]
	 Pwm_Motor_CompareValue += (int) Pid_Output; //Pwm+ PIdoutput
 80016f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80016f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016fc:	ee17 2a90 	vmov	r2, s15
 8001700:	4b11      	ldr	r3, [pc, #68]	; (8001748 <Motor_Contorl+0x84>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4413      	add	r3, r2
 8001706:	4a10      	ldr	r2, [pc, #64]	; (8001748 <Motor_Contorl+0x84>)
 8001708:	6013      	str	r3, [r2, #0]
	 if(Pwm_Motor_CompareValue >= 1000) {//if compare too high
 800170a:	4b0f      	ldr	r3, [pc, #60]	; (8001748 <Motor_Contorl+0x84>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001712:	db03      	blt.n	800171c <Motor_Contorl+0x58>
		 Pwm_Motor_CompareValue = 1000/2;
 8001714:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <Motor_Contorl+0x84>)
 8001716:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800171a:	601a      	str	r2, [r3, #0]
	 }
	 if(Pwm_Motor_CompareValue <= 0) { //ifcompare too low
 800171c:	4b0a      	ldr	r3, [pc, #40]	; (8001748 <Motor_Contorl+0x84>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	dc02      	bgt.n	800172a <Motor_Contorl+0x66>
		 Pwm_Motor_CompareValue = 0;
 8001724:	4b08      	ldr	r3, [pc, #32]	; (8001748 <Motor_Contorl+0x84>)
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
	 }
	 Set_CompareValue(Pwm_Motor_CompareValue); //set the compareValue
 800172a:	4b07      	ldr	r3, [pc, #28]	; (8001748 <Motor_Contorl+0x84>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff fe20 	bl	8001374 <Set_CompareValue>
}
 8001734:	bf00      	nop
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	2000001c 	.word	0x2000001c
 8001740:	42855555 	.word	0x42855555
 8001744:	20000004 	.word	0x20000004
 8001748:	2000000c 	.word	0x2000000c

0800174c <System_Init>:
	}
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, Pwm_Boost_CompareValue); //set the compareValue
}


void System_Init(void) {
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
	  /*WIFI  Init*/
	  Server_Init();
 8001750:	f001 f94e 	bl	80029f0 <Server_Init>
	  HAL_Delay(500);
 8001754:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001758:	f001 fb1a 	bl	8002d90 <HAL_Delay>
	  HAL_UART_Receive_IT(&huart1,&Uart1_Rx_Char,1);
 800175c:	2201      	movs	r2, #1
 800175e:	4922      	ldr	r1, [pc, #136]	; (80017e8 <System_Init+0x9c>)
 8001760:	4822      	ldr	r0, [pc, #136]	; (80017ec <System_Init+0xa0>)
 8001762:	f004 fd0e 	bl	8006182 <HAL_UART_Receive_IT>

	  /*input cap Init*/
	  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);	// Start timer input capture channel
 8001766:	2100      	movs	r1, #0
 8001768:	4821      	ldr	r0, [pc, #132]	; (80017f0 <System_Init+0xa4>)
 800176a:	f003 facd 	bl	8004d08 <HAL_TIM_IC_Start_IT>
	  __HAL_TIM_ENABLE_IT(&htim2,TIM_IT_UPDATE);	//Enable update interrupt
 800176e:	4b20      	ldr	r3, [pc, #128]	; (80017f0 <System_Init+0xa4>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	68da      	ldr	r2, [r3, #12]
 8001774:	4b1e      	ldr	r3, [pc, #120]	; (80017f0 <System_Init+0xa4>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f042 0201 	orr.w	r2, r2, #1
 800177c:	60da      	str	r2, [r3, #12]

	  /*ADC  Dma Init*/
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_Value, Sample_Num * Channel_Num);
 800177e:	f44f 72e9 	mov.w	r2, #466	; 0x1d2
 8001782:	491c      	ldr	r1, [pc, #112]	; (80017f4 <System_Init+0xa8>)
 8001784:	481c      	ldr	r0, [pc, #112]	; (80017f8 <System_Init+0xac>)
 8001786:	f001 fb69 	bl	8002e5c <HAL_ADC_Start_DMA>

	  /*motor Init*/
	  //HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_4);
	  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 800178a:	2100      	movs	r1, #0
 800178c:	481b      	ldr	r0, [pc, #108]	; (80017fc <System_Init+0xb0>)
 800178e:	f003 fa47 	bl	8004c20 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8001792:	2104      	movs	r1, #4
 8001794:	4819      	ldr	r0, [pc, #100]	; (80017fc <System_Init+0xb0>)
 8001796:	f003 fa43 	bl	8004c20 <HAL_TIM_PWM_Start>
	  Set_CompareValue(Pwm_Motor_CompareValue); //motor init
 800179a:	4b19      	ldr	r3, [pc, #100]	; (8001800 <System_Init+0xb4>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fde8 	bl	8001374 <Set_CompareValue>

	  /*Boost Init*/
	  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80017a4:	2100      	movs	r1, #0
 80017a6:	4817      	ldr	r0, [pc, #92]	; (8001804 <System_Init+0xb8>)
 80017a8:	f003 fa3a 	bl	8004c20 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1);//boost init
 80017ac:	2100      	movs	r1, #0
 80017ae:	4815      	ldr	r0, [pc, #84]	; (8001804 <System_Init+0xb8>)
 80017b0:	f004 facf 	bl	8005d52 <HAL_TIMEx_PWMN_Start>
	  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, Pwm_Boost_CompareValue);
 80017b4:	4b14      	ldr	r3, [pc, #80]	; (8001808 <System_Init+0xbc>)
 80017b6:	881a      	ldrh	r2, [r3, #0]
 80017b8:	4b12      	ldr	r3, [pc, #72]	; (8001804 <System_Init+0xb8>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	635a      	str	r2, [r3, #52]	; 0x34

	  /*pid partParameter Set*/
	  Set_PID_Parameter(30, 20, 0);
 80017be:	ed9f 1a13 	vldr	s2, [pc, #76]	; 800180c <System_Init+0xc0>
 80017c2:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 80017c6:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 80017ca:	f001 f8d5 	bl	8002978 <Set_PID_Parameter>
	  Set_PID_Parameter1(1, 1, 1);
 80017ce:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 80017d2:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80017d6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80017da:	f001 f8eb 	bl	80029b4 <Set_PID_Parameter1>

	  /*tim3 init*/
	  HAL_TIM_Base_Start_IT(&htim3);  //10ms interrupt
 80017de:	480c      	ldr	r0, [pc, #48]	; (8001810 <System_Init+0xc4>)
 80017e0:	f003 f9c5 	bl	8004b6e <HAL_TIM_Base_Start_IT>
}
 80017e4:	bf00      	nop
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20001454 	.word	0x20001454
 80017ec:	200004b0 	.word	0x200004b0
 80017f0:	20000470 	.word	0x20000470
 80017f4:	200004f8 	.word	0x200004f8
 80017f8:	20000308 	.word	0x20000308
 80017fc:	20000430 	.word	0x20000430
 8001800:	2000000c 	.word	0x2000000c
 8001804:	200003b0 	.word	0x200003b0
 8001808:	20000008 	.word	0x20000008
 800180c:	00000000 	.word	0x00000000
 8001810:	200003f0 	.word	0x200003f0

08001814 <Tcp_DataDeal>:
uint16_t CompareValue_Buffer = 0;
void Tcp_DataDeal(void) {
 8001814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001818:	b090      	sub	sp, #64	; 0x40
 800181a:	af04      	add	r7, sp, #16
	  //Server_SentTo_Client(Wifi_Command_Buffer);
	  char Str[40] = {0};
 800181c:	1d3b      	adds	r3, r7, #4
 800181e:	2228      	movs	r2, #40	; 0x28
 8001820:	2100      	movs	r1, #0
 8001822:	4618      	mov	r0, r3
 8001824:	f005 fb28 	bl	8006e78 <memset>
	  if(Strcmp(Wifi_Command_Buffer, (uint8_t *)"Cycle\r")) {
 8001828:	4972      	ldr	r1, [pc, #456]	; (80019f4 <Tcp_DataDeal+0x1e0>)
 800182a:	4873      	ldr	r0, [pc, #460]	; (80019f8 <Tcp_DataDeal+0x1e4>)
 800182c:	f001 f96e 	bl	8002b0c <Strcmp>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d00c      	beq.n	8001850 <Tcp_DataDeal+0x3c>
		  sprintf(Str, "Cycle:%d", (int)Cycle);
 8001836:	4b71      	ldr	r3, [pc, #452]	; (80019fc <Tcp_DataDeal+0x1e8>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	461a      	mov	r2, r3
 800183c:	1d3b      	adds	r3, r7, #4
 800183e:	4970      	ldr	r1, [pc, #448]	; (8001a00 <Tcp_DataDeal+0x1ec>)
 8001840:	4618      	mov	r0, r3
 8001842:	f005 fff9 	bl	8007838 <siprintf>
		  Server_SentTo_Client((uint8_t *)Str);
 8001846:	1d3b      	adds	r3, r7, #4
 8001848:	4618      	mov	r0, r3
 800184a:	f001 f901 	bl	8002a50 <Server_SentTo_Client>
	  else {
		  sprintf(Str, "Cycle:%d|Width:%d|I:%f|V:%f", (int)Cycle, (int)Width, ADC_ValueAverage[1], ADC_ValueAverage[0]);
	  	  Server_SentTo_Client((uint8_t *)Str);
	  }

}
 800184e:	e0cc      	b.n	80019ea <Tcp_DataDeal+0x1d6>
	  } else if(Strcmp(Wifi_Command_Buffer, (uint8_t *)"I\r")) {
 8001850:	496c      	ldr	r1, [pc, #432]	; (8001a04 <Tcp_DataDeal+0x1f0>)
 8001852:	4869      	ldr	r0, [pc, #420]	; (80019f8 <Tcp_DataDeal+0x1e4>)
 8001854:	f001 f95a 	bl	8002b0c <Strcmp>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d011      	beq.n	8001882 <Tcp_DataDeal+0x6e>
		  sprintf(Str, "Motor_I: %f A", ADC_ValueAverage[1]);
 800185e:	4b6a      	ldr	r3, [pc, #424]	; (8001a08 <Tcp_DataDeal+0x1f4>)
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	4618      	mov	r0, r3
 8001864:	f7fe fe70 	bl	8000548 <__aeabi_f2d>
 8001868:	4603      	mov	r3, r0
 800186a:	460c      	mov	r4, r1
 800186c:	1d38      	adds	r0, r7, #4
 800186e:	461a      	mov	r2, r3
 8001870:	4623      	mov	r3, r4
 8001872:	4966      	ldr	r1, [pc, #408]	; (8001a0c <Tcp_DataDeal+0x1f8>)
 8001874:	f005 ffe0 	bl	8007838 <siprintf>
		  Server_SentTo_Client((uint8_t *)Str);
 8001878:	1d3b      	adds	r3, r7, #4
 800187a:	4618      	mov	r0, r3
 800187c:	f001 f8e8 	bl	8002a50 <Server_SentTo_Client>
}
 8001880:	e0b3      	b.n	80019ea <Tcp_DataDeal+0x1d6>
	  } else if(Strcmp(Wifi_Command_Buffer, (uint8_t *)"V\r")) {
 8001882:	4963      	ldr	r1, [pc, #396]	; (8001a10 <Tcp_DataDeal+0x1fc>)
 8001884:	485c      	ldr	r0, [pc, #368]	; (80019f8 <Tcp_DataDeal+0x1e4>)
 8001886:	f001 f941 	bl	8002b0c <Strcmp>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d011      	beq.n	80018b4 <Tcp_DataDeal+0xa0>
		  sprintf(Str, "Boost_V: %f V", ADC_ValueAverage[0]);
 8001890:	4b5d      	ldr	r3, [pc, #372]	; (8001a08 <Tcp_DataDeal+0x1f4>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4618      	mov	r0, r3
 8001896:	f7fe fe57 	bl	8000548 <__aeabi_f2d>
 800189a:	4603      	mov	r3, r0
 800189c:	460c      	mov	r4, r1
 800189e:	1d38      	adds	r0, r7, #4
 80018a0:	461a      	mov	r2, r3
 80018a2:	4623      	mov	r3, r4
 80018a4:	495b      	ldr	r1, [pc, #364]	; (8001a14 <Tcp_DataDeal+0x200>)
 80018a6:	f005 ffc7 	bl	8007838 <siprintf>
		  Server_SentTo_Client((uint8_t *)Str);
 80018aa:	1d3b      	adds	r3, r7, #4
 80018ac:	4618      	mov	r0, r3
 80018ae:	f001 f8cf 	bl	8002a50 <Server_SentTo_Client>
}
 80018b2:	e09a      	b.n	80019ea <Tcp_DataDeal+0x1d6>
	  } else if(Strcmp(Wifi_Command_Buffer, (uint8_t *)"Speed\r")) {
 80018b4:	4958      	ldr	r1, [pc, #352]	; (8001a18 <Tcp_DataDeal+0x204>)
 80018b6:	4850      	ldr	r0, [pc, #320]	; (80019f8 <Tcp_DataDeal+0x1e4>)
 80018b8:	f001 f928 	bl	8002b0c <Strcmp>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d01a      	beq.n	80018f8 <Tcp_DataDeal+0xe4>
		  sprintf(Str, "Speed: %f r/s", (float)2000 / Cycle);
 80018c2:	4b4e      	ldr	r3, [pc, #312]	; (80019fc <Tcp_DataDeal+0x1e8>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	ee07 3a90 	vmov	s15, r3
 80018ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018ce:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8001a1c <Tcp_DataDeal+0x208>
 80018d2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80018d6:	ee16 0a90 	vmov	r0, s13
 80018da:	f7fe fe35 	bl	8000548 <__aeabi_f2d>
 80018de:	4603      	mov	r3, r0
 80018e0:	460c      	mov	r4, r1
 80018e2:	1d38      	adds	r0, r7, #4
 80018e4:	461a      	mov	r2, r3
 80018e6:	4623      	mov	r3, r4
 80018e8:	494d      	ldr	r1, [pc, #308]	; (8001a20 <Tcp_DataDeal+0x20c>)
 80018ea:	f005 ffa5 	bl	8007838 <siprintf>
		  Server_SentTo_Client((uint8_t *)Str);
 80018ee:	1d3b      	adds	r3, r7, #4
 80018f0:	4618      	mov	r0, r3
 80018f2:	f001 f8ad 	bl	8002a50 <Server_SentTo_Client>
}
 80018f6:	e078      	b.n	80019ea <Tcp_DataDeal+0x1d6>
	  else if(Wifi_Command_Buffer[0] == 'S' && Wifi_Command_Buffer[1] == 'E' && Wifi_Command_Buffer[2] == 'T') {
 80018f8:	4b3f      	ldr	r3, [pc, #252]	; (80019f8 <Tcp_DataDeal+0x1e4>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	2b53      	cmp	r3, #83	; 0x53
 80018fe:	d151      	bne.n	80019a4 <Tcp_DataDeal+0x190>
 8001900:	4b3d      	ldr	r3, [pc, #244]	; (80019f8 <Tcp_DataDeal+0x1e4>)
 8001902:	785b      	ldrb	r3, [r3, #1]
 8001904:	2b45      	cmp	r3, #69	; 0x45
 8001906:	d14d      	bne.n	80019a4 <Tcp_DataDeal+0x190>
 8001908:	4b3b      	ldr	r3, [pc, #236]	; (80019f8 <Tcp_DataDeal+0x1e4>)
 800190a:	789b      	ldrb	r3, [r3, #2]
 800190c:	2b54      	cmp	r3, #84	; 0x54
 800190e:	d149      	bne.n	80019a4 <Tcp_DataDeal+0x190>
		  if(Wifi_Command_Buffer[3] == 'C') {
 8001910:	4b39      	ldr	r3, [pc, #228]	; (80019f8 <Tcp_DataDeal+0x1e4>)
 8001912:	78db      	ldrb	r3, [r3, #3]
 8001914:	2b43      	cmp	r3, #67	; 0x43
 8001916:	d13e      	bne.n	8001996 <Tcp_DataDeal+0x182>
			  for(uint8_t i = 5; Wifi_Command_Buffer[i] != '\r'; i++) {
 8001918:	2305      	movs	r3, #5
 800191a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800191e:	e01a      	b.n	8001956 <Tcp_DataDeal+0x142>
				  CompareValue_Buffer += Wifi_Command_Buffer[i] - '0';
 8001920:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001924:	4a34      	ldr	r2, [pc, #208]	; (80019f8 <Tcp_DataDeal+0x1e4>)
 8001926:	5cd3      	ldrb	r3, [r2, r3]
 8001928:	b29a      	uxth	r2, r3
 800192a:	4b3e      	ldr	r3, [pc, #248]	; (8001a24 <Tcp_DataDeal+0x210>)
 800192c:	881b      	ldrh	r3, [r3, #0]
 800192e:	4413      	add	r3, r2
 8001930:	b29b      	uxth	r3, r3
 8001932:	3b30      	subs	r3, #48	; 0x30
 8001934:	b29a      	uxth	r2, r3
 8001936:	4b3b      	ldr	r3, [pc, #236]	; (8001a24 <Tcp_DataDeal+0x210>)
 8001938:	801a      	strh	r2, [r3, #0]
				  CompareValue_Buffer *= 10;
 800193a:	4b3a      	ldr	r3, [pc, #232]	; (8001a24 <Tcp_DataDeal+0x210>)
 800193c:	881b      	ldrh	r3, [r3, #0]
 800193e:	461a      	mov	r2, r3
 8001940:	0092      	lsls	r2, r2, #2
 8001942:	4413      	add	r3, r2
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	b29a      	uxth	r2, r3
 8001948:	4b36      	ldr	r3, [pc, #216]	; (8001a24 <Tcp_DataDeal+0x210>)
 800194a:	801a      	strh	r2, [r3, #0]
			  for(uint8_t i = 5; Wifi_Command_Buffer[i] != '\r'; i++) {
 800194c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001950:	3301      	adds	r3, #1
 8001952:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001956:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800195a:	4a27      	ldr	r2, [pc, #156]	; (80019f8 <Tcp_DataDeal+0x1e4>)
 800195c:	5cd3      	ldrb	r3, [r2, r3]
 800195e:	2b0d      	cmp	r3, #13
 8001960:	d1de      	bne.n	8001920 <Tcp_DataDeal+0x10c>
			  CompareValue_Buffer /= 10;
 8001962:	4b30      	ldr	r3, [pc, #192]	; (8001a24 <Tcp_DataDeal+0x210>)
 8001964:	881b      	ldrh	r3, [r3, #0]
 8001966:	4a30      	ldr	r2, [pc, #192]	; (8001a28 <Tcp_DataDeal+0x214>)
 8001968:	fba2 2303 	umull	r2, r3, r2, r3
 800196c:	08db      	lsrs	r3, r3, #3
 800196e:	b29a      	uxth	r2, r3
 8001970:	4b2c      	ldr	r3, [pc, #176]	; (8001a24 <Tcp_DataDeal+0x210>)
 8001972:	801a      	strh	r2, [r3, #0]
			  Pwm_Motor_CompareValue = (int)CompareValue_Buffer;
 8001974:	4b2b      	ldr	r3, [pc, #172]	; (8001a24 <Tcp_DataDeal+0x210>)
 8001976:	881b      	ldrh	r3, [r3, #0]
 8001978:	461a      	mov	r2, r3
 800197a:	4b2c      	ldr	r3, [pc, #176]	; (8001a2c <Tcp_DataDeal+0x218>)
 800197c:	601a      	str	r2, [r3, #0]
			  Target_Speed = (float)CompareValue_Buffer;
 800197e:	4b29      	ldr	r3, [pc, #164]	; (8001a24 <Tcp_DataDeal+0x210>)
 8001980:	881b      	ldrh	r3, [r3, #0]
 8001982:	ee07 3a90 	vmov	s15, r3
 8001986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800198a:	4b29      	ldr	r3, [pc, #164]	; (8001a30 <Tcp_DataDeal+0x21c>)
 800198c:	edc3 7a00 	vstr	s15, [r3]
			  CompareValue_Buffer = 0;
 8001990:	4b24      	ldr	r3, [pc, #144]	; (8001a24 <Tcp_DataDeal+0x210>)
 8001992:	2200      	movs	r2, #0
 8001994:	801a      	strh	r2, [r3, #0]
		  if(Wifi_Command_Buffer[3] == 'T') {
 8001996:	4b18      	ldr	r3, [pc, #96]	; (80019f8 <Tcp_DataDeal+0x1e4>)
 8001998:	78db      	ldrb	r3, [r3, #3]
 800199a:	2b54      	cmp	r3, #84	; 0x54
 800199c:	d125      	bne.n	80019ea <Tcp_DataDeal+0x1d6>
			  Direction_Control();
 800199e:	f7ff fd0f 	bl	80013c0 <Direction_Control>
		  if(Wifi_Command_Buffer[3] == 'T') {
 80019a2:	e022      	b.n	80019ea <Tcp_DataDeal+0x1d6>
		  sprintf(Str, "Cycle:%d|Width:%d|I:%f|V:%f", (int)Cycle, (int)Width, ADC_ValueAverage[1], ADC_ValueAverage[0]);
 80019a4:	4b15      	ldr	r3, [pc, #84]	; (80019fc <Tcp_DataDeal+0x1e8>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	461e      	mov	r6, r3
 80019aa:	4b22      	ldr	r3, [pc, #136]	; (8001a34 <Tcp_DataDeal+0x220>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4698      	mov	r8, r3
 80019b0:	4b15      	ldr	r3, [pc, #84]	; (8001a08 <Tcp_DataDeal+0x1f4>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7fe fdc7 	bl	8000548 <__aeabi_f2d>
 80019ba:	4604      	mov	r4, r0
 80019bc:	460d      	mov	r5, r1
 80019be:	4b12      	ldr	r3, [pc, #72]	; (8001a08 <Tcp_DataDeal+0x1f4>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7fe fdc0 	bl	8000548 <__aeabi_f2d>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
 80019cc:	1d38      	adds	r0, r7, #4
 80019ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80019d2:	e9cd 4500 	strd	r4, r5, [sp]
 80019d6:	4643      	mov	r3, r8
 80019d8:	4632      	mov	r2, r6
 80019da:	4917      	ldr	r1, [pc, #92]	; (8001a38 <Tcp_DataDeal+0x224>)
 80019dc:	f005 ff2c 	bl	8007838 <siprintf>
	  	  Server_SentTo_Client((uint8_t *)Str);
 80019e0:	1d3b      	adds	r3, r7, #4
 80019e2:	4618      	mov	r0, r3
 80019e4:	f001 f834 	bl	8002a50 <Server_SentTo_Client>
}
 80019e8:	e7ff      	b.n	80019ea <Tcp_DataDeal+0x1d6>
 80019ea:	bf00      	nop
 80019ec:	3730      	adds	r7, #48	; 0x30
 80019ee:	46bd      	mov	sp, r7
 80019f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80019f4:	08009928 	.word	0x08009928
 80019f8:	20000298 	.word	0x20000298
 80019fc:	2000001c 	.word	0x2000001c
 8001a00:	08009930 	.word	0x08009930
 8001a04:	0800993c 	.word	0x0800993c
 8001a08:	200004f0 	.word	0x200004f0
 8001a0c:	08009940 	.word	0x08009940
 8001a10:	08009950 	.word	0x08009950
 8001a14:	08009954 	.word	0x08009954
 8001a18:	08009964 	.word	0x08009964
 8001a1c:	44fa0000 	.word	0x44fa0000
 8001a20:	0800996c 	.word	0x0800996c
 8001a24:	2000021c 	.word	0x2000021c
 8001a28:	cccccccd 	.word	0xcccccccd
 8001a2c:	2000000c 	.word	0x2000000c
 8001a30:	20000004 	.word	0x20000004
 8001a34:	20000228 	.word	0x20000228
 8001a38:	0800997c 	.word	0x0800997c

08001a3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001a40:	bf00      	nop
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
	...

08001a4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a52:	2300      	movs	r3, #0
 8001a54:	607b      	str	r3, [r7, #4]
 8001a56:	4b21      	ldr	r3, [pc, #132]	; (8001adc <HAL_MspInit+0x90>)
 8001a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5a:	4a20      	ldr	r2, [pc, #128]	; (8001adc <HAL_MspInit+0x90>)
 8001a5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a60:	6453      	str	r3, [r2, #68]	; 0x44
 8001a62:	4b1e      	ldr	r3, [pc, #120]	; (8001adc <HAL_MspInit+0x90>)
 8001a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a6a:	607b      	str	r3, [r7, #4]
 8001a6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	603b      	str	r3, [r7, #0]
 8001a72:	4b1a      	ldr	r3, [pc, #104]	; (8001adc <HAL_MspInit+0x90>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a76:	4a19      	ldr	r2, [pc, #100]	; (8001adc <HAL_MspInit+0x90>)
 8001a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a7e:	4b17      	ldr	r3, [pc, #92]	; (8001adc <HAL_MspInit+0x90>)
 8001a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a86:	603b      	str	r3, [r7, #0]
 8001a88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	2101      	movs	r1, #1
 8001a8e:	f06f 000b 	mvn.w	r0, #11
 8001a92:	f001 fe64 	bl	800375e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8001a96:	2200      	movs	r2, #0
 8001a98:	2101      	movs	r1, #1
 8001a9a:	f06f 000a 	mvn.w	r0, #10
 8001a9e:	f001 fe5e 	bl	800375e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	2101      	movs	r1, #1
 8001aa6:	f06f 0009 	mvn.w	r0, #9
 8001aaa:	f001 fe58 	bl	800375e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	f06f 0004 	mvn.w	r0, #4
 8001ab6:	f001 fe52 	bl	800375e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 8001aba:	2200      	movs	r2, #0
 8001abc:	2101      	movs	r1, #1
 8001abe:	f06f 0003 	mvn.w	r0, #3
 8001ac2:	f001 fe4c 	bl	800375e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2101      	movs	r1, #1
 8001aca:	f06f 0001 	mvn.w	r0, #1
 8001ace:	f001 fe46 	bl	800375e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40023800 	.word	0x40023800

08001ae0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr

08001aee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aee:	b480      	push	{r7}
 8001af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001af2:	e7fe      	b.n	8001af2 <HardFault_Handler+0x4>

08001af4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001af8:	e7fe      	b.n	8001af8 <MemManage_Handler+0x4>

08001afa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001afe:	e7fe      	b.n	8001afe <BusFault_Handler+0x4>

08001b00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b04:	e7fe      	b.n	8001b04 <UsageFault_Handler+0x4>

08001b06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b06:	b480      	push	{r7}
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b18:	bf00      	nop
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b22:	b480      	push	{r7}
 8001b24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b26:	bf00      	nop
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b34:	f001 f90c 	bl	8002d50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b38:	bf00      	nop
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b40:	4802      	ldr	r0, [pc, #8]	; (8001b4c <TIM2_IRQHandler+0x10>)
 8001b42:	f003 f949 	bl	8004dd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000470 	.word	0x20000470

08001b50 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b54:	4802      	ldr	r0, [pc, #8]	; (8001b60 <TIM3_IRQHandler+0x10>)
 8001b56:	f003 f93f 	bl	8004dd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	200003f0 	.word	0x200003f0

08001b64 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b68:	4802      	ldr	r0, [pc, #8]	; (8001b74 <USART1_IRQHandler+0x10>)
 8001b6a:	f004 fb5f 	bl	800622c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	200004b0 	.word	0x200004b0

08001b78 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b7c:	4802      	ldr	r0, [pc, #8]	; (8001b88 <DMA2_Stream0_IRQHandler+0x10>)
 8001b7e:	f001 ff4d 	bl	8003a1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	20000350 	.word	0x20000350

08001b8c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]
 8001b9c:	e00a      	b.n	8001bb4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b9e:	f3af 8000 	nop.w
 8001ba2:	4601      	mov	r1, r0
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	1c5a      	adds	r2, r3, #1
 8001ba8:	60ba      	str	r2, [r7, #8]
 8001baa:	b2ca      	uxtb	r2, r1
 8001bac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	617b      	str	r3, [r7, #20]
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	dbf0      	blt.n	8001b9e <_read+0x12>
	}

return len;
 8001bbc:	687b      	ldr	r3, [r7, #4]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b086      	sub	sp, #24
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	60f8      	str	r0, [r7, #12]
 8001bce:	60b9      	str	r1, [r7, #8]
 8001bd0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	617b      	str	r3, [r7, #20]
 8001bd6:	e009      	b.n	8001bec <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	1c5a      	adds	r2, r3, #1
 8001bdc:	60ba      	str	r2, [r7, #8]
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f000 fc2d 	bl	8002440 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	3301      	adds	r3, #1
 8001bea:	617b      	str	r3, [r7, #20]
 8001bec:	697a      	ldr	r2, [r7, #20]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	dbf1      	blt.n	8001bd8 <_write+0x12>
	}
	return len;
 8001bf4:	687b      	ldr	r3, [r7, #4]
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3718      	adds	r7, #24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <_close>:

int _close(int file)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b083      	sub	sp, #12
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
	return -1;
 8001c06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr

08001c16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c16:	b480      	push	{r7}
 8001c18:	b083      	sub	sp, #12
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
 8001c1e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c26:	605a      	str	r2, [r3, #4]
	return 0;
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <_isatty>:

int _isatty(int file)
{
 8001c36:	b480      	push	{r7}
 8001c38:	b083      	sub	sp, #12
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
	return 1;
 8001c3e:	2301      	movs	r3, #1
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr

08001c4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
	return 0;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3714      	adds	r7, #20
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
	...

08001c68 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001c70:	4b11      	ldr	r3, [pc, #68]	; (8001cb8 <_sbrk+0x50>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d102      	bne.n	8001c7e <_sbrk+0x16>
		heap_end = &end;
 8001c78:	4b0f      	ldr	r3, [pc, #60]	; (8001cb8 <_sbrk+0x50>)
 8001c7a:	4a10      	ldr	r2, [pc, #64]	; (8001cbc <_sbrk+0x54>)
 8001c7c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001c7e:	4b0e      	ldr	r3, [pc, #56]	; (8001cb8 <_sbrk+0x50>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001c84:	4b0c      	ldr	r3, [pc, #48]	; (8001cb8 <_sbrk+0x50>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	466a      	mov	r2, sp
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d907      	bls.n	8001ca2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001c92:	f005 f8c7 	bl	8006e24 <__errno>
 8001c96:	4602      	mov	r2, r0
 8001c98:	230c      	movs	r3, #12
 8001c9a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca0:	e006      	b.n	8001cb0 <_sbrk+0x48>
	}

	heap_end += incr;
 8001ca2:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <_sbrk+0x50>)
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4413      	add	r3, r2
 8001caa:	4a03      	ldr	r2, [pc, #12]	; (8001cb8 <_sbrk+0x50>)
 8001cac:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001cae:	68fb      	ldr	r3, [r7, #12]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3710      	adds	r7, #16
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	20000220 	.word	0x20000220
 8001cbc:	20001460 	.word	0x20001460

08001cc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cc4:	4b08      	ldr	r3, [pc, #32]	; (8001ce8 <SystemInit+0x28>)
 8001cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cca:	4a07      	ldr	r2, [pc, #28]	; (8001ce8 <SystemInit+0x28>)
 8001ccc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cd0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001cd4:	4b04      	ldr	r3, [pc, #16]	; (8001ce8 <SystemInit+0x28>)
 8001cd6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001cda:	609a      	str	r2, [r3, #8]
#endif
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	e000ed00 	.word	0xe000ed00

08001cec <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b096      	sub	sp, #88	; 0x58
 8001cf0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cf2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	605a      	str	r2, [r3, #4]
 8001cfc:	609a      	str	r2, [r3, #8]
 8001cfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d00:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	605a      	str	r2, [r3, #4]
 8001d14:	609a      	str	r2, [r3, #8]
 8001d16:	60da      	str	r2, [r3, #12]
 8001d18:	611a      	str	r2, [r3, #16]
 8001d1a:	615a      	str	r2, [r3, #20]
 8001d1c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d1e:	1d3b      	adds	r3, r7, #4
 8001d20:	2220      	movs	r2, #32
 8001d22:	2100      	movs	r1, #0
 8001d24:	4618      	mov	r0, r3
 8001d26:	f005 f8a7 	bl	8006e78 <memset>

  htim1.Instance = TIM1;
 8001d2a:	4b4a      	ldr	r3, [pc, #296]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001d2c:	4a4a      	ldr	r2, [pc, #296]	; (8001e58 <MX_TIM1_Init+0x16c>)
 8001d2e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 8001d30:	4b48      	ldr	r3, [pc, #288]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001d32:	22a7      	movs	r2, #167	; 0xa7
 8001d34:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d36:	4b47      	ldr	r3, [pc, #284]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8001d3c:	4b45      	ldr	r3, [pc, #276]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001d3e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d42:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d44:	4b43      	ldr	r3, [pc, #268]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d4a:	4b42      	ldr	r3, [pc, #264]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d50:	4b40      	ldr	r3, [pc, #256]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d56:	483f      	ldr	r0, [pc, #252]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001d58:	f002 fede 	bl	8004b18 <HAL_TIM_Base_Init>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001d62:	f7ff fe6b 	bl	8001a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d6a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d6c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d70:	4619      	mov	r1, r3
 8001d72:	4838      	ldr	r0, [pc, #224]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001d74:	f003 fa9a 	bl	80052ac <HAL_TIM_ConfigClockSource>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001d7e:	f7ff fe5d 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d82:	4834      	ldr	r0, [pc, #208]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001d84:	f002 ff17 	bl	8004bb6 <HAL_TIM_PWM_Init>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001d8e:	f7ff fe55 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d92:	2300      	movs	r3, #0
 8001d94:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d96:	2300      	movs	r3, #0
 8001d98:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d9a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d9e:	4619      	mov	r1, r3
 8001da0:	482c      	ldr	r0, [pc, #176]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001da2:	f004 f801 	bl	8005da8 <HAL_TIMEx_MasterConfigSynchronization>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001dac:	f7ff fe46 	bl	8001a3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001db0:	2360      	movs	r3, #96	; 0x60
 8001db2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001db4:	2300      	movs	r3, #0
 8001db6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001db8:	2300      	movs	r3, #0
 8001dba:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	481f      	ldr	r0, [pc, #124]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001dd6:	f003 f9a3 	bl	8005120 <HAL_TIM_PWM_ConfigChannel>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001de0:	f7ff fe2c 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001de4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001de8:	2204      	movs	r2, #4
 8001dea:	4619      	mov	r1, r3
 8001dec:	4819      	ldr	r0, [pc, #100]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001dee:	f003 f997 	bl	8005120 <HAL_TIM_PWM_ConfigChannel>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001df8:	f7ff fe20 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001dfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e00:	220c      	movs	r2, #12
 8001e02:	4619      	mov	r1, r3
 8001e04:	4813      	ldr	r0, [pc, #76]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001e06:	f003 f98b 	bl	8005120 <HAL_TIM_PWM_ConfigChannel>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001e10:	f7ff fe14 	bl	8001a3c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e14:	2300      	movs	r3, #0
 8001e16:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e20:	2300      	movs	r3, #0
 8001e22:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e24:	2300      	movs	r3, #0
 8001e26:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e2c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e32:	1d3b      	adds	r3, r7, #4
 8001e34:	4619      	mov	r1, r3
 8001e36:	4807      	ldr	r0, [pc, #28]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001e38:	f004 f832 	bl	8005ea0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8001e42:	f7ff fdfb 	bl	8001a3c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8001e46:	4803      	ldr	r0, [pc, #12]	; (8001e54 <MX_TIM1_Init+0x168>)
 8001e48:	f000 f9fe 	bl	8002248 <HAL_TIM_MspPostInit>

}
 8001e4c:	bf00      	nop
 8001e4e:	3758      	adds	r7, #88	; 0x58
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	20000430 	.word	0x20000430
 8001e58:	40010000 	.word	0x40010000

08001e5c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b08a      	sub	sp, #40	; 0x28
 8001e60:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e62:	f107 0318 	add.w	r3, r7, #24
 8001e66:	2200      	movs	r2, #0
 8001e68:	601a      	str	r2, [r3, #0]
 8001e6a:	605a      	str	r2, [r3, #4]
 8001e6c:	609a      	str	r2, [r3, #8]
 8001e6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e70:	f107 0310 	add.w	r3, r7, #16
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001e7a:	463b      	mov	r3, r7
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 8001e86:	4b2c      	ldr	r3, [pc, #176]	; (8001f38 <MX_TIM2_Init+0xdc>)
 8001e88:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e8c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001e8e:	4b2a      	ldr	r3, [pc, #168]	; (8001f38 <MX_TIM2_Init+0xdc>)
 8001e90:	2253      	movs	r2, #83	; 0x53
 8001e92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e94:	4b28      	ldr	r3, [pc, #160]	; (8001f38 <MX_TIM2_Init+0xdc>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff;
 8001e9a:	4b27      	ldr	r3, [pc, #156]	; (8001f38 <MX_TIM2_Init+0xdc>)
 8001e9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ea0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea2:	4b25      	ldr	r3, [pc, #148]	; (8001f38 <MX_TIM2_Init+0xdc>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ea8:	4b23      	ldr	r3, [pc, #140]	; (8001f38 <MX_TIM2_Init+0xdc>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001eae:	4822      	ldr	r0, [pc, #136]	; (8001f38 <MX_TIM2_Init+0xdc>)
 8001eb0:	f002 fe32 	bl	8004b18 <HAL_TIM_Base_Init>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001eba:	f7ff fdbf 	bl	8001a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ebe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ec2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ec4:	f107 0318 	add.w	r3, r7, #24
 8001ec8:	4619      	mov	r1, r3
 8001eca:	481b      	ldr	r0, [pc, #108]	; (8001f38 <MX_TIM2_Init+0xdc>)
 8001ecc:	f003 f9ee 	bl	80052ac <HAL_TIM_ConfigClockSource>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001ed6:	f7ff fdb1 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001eda:	4817      	ldr	r0, [pc, #92]	; (8001f38 <MX_TIM2_Init+0xdc>)
 8001edc:	f002 fede 	bl	8004c9c <HAL_TIM_IC_Init>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001ee6:	f7ff fda9 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001eea:	2320      	movs	r3, #32
 8001eec:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ef2:	f107 0310 	add.w	r3, r7, #16
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	480f      	ldr	r0, [pc, #60]	; (8001f38 <MX_TIM2_Init+0xdc>)
 8001efa:	f003 ff55 	bl	8005da8 <HAL_TIMEx_MasterConfigSynchronization>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001f04:	f7ff fd9a 	bl	8001a3c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001f10:	2300      	movs	r3, #0
 8001f12:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001f14:	2300      	movs	r3, #0
 8001f16:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001f18:	463b      	mov	r3, r7
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4806      	ldr	r0, [pc, #24]	; (8001f38 <MX_TIM2_Init+0xdc>)
 8001f20:	f003 f862 	bl	8004fe8 <HAL_TIM_IC_ConfigChannel>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001f2a:	f7ff fd87 	bl	8001a3c <Error_Handler>
  }

}
 8001f2e:	bf00      	nop
 8001f30:	3728      	adds	r7, #40	; 0x28
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000470 	.word	0x20000470

08001f3c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f42:	f107 0308 	add.w	r3, r7, #8
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]
 8001f4a:	605a      	str	r2, [r3, #4]
 8001f4c:	609a      	str	r2, [r3, #8]
 8001f4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f50:	463b      	mov	r3, r7
 8001f52:	2200      	movs	r2, #0
 8001f54:	601a      	str	r2, [r3, #0]
 8001f56:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8001f58:	4b1d      	ldr	r3, [pc, #116]	; (8001fd0 <MX_TIM3_Init+0x94>)
 8001f5a:	4a1e      	ldr	r2, [pc, #120]	; (8001fd4 <MX_TIM3_Init+0x98>)
 8001f5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001f5e:	4b1c      	ldr	r3, [pc, #112]	; (8001fd0 <MX_TIM3_Init+0x94>)
 8001f60:	2253      	movs	r2, #83	; 0x53
 8001f62:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f64:	4b1a      	ldr	r3, [pc, #104]	; (8001fd0 <MX_TIM3_Init+0x94>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8001f6a:	4b19      	ldr	r3, [pc, #100]	; (8001fd0 <MX_TIM3_Init+0x94>)
 8001f6c:	f242 720f 	movw	r2, #9999	; 0x270f
 8001f70:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f72:	4b17      	ldr	r3, [pc, #92]	; (8001fd0 <MX_TIM3_Init+0x94>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f78:	4b15      	ldr	r3, [pc, #84]	; (8001fd0 <MX_TIM3_Init+0x94>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f7e:	4814      	ldr	r0, [pc, #80]	; (8001fd0 <MX_TIM3_Init+0x94>)
 8001f80:	f002 fdca 	bl	8004b18 <HAL_TIM_Base_Init>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001f8a:	f7ff fd57 	bl	8001a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f92:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f94:	f107 0308 	add.w	r3, r7, #8
 8001f98:	4619      	mov	r1, r3
 8001f9a:	480d      	ldr	r0, [pc, #52]	; (8001fd0 <MX_TIM3_Init+0x94>)
 8001f9c:	f003 f986 	bl	80052ac <HAL_TIM_ConfigClockSource>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001fa6:	f7ff fd49 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001faa:	2300      	movs	r3, #0
 8001fac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fb2:	463b      	mov	r3, r7
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	4806      	ldr	r0, [pc, #24]	; (8001fd0 <MX_TIM3_Init+0x94>)
 8001fb8:	f003 fef6 	bl	8005da8 <HAL_TIMEx_MasterConfigSynchronization>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001fc2:	f7ff fd3b 	bl	8001a3c <Error_Handler>
  }

}
 8001fc6:	bf00      	nop
 8001fc8:	3718      	adds	r7, #24
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	200003f0 	.word	0x200003f0
 8001fd4:	40000400 	.word	0x40000400

08001fd8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b096      	sub	sp, #88	; 0x58
 8001fdc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fde:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	601a      	str	r2, [r3, #0]
 8001fe6:	605a      	str	r2, [r3, #4]
 8001fe8:	609a      	str	r2, [r3, #8]
 8001fea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fec:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]
 8001ff4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ff6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	601a      	str	r2, [r3, #0]
 8001ffe:	605a      	str	r2, [r3, #4]
 8002000:	609a      	str	r2, [r3, #8]
 8002002:	60da      	str	r2, [r3, #12]
 8002004:	611a      	str	r2, [r3, #16]
 8002006:	615a      	str	r2, [r3, #20]
 8002008:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800200a:	1d3b      	adds	r3, r7, #4
 800200c:	2220      	movs	r2, #32
 800200e:	2100      	movs	r1, #0
 8002010:	4618      	mov	r0, r3
 8002012:	f004 ff31 	bl	8006e78 <memset>

  htim8.Instance = TIM8;
 8002016:	4b3e      	ldr	r3, [pc, #248]	; (8002110 <MX_TIM8_Init+0x138>)
 8002018:	4a3e      	ldr	r2, [pc, #248]	; (8002114 <MX_TIM8_Init+0x13c>)
 800201a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800201c:	4b3c      	ldr	r3, [pc, #240]	; (8002110 <MX_TIM8_Init+0x138>)
 800201e:	22a7      	movs	r2, #167	; 0xa7
 8002020:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002022:	4b3b      	ldr	r3, [pc, #236]	; (8002110 <MX_TIM8_Init+0x138>)
 8002024:	2200      	movs	r2, #0
 8002026:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000-1;
 8002028:	4b39      	ldr	r3, [pc, #228]	; (8002110 <MX_TIM8_Init+0x138>)
 800202a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800202e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002030:	4b37      	ldr	r3, [pc, #220]	; (8002110 <MX_TIM8_Init+0x138>)
 8002032:	2200      	movs	r2, #0
 8002034:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002036:	4b36      	ldr	r3, [pc, #216]	; (8002110 <MX_TIM8_Init+0x138>)
 8002038:	2200      	movs	r2, #0
 800203a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800203c:	4b34      	ldr	r3, [pc, #208]	; (8002110 <MX_TIM8_Init+0x138>)
 800203e:	2200      	movs	r2, #0
 8002040:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002042:	4833      	ldr	r0, [pc, #204]	; (8002110 <MX_TIM8_Init+0x138>)
 8002044:	f002 fd68 	bl	8004b18 <HAL_TIM_Base_Init>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800204e:	f7ff fcf5 	bl	8001a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002052:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002056:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002058:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800205c:	4619      	mov	r1, r3
 800205e:	482c      	ldr	r0, [pc, #176]	; (8002110 <MX_TIM8_Init+0x138>)
 8002060:	f003 f924 	bl	80052ac <HAL_TIM_ConfigClockSource>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800206a:	f7ff fce7 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800206e:	4828      	ldr	r0, [pc, #160]	; (8002110 <MX_TIM8_Init+0x138>)
 8002070:	f002 fda1 	bl	8004bb6 <HAL_TIM_PWM_Init>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800207a:	f7ff fcdf 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800207e:	2300      	movs	r3, #0
 8002080:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002082:	2300      	movs	r3, #0
 8002084:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002086:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800208a:	4619      	mov	r1, r3
 800208c:	4820      	ldr	r0, [pc, #128]	; (8002110 <MX_TIM8_Init+0x138>)
 800208e:	f003 fe8b 	bl	8005da8 <HAL_TIMEx_MasterConfigSynchronization>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8002098:	f7ff fcd0 	bl	8001a3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800209c:	2360      	movs	r3, #96	; 0x60
 800209e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80020a0:	2300      	movs	r3, #0
 80020a2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020a4:	2300      	movs	r3, #0
 80020a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80020a8:	2300      	movs	r3, #0
 80020aa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020ac:	2300      	movs	r3, #0
 80020ae:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020b0:	2300      	movs	r3, #0
 80020b2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020b4:	2300      	movs	r3, #0
 80020b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020bc:	2200      	movs	r2, #0
 80020be:	4619      	mov	r1, r3
 80020c0:	4813      	ldr	r0, [pc, #76]	; (8002110 <MX_TIM8_Init+0x138>)
 80020c2:	f003 f82d 	bl	8005120 <HAL_TIM_PWM_ConfigChannel>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80020cc:	f7ff fcb6 	bl	8001a3c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020d0:	2300      	movs	r3, #0
 80020d2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020d4:	2300      	movs	r3, #0
 80020d6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020d8:	2300      	movs	r3, #0
 80020da:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020dc:	2300      	movs	r3, #0
 80020de:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020e0:	2300      	movs	r3, #0
 80020e2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020e8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020ea:	2300      	movs	r3, #0
 80020ec:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80020ee:	1d3b      	adds	r3, r7, #4
 80020f0:	4619      	mov	r1, r3
 80020f2:	4807      	ldr	r0, [pc, #28]	; (8002110 <MX_TIM8_Init+0x138>)
 80020f4:	f003 fed4 	bl	8005ea0 <HAL_TIMEx_ConfigBreakDeadTime>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 80020fe:	f7ff fc9d 	bl	8001a3c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8002102:	4803      	ldr	r0, [pc, #12]	; (8002110 <MX_TIM8_Init+0x138>)
 8002104:	f000 f8a0 	bl	8002248 <HAL_TIM_MspPostInit>

}
 8002108:	bf00      	nop
 800210a:	3758      	adds	r7, #88	; 0x58
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	200003b0 	.word	0x200003b0
 8002114:	40010400 	.word	0x40010400

08002118 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b08c      	sub	sp, #48	; 0x30
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002120:	f107 031c 	add.w	r3, r7, #28
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	605a      	str	r2, [r3, #4]
 800212a:	609a      	str	r2, [r3, #8]
 800212c:	60da      	str	r2, [r3, #12]
 800212e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a3f      	ldr	r2, [pc, #252]	; (8002234 <HAL_TIM_Base_MspInit+0x11c>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d10e      	bne.n	8002158 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	61bb      	str	r3, [r7, #24]
 800213e:	4b3e      	ldr	r3, [pc, #248]	; (8002238 <HAL_TIM_Base_MspInit+0x120>)
 8002140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002142:	4a3d      	ldr	r2, [pc, #244]	; (8002238 <HAL_TIM_Base_MspInit+0x120>)
 8002144:	f043 0301 	orr.w	r3, r3, #1
 8002148:	6453      	str	r3, [r2, #68]	; 0x44
 800214a:	4b3b      	ldr	r3, [pc, #236]	; (8002238 <HAL_TIM_Base_MspInit+0x120>)
 800214c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	61bb      	str	r3, [r7, #24]
 8002154:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002156:	e068      	b.n	800222a <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM2)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002160:	d134      	bne.n	80021cc <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	617b      	str	r3, [r7, #20]
 8002166:	4b34      	ldr	r3, [pc, #208]	; (8002238 <HAL_TIM_Base_MspInit+0x120>)
 8002168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216a:	4a33      	ldr	r2, [pc, #204]	; (8002238 <HAL_TIM_Base_MspInit+0x120>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	6413      	str	r3, [r2, #64]	; 0x40
 8002172:	4b31      	ldr	r3, [pc, #196]	; (8002238 <HAL_TIM_Base_MspInit+0x120>)
 8002174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	617b      	str	r3, [r7, #20]
 800217c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	4b2d      	ldr	r3, [pc, #180]	; (8002238 <HAL_TIM_Base_MspInit+0x120>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	4a2c      	ldr	r2, [pc, #176]	; (8002238 <HAL_TIM_Base_MspInit+0x120>)
 8002188:	f043 0301 	orr.w	r3, r3, #1
 800218c:	6313      	str	r3, [r2, #48]	; 0x30
 800218e:	4b2a      	ldr	r3, [pc, #168]	; (8002238 <HAL_TIM_Base_MspInit+0x120>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	613b      	str	r3, [r7, #16]
 8002198:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800219a:	2320      	movs	r3, #32
 800219c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800219e:	2302      	movs	r3, #2
 80021a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a2:	2300      	movs	r3, #0
 80021a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a6:	2300      	movs	r3, #0
 80021a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021aa:	2301      	movs	r3, #1
 80021ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ae:	f107 031c 	add.w	r3, r7, #28
 80021b2:	4619      	mov	r1, r3
 80021b4:	4821      	ldr	r0, [pc, #132]	; (800223c <HAL_TIM_Base_MspInit+0x124>)
 80021b6:	f001 fe99 	bl	8003eec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80021ba:	2200      	movs	r2, #0
 80021bc:	2100      	movs	r1, #0
 80021be:	201c      	movs	r0, #28
 80021c0:	f001 facd 	bl	800375e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80021c4:	201c      	movs	r0, #28
 80021c6:	f001 fae6 	bl	8003796 <HAL_NVIC_EnableIRQ>
}
 80021ca:	e02e      	b.n	800222a <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM3)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a1b      	ldr	r2, [pc, #108]	; (8002240 <HAL_TIM_Base_MspInit+0x128>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d116      	bne.n	8002204 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	4b17      	ldr	r3, [pc, #92]	; (8002238 <HAL_TIM_Base_MspInit+0x120>)
 80021dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021de:	4a16      	ldr	r2, [pc, #88]	; (8002238 <HAL_TIM_Base_MspInit+0x120>)
 80021e0:	f043 0302 	orr.w	r3, r3, #2
 80021e4:	6413      	str	r3, [r2, #64]	; 0x40
 80021e6:	4b14      	ldr	r3, [pc, #80]	; (8002238 <HAL_TIM_Base_MspInit+0x120>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	60fb      	str	r3, [r7, #12]
 80021f0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80021f2:	2200      	movs	r2, #0
 80021f4:	2101      	movs	r1, #1
 80021f6:	201d      	movs	r0, #29
 80021f8:	f001 fab1 	bl	800375e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80021fc:	201d      	movs	r0, #29
 80021fe:	f001 faca 	bl	8003796 <HAL_NVIC_EnableIRQ>
}
 8002202:	e012      	b.n	800222a <HAL_TIM_Base_MspInit+0x112>
  else if(tim_baseHandle->Instance==TIM8)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a0e      	ldr	r2, [pc, #56]	; (8002244 <HAL_TIM_Base_MspInit+0x12c>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d10d      	bne.n	800222a <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800220e:	2300      	movs	r3, #0
 8002210:	60bb      	str	r3, [r7, #8]
 8002212:	4b09      	ldr	r3, [pc, #36]	; (8002238 <HAL_TIM_Base_MspInit+0x120>)
 8002214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002216:	4a08      	ldr	r2, [pc, #32]	; (8002238 <HAL_TIM_Base_MspInit+0x120>)
 8002218:	f043 0302 	orr.w	r3, r3, #2
 800221c:	6453      	str	r3, [r2, #68]	; 0x44
 800221e:	4b06      	ldr	r3, [pc, #24]	; (8002238 <HAL_TIM_Base_MspInit+0x120>)
 8002220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	60bb      	str	r3, [r7, #8]
 8002228:	68bb      	ldr	r3, [r7, #8]
}
 800222a:	bf00      	nop
 800222c:	3730      	adds	r7, #48	; 0x30
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	40010000 	.word	0x40010000
 8002238:	40023800 	.word	0x40023800
 800223c:	40020000 	.word	0x40020000
 8002240:	40000400 	.word	0x40000400
 8002244:	40010400 	.word	0x40010400

08002248 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b08a      	sub	sp, #40	; 0x28
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002250:	f107 0314 	add.w	r3, r7, #20
 8002254:	2200      	movs	r2, #0
 8002256:	601a      	str	r2, [r3, #0]
 8002258:	605a      	str	r2, [r3, #4]
 800225a:	609a      	str	r2, [r3, #8]
 800225c:	60da      	str	r2, [r3, #12]
 800225e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a33      	ldr	r2, [pc, #204]	; (8002334 <HAL_TIM_MspPostInit+0xec>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d11f      	bne.n	80022aa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800226a:	2300      	movs	r3, #0
 800226c:	613b      	str	r3, [r7, #16]
 800226e:	4b32      	ldr	r3, [pc, #200]	; (8002338 <HAL_TIM_MspPostInit+0xf0>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002272:	4a31      	ldr	r2, [pc, #196]	; (8002338 <HAL_TIM_MspPostInit+0xf0>)
 8002274:	f043 0310 	orr.w	r3, r3, #16
 8002278:	6313      	str	r3, [r2, #48]	; 0x30
 800227a:	4b2f      	ldr	r3, [pc, #188]	; (8002338 <HAL_TIM_MspPostInit+0xf0>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	f003 0310 	and.w	r3, r3, #16
 8002282:	613b      	str	r3, [r7, #16]
 8002284:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE14     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14;
 8002286:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 800228a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228c:	2302      	movs	r3, #2
 800228e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002290:	2300      	movs	r3, #0
 8002292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002294:	2300      	movs	r3, #0
 8002296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002298:	2301      	movs	r3, #1
 800229a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800229c:	f107 0314 	add.w	r3, r7, #20
 80022a0:	4619      	mov	r1, r3
 80022a2:	4826      	ldr	r0, [pc, #152]	; (800233c <HAL_TIM_MspPostInit+0xf4>)
 80022a4:	f001 fe22 	bl	8003eec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80022a8:	e040      	b.n	800232c <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM8)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a24      	ldr	r2, [pc, #144]	; (8002340 <HAL_TIM_MspPostInit+0xf8>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d13b      	bne.n	800232c <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b4:	2300      	movs	r3, #0
 80022b6:	60fb      	str	r3, [r7, #12]
 80022b8:	4b1f      	ldr	r3, [pc, #124]	; (8002338 <HAL_TIM_MspPostInit+0xf0>)
 80022ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022bc:	4a1e      	ldr	r2, [pc, #120]	; (8002338 <HAL_TIM_MspPostInit+0xf0>)
 80022be:	f043 0301 	orr.w	r3, r3, #1
 80022c2:	6313      	str	r3, [r2, #48]	; 0x30
 80022c4:	4b1c      	ldr	r3, [pc, #112]	; (8002338 <HAL_TIM_MspPostInit+0xf0>)
 80022c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c8:	f003 0301 	and.w	r3, r3, #1
 80022cc:	60fb      	str	r3, [r7, #12]
 80022ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022d0:	2300      	movs	r3, #0
 80022d2:	60bb      	str	r3, [r7, #8]
 80022d4:	4b18      	ldr	r3, [pc, #96]	; (8002338 <HAL_TIM_MspPostInit+0xf0>)
 80022d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d8:	4a17      	ldr	r2, [pc, #92]	; (8002338 <HAL_TIM_MspPostInit+0xf0>)
 80022da:	f043 0304 	orr.w	r3, r3, #4
 80022de:	6313      	str	r3, [r2, #48]	; 0x30
 80022e0:	4b15      	ldr	r3, [pc, #84]	; (8002338 <HAL_TIM_MspPostInit+0xf0>)
 80022e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e4:	f003 0304 	and.w	r3, r3, #4
 80022e8:	60bb      	str	r3, [r7, #8]
 80022ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80022ec:	2380      	movs	r3, #128	; 0x80
 80022ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f0:	2302      	movs	r3, #2
 80022f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f8:	2300      	movs	r3, #0
 80022fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80022fc:	2303      	movs	r3, #3
 80022fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002300:	f107 0314 	add.w	r3, r7, #20
 8002304:	4619      	mov	r1, r3
 8002306:	480f      	ldr	r0, [pc, #60]	; (8002344 <HAL_TIM_MspPostInit+0xfc>)
 8002308:	f001 fdf0 	bl	8003eec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800230c:	2340      	movs	r3, #64	; 0x40
 800230e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002310:	2302      	movs	r3, #2
 8002312:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002314:	2300      	movs	r3, #0
 8002316:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002318:	2300      	movs	r3, #0
 800231a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800231c:	2303      	movs	r3, #3
 800231e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002320:	f107 0314 	add.w	r3, r7, #20
 8002324:	4619      	mov	r1, r3
 8002326:	4808      	ldr	r0, [pc, #32]	; (8002348 <HAL_TIM_MspPostInit+0x100>)
 8002328:	f001 fde0 	bl	8003eec <HAL_GPIO_Init>
}
 800232c:	bf00      	nop
 800232e:	3728      	adds	r7, #40	; 0x28
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40010000 	.word	0x40010000
 8002338:	40023800 	.word	0x40023800
 800233c:	40021000 	.word	0x40021000
 8002340:	40010400 	.word	0x40010400
 8002344:	40020000 	.word	0x40020000
 8002348:	40020800 	.word	0x40020800

0800234c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002350:	4b11      	ldr	r3, [pc, #68]	; (8002398 <MX_USART1_UART_Init+0x4c>)
 8002352:	4a12      	ldr	r2, [pc, #72]	; (800239c <MX_USART1_UART_Init+0x50>)
 8002354:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002356:	4b10      	ldr	r3, [pc, #64]	; (8002398 <MX_USART1_UART_Init+0x4c>)
 8002358:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800235c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800235e:	4b0e      	ldr	r3, [pc, #56]	; (8002398 <MX_USART1_UART_Init+0x4c>)
 8002360:	2200      	movs	r2, #0
 8002362:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002364:	4b0c      	ldr	r3, [pc, #48]	; (8002398 <MX_USART1_UART_Init+0x4c>)
 8002366:	2200      	movs	r2, #0
 8002368:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800236a:	4b0b      	ldr	r3, [pc, #44]	; (8002398 <MX_USART1_UART_Init+0x4c>)
 800236c:	2200      	movs	r2, #0
 800236e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002370:	4b09      	ldr	r3, [pc, #36]	; (8002398 <MX_USART1_UART_Init+0x4c>)
 8002372:	220c      	movs	r2, #12
 8002374:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002376:	4b08      	ldr	r3, [pc, #32]	; (8002398 <MX_USART1_UART_Init+0x4c>)
 8002378:	2200      	movs	r2, #0
 800237a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800237c:	4b06      	ldr	r3, [pc, #24]	; (8002398 <MX_USART1_UART_Init+0x4c>)
 800237e:	2200      	movs	r2, #0
 8002380:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002382:	4805      	ldr	r0, [pc, #20]	; (8002398 <MX_USART1_UART_Init+0x4c>)
 8002384:	f003 fe17 	bl	8005fb6 <HAL_UART_Init>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800238e:	f7ff fb55 	bl	8001a3c <Error_Handler>
  }

}
 8002392:	bf00      	nop
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	200004b0 	.word	0x200004b0
 800239c:	40011000 	.word	0x40011000

080023a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b08a      	sub	sp, #40	; 0x28
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a8:	f107 0314 	add.w	r3, r7, #20
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	605a      	str	r2, [r3, #4]
 80023b2:	609a      	str	r2, [r3, #8]
 80023b4:	60da      	str	r2, [r3, #12]
 80023b6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a1d      	ldr	r2, [pc, #116]	; (8002434 <HAL_UART_MspInit+0x94>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d134      	bne.n	800242c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	613b      	str	r3, [r7, #16]
 80023c6:	4b1c      	ldr	r3, [pc, #112]	; (8002438 <HAL_UART_MspInit+0x98>)
 80023c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ca:	4a1b      	ldr	r2, [pc, #108]	; (8002438 <HAL_UART_MspInit+0x98>)
 80023cc:	f043 0310 	orr.w	r3, r3, #16
 80023d0:	6453      	str	r3, [r2, #68]	; 0x44
 80023d2:	4b19      	ldr	r3, [pc, #100]	; (8002438 <HAL_UART_MspInit+0x98>)
 80023d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023d6:	f003 0310 	and.w	r3, r3, #16
 80023da:	613b      	str	r3, [r7, #16]
 80023dc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023de:	2300      	movs	r3, #0
 80023e0:	60fb      	str	r3, [r7, #12]
 80023e2:	4b15      	ldr	r3, [pc, #84]	; (8002438 <HAL_UART_MspInit+0x98>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e6:	4a14      	ldr	r2, [pc, #80]	; (8002438 <HAL_UART_MspInit+0x98>)
 80023e8:	f043 0301 	orr.w	r3, r3, #1
 80023ec:	6313      	str	r3, [r2, #48]	; 0x30
 80023ee:	4b12      	ldr	r3, [pc, #72]	; (8002438 <HAL_UART_MspInit+0x98>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80023fa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80023fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002400:	2302      	movs	r3, #2
 8002402:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002404:	2300      	movs	r3, #0
 8002406:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002408:	2303      	movs	r3, #3
 800240a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800240c:	2307      	movs	r3, #7
 800240e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002410:	f107 0314 	add.w	r3, r7, #20
 8002414:	4619      	mov	r1, r3
 8002416:	4809      	ldr	r0, [pc, #36]	; (800243c <HAL_UART_MspInit+0x9c>)
 8002418:	f001 fd68 	bl	8003eec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800241c:	2200      	movs	r2, #0
 800241e:	2100      	movs	r1, #0
 8002420:	2025      	movs	r0, #37	; 0x25
 8002422:	f001 f99c 	bl	800375e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002426:	2025      	movs	r0, #37	; 0x25
 8002428:	f001 f9b5 	bl	8003796 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800242c:	bf00      	nop
 800242e:	3728      	adds	r7, #40	; 0x28
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	40011000 	.word	0x40011000
 8002438:	40023800 	.word	0x40023800
 800243c:	40020000 	.word	0x40020000

08002440 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002448:	1d39      	adds	r1, r7, #4
 800244a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800244e:	2201      	movs	r2, #1
 8002450:	4803      	ldr	r0, [pc, #12]	; (8002460 <__io_putchar+0x20>)
 8002452:	f003 fdfd 	bl	8006050 <HAL_UART_Transmit>
  return ch;
 8002456:	687b      	ldr	r3, [r7, #4]
}
 8002458:	4618      	mov	r0, r3
 800245a:	3708      	adds	r7, #8
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	200004b0 	.word	0x200004b0

08002464 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002464:	f8df d034 	ldr.w	sp, [pc, #52]	; 800249c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002468:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800246a:	e003      	b.n	8002474 <LoopCopyDataInit>

0800246c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800246c:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800246e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002470:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002472:	3104      	adds	r1, #4

08002474 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002474:	480b      	ldr	r0, [pc, #44]	; (80024a4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002476:	4b0c      	ldr	r3, [pc, #48]	; (80024a8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002478:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800247a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800247c:	d3f6      	bcc.n	800246c <CopyDataInit>
  ldr  r2, =_sbss
 800247e:	4a0b      	ldr	r2, [pc, #44]	; (80024ac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002480:	e002      	b.n	8002488 <LoopFillZerobss>

08002482 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002482:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002484:	f842 3b04 	str.w	r3, [r2], #4

08002488 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002488:	4b09      	ldr	r3, [pc, #36]	; (80024b0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800248a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800248c:	d3f9      	bcc.n	8002482 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800248e:	f7ff fc17 	bl	8001cc0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002492:	f004 fccd 	bl	8006e30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002496:	f7fe fed3 	bl	8001240 <main>
  bx  lr    
 800249a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800249c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80024a0:	08009d00 	.word	0x08009d00
  ldr  r0, =_sdata
 80024a4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80024a8:	200001f8 	.word	0x200001f8
  ldr  r2, =_sbss
 80024ac:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 80024b0:	20001460 	.word	0x20001460

080024b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024b4:	e7fe      	b.n	80024b4 <ADC_IRQHandler>
	...

080024b8 <HAL_ADC_ConvCpltCallback>:
uint32_t ADC_Value[Sample_Num][Channel_Num];
uint8_t Dma_DataDeal_Flag = 0;
float ADC_Value_Buffer[Sample_Num][Channel_Num];
float ADC_ValueAverage[Channel_Num];

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80024b8:	b590      	push	{r4, r7, lr}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]

	if(Dma_DataDeal_Flag == 0) {
 80024c0:	4b23      	ldr	r3, [pc, #140]	; (8002550 <HAL_ADC_ConvCpltCallback+0x98>)
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d13a      	bne.n	800253e <HAL_ADC_ConvCpltCallback+0x86>
		//Dma_DataDeal_Flag = 0;

		for(int x = 0; x < Sample_Num; x++) {
 80024c8:	2300      	movs	r3, #0
 80024ca:	60fb      	str	r3, [r7, #12]
 80024cc:	e031      	b.n	8002532 <HAL_ADC_ConvCpltCallback+0x7a>
			for(int y = 0; y < Channel_Num; y++) {
 80024ce:	2300      	movs	r3, #0
 80024d0:	60bb      	str	r3, [r7, #8]
 80024d2:	e028      	b.n	8002526 <HAL_ADC_ConvCpltCallback+0x6e>
				ADC_Value_Buffer[x][y] = (float)ADC_Value[x][y] / 4096 * 3.3;
 80024d4:	491f      	ldr	r1, [pc, #124]	; (8002554 <HAL_ADC_ConvCpltCallback+0x9c>)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	005a      	lsls	r2, r3, #1
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	4413      	add	r3, r2
 80024de:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80024e2:	ee07 3a90 	vmov	s15, r3
 80024e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024ea:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002558 <HAL_ADC_ConvCpltCallback+0xa0>
 80024ee:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80024f2:	ee16 0a90 	vmov	r0, s13
 80024f6:	f7fe f827 	bl	8000548 <__aeabi_f2d>
 80024fa:	a313      	add	r3, pc, #76	; (adr r3, 8002548 <HAL_ADC_ConvCpltCallback+0x90>)
 80024fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002500:	f7fe f87a 	bl	80005f8 <__aeabi_dmul>
 8002504:	4603      	mov	r3, r0
 8002506:	460c      	mov	r4, r1
 8002508:	4618      	mov	r0, r3
 800250a:	4621      	mov	r1, r4
 800250c:	f7fe fb4c 	bl	8000ba8 <__aeabi_d2f>
 8002510:	4912      	ldr	r1, [pc, #72]	; (800255c <HAL_ADC_ConvCpltCallback+0xa4>)
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	005a      	lsls	r2, r3, #1
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	4413      	add	r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	440b      	add	r3, r1
 800251e:	6018      	str	r0, [r3, #0]
			for(int y = 0; y < Channel_Num; y++) {
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	3301      	adds	r3, #1
 8002524:	60bb      	str	r3, [r7, #8]
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	2b01      	cmp	r3, #1
 800252a:	ddd3      	ble.n	80024d4 <HAL_ADC_ConvCpltCallback+0x1c>
		for(int x = 0; x < Sample_Num; x++) {
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	3301      	adds	r3, #1
 8002530:	60fb      	str	r3, [r7, #12]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2be8      	cmp	r3, #232	; 0xe8
 8002536:	ddca      	ble.n	80024ce <HAL_ADC_ConvCpltCallback+0x16>
			}
		}

		Dma_DataDeal_Flag = 1;
 8002538:	4b05      	ldr	r3, [pc, #20]	; (8002550 <HAL_ADC_ConvCpltCallback+0x98>)
 800253a:	2201      	movs	r2, #1
 800253c:	701a      	strb	r2, [r3, #0]
	}
}
 800253e:	bf00      	nop
 8002540:	3714      	adds	r7, #20
 8002542:	46bd      	mov	sp, r7
 8002544:	bd90      	pop	{r4, r7, pc}
 8002546:	bf00      	nop
 8002548:	66666666 	.word	0x66666666
 800254c:	400a6666 	.word	0x400a6666
 8002550:	20000224 	.word	0x20000224
 8002554:	200004f8 	.word	0x200004f8
 8002558:	45800000 	.word	0x45800000
 800255c:	20000c40 	.word	0x20000c40

08002560 <Update_Data>:

void Update_Data(void) {
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
	//while(1) {
		if(Dma_DataDeal_Flag == 1) {
 8002564:	4b05      	ldr	r3, [pc, #20]	; (800257c <Update_Data+0x1c>)
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	2b01      	cmp	r3, #1
 800256a:	d104      	bne.n	8002576 <Update_Data+0x16>
			//Dma_DataDeal_Flag  = 0;
			Data_Fliter();
 800256c:	f000 f808 	bl	8002580 <Data_Fliter>
			Dma_DataDeal_Flag = 0;
 8002570:	4b02      	ldr	r3, [pc, #8]	; (800257c <Update_Data+0x1c>)
 8002572:	2200      	movs	r2, #0
 8002574:	701a      	strb	r2, [r3, #0]
			//break;
		}
	//}
}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	20000224 	.word	0x20000224

08002580 <Data_Fliter>:

void Data_Fliter(void) {
 8002580:	b480      	push	{r7}
 8002582:	b089      	sub	sp, #36	; 0x24
 8002584:	af00      	add	r7, sp, #0
	for(int l=0; l<Channel_Num; l++) {
 8002586:	2300      	movs	r3, #0
 8002588:	61fb      	str	r3, [r7, #28]
 800258a:	e053      	b.n	8002634 <Data_Fliter+0xb4>
		for(int i=0; i<Sample_Num-1; i++) { // 
 800258c:	2300      	movs	r3, #0
 800258e:	61bb      	str	r3, [r7, #24]
 8002590:	e04a      	b.n	8002628 <Data_Fliter+0xa8>
			for(int j=0; j<Sample_Num-i; j++) {
 8002592:	2300      	movs	r3, #0
 8002594:	617b      	str	r3, [r7, #20]
 8002596:	e03e      	b.n	8002616 <Data_Fliter+0x96>
				if(ADC_Value_Buffer[j][l] > ADC_Value_Buffer[j+1][l]) {
 8002598:	4943      	ldr	r1, [pc, #268]	; (80026a8 <Data_Fliter+0x128>)
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	005a      	lsls	r2, r3, #1
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	4413      	add	r3, r2
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	440b      	add	r3, r1
 80025a6:	ed93 7a00 	vldr	s14, [r3]
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	3301      	adds	r3, #1
 80025ae:	493e      	ldr	r1, [pc, #248]	; (80026a8 <Data_Fliter+0x128>)
 80025b0:	005a      	lsls	r2, r3, #1
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	4413      	add	r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	440b      	add	r3, r1
 80025ba:	edd3 7a00 	vldr	s15, [r3]
 80025be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c6:	dd23      	ble.n	8002610 <Data_Fliter+0x90>
					float tmp = ADC_Value_Buffer[j][l];
 80025c8:	4937      	ldr	r1, [pc, #220]	; (80026a8 <Data_Fliter+0x128>)
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	005a      	lsls	r2, r3, #1
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	4413      	add	r3, r2
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	440b      	add	r3, r1
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	607b      	str	r3, [r7, #4]
					ADC_Value_Buffer[j][l] = ADC_Value_Buffer[j+1][l];
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	3301      	adds	r3, #1
 80025de:	4932      	ldr	r1, [pc, #200]	; (80026a8 <Data_Fliter+0x128>)
 80025e0:	005a      	lsls	r2, r3, #1
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	4413      	add	r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	440b      	add	r3, r1
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	482e      	ldr	r0, [pc, #184]	; (80026a8 <Data_Fliter+0x128>)
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	0059      	lsls	r1, r3, #1
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	440b      	add	r3, r1
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	4403      	add	r3, r0
 80025fa:	601a      	str	r2, [r3, #0]
					ADC_Value_Buffer[j+1][l] = tmp;
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	3301      	adds	r3, #1
 8002600:	4929      	ldr	r1, [pc, #164]	; (80026a8 <Data_Fliter+0x128>)
 8002602:	005a      	lsls	r2, r3, #1
 8002604:	69fb      	ldr	r3, [r7, #28]
 8002606:	4413      	add	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	440b      	add	r3, r1
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	601a      	str	r2, [r3, #0]
			for(int j=0; j<Sample_Num-i; j++) {
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	3301      	adds	r3, #1
 8002614:	617b      	str	r3, [r7, #20]
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	f1c3 03e9 	rsb	r3, r3, #233	; 0xe9
 800261c:	697a      	ldr	r2, [r7, #20]
 800261e:	429a      	cmp	r2, r3
 8002620:	dbba      	blt.n	8002598 <Data_Fliter+0x18>
		for(int i=0; i<Sample_Num-1; i++) { // 
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	3301      	adds	r3, #1
 8002626:	61bb      	str	r3, [r7, #24]
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	2be7      	cmp	r3, #231	; 0xe7
 800262c:	ddb1      	ble.n	8002592 <Data_Fliter+0x12>
	for(int l=0; l<Channel_Num; l++) {
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	3301      	adds	r3, #1
 8002632:	61fb      	str	r3, [r7, #28]
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	2b01      	cmp	r3, #1
 8002638:	dda8      	ble.n	800258c <Data_Fliter+0xc>
				}
		  	}
		}
	}
//
	for(int l=0; l<Channel_Num; l++) {
 800263a:	2300      	movs	r3, #0
 800263c:	613b      	str	r3, [r7, #16]
 800263e:	e029      	b.n	8002694 <Data_Fliter+0x114>
		float Sum = 0;
 8002640:	f04f 0300 	mov.w	r3, #0
 8002644:	60fb      	str	r3, [r7, #12]
		for(int i=Sample_Num/2-25; i<Sample_Num/2+25; i++) {	//
 8002646:	235b      	movs	r3, #91	; 0x5b
 8002648:	60bb      	str	r3, [r7, #8]
 800264a:	e011      	b.n	8002670 <Data_Fliter+0xf0>
			Sum += ADC_Value_Buffer[i][l];
 800264c:	4916      	ldr	r1, [pc, #88]	; (80026a8 <Data_Fliter+0x128>)
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	005a      	lsls	r2, r3, #1
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	4413      	add	r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	440b      	add	r3, r1
 800265a:	edd3 7a00 	vldr	s15, [r3]
 800265e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002662:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002666:	edc7 7a03 	vstr	s15, [r7, #12]
		for(int i=Sample_Num/2-25; i<Sample_Num/2+25; i++) {	//
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	3301      	adds	r3, #1
 800266e:	60bb      	str	r3, [r7, #8]
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	2b8c      	cmp	r3, #140	; 0x8c
 8002674:	ddea      	ble.n	800264c <Data_Fliter+0xcc>
		}
		ADC_ValueAverage[l] = Sum/50;
 8002676:	ed97 7a03 	vldr	s14, [r7, #12]
 800267a:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80026ac <Data_Fliter+0x12c>
 800267e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002682:	4a0b      	ldr	r2, [pc, #44]	; (80026b0 <Data_Fliter+0x130>)
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	4413      	add	r3, r2
 800268a:	edc3 7a00 	vstr	s15, [r3]
	for(int l=0; l<Channel_Num; l++) {
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	3301      	adds	r3, #1
 8002692:	613b      	str	r3, [r7, #16]
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	2b01      	cmp	r3, #1
 8002698:	ddd2      	ble.n	8002640 <Data_Fliter+0xc0>
	}
}
 800269a:	bf00      	nop
 800269c:	3724      	adds	r7, #36	; 0x24
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	20000c40 	.word	0x20000c40
 80026ac:	42480000 	.word	0x42480000
 80026b0:	200004f0 	.word	0x200004f0

080026b4 <HAL_TIM_PeriodElapsedCallback>:

uint32_t Times = 0, Times_Buffer = 0;

//   
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)	// 5
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026c4:	d141      	bne.n	800274a <HAL_TIM_PeriodElapsedCallback+0x96>
  {
    if ((TIM5CH1_CAPTURE_STA & 0x80) == 0) // 
 80026c6:	4b26      	ldr	r3, [pc, #152]	; (8002760 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	b25b      	sxtb	r3, r3
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	db3c      	blt.n	800274a <HAL_TIM_PeriodElapsedCallback+0x96>
    {
     // if (TIM5CH1_CAPTURE_STA & 0x40)		   // 
      //{
        if ( (TIM5CH1_CAPTURE_STA & 0x3f) == 0x3f )		//   
 80026d0:	4b23      	ldr	r3, [pc, #140]	; (8002760 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80026d8:	2b3f      	cmp	r3, #63	; 0x3f
 80026da:	d130      	bne.n	800273e <HAL_TIM_PeriodElapsedCallback+0x8a>
        {
        	Cycle = 0x3f;
 80026dc:	4b21      	ldr	r3, [pc, #132]	; (8002764 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80026de:	223f      	movs	r2, #63	; 0x3f
 80026e0:	601a      	str	r2, [r3, #0]
        	Cycle *= 0xffff;				// Total Overflow Time()
 80026e2:	4b20      	ldr	r3, [pc, #128]	; (8002764 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	4613      	mov	r3, r2
 80026e8:	041b      	lsls	r3, r3, #16
 80026ea:	1a9b      	subs	r3, r3, r2
 80026ec:	4a1d      	ldr	r2, [pc, #116]	; (8002764 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80026ee:	6013      	str	r3, [r2, #0]
        	TIM5CH1_CAPTURE_STA = 0;
 80026f0:	4b1b      	ldr	r3, [pc, #108]	; (8002760 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	701a      	strb	r2, [r3, #0]
        	DownEdgeFlag = 0;
 80026f6:	4b1c      	ldr	r3, [pc, #112]	; (8002768 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	701a      	strb	r2, [r3, #0]
        	__HAL_TIM_DISABLE(&htim2);
 80026fc:	4b1b      	ldr	r3, [pc, #108]	; (800276c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	6a1a      	ldr	r2, [r3, #32]
 8002702:	f241 1311 	movw	r3, #4369	; 0x1111
 8002706:	4013      	ands	r3, r2
 8002708:	2b00      	cmp	r3, #0
 800270a:	d10f      	bne.n	800272c <HAL_TIM_PeriodElapsedCallback+0x78>
 800270c:	4b17      	ldr	r3, [pc, #92]	; (800276c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	6a1a      	ldr	r2, [r3, #32]
 8002712:	f240 4344 	movw	r3, #1092	; 0x444
 8002716:	4013      	ands	r3, r2
 8002718:	2b00      	cmp	r3, #0
 800271a:	d107      	bne.n	800272c <HAL_TIM_PeriodElapsedCallback+0x78>
 800271c:	4b13      	ldr	r3, [pc, #76]	; (800276c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	4b12      	ldr	r3, [pc, #72]	; (800276c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f022 0201 	bic.w	r2, r2, #1
 800272a:	601a      	str	r2, [r3, #0]
        	__HAL_TIM_ENABLE(&htim2);
 800272c:	4b0f      	ldr	r3, [pc, #60]	; (800276c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	4b0e      	ldr	r3, [pc, #56]	; (800276c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f042 0201 	orr.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	e005      	b.n	800274a <HAL_TIM_PeriodElapsedCallback+0x96>
          //TIM5CH1_CAPTURE_STA |= 0x80;// 
          //TIM5CH1_CAPTURE_VAL = 0xffffffff;
        }
        else
        {
          TIM5CH1_CAPTURE_STA++;		// , TIM5CH1_CAPTURE_STAok
 800273e:	4b08      	ldr	r3, [pc, #32]	; (8002760 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	3301      	adds	r3, #1
 8002744:	b2da      	uxtb	r2, r3
 8002746:	4b06      	ldr	r3, [pc, #24]	; (8002760 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002748:	701a      	strb	r2, [r3, #0]
        }
      //}
    }
  }

  if(htim->Instance == TIM3) {
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a08      	ldr	r2, [pc, #32]	; (8002770 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d101      	bne.n	8002758 <HAL_TIM_PeriodElapsedCallback+0xa4>
	  Motor_Contorl();
 8002754:	f7fe ffb6 	bl	80016c4 <Motor_Contorl>

	  //Times_Buffer = Times;
	  //Times = 0;
  }
}
 8002758:	bf00      	nop
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	20000225 	.word	0x20000225
 8002764:	2000001c 	.word	0x2000001c
 8002768:	20000226 	.word	0x20000226
 800276c:	20000470 	.word	0x20000470
 8002770:	40000400 	.word	0x40000400

08002774 <HAL_TIM_IC_CaptureCallback>:

//  HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim) 


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  if ( (TIM5CH1_CAPTURE_STA & 0x80) == 0 )	// 
 800277c:	4b57      	ldr	r3, [pc, #348]	; (80028dc <HAL_TIM_IC_CaptureCallback+0x168>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	b25b      	sxtb	r3, r3
 8002782:	2b00      	cmp	r3, #0
 8002784:	f2c0 80a6 	blt.w	80028d4 <HAL_TIM_IC_CaptureCallback+0x160>
  {
    if (TIM5CH1_CAPTURE_STA & 0x40)			// 
 8002788:	4b54      	ldr	r3, [pc, #336]	; (80028dc <HAL_TIM_IC_CaptureCallback+0x168>)
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002790:	2b00      	cmp	r3, #0
 8002792:	d034      	beq.n	80027fe <HAL_TIM_IC_CaptureCallback+0x8a>
    {
      //TIM5CH1_CAPTURE_STA |= 0x80;		// 
      TIM5CH1_CAPTURE_VAL = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);	// . CCRx2
 8002794:	2100      	movs	r1, #0
 8002796:	4852      	ldr	r0, [pc, #328]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002798:	f002 fe40 	bl	800541c <HAL_TIM_ReadCapturedValue>
 800279c:	4602      	mov	r2, r0
 800279e:	4b51      	ldr	r3, [pc, #324]	; (80028e4 <HAL_TIM_IC_CaptureCallback+0x170>)
 80027a0:	601a      	str	r2, [r3, #0]

     // if (TIM5CH1_CAPTURE_STA & 0x80)   // 
      	   // {
      Width = TIM5CH1_CAPTURE_STA & 0x3f;
 80027a2:	4b4e      	ldr	r3, [pc, #312]	; (80028dc <HAL_TIM_IC_CaptureCallback+0x168>)
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80027aa:	4a4f      	ldr	r2, [pc, #316]	; (80028e8 <HAL_TIM_IC_CaptureCallback+0x174>)
 80027ac:	6013      	str	r3, [r2, #0]
      Width *= 0xffff;				// Total Overflow Time()
 80027ae:	4b4e      	ldr	r3, [pc, #312]	; (80028e8 <HAL_TIM_IC_CaptureCallback+0x174>)
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	4613      	mov	r3, r2
 80027b4:	041b      	lsls	r3, r3, #16
 80027b6:	1a9b      	subs	r3, r3, r2
 80027b8:	4a4b      	ldr	r2, [pc, #300]	; (80028e8 <HAL_TIM_IC_CaptureCallback+0x174>)
 80027ba:	6013      	str	r3, [r2, #0]
      Width += TIM5CH1_CAPTURE_VAL + 3;    // Get Total High Level Time()
 80027bc:	4b49      	ldr	r3, [pc, #292]	; (80028e4 <HAL_TIM_IC_CaptureCallback+0x170>)
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	4b49      	ldr	r3, [pc, #292]	; (80028e8 <HAL_TIM_IC_CaptureCallback+0x174>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4413      	add	r3, r2
 80027c6:	3303      	adds	r3, #3
 80027c8:	4a47      	ldr	r2, [pc, #284]	; (80028e8 <HAL_TIM_IC_CaptureCallback+0x174>)
 80027ca:	6013      	str	r3, [r2, #0]
      	      //  printf("HIGH: %f ms\r\n", (float)temp/1000); // Print Total High Level Time()
      //TIM5CH1_CAPTURE_STA = 0;			    // Clear Capture State , Open The Next Capture()
      	   //}
      TIM5CH1_CAPTURE_STA &= 0xbf;
 80027cc:	4b43      	ldr	r3, [pc, #268]	; (80028dc <HAL_TIM_IC_CaptureCallback+0x168>)
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027d4:	b2da      	uxtb	r2, r3
 80027d6:	4b41      	ldr	r3, [pc, #260]	; (80028dc <HAL_TIM_IC_CaptureCallback+0x168>)
 80027d8:	701a      	strb	r2, [r3, #0]
      DownEdgeFlag = 1;
 80027da:	4b44      	ldr	r3, [pc, #272]	; (80028ec <HAL_TIM_IC_CaptureCallback+0x178>)
 80027dc:	2201      	movs	r2, #1
 80027de:	701a      	strb	r2, [r3, #0]


      TIM_RESET_CAPTUREPOLARITY(&htim2, TIM_CHANNEL_1);						// 
 80027e0:	4b3f      	ldr	r3, [pc, #252]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6a1a      	ldr	r2, [r3, #32]
 80027e6:	4b3e      	ldr	r3, [pc, #248]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f022 020a 	bic.w	r2, r2, #10
 80027ee:	621a      	str	r2, [r3, #32]
      TIM_SET_CAPTUREPOLARITY(&htim2, TIM_CHANNEL_1, TIM_ICPOLARITY_RISING);	// TIM51
 80027f0:	4b3b      	ldr	r3, [pc, #236]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	4b3a      	ldr	r3, [pc, #232]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	6a12      	ldr	r2, [r2, #32]
 80027fa:	621a      	str	r2, [r3, #32]
    	}


    }
  }
}
 80027fc:	e06a      	b.n	80028d4 <HAL_TIM_IC_CaptureCallback+0x160>
    	if(DownEdgeFlag == 1) {
 80027fe:	4b3b      	ldr	r3, [pc, #236]	; (80028ec <HAL_TIM_IC_CaptureCallback+0x178>)
 8002800:	781b      	ldrb	r3, [r3, #0]
 8002802:	2b01      	cmp	r3, #1
 8002804:	d125      	bne.n	8002852 <HAL_TIM_IC_CaptureCallback+0xde>
    		TIM5CH1_CAPTURE_VAL = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8002806:	2100      	movs	r1, #0
 8002808:	4835      	ldr	r0, [pc, #212]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800280a:	f002 fe07 	bl	800541c <HAL_TIM_ReadCapturedValue>
 800280e:	4602      	mov	r2, r0
 8002810:	4b34      	ldr	r3, [pc, #208]	; (80028e4 <HAL_TIM_IC_CaptureCallback+0x170>)
 8002812:	601a      	str	r2, [r3, #0]
    		Cycle = TIM5CH1_CAPTURE_STA & 0x3f;
 8002814:	4b31      	ldr	r3, [pc, #196]	; (80028dc <HAL_TIM_IC_CaptureCallback+0x168>)
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800281c:	4a34      	ldr	r2, [pc, #208]	; (80028f0 <HAL_TIM_IC_CaptureCallback+0x17c>)
 800281e:	6013      	str	r3, [r2, #0]
    		Cycle *= 0xffff;				// Total Overflow Time()
 8002820:	4b33      	ldr	r3, [pc, #204]	; (80028f0 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	4613      	mov	r3, r2
 8002826:	041b      	lsls	r3, r3, #16
 8002828:	1a9b      	subs	r3, r3, r2
 800282a:	4a31      	ldr	r2, [pc, #196]	; (80028f0 <HAL_TIM_IC_CaptureCallback+0x17c>)
 800282c:	6013      	str	r3, [r2, #0]
    		Cycle += TIM5CH1_CAPTURE_VAL + 3;    // Get Total High Level Time()
 800282e:	4b2d      	ldr	r3, [pc, #180]	; (80028e4 <HAL_TIM_IC_CaptureCallback+0x170>)
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	4b2f      	ldr	r3, [pc, #188]	; (80028f0 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4413      	add	r3, r2
 8002838:	3303      	adds	r3, #3
 800283a:	4a2d      	ldr	r2, [pc, #180]	; (80028f0 <HAL_TIM_IC_CaptureCallback+0x17c>)
 800283c:	6013      	str	r3, [r2, #0]
    		TIM5CH1_CAPTURE_STA = 0;
 800283e:	4b27      	ldr	r3, [pc, #156]	; (80028dc <HAL_TIM_IC_CaptureCallback+0x168>)
 8002840:	2200      	movs	r2, #0
 8002842:	701a      	strb	r2, [r3, #0]
    		TIM5CH1_CAPTURE_VAL = 0;
 8002844:	4b27      	ldr	r3, [pc, #156]	; (80028e4 <HAL_TIM_IC_CaptureCallback+0x170>)
 8002846:	2200      	movs	r2, #0
 8002848:	601a      	str	r2, [r3, #0]
    		DownEdgeFlag = 0;
 800284a:	4b28      	ldr	r3, [pc, #160]	; (80028ec <HAL_TIM_IC_CaptureCallback+0x178>)
 800284c:	2200      	movs	r2, #0
 800284e:	701a      	strb	r2, [r3, #0]
}
 8002850:	e040      	b.n	80028d4 <HAL_TIM_IC_CaptureCallback+0x160>
      TIM5CH1_CAPTURE_STA = 0;	// 
 8002852:	4b22      	ldr	r3, [pc, #136]	; (80028dc <HAL_TIM_IC_CaptureCallback+0x168>)
 8002854:	2200      	movs	r2, #0
 8002856:	701a      	strb	r2, [r3, #0]
      TIM5CH1_CAPTURE_VAL = 0;	// 
 8002858:	4b22      	ldr	r3, [pc, #136]	; (80028e4 <HAL_TIM_IC_CaptureCallback+0x170>)
 800285a:	2200      	movs	r2, #0
 800285c:	601a      	str	r2, [r3, #0]
      TIM5CH1_CAPTURE_STA |= 0x40;// 
 800285e:	4b1f      	ldr	r3, [pc, #124]	; (80028dc <HAL_TIM_IC_CaptureCallback+0x168>)
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002866:	b2da      	uxtb	r2, r3
 8002868:	4b1c      	ldr	r3, [pc, #112]	; (80028dc <HAL_TIM_IC_CaptureCallback+0x168>)
 800286a:	701a      	strb	r2, [r3, #0]
      __HAL_TIM_DISABLE(&htim2);	//5
 800286c:	4b1c      	ldr	r3, [pc, #112]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6a1a      	ldr	r2, [r3, #32]
 8002872:	f241 1311 	movw	r3, #4369	; 0x1111
 8002876:	4013      	ands	r3, r2
 8002878:	2b00      	cmp	r3, #0
 800287a:	d10f      	bne.n	800289c <HAL_TIM_IC_CaptureCallback+0x128>
 800287c:	4b18      	ldr	r3, [pc, #96]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	6a1a      	ldr	r2, [r3, #32]
 8002882:	f240 4344 	movw	r3, #1092	; 0x444
 8002886:	4013      	ands	r3, r2
 8002888:	2b00      	cmp	r3, #0
 800288a:	d107      	bne.n	800289c <HAL_TIM_IC_CaptureCallback+0x128>
 800288c:	4b14      	ldr	r3, [pc, #80]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	4b13      	ldr	r3, [pc, #76]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f022 0201 	bic.w	r2, r2, #1
 800289a:	601a      	str	r2, [r3, #0]
      __HAL_TIM_SET_COUNTER(&htim2,0);
 800289c:	4b10      	ldr	r3, [pc, #64]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2200      	movs	r2, #0
 80028a2:	625a      	str	r2, [r3, #36]	; 0x24
      TIM_RESET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1);   //
 80028a4:	4b0e      	ldr	r3, [pc, #56]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	6a1a      	ldr	r2, [r3, #32]
 80028aa:	4b0d      	ldr	r3, [pc, #52]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f022 020a 	bic.w	r2, r2, #10
 80028b2:	621a      	str	r2, [r3, #32]
      TIM_SET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1,TIM_ICPOLARITY_FALLING);//51
 80028b4:	4b0a      	ldr	r3, [pc, #40]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	6a1a      	ldr	r2, [r3, #32]
 80028ba:	4b09      	ldr	r3, [pc, #36]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f042 0202 	orr.w	r2, r2, #2
 80028c2:	621a      	str	r2, [r3, #32]
      __HAL_TIM_ENABLE(&htim2);//5
 80028c4:	4b06      	ldr	r3, [pc, #24]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	4b05      	ldr	r3, [pc, #20]	; (80028e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f042 0201 	orr.w	r2, r2, #1
 80028d2:	601a      	str	r2, [r3, #0]
}
 80028d4:	bf00      	nop
 80028d6:	3708      	adds	r7, #8
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	20000225 	.word	0x20000225
 80028e0:	20000470 	.word	0x20000470
 80028e4:	20001388 	.word	0x20001388
 80028e8:	20000228 	.word	0x20000228
 80028ec:	20000226 	.word	0x20000226
 80028f0:	2000001c 	.word	0x2000001c

080028f4 <PID_Calc>:
float temp,dInput;
float error[20];


float PID_Calc(float Input,float setpoint)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b085      	sub	sp, #20
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	ed87 0a01 	vstr	s0, [r7, #4]
 80028fe:	edc7 0a00 	vstr	s1, [r7]


	float Pid_Out = 0;
 8002902:	f04f 0300 	mov.w	r3, #0
 8002906:	60fb      	str	r3, [r7, #12]
	static float Bias,Last_bias;
	Bias=setpoint-Input;                                  //
 8002908:	ed97 7a00 	vldr	s14, [r7]
 800290c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002910:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002914:	4b14      	ldr	r3, [pc, #80]	; (8002968 <PID_Calc+0x74>)
 8002916:	edc3 7a00 	vstr	s15, [r3]
	Pid_Out=kp*(Bias-Last_bias)+ki*Bias;   //PI
 800291a:	4b13      	ldr	r3, [pc, #76]	; (8002968 <PID_Calc+0x74>)
 800291c:	ed93 7a00 	vldr	s14, [r3]
 8002920:	4b12      	ldr	r3, [pc, #72]	; (800296c <PID_Calc+0x78>)
 8002922:	edd3 7a00 	vldr	s15, [r3]
 8002926:	ee37 7a67 	vsub.f32	s14, s14, s15
 800292a:	4b11      	ldr	r3, [pc, #68]	; (8002970 <PID_Calc+0x7c>)
 800292c:	edd3 7a00 	vldr	s15, [r3]
 8002930:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002934:	4b0f      	ldr	r3, [pc, #60]	; (8002974 <PID_Calc+0x80>)
 8002936:	edd3 6a00 	vldr	s13, [r3]
 800293a:	4b0b      	ldr	r3, [pc, #44]	; (8002968 <PID_Calc+0x74>)
 800293c:	edd3 7a00 	vldr	s15, [r3]
 8002940:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002944:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002948:	edc7 7a03 	vstr	s15, [r7, #12]
	Last_bias=Bias;	                                     //
 800294c:	4b06      	ldr	r3, [pc, #24]	; (8002968 <PID_Calc+0x74>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a06      	ldr	r2, [pc, #24]	; (800296c <PID_Calc+0x78>)
 8002952:	6013      	str	r3, [r2, #0]
	return Pid_Out;                                           //
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	ee07 3a90 	vmov	s15, r3
			left = 0;
	}
	
	return temp;
	*/
}
 800295a:	eeb0 0a67 	vmov.f32	s0, s15
 800295e:	3714      	adds	r7, #20
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr
 8002968:	2000022c 	.word	0x2000022c
 800296c:	20000230 	.word	0x20000230
 8002970:	20001450 	.word	0x20001450
 8002974:	200013a0 	.word	0x200013a0

08002978 <Set_PID_Parameter>:

void Set_PID_Parameter(float KP,float KI,float KD)
{
 8002978:	b480      	push	{r7}
 800297a:	b085      	sub	sp, #20
 800297c:	af00      	add	r7, sp, #0
 800297e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002982:	edc7 0a02 	vstr	s1, [r7, #8]
 8002986:	ed87 1a01 	vstr	s2, [r7, #4]
    kp = KP;
 800298a:	4a07      	ldr	r2, [pc, #28]	; (80029a8 <Set_PID_Parameter+0x30>)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6013      	str	r3, [r2, #0]
    ki = KI;
 8002990:	4a06      	ldr	r2, [pc, #24]	; (80029ac <Set_PID_Parameter+0x34>)
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	6013      	str	r3, [r2, #0]
    kd = KD;
 8002996:	4a06      	ldr	r2, [pc, #24]	; (80029b0 <Set_PID_Parameter+0x38>)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6013      	str	r3, [r2, #0]
}
 800299c:	bf00      	nop
 800299e:	3714      	adds	r7, #20
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr
 80029a8:	20001450 	.word	0x20001450
 80029ac:	200013a0 	.word	0x200013a0
 80029b0:	20001390 	.word	0x20001390

080029b4 <Set_PID_Parameter1>:

	return temp1;
}

void Set_PID_Parameter1(float KP,float KI,float KD)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	ed87 0a03 	vstr	s0, [r7, #12]
 80029be:	edc7 0a02 	vstr	s1, [r7, #8]
 80029c2:	ed87 1a01 	vstr	s2, [r7, #4]
    kp1 = KP;
 80029c6:	4a07      	ldr	r2, [pc, #28]	; (80029e4 <Set_PID_Parameter1+0x30>)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6013      	str	r3, [r2, #0]
    ki1 = KI;
 80029cc:	4a06      	ldr	r2, [pc, #24]	; (80029e8 <Set_PID_Parameter1+0x34>)
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	6013      	str	r3, [r2, #0]
    kd1 = KD;
 80029d2:	4a06      	ldr	r2, [pc, #24]	; (80029ec <Set_PID_Parameter1+0x38>)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6013      	str	r3, [r2, #0]
}
 80029d8:	bf00      	nop
 80029da:	3714      	adds	r7, #20
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr
 80029e4:	200013a4 	.word	0x200013a4
 80029e8:	200013a8 	.word	0x200013a8
 80029ec:	200013fc 	.word	0x200013fc

080029f0 <Server_Init>:
uint8_t Rx_Line_Flag = 0;
uint8_t Wifi_Get_Command_Flag = 0;



void Server_Init(void) {
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 80029f4:	2032      	movs	r0, #50	; 0x32
 80029f6:	f000 f9cb 	bl	8002d90 <HAL_Delay>
	printf("AT+RST\r\n");
 80029fa:	4810      	ldr	r0, [pc, #64]	; (8002a3c <Server_Init+0x4c>)
 80029fc:	f004 ff14 	bl	8007828 <puts>
	HAL_Delay(300);
 8002a00:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002a04:	f000 f9c4 	bl	8002d90 <HAL_Delay>
	printf("AT+CWMODE=2\r\n");
 8002a08:	480d      	ldr	r0, [pc, #52]	; (8002a40 <Server_Init+0x50>)
 8002a0a:	f004 ff0d 	bl	8007828 <puts>
	HAL_Delay(100);
 8002a0e:	2064      	movs	r0, #100	; 0x64
 8002a10:	f000 f9be 	bl	8002d90 <HAL_Delay>
	printf("AT+CIPMUX=1\r\n");
 8002a14:	480b      	ldr	r0, [pc, #44]	; (8002a44 <Server_Init+0x54>)
 8002a16:	f004 ff07 	bl	8007828 <puts>
	HAL_Delay(100);
 8002a1a:	2064      	movs	r0, #100	; 0x64
 8002a1c:	f000 f9b8 	bl	8002d90 <HAL_Delay>
	printf("AT+CIPSERVER=1,8080\r\n");
 8002a20:	4809      	ldr	r0, [pc, #36]	; (8002a48 <Server_Init+0x58>)
 8002a22:	f004 ff01 	bl	8007828 <puts>
	HAL_Delay(100);
 8002a26:	2064      	movs	r0, #100	; 0x64
 8002a28:	f000 f9b2 	bl	8002d90 <HAL_Delay>
	printf("AT+CIPSTO=0\r\n");
 8002a2c:	4807      	ldr	r0, [pc, #28]	; (8002a4c <Server_Init+0x5c>)
 8002a2e:	f004 fefb 	bl	8007828 <puts>
	HAL_Delay(100);
 8002a32:	2064      	movs	r0, #100	; 0x64
 8002a34:	f000 f9ac 	bl	8002d90 <HAL_Delay>
}
 8002a38:	bf00      	nop
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	08009998 	.word	0x08009998
 8002a40:	080099a0 	.word	0x080099a0
 8002a44:	080099b0 	.word	0x080099b0
 8002a48:	080099c0 	.word	0x080099c0
 8002a4c:	080099d8 	.word	0x080099d8

08002a50 <Server_SentTo_Client>:

void Server_SentTo_Client(uint8_t *Str) {
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
	HAL_Delay(50);
 8002a58:	2032      	movs	r0, #50	; 0x32
 8002a5a:	f000 f999 	bl	8002d90 <HAL_Delay>
	printf("AT+CIPSEND=0,%d\r\n", Strlen(Str) + 2);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f000 f818 	bl	8002a94 <Strlen>
 8002a64:	4603      	mov	r3, r0
 8002a66:	3302      	adds	r3, #2
 8002a68:	4619      	mov	r1, r3
 8002a6a:	4808      	ldr	r0, [pc, #32]	; (8002a8c <Server_SentTo_Client+0x3c>)
 8002a6c:	f004 fe68 	bl	8007740 <iprintf>
	HAL_Delay(50);
 8002a70:	2032      	movs	r0, #50	; 0x32
 8002a72:	f000 f98d 	bl	8002d90 <HAL_Delay>
	printf("%s\r\n", Str);
 8002a76:	6879      	ldr	r1, [r7, #4]
 8002a78:	4805      	ldr	r0, [pc, #20]	; (8002a90 <Server_SentTo_Client+0x40>)
 8002a7a:	f004 fe61 	bl	8007740 <iprintf>
	HAL_Delay(50);
 8002a7e:	2032      	movs	r0, #50	; 0x32
 8002a80:	f000 f986 	bl	8002d90 <HAL_Delay>
}
 8002a84:	bf00      	nop
 8002a86:	3708      	adds	r7, #8
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	080099e8 	.word	0x080099e8
 8002a90:	080099fc 	.word	0x080099fc

08002a94 <Strlen>:

 uint8_t Strlen(uint8_t *s) {
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
	 for(uint8_t i = 0; i < 256; i++) {
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	73fb      	strb	r3, [r7, #15]
		 if(s[i] == '\0') {
 8002aa0:	7bfb      	ldrb	r3, [r7, #15]
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	4413      	add	r3, r2
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d101      	bne.n	8002ab0 <Strlen+0x1c>
			 return i;
 8002aac:	7bfb      	ldrb	r3, [r7, #15]
 8002aae:	e003      	b.n	8002ab8 <Strlen+0x24>
	 for(uint8_t i = 0; i < 256; i++) {
 8002ab0:	7bfb      	ldrb	r3, [r7, #15]
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	73fb      	strb	r3, [r7, #15]
		 if(s[i] == '\0') {
 8002ab6:	e7f3      	b.n	8002aa0 <Strlen+0xc>
		 }
	 }
 }
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3714      	adds	r7, #20
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <Strcpy>:
 void Strcpy(uint8_t *s1, uint8_t *s2) {
 8002ac4:	b480      	push	{r7}
 8002ac6:	b085      	sub	sp, #20
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
	 uint8_t i;
	 for(i = 0; s2[i] != '\0'; i++) {
 8002ace:	2300      	movs	r3, #0
 8002ad0:	73fb      	strb	r3, [r7, #15]
 8002ad2:	e00a      	b.n	8002aea <Strcpy+0x26>
		 s1[i] = s2[i];
 8002ad4:	7bfb      	ldrb	r3, [r7, #15]
 8002ad6:	683a      	ldr	r2, [r7, #0]
 8002ad8:	441a      	add	r2, r3
 8002ada:	7bfb      	ldrb	r3, [r7, #15]
 8002adc:	6879      	ldr	r1, [r7, #4]
 8002ade:	440b      	add	r3, r1
 8002ae0:	7812      	ldrb	r2, [r2, #0]
 8002ae2:	701a      	strb	r2, [r3, #0]
	 for(i = 0; s2[i] != '\0'; i++) {
 8002ae4:	7bfb      	ldrb	r3, [r7, #15]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	73fb      	strb	r3, [r7, #15]
 8002aea:	7bfb      	ldrb	r3, [r7, #15]
 8002aec:	683a      	ldr	r2, [r7, #0]
 8002aee:	4413      	add	r3, r2
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d1ee      	bne.n	8002ad4 <Strcpy+0x10>
	 }
	 s1[i] = '\0';
 8002af6:	7bfb      	ldrb	r3, [r7, #15]
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	4413      	add	r3, r2
 8002afc:	2200      	movs	r2, #0
 8002afe:	701a      	strb	r2, [r3, #0]
 }
 8002b00:	bf00      	nop
 8002b02:	3714      	adds	r7, #20
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <Strcmp>:
uint8_t Strcmp(uint8_t *s1, uint8_t *s2) {
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
	uint8_t i;
		 for(i = 0; s2[i] != '\0'; i++) {
 8002b16:	2300      	movs	r3, #0
 8002b18:	73fb      	strb	r3, [r7, #15]
 8002b1a:	e00e      	b.n	8002b3a <Strcmp+0x2e>
			 if(s1[i] != s2[i]) {
 8002b1c:	7bfb      	ldrb	r3, [r7, #15]
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	4413      	add	r3, r2
 8002b22:	781a      	ldrb	r2, [r3, #0]
 8002b24:	7bfb      	ldrb	r3, [r7, #15]
 8002b26:	6839      	ldr	r1, [r7, #0]
 8002b28:	440b      	add	r3, r1
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d001      	beq.n	8002b34 <Strcmp+0x28>
				 return 0;
 8002b30:	2300      	movs	r3, #0
 8002b32:	e011      	b.n	8002b58 <Strcmp+0x4c>
		 for(i = 0; s2[i] != '\0'; i++) {
 8002b34:	7bfb      	ldrb	r3, [r7, #15]
 8002b36:	3301      	adds	r3, #1
 8002b38:	73fb      	strb	r3, [r7, #15]
 8002b3a:	7bfb      	ldrb	r3, [r7, #15]
 8002b3c:	683a      	ldr	r2, [r7, #0]
 8002b3e:	4413      	add	r3, r2
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1ea      	bne.n	8002b1c <Strcmp+0x10>
			 }
		 }
		 if(s1[i] == '\0') {
 8002b46:	7bfb      	ldrb	r3, [r7, #15]
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	4413      	add	r3, r2
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <Strcmp+0x4a>
			 return 1;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e000      	b.n	8002b58 <Strcmp+0x4c>
		 }
		 return 0;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3714      	adds	r7, #20
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <HAL_UART_RxCpltCallback>:

//UART
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == huart1.Instance) {
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	4b1e      	ldr	r3, [pc, #120]	; (8002bec <HAL_UART_RxCpltCallback+0x88>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d134      	bne.n	8002be2 <HAL_UART_RxCpltCallback+0x7e>
		if(Rx_Line_Flag == 0) {
 8002b78:	4b1d      	ldr	r3, [pc, #116]	; (8002bf0 <HAL_UART_RxCpltCallback+0x8c>)
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d12b      	bne.n	8002bd8 <HAL_UART_RxCpltCallback+0x74>
			if(Uart1_Rx_Char == '\n') {
 8002b80:	4b1c      	ldr	r3, [pc, #112]	; (8002bf4 <HAL_UART_RxCpltCallback+0x90>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	2b0a      	cmp	r3, #10
 8002b86:	d11a      	bne.n	8002bbe <HAL_UART_RxCpltCallback+0x5a>
				Uart1_Rx_Buffer[Rx_Buffer_Size] = '\0';
 8002b88:	4b1b      	ldr	r3, [pc, #108]	; (8002bf8 <HAL_UART_RxCpltCallback+0x94>)
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	4b1b      	ldr	r3, [pc, #108]	; (8002bfc <HAL_UART_RxCpltCallback+0x98>)
 8002b90:	2100      	movs	r1, #0
 8002b92:	5499      	strb	r1, [r3, r2]
				//if(Rx_Buffer_Size >= 5) {
					Rx_Line_Flag = 1;
 8002b94:	4b16      	ldr	r3, [pc, #88]	; (8002bf0 <HAL_UART_RxCpltCallback+0x8c>)
 8002b96:	2201      	movs	r2, #1
 8002b98:	701a      	strb	r2, [r3, #0]
				//}

				if(Rx_Buffer_Size == 1) {
 8002b9a:	4b17      	ldr	r3, [pc, #92]	; (8002bf8 <HAL_UART_RxCpltCallback+0x94>)
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d102      	bne.n	8002ba8 <HAL_UART_RxCpltCallback+0x44>
					Rx_Line_Flag = 0;
 8002ba2:	4b13      	ldr	r3, [pc, #76]	; (8002bf0 <HAL_UART_RxCpltCallback+0x8c>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	701a      	strb	r2, [r3, #0]
				}

				if(Rx_Buffer_Size == 0){
 8002ba8:	4b13      	ldr	r3, [pc, #76]	; (8002bf8 <HAL_UART_RxCpltCallback+0x94>)
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d102      	bne.n	8002bb6 <HAL_UART_RxCpltCallback+0x52>
					Rx_Line_Flag = 0;
 8002bb0:	4b0f      	ldr	r3, [pc, #60]	; (8002bf0 <HAL_UART_RxCpltCallback+0x8c>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	701a      	strb	r2, [r3, #0]
				}
				Rx_Buffer_Size = 0;
 8002bb6:	4b10      	ldr	r3, [pc, #64]	; (8002bf8 <HAL_UART_RxCpltCallback+0x94>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	701a      	strb	r2, [r3, #0]
 8002bbc:	e00c      	b.n	8002bd8 <HAL_UART_RxCpltCallback+0x74>
			}else {
				Uart1_Rx_Buffer[Rx_Buffer_Size] = Uart1_Rx_Char;
 8002bbe:	4b0e      	ldr	r3, [pc, #56]	; (8002bf8 <HAL_UART_RxCpltCallback+0x94>)
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	4b0b      	ldr	r3, [pc, #44]	; (8002bf4 <HAL_UART_RxCpltCallback+0x90>)
 8002bc6:	7819      	ldrb	r1, [r3, #0]
 8002bc8:	4b0c      	ldr	r3, [pc, #48]	; (8002bfc <HAL_UART_RxCpltCallback+0x98>)
 8002bca:	5499      	strb	r1, [r3, r2]
				Rx_Buffer_Size++;
 8002bcc:	4b0a      	ldr	r3, [pc, #40]	; (8002bf8 <HAL_UART_RxCpltCallback+0x94>)
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	b2da      	uxtb	r2, r3
 8002bd4:	4b08      	ldr	r3, [pc, #32]	; (8002bf8 <HAL_UART_RxCpltCallback+0x94>)
 8002bd6:	701a      	strb	r2, [r3, #0]
			}
		}
		HAL_UART_Receive_IT(&huart1,&Uart1_Rx_Char,1);
 8002bd8:	2201      	movs	r2, #1
 8002bda:	4906      	ldr	r1, [pc, #24]	; (8002bf4 <HAL_UART_RxCpltCallback+0x90>)
 8002bdc:	4803      	ldr	r0, [pc, #12]	; (8002bec <HAL_UART_RxCpltCallback+0x88>)
 8002bde:	f003 fad0 	bl	8006182 <HAL_UART_Receive_IT>
	}
}
 8002be2:	bf00      	nop
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	200004b0 	.word	0x200004b0
 8002bf0:	200002fd 	.word	0x200002fd
 8002bf4:	20001454 	.word	0x20001454
 8002bf8:	200002fc 	.word	0x200002fc
 8002bfc:	20000234 	.word	0x20000234

08002c00 <Tcp_DataAccept>:

void Tcp_DataAccept(void) {
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0

	if(Wifi_Get_Command_Flag == 1) {
 8002c06:	4b24      	ldr	r3, [pc, #144]	; (8002c98 <Tcp_DataAccept+0x98>)
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d104      	bne.n	8002c18 <Tcp_DataAccept+0x18>
			Tcp_DataDeal();
 8002c0e:	f7fe fe01 	bl	8001814 <Tcp_DataDeal>
			Wifi_Get_Command_Flag = 0;
 8002c12:	4b21      	ldr	r3, [pc, #132]	; (8002c98 <Tcp_DataAccept+0x98>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	701a      	strb	r2, [r3, #0]
		  }
		  if(Rx_Line_Flag == 1) {
 8002c18:	4b20      	ldr	r3, [pc, #128]	; (8002c9c <Tcp_DataAccept+0x9c>)
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d137      	bne.n	8002c90 <Tcp_DataAccept+0x90>
			  if(Wifi_Get_Command_Flag == 0) {
 8002c20:	4b1d      	ldr	r3, [pc, #116]	; (8002c98 <Tcp_DataAccept+0x98>)
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d130      	bne.n	8002c8a <Tcp_DataAccept+0x8a>
				  //Server_SentTo_Client(Uart1_Rx_Buffer);
				  Wifi_Command_Buffer[0] = Uart1_Rx_Buffer[0];
 8002c28:	4b1d      	ldr	r3, [pc, #116]	; (8002ca0 <Tcp_DataAccept+0xa0>)
 8002c2a:	781a      	ldrb	r2, [r3, #0]
 8002c2c:	4b1d      	ldr	r3, [pc, #116]	; (8002ca4 <Tcp_DataAccept+0xa4>)
 8002c2e:	701a      	strb	r2, [r3, #0]
		  		  Wifi_Command_Buffer[1] = Uart1_Rx_Buffer[1];
 8002c30:	4b1b      	ldr	r3, [pc, #108]	; (8002ca0 <Tcp_DataAccept+0xa0>)
 8002c32:	785a      	ldrb	r2, [r3, #1]
 8002c34:	4b1b      	ldr	r3, [pc, #108]	; (8002ca4 <Tcp_DataAccept+0xa4>)
 8002c36:	705a      	strb	r2, [r3, #1]
		  		  Wifi_Command_Buffer[2] = Uart1_Rx_Buffer[2];
 8002c38:	4b19      	ldr	r3, [pc, #100]	; (8002ca0 <Tcp_DataAccept+0xa0>)
 8002c3a:	789a      	ldrb	r2, [r3, #2]
 8002c3c:	4b19      	ldr	r3, [pc, #100]	; (8002ca4 <Tcp_DataAccept+0xa4>)
 8002c3e:	709a      	strb	r2, [r3, #2]
		  		  Wifi_Command_Buffer[3] = Uart1_Rx_Buffer[3];
 8002c40:	4b17      	ldr	r3, [pc, #92]	; (8002ca0 <Tcp_DataAccept+0xa0>)
 8002c42:	78da      	ldrb	r2, [r3, #3]
 8002c44:	4b17      	ldr	r3, [pc, #92]	; (8002ca4 <Tcp_DataAccept+0xa4>)
 8002c46:	70da      	strb	r2, [r3, #3]
		  		  Wifi_Command_Buffer[4] = '\0';
 8002c48:	4b16      	ldr	r3, [pc, #88]	; (8002ca4 <Tcp_DataAccept+0xa4>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	711a      	strb	r2, [r3, #4]
		  		  if(Strcmp(Wifi_Command_Buffer, "+IPD") == 1) {
 8002c4e:	4916      	ldr	r1, [pc, #88]	; (8002ca8 <Tcp_DataAccept+0xa8>)
 8002c50:	4814      	ldr	r0, [pc, #80]	; (8002ca4 <Tcp_DataAccept+0xa4>)
 8002c52:	f7ff ff5b 	bl	8002b0c <Strcmp>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d116      	bne.n	8002c8a <Tcp_DataAccept+0x8a>
		  			  //Strcpy(Wifi_Command_Buffer, Uart1_Rx_Buffer);
		  			  Wifi_Get_Command_Flag = 1;
 8002c5c:	4b0e      	ldr	r3, [pc, #56]	; (8002c98 <Tcp_DataAccept+0x98>)
 8002c5e:	2201      	movs	r2, #1
 8002c60:	701a      	strb	r2, [r3, #0]
		  			  for(uint8_t i = 0; ; i++) {
 8002c62:	2300      	movs	r3, #0
 8002c64:	71fb      	strb	r3, [r7, #7]
		  				  if(Uart1_Rx_Buffer[i] == ':') {
 8002c66:	79fb      	ldrb	r3, [r7, #7]
 8002c68:	4a0d      	ldr	r2, [pc, #52]	; (8002ca0 <Tcp_DataAccept+0xa0>)
 8002c6a:	5cd3      	ldrb	r3, [r2, r3]
 8002c6c:	2b3a      	cmp	r3, #58	; 0x3a
 8002c6e:	d108      	bne.n	8002c82 <Tcp_DataAccept+0x82>
		  					  Strcpy(Wifi_Command_Buffer, Uart1_Rx_Buffer + i + 1);
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	3301      	adds	r3, #1
 8002c74:	4a0a      	ldr	r2, [pc, #40]	; (8002ca0 <Tcp_DataAccept+0xa0>)
 8002c76:	4413      	add	r3, r2
 8002c78:	4619      	mov	r1, r3
 8002c7a:	480a      	ldr	r0, [pc, #40]	; (8002ca4 <Tcp_DataAccept+0xa4>)
 8002c7c:	f7ff ff22 	bl	8002ac4 <Strcpy>
		  					  break;
 8002c80:	e003      	b.n	8002c8a <Tcp_DataAccept+0x8a>
		  			  for(uint8_t i = 0; ; i++) {
 8002c82:	79fb      	ldrb	r3, [r7, #7]
 8002c84:	3301      	adds	r3, #1
 8002c86:	71fb      	strb	r3, [r7, #7]
		  				  if(Uart1_Rx_Buffer[i] == ':') {
 8002c88:	e7ed      	b.n	8002c66 <Tcp_DataAccept+0x66>
		  				  }
		  			  }
		  		  }
			  }
			  Rx_Line_Flag = 0;
 8002c8a:	4b04      	ldr	r3, [pc, #16]	; (8002c9c <Tcp_DataAccept+0x9c>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	701a      	strb	r2, [r3, #0]
		  }
}
 8002c90:	bf00      	nop
 8002c92:	3708      	adds	r7, #8
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	200002fe 	.word	0x200002fe
 8002c9c:	200002fd 	.word	0x200002fd
 8002ca0:	20000234 	.word	0x20000234
 8002ca4:	20000298 	.word	0x20000298
 8002ca8:	08009a04 	.word	0x08009a04

08002cac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cb0:	4b0e      	ldr	r3, [pc, #56]	; (8002cec <HAL_Init+0x40>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a0d      	ldr	r2, [pc, #52]	; (8002cec <HAL_Init+0x40>)
 8002cb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002cbc:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <HAL_Init+0x40>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a0a      	ldr	r2, [pc, #40]	; (8002cec <HAL_Init+0x40>)
 8002cc2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002cc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cc8:	4b08      	ldr	r3, [pc, #32]	; (8002cec <HAL_Init+0x40>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a07      	ldr	r2, [pc, #28]	; (8002cec <HAL_Init+0x40>)
 8002cce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cd4:	2003      	movs	r0, #3
 8002cd6:	f000 fd37 	bl	8003748 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cda:	2001      	movs	r0, #1
 8002cdc:	f000 f808 	bl	8002cf0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ce0:	f7fe feb4 	bl	8001a4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	40023c00 	.word	0x40023c00

08002cf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cf8:	4b12      	ldr	r3, [pc, #72]	; (8002d44 <HAL_InitTick+0x54>)
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	4b12      	ldr	r3, [pc, #72]	; (8002d48 <HAL_InitTick+0x58>)
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	4619      	mov	r1, r3
 8002d02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d06:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f000 fd4f 	bl	80037b2 <HAL_SYSTICK_Config>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e00e      	b.n	8002d3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2b0f      	cmp	r3, #15
 8002d22:	d80a      	bhi.n	8002d3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d24:	2200      	movs	r2, #0
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	f04f 30ff 	mov.w	r0, #4294967295
 8002d2c:	f000 fd17 	bl	800375e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d30:	4a06      	ldr	r2, [pc, #24]	; (8002d4c <HAL_InitTick+0x5c>)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d36:	2300      	movs	r3, #0
 8002d38:	e000      	b.n	8002d3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3708      	adds	r7, #8
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	20000018 	.word	0x20000018
 8002d48:	20000024 	.word	0x20000024
 8002d4c:	20000020 	.word	0x20000020

08002d50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d54:	4b06      	ldr	r3, [pc, #24]	; (8002d70 <HAL_IncTick+0x20>)
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	461a      	mov	r2, r3
 8002d5a:	4b06      	ldr	r3, [pc, #24]	; (8002d74 <HAL_IncTick+0x24>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4413      	add	r3, r2
 8002d60:	4a04      	ldr	r2, [pc, #16]	; (8002d74 <HAL_IncTick+0x24>)
 8002d62:	6013      	str	r3, [r2, #0]
}
 8002d64:	bf00      	nop
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	20000024 	.word	0x20000024
 8002d74:	20001458 	.word	0x20001458

08002d78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d7c:	4b03      	ldr	r3, [pc, #12]	; (8002d8c <HAL_GetTick+0x14>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	20001458 	.word	0x20001458

08002d90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d98:	f7ff ffee 	bl	8002d78 <HAL_GetTick>
 8002d9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002da8:	d005      	beq.n	8002db6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002daa:	4b09      	ldr	r3, [pc, #36]	; (8002dd0 <HAL_Delay+0x40>)
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	461a      	mov	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	4413      	add	r3, r2
 8002db4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002db6:	bf00      	nop
 8002db8:	f7ff ffde 	bl	8002d78 <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	68fa      	ldr	r2, [r7, #12]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d8f7      	bhi.n	8002db8 <HAL_Delay+0x28>
  {
  }
}
 8002dc8:	bf00      	nop
 8002dca:	3710      	adds	r7, #16
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	20000024 	.word	0x20000024

08002dd4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e033      	b.n	8002e52 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d109      	bne.n	8002e06 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f7fe f908 	bl	8001008 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0a:	f003 0310 	and.w	r3, r3, #16
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d118      	bne.n	8002e44 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e16:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e1a:	f023 0302 	bic.w	r3, r3, #2
 8002e1e:	f043 0202 	orr.w	r2, r3, #2
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 fa40 	bl	80032ac <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e36:	f023 0303 	bic.w	r3, r3, #3
 8002e3a:	f043 0201 	orr.w	r2, r3, #1
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	641a      	str	r2, [r3, #64]	; 0x40
 8002e42:	e001      	b.n	8002e48 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
	...

08002e5c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b086      	sub	sp, #24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	60b9      	str	r1, [r7, #8]
 8002e66:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d101      	bne.n	8002e7a <HAL_ADC_Start_DMA+0x1e>
 8002e76:	2302      	movs	r3, #2
 8002e78:	e0cc      	b.n	8003014 <HAL_ADC_Start_DMA+0x1b8>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f003 0301 	and.w	r3, r3, #1
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d018      	beq.n	8002ec2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	689a      	ldr	r2, [r3, #8]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f042 0201 	orr.w	r2, r2, #1
 8002e9e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ea0:	4b5e      	ldr	r3, [pc, #376]	; (800301c <HAL_ADC_Start_DMA+0x1c0>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a5e      	ldr	r2, [pc, #376]	; (8003020 <HAL_ADC_Start_DMA+0x1c4>)
 8002ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eaa:	0c9a      	lsrs	r2, r3, #18
 8002eac:	4613      	mov	r3, r2
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	4413      	add	r3, r2
 8002eb2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002eb4:	e002      	b.n	8002ebc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	3b01      	subs	r3, #1
 8002eba:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d1f9      	bne.n	8002eb6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	f003 0301 	and.w	r3, r3, #1
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	f040 80a0 	bne.w	8003012 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002eda:	f023 0301 	bic.w	r3, r3, #1
 8002ede:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d007      	beq.n	8002f04 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002efc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f10:	d106      	bne.n	8002f20 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f16:	f023 0206 	bic.w	r2, r3, #6
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	645a      	str	r2, [r3, #68]	; 0x44
 8002f1e:	e002      	b.n	8002f26 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2200      	movs	r2, #0
 8002f24:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f2e:	4b3d      	ldr	r3, [pc, #244]	; (8003024 <HAL_ADC_Start_DMA+0x1c8>)
 8002f30:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f36:	4a3c      	ldr	r2, [pc, #240]	; (8003028 <HAL_ADC_Start_DMA+0x1cc>)
 8002f38:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f3e:	4a3b      	ldr	r2, [pc, #236]	; (800302c <HAL_ADC_Start_DMA+0x1d0>)
 8002f40:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f46:	4a3a      	ldr	r2, [pc, #232]	; (8003030 <HAL_ADC_Start_DMA+0x1d4>)
 8002f48:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002f52:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002f62:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689a      	ldr	r2, [r3, #8]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f72:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	334c      	adds	r3, #76	; 0x4c
 8002f7e:	4619      	mov	r1, r3
 8002f80:	68ba      	ldr	r2, [r7, #8]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f000 fcd0 	bl	8003928 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f003 031f 	and.w	r3, r3, #31
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d12a      	bne.n	8002fea <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a26      	ldr	r2, [pc, #152]	; (8003034 <HAL_ADC_Start_DMA+0x1d8>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d015      	beq.n	8002fca <HAL_ADC_Start_DMA+0x16e>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a25      	ldr	r2, [pc, #148]	; (8003038 <HAL_ADC_Start_DMA+0x1dc>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d105      	bne.n	8002fb4 <HAL_ADC_Start_DMA+0x158>
 8002fa8:	4b1e      	ldr	r3, [pc, #120]	; (8003024 <HAL_ADC_Start_DMA+0x1c8>)
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f003 031f 	and.w	r3, r3, #31
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00a      	beq.n	8002fca <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a20      	ldr	r2, [pc, #128]	; (800303c <HAL_ADC_Start_DMA+0x1e0>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d129      	bne.n	8003012 <HAL_ADC_Start_DMA+0x1b6>
 8002fbe:	4b19      	ldr	r3, [pc, #100]	; (8003024 <HAL_ADC_Start_DMA+0x1c8>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f003 031f 	and.w	r3, r3, #31
 8002fc6:	2b0f      	cmp	r3, #15
 8002fc8:	d823      	bhi.n	8003012 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d11c      	bne.n	8003012 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	689a      	ldr	r2, [r3, #8]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002fe6:	609a      	str	r2, [r3, #8]
 8002fe8:	e013      	b.n	8003012 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a11      	ldr	r2, [pc, #68]	; (8003034 <HAL_ADC_Start_DMA+0x1d8>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d10e      	bne.n	8003012 <HAL_ADC_Start_DMA+0x1b6>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d107      	bne.n	8003012 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	689a      	ldr	r2, [r3, #8]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003010:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3718      	adds	r7, #24
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	20000018 	.word	0x20000018
 8003020:	431bde83 	.word	0x431bde83
 8003024:	40012300 	.word	0x40012300
 8003028:	080034a5 	.word	0x080034a5
 800302c:	0800355f 	.word	0x0800355f
 8003030:	0800357b 	.word	0x0800357b
 8003034:	40012000 	.word	0x40012000
 8003038:	40012100 	.word	0x40012100
 800303c:	40012200 	.word	0x40012200

08003040 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003048:	bf00      	nop
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003068:	b480      	push	{r7}
 800306a:	b085      	sub	sp, #20
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003072:	2300      	movs	r3, #0
 8003074:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800307c:	2b01      	cmp	r3, #1
 800307e:	d101      	bne.n	8003084 <HAL_ADC_ConfigChannel+0x1c>
 8003080:	2302      	movs	r3, #2
 8003082:	e105      	b.n	8003290 <HAL_ADC_ConfigChannel+0x228>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2b09      	cmp	r3, #9
 8003092:	d925      	bls.n	80030e0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	68d9      	ldr	r1, [r3, #12]
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	b29b      	uxth	r3, r3
 80030a0:	461a      	mov	r2, r3
 80030a2:	4613      	mov	r3, r2
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	4413      	add	r3, r2
 80030a8:	3b1e      	subs	r3, #30
 80030aa:	2207      	movs	r2, #7
 80030ac:	fa02 f303 	lsl.w	r3, r2, r3
 80030b0:	43da      	mvns	r2, r3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	400a      	ands	r2, r1
 80030b8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	68d9      	ldr	r1, [r3, #12]
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	4618      	mov	r0, r3
 80030cc:	4603      	mov	r3, r0
 80030ce:	005b      	lsls	r3, r3, #1
 80030d0:	4403      	add	r3, r0
 80030d2:	3b1e      	subs	r3, #30
 80030d4:	409a      	lsls	r2, r3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	430a      	orrs	r2, r1
 80030dc:	60da      	str	r2, [r3, #12]
 80030de:	e022      	b.n	8003126 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	6919      	ldr	r1, [r3, #16]
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	461a      	mov	r2, r3
 80030ee:	4613      	mov	r3, r2
 80030f0:	005b      	lsls	r3, r3, #1
 80030f2:	4413      	add	r3, r2
 80030f4:	2207      	movs	r2, #7
 80030f6:	fa02 f303 	lsl.w	r3, r2, r3
 80030fa:	43da      	mvns	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	400a      	ands	r2, r1
 8003102:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6919      	ldr	r1, [r3, #16]
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	689a      	ldr	r2, [r3, #8]
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	b29b      	uxth	r3, r3
 8003114:	4618      	mov	r0, r3
 8003116:	4603      	mov	r3, r0
 8003118:	005b      	lsls	r3, r3, #1
 800311a:	4403      	add	r3, r0
 800311c:	409a      	lsls	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	430a      	orrs	r2, r1
 8003124:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	2b06      	cmp	r3, #6
 800312c:	d824      	bhi.n	8003178 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	685a      	ldr	r2, [r3, #4]
 8003138:	4613      	mov	r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	4413      	add	r3, r2
 800313e:	3b05      	subs	r3, #5
 8003140:	221f      	movs	r2, #31
 8003142:	fa02 f303 	lsl.w	r3, r2, r3
 8003146:	43da      	mvns	r2, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	400a      	ands	r2, r1
 800314e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	b29b      	uxth	r3, r3
 800315c:	4618      	mov	r0, r3
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	685a      	ldr	r2, [r3, #4]
 8003162:	4613      	mov	r3, r2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	4413      	add	r3, r2
 8003168:	3b05      	subs	r3, #5
 800316a:	fa00 f203 	lsl.w	r2, r0, r3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	430a      	orrs	r2, r1
 8003174:	635a      	str	r2, [r3, #52]	; 0x34
 8003176:	e04c      	b.n	8003212 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	2b0c      	cmp	r3, #12
 800317e:	d824      	bhi.n	80031ca <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	685a      	ldr	r2, [r3, #4]
 800318a:	4613      	mov	r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	4413      	add	r3, r2
 8003190:	3b23      	subs	r3, #35	; 0x23
 8003192:	221f      	movs	r2, #31
 8003194:	fa02 f303 	lsl.w	r3, r2, r3
 8003198:	43da      	mvns	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	400a      	ands	r2, r1
 80031a0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	b29b      	uxth	r3, r3
 80031ae:	4618      	mov	r0, r3
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	4613      	mov	r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	4413      	add	r3, r2
 80031ba:	3b23      	subs	r3, #35	; 0x23
 80031bc:	fa00 f203 	lsl.w	r2, r0, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	430a      	orrs	r2, r1
 80031c6:	631a      	str	r2, [r3, #48]	; 0x30
 80031c8:	e023      	b.n	8003212 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685a      	ldr	r2, [r3, #4]
 80031d4:	4613      	mov	r3, r2
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	4413      	add	r3, r2
 80031da:	3b41      	subs	r3, #65	; 0x41
 80031dc:	221f      	movs	r2, #31
 80031de:	fa02 f303 	lsl.w	r3, r2, r3
 80031e2:	43da      	mvns	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	400a      	ands	r2, r1
 80031ea:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	4618      	mov	r0, r3
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685a      	ldr	r2, [r3, #4]
 80031fe:	4613      	mov	r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	4413      	add	r3, r2
 8003204:	3b41      	subs	r3, #65	; 0x41
 8003206:	fa00 f203 	lsl.w	r2, r0, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	430a      	orrs	r2, r1
 8003210:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003212:	4b22      	ldr	r3, [pc, #136]	; (800329c <HAL_ADC_ConfigChannel+0x234>)
 8003214:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a21      	ldr	r2, [pc, #132]	; (80032a0 <HAL_ADC_ConfigChannel+0x238>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d109      	bne.n	8003234 <HAL_ADC_ConfigChannel+0x1cc>
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2b12      	cmp	r3, #18
 8003226:	d105      	bne.n	8003234 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a19      	ldr	r2, [pc, #100]	; (80032a0 <HAL_ADC_ConfigChannel+0x238>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d123      	bne.n	8003286 <HAL_ADC_ConfigChannel+0x21e>
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	2b10      	cmp	r3, #16
 8003244:	d003      	beq.n	800324e <HAL_ADC_ConfigChannel+0x1e6>
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2b11      	cmp	r3, #17
 800324c:	d11b      	bne.n	8003286 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2b10      	cmp	r3, #16
 8003260:	d111      	bne.n	8003286 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003262:	4b10      	ldr	r3, [pc, #64]	; (80032a4 <HAL_ADC_ConfigChannel+0x23c>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a10      	ldr	r2, [pc, #64]	; (80032a8 <HAL_ADC_ConfigChannel+0x240>)
 8003268:	fba2 2303 	umull	r2, r3, r2, r3
 800326c:	0c9a      	lsrs	r2, r3, #18
 800326e:	4613      	mov	r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	4413      	add	r3, r2
 8003274:	005b      	lsls	r3, r3, #1
 8003276:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003278:	e002      	b.n	8003280 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	3b01      	subs	r3, #1
 800327e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1f9      	bne.n	800327a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800328e:	2300      	movs	r3, #0
}
 8003290:	4618      	mov	r0, r3
 8003292:	3714      	adds	r7, #20
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	40012300 	.word	0x40012300
 80032a0:	40012000 	.word	0x40012000
 80032a4:	20000018 	.word	0x20000018
 80032a8:	431bde83 	.word	0x431bde83

080032ac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032b4:	4b79      	ldr	r3, [pc, #484]	; (800349c <ADC_Init+0x1f0>)
 80032b6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	685a      	ldr	r2, [r3, #4]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	431a      	orrs	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	685a      	ldr	r2, [r3, #4]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80032e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	6859      	ldr	r1, [r3, #4]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	691b      	ldr	r3, [r3, #16]
 80032ec:	021a      	lsls	r2, r3, #8
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	430a      	orrs	r2, r1
 80032f4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	685a      	ldr	r2, [r3, #4]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003304:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6859      	ldr	r1, [r3, #4]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	689a      	ldr	r2, [r3, #8]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	430a      	orrs	r2, r1
 8003316:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	689a      	ldr	r2, [r3, #8]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003326:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	6899      	ldr	r1, [r3, #8]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	68da      	ldr	r2, [r3, #12]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	430a      	orrs	r2, r1
 8003338:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800333e:	4a58      	ldr	r2, [pc, #352]	; (80034a0 <ADC_Init+0x1f4>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d022      	beq.n	800338a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	689a      	ldr	r2, [r3, #8]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003352:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	6899      	ldr	r1, [r3, #8]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	430a      	orrs	r2, r1
 8003364:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003374:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	6899      	ldr	r1, [r3, #8]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	430a      	orrs	r2, r1
 8003386:	609a      	str	r2, [r3, #8]
 8003388:	e00f      	b.n	80033aa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	689a      	ldr	r2, [r3, #8]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003398:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80033a8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	689a      	ldr	r2, [r3, #8]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f022 0202 	bic.w	r2, r2, #2
 80033b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6899      	ldr	r1, [r3, #8]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	7e1b      	ldrb	r3, [r3, #24]
 80033c4:	005a      	lsls	r2, r3, #1
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d01b      	beq.n	8003410 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	685a      	ldr	r2, [r3, #4]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033e6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80033f6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	6859      	ldr	r1, [r3, #4]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003402:	3b01      	subs	r3, #1
 8003404:	035a      	lsls	r2, r3, #13
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	430a      	orrs	r2, r1
 800340c:	605a      	str	r2, [r3, #4]
 800340e:	e007      	b.n	8003420 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	685a      	ldr	r2, [r3, #4]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800341e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800342e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	69db      	ldr	r3, [r3, #28]
 800343a:	3b01      	subs	r3, #1
 800343c:	051a      	lsls	r2, r3, #20
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	430a      	orrs	r2, r1
 8003444:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	689a      	ldr	r2, [r3, #8]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003454:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	6899      	ldr	r1, [r3, #8]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003462:	025a      	lsls	r2, r3, #9
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	430a      	orrs	r2, r1
 800346a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	689a      	ldr	r2, [r3, #8]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800347a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6899      	ldr	r1, [r3, #8]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	695b      	ldr	r3, [r3, #20]
 8003486:	029a      	lsls	r2, r3, #10
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	430a      	orrs	r2, r1
 800348e:	609a      	str	r2, [r3, #8]
}
 8003490:	bf00      	nop
 8003492:	3714      	adds	r7, #20
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	40012300 	.word	0x40012300
 80034a0:	0f000001 	.word	0x0f000001

080034a4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034b0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d13c      	bne.n	8003538 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d12b      	bne.n	8003530 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d127      	bne.n	8003530 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d006      	beq.n	80034fc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d119      	bne.n	8003530 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	685a      	ldr	r2, [r3, #4]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f022 0220 	bic.w	r2, r2, #32
 800350a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003510:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d105      	bne.n	8003530 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003528:	f043 0201 	orr.w	r2, r3, #1
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	f7fe ffc1 	bl	80024b8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003536:	e00e      	b.n	8003556 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353c:	f003 0310 	and.w	r3, r3, #16
 8003540:	2b00      	cmp	r3, #0
 8003542:	d003      	beq.n	800354c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003544:	68f8      	ldr	r0, [r7, #12]
 8003546:	f7ff fd85 	bl	8003054 <HAL_ADC_ErrorCallback>
}
 800354a:	e004      	b.n	8003556 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	4798      	blx	r3
}
 8003556:	bf00      	nop
 8003558:	3710      	adds	r7, #16
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}

0800355e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800355e:	b580      	push	{r7, lr}
 8003560:	b084      	sub	sp, #16
 8003562:	af00      	add	r7, sp, #0
 8003564:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800356a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800356c:	68f8      	ldr	r0, [r7, #12]
 800356e:	f7ff fd67 	bl	8003040 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003572:	bf00      	nop
 8003574:	3710      	adds	r7, #16
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b084      	sub	sp, #16
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003586:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2240      	movs	r2, #64	; 0x40
 800358c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003592:	f043 0204 	orr.w	r2, r3, #4
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f7ff fd5a 	bl	8003054 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035a0:	bf00      	nop
 80035a2:	3710      	adds	r7, #16
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f003 0307 	and.w	r3, r3, #7
 80035b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035b8:	4b0c      	ldr	r3, [pc, #48]	; (80035ec <__NVIC_SetPriorityGrouping+0x44>)
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035be:	68ba      	ldr	r2, [r7, #8]
 80035c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80035c4:	4013      	ands	r3, r2
 80035c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035da:	4a04      	ldr	r2, [pc, #16]	; (80035ec <__NVIC_SetPriorityGrouping+0x44>)
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	60d3      	str	r3, [r2, #12]
}
 80035e0:	bf00      	nop
 80035e2:	3714      	adds	r7, #20
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr
 80035ec:	e000ed00 	.word	0xe000ed00

080035f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035f4:	4b04      	ldr	r3, [pc, #16]	; (8003608 <__NVIC_GetPriorityGrouping+0x18>)
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	0a1b      	lsrs	r3, r3, #8
 80035fa:	f003 0307 	and.w	r3, r3, #7
}
 80035fe:	4618      	mov	r0, r3
 8003600:	46bd      	mov	sp, r7
 8003602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003606:	4770      	bx	lr
 8003608:	e000ed00 	.word	0xe000ed00

0800360c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	4603      	mov	r3, r0
 8003614:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800361a:	2b00      	cmp	r3, #0
 800361c:	db0b      	blt.n	8003636 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800361e:	79fb      	ldrb	r3, [r7, #7]
 8003620:	f003 021f 	and.w	r2, r3, #31
 8003624:	4907      	ldr	r1, [pc, #28]	; (8003644 <__NVIC_EnableIRQ+0x38>)
 8003626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800362a:	095b      	lsrs	r3, r3, #5
 800362c:	2001      	movs	r0, #1
 800362e:	fa00 f202 	lsl.w	r2, r0, r2
 8003632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003636:	bf00      	nop
 8003638:	370c      	adds	r7, #12
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	e000e100 	.word	0xe000e100

08003648 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	4603      	mov	r3, r0
 8003650:	6039      	str	r1, [r7, #0]
 8003652:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003658:	2b00      	cmp	r3, #0
 800365a:	db0a      	blt.n	8003672 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	b2da      	uxtb	r2, r3
 8003660:	490c      	ldr	r1, [pc, #48]	; (8003694 <__NVIC_SetPriority+0x4c>)
 8003662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003666:	0112      	lsls	r2, r2, #4
 8003668:	b2d2      	uxtb	r2, r2
 800366a:	440b      	add	r3, r1
 800366c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003670:	e00a      	b.n	8003688 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	b2da      	uxtb	r2, r3
 8003676:	4908      	ldr	r1, [pc, #32]	; (8003698 <__NVIC_SetPriority+0x50>)
 8003678:	79fb      	ldrb	r3, [r7, #7]
 800367a:	f003 030f 	and.w	r3, r3, #15
 800367e:	3b04      	subs	r3, #4
 8003680:	0112      	lsls	r2, r2, #4
 8003682:	b2d2      	uxtb	r2, r2
 8003684:	440b      	add	r3, r1
 8003686:	761a      	strb	r2, [r3, #24]
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr
 8003694:	e000e100 	.word	0xe000e100
 8003698:	e000ed00 	.word	0xe000ed00

0800369c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800369c:	b480      	push	{r7}
 800369e:	b089      	sub	sp, #36	; 0x24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f003 0307 	and.w	r3, r3, #7
 80036ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	f1c3 0307 	rsb	r3, r3, #7
 80036b6:	2b04      	cmp	r3, #4
 80036b8:	bf28      	it	cs
 80036ba:	2304      	movcs	r3, #4
 80036bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	3304      	adds	r3, #4
 80036c2:	2b06      	cmp	r3, #6
 80036c4:	d902      	bls.n	80036cc <NVIC_EncodePriority+0x30>
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	3b03      	subs	r3, #3
 80036ca:	e000      	b.n	80036ce <NVIC_EncodePriority+0x32>
 80036cc:	2300      	movs	r3, #0
 80036ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036d0:	f04f 32ff 	mov.w	r2, #4294967295
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	fa02 f303 	lsl.w	r3, r2, r3
 80036da:	43da      	mvns	r2, r3
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	401a      	ands	r2, r3
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036e4:	f04f 31ff 	mov.w	r1, #4294967295
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	fa01 f303 	lsl.w	r3, r1, r3
 80036ee:	43d9      	mvns	r1, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036f4:	4313      	orrs	r3, r2
         );
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3724      	adds	r7, #36	; 0x24
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
	...

08003704 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	3b01      	subs	r3, #1
 8003710:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003714:	d301      	bcc.n	800371a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003716:	2301      	movs	r3, #1
 8003718:	e00f      	b.n	800373a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800371a:	4a0a      	ldr	r2, [pc, #40]	; (8003744 <SysTick_Config+0x40>)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	3b01      	subs	r3, #1
 8003720:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003722:	210f      	movs	r1, #15
 8003724:	f04f 30ff 	mov.w	r0, #4294967295
 8003728:	f7ff ff8e 	bl	8003648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800372c:	4b05      	ldr	r3, [pc, #20]	; (8003744 <SysTick_Config+0x40>)
 800372e:	2200      	movs	r2, #0
 8003730:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003732:	4b04      	ldr	r3, [pc, #16]	; (8003744 <SysTick_Config+0x40>)
 8003734:	2207      	movs	r2, #7
 8003736:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3708      	adds	r7, #8
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	e000e010 	.word	0xe000e010

08003748 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b082      	sub	sp, #8
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f7ff ff29 	bl	80035a8 <__NVIC_SetPriorityGrouping>
}
 8003756:	bf00      	nop
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}

0800375e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800375e:	b580      	push	{r7, lr}
 8003760:	b086      	sub	sp, #24
 8003762:	af00      	add	r7, sp, #0
 8003764:	4603      	mov	r3, r0
 8003766:	60b9      	str	r1, [r7, #8]
 8003768:	607a      	str	r2, [r7, #4]
 800376a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800376c:	2300      	movs	r3, #0
 800376e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003770:	f7ff ff3e 	bl	80035f0 <__NVIC_GetPriorityGrouping>
 8003774:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	68b9      	ldr	r1, [r7, #8]
 800377a:	6978      	ldr	r0, [r7, #20]
 800377c:	f7ff ff8e 	bl	800369c <NVIC_EncodePriority>
 8003780:	4602      	mov	r2, r0
 8003782:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003786:	4611      	mov	r1, r2
 8003788:	4618      	mov	r0, r3
 800378a:	f7ff ff5d 	bl	8003648 <__NVIC_SetPriority>
}
 800378e:	bf00      	nop
 8003790:	3718      	adds	r7, #24
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}

08003796 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003796:	b580      	push	{r7, lr}
 8003798:	b082      	sub	sp, #8
 800379a:	af00      	add	r7, sp, #0
 800379c:	4603      	mov	r3, r0
 800379e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff ff31 	bl	800360c <__NVIC_EnableIRQ>
}
 80037aa:	bf00      	nop
 80037ac:	3708      	adds	r7, #8
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}

080037b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037b2:	b580      	push	{r7, lr}
 80037b4:	b082      	sub	sp, #8
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f7ff ffa2 	bl	8003704 <SysTick_Config>
 80037c0:	4603      	mov	r3, r0
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3708      	adds	r7, #8
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
	...

080037cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b086      	sub	sp, #24
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80037d4:	2300      	movs	r3, #0
 80037d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80037d8:	f7ff face 	bl	8002d78 <HAL_GetTick>
 80037dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d101      	bne.n	80037e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e099      	b.n	800391c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2202      	movs	r2, #2
 80037f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f022 0201 	bic.w	r2, r2, #1
 8003806:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003808:	e00f      	b.n	800382a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800380a:	f7ff fab5 	bl	8002d78 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	2b05      	cmp	r3, #5
 8003816:	d908      	bls.n	800382a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2220      	movs	r2, #32
 800381c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2203      	movs	r2, #3
 8003822:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e078      	b.n	800391c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0301 	and.w	r3, r3, #1
 8003834:	2b00      	cmp	r3, #0
 8003836:	d1e8      	bne.n	800380a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003840:	697a      	ldr	r2, [r7, #20]
 8003842:	4b38      	ldr	r3, [pc, #224]	; (8003924 <HAL_DMA_Init+0x158>)
 8003844:	4013      	ands	r3, r2
 8003846:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685a      	ldr	r2, [r3, #4]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003856:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003862:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	699b      	ldr	r3, [r3, #24]
 8003868:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800386e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a1b      	ldr	r3, [r3, #32]
 8003874:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	4313      	orrs	r3, r2
 800387a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003880:	2b04      	cmp	r3, #4
 8003882:	d107      	bne.n	8003894 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388c:	4313      	orrs	r3, r2
 800388e:	697a      	ldr	r2, [r7, #20]
 8003890:	4313      	orrs	r3, r2
 8003892:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	697a      	ldr	r2, [r7, #20]
 800389a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	695b      	ldr	r3, [r3, #20]
 80038a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	f023 0307 	bic.w	r3, r3, #7
 80038aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b0:	697a      	ldr	r2, [r7, #20]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ba:	2b04      	cmp	r3, #4
 80038bc:	d117      	bne.n	80038ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c2:	697a      	ldr	r2, [r7, #20]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d00e      	beq.n	80038ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	f000 fa91 	bl	8003df8 <DMA_CheckFifoParam>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d008      	beq.n	80038ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2240      	movs	r2, #64	; 0x40
 80038e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2201      	movs	r2, #1
 80038e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80038ea:	2301      	movs	r3, #1
 80038ec:	e016      	b.n	800391c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	697a      	ldr	r2, [r7, #20]
 80038f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f000 fa48 	bl	8003d8c <DMA_CalcBaseAndBitshift>
 80038fc:	4603      	mov	r3, r0
 80038fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003904:	223f      	movs	r2, #63	; 0x3f
 8003906:	409a      	lsls	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2201      	movs	r2, #1
 8003916:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	3718      	adds	r7, #24
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}
 8003924:	f010803f 	.word	0xf010803f

08003928 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b086      	sub	sp, #24
 800392c:	af00      	add	r7, sp, #0
 800392e:	60f8      	str	r0, [r7, #12]
 8003930:	60b9      	str	r1, [r7, #8]
 8003932:	607a      	str	r2, [r7, #4]
 8003934:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003936:	2300      	movs	r3, #0
 8003938:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800393e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003946:	2b01      	cmp	r3, #1
 8003948:	d101      	bne.n	800394e <HAL_DMA_Start_IT+0x26>
 800394a:	2302      	movs	r3, #2
 800394c:	e040      	b.n	80039d0 <HAL_DMA_Start_IT+0xa8>
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2201      	movs	r2, #1
 8003952:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b01      	cmp	r3, #1
 8003960:	d12f      	bne.n	80039c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2202      	movs	r2, #2
 8003966:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2200      	movs	r2, #0
 800396e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	68b9      	ldr	r1, [r7, #8]
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f000 f9da 	bl	8003d30 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003980:	223f      	movs	r2, #63	; 0x3f
 8003982:	409a      	lsls	r2, r3
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f042 0216 	orr.w	r2, r2, #22
 8003996:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399c:	2b00      	cmp	r3, #0
 800399e:	d007      	beq.n	80039b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f042 0208 	orr.w	r2, r2, #8
 80039ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f042 0201 	orr.w	r2, r2, #1
 80039be:	601a      	str	r2, [r3, #0]
 80039c0:	e005      	b.n	80039ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80039ca:	2302      	movs	r3, #2
 80039cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80039ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3718      	adds	r7, #24
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d004      	beq.n	80039f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2280      	movs	r2, #128	; 0x80
 80039f0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e00c      	b.n	8003a10 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2205      	movs	r2, #5
 80039fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f022 0201 	bic.w	r2, r2, #1
 8003a0c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	370c      	adds	r7, #12
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr

08003a1c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b086      	sub	sp, #24
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003a24:	2300      	movs	r3, #0
 8003a26:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a28:	4b92      	ldr	r3, [pc, #584]	; (8003c74 <HAL_DMA_IRQHandler+0x258>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a92      	ldr	r2, [pc, #584]	; (8003c78 <HAL_DMA_IRQHandler+0x25c>)
 8003a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a32:	0a9b      	lsrs	r3, r3, #10
 8003a34:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a3a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a46:	2208      	movs	r2, #8
 8003a48:	409a      	lsls	r2, r3
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d01a      	beq.n	8003a88 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0304 	and.w	r3, r3, #4
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d013      	beq.n	8003a88 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f022 0204 	bic.w	r2, r2, #4
 8003a6e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a74:	2208      	movs	r2, #8
 8003a76:	409a      	lsls	r2, r3
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a80:	f043 0201 	orr.w	r2, r3, #1
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	409a      	lsls	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	4013      	ands	r3, r2
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d012      	beq.n	8003abe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	695b      	ldr	r3, [r3, #20]
 8003a9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d00b      	beq.n	8003abe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aaa:	2201      	movs	r2, #1
 8003aac:	409a      	lsls	r2, r3
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ab6:	f043 0202 	orr.w	r2, r3, #2
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac2:	2204      	movs	r2, #4
 8003ac4:	409a      	lsls	r2, r3
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	4013      	ands	r3, r2
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d012      	beq.n	8003af4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0302 	and.w	r3, r3, #2
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00b      	beq.n	8003af4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ae0:	2204      	movs	r2, #4
 8003ae2:	409a      	lsls	r2, r3
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aec:	f043 0204 	orr.w	r2, r3, #4
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003af8:	2210      	movs	r2, #16
 8003afa:	409a      	lsls	r2, r3
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	4013      	ands	r3, r2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d043      	beq.n	8003b8c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0308 	and.w	r3, r3, #8
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d03c      	beq.n	8003b8c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b16:	2210      	movs	r2, #16
 8003b18:	409a      	lsls	r2, r3
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d018      	beq.n	8003b5e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d108      	bne.n	8003b4c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d024      	beq.n	8003b8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	4798      	blx	r3
 8003b4a:	e01f      	b.n	8003b8c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d01b      	beq.n	8003b8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	4798      	blx	r3
 8003b5c:	e016      	b.n	8003b8c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d107      	bne.n	8003b7c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f022 0208 	bic.w	r2, r2, #8
 8003b7a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d003      	beq.n	8003b8c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b90:	2220      	movs	r2, #32
 8003b92:	409a      	lsls	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	4013      	ands	r3, r2
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f000 808e 	beq.w	8003cba <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0310 	and.w	r3, r3, #16
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	f000 8086 	beq.w	8003cba <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bb2:	2220      	movs	r2, #32
 8003bb4:	409a      	lsls	r2, r3
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b05      	cmp	r3, #5
 8003bc4:	d136      	bne.n	8003c34 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f022 0216 	bic.w	r2, r2, #22
 8003bd4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	695a      	ldr	r2, [r3, #20]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003be4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d103      	bne.n	8003bf6 <HAL_DMA_IRQHandler+0x1da>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d007      	beq.n	8003c06 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f022 0208 	bic.w	r2, r2, #8
 8003c04:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c0a:	223f      	movs	r2, #63	; 0x3f
 8003c0c:	409a      	lsls	r2, r3
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d07d      	beq.n	8003d26 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	4798      	blx	r3
        }
        return;
 8003c32:	e078      	b.n	8003d26 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d01c      	beq.n	8003c7c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d108      	bne.n	8003c62 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d030      	beq.n	8003cba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	4798      	blx	r3
 8003c60:	e02b      	b.n	8003cba <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d027      	beq.n	8003cba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	4798      	blx	r3
 8003c72:	e022      	b.n	8003cba <HAL_DMA_IRQHandler+0x29e>
 8003c74:	20000018 	.word	0x20000018
 8003c78:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d10f      	bne.n	8003caa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0210 	bic.w	r2, r2, #16
 8003c98:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d003      	beq.n	8003cba <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d032      	beq.n	8003d28 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d022      	beq.n	8003d14 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2205      	movs	r2, #5
 8003cd2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f022 0201 	bic.w	r2, r2, #1
 8003ce4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	3301      	adds	r3, #1
 8003cea:	60bb      	str	r3, [r7, #8]
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d307      	bcc.n	8003d02 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0301 	and.w	r3, r3, #1
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1f2      	bne.n	8003ce6 <HAL_DMA_IRQHandler+0x2ca>
 8003d00:	e000      	b.n	8003d04 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003d02:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d005      	beq.n	8003d28 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	4798      	blx	r3
 8003d24:	e000      	b.n	8003d28 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003d26:	bf00      	nop
    }
  }
}
 8003d28:	3718      	adds	r7, #24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop

08003d30 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	60f8      	str	r0, [r7, #12]
 8003d38:	60b9      	str	r1, [r7, #8]
 8003d3a:	607a      	str	r2, [r7, #4]
 8003d3c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d4c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	683a      	ldr	r2, [r7, #0]
 8003d54:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	2b40      	cmp	r3, #64	; 0x40
 8003d5c:	d108      	bne.n	8003d70 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	68ba      	ldr	r2, [r7, #8]
 8003d6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003d6e:	e007      	b.n	8003d80 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	68ba      	ldr	r2, [r7, #8]
 8003d76:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	60da      	str	r2, [r3, #12]
}
 8003d80:	bf00      	nop
 8003d82:	3714      	adds	r7, #20
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b085      	sub	sp, #20
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	3b10      	subs	r3, #16
 8003d9c:	4a14      	ldr	r2, [pc, #80]	; (8003df0 <DMA_CalcBaseAndBitshift+0x64>)
 8003d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003da2:	091b      	lsrs	r3, r3, #4
 8003da4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003da6:	4a13      	ldr	r2, [pc, #76]	; (8003df4 <DMA_CalcBaseAndBitshift+0x68>)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	4413      	add	r3, r2
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	461a      	mov	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2b03      	cmp	r3, #3
 8003db8:	d909      	bls.n	8003dce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003dc2:	f023 0303 	bic.w	r3, r3, #3
 8003dc6:	1d1a      	adds	r2, r3, #4
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	659a      	str	r2, [r3, #88]	; 0x58
 8003dcc:	e007      	b.n	8003dde <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003dd6:	f023 0303 	bic.w	r3, r3, #3
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3714      	adds	r7, #20
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	aaaaaaab 	.word	0xaaaaaaab
 8003df4:	08009a24 	.word	0x08009a24

08003df8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e00:	2300      	movs	r3, #0
 8003e02:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e08:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d11f      	bne.n	8003e52 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	2b03      	cmp	r3, #3
 8003e16:	d855      	bhi.n	8003ec4 <DMA_CheckFifoParam+0xcc>
 8003e18:	a201      	add	r2, pc, #4	; (adr r2, 8003e20 <DMA_CheckFifoParam+0x28>)
 8003e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e1e:	bf00      	nop
 8003e20:	08003e31 	.word	0x08003e31
 8003e24:	08003e43 	.word	0x08003e43
 8003e28:	08003e31 	.word	0x08003e31
 8003e2c:	08003ec5 	.word	0x08003ec5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d045      	beq.n	8003ec8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e40:	e042      	b.n	8003ec8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e46:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e4a:	d13f      	bne.n	8003ecc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e50:	e03c      	b.n	8003ecc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	699b      	ldr	r3, [r3, #24]
 8003e56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e5a:	d121      	bne.n	8003ea0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	2b03      	cmp	r3, #3
 8003e60:	d836      	bhi.n	8003ed0 <DMA_CheckFifoParam+0xd8>
 8003e62:	a201      	add	r2, pc, #4	; (adr r2, 8003e68 <DMA_CheckFifoParam+0x70>)
 8003e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e68:	08003e79 	.word	0x08003e79
 8003e6c:	08003e7f 	.word	0x08003e7f
 8003e70:	08003e79 	.word	0x08003e79
 8003e74:	08003e91 	.word	0x08003e91
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e7c:	e02f      	b.n	8003ede <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d024      	beq.n	8003ed4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e8e:	e021      	b.n	8003ed4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e94:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e98:	d11e      	bne.n	8003ed8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003e9e:	e01b      	b.n	8003ed8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d902      	bls.n	8003eac <DMA_CheckFifoParam+0xb4>
 8003ea6:	2b03      	cmp	r3, #3
 8003ea8:	d003      	beq.n	8003eb2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003eaa:	e018      	b.n	8003ede <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	73fb      	strb	r3, [r7, #15]
      break;
 8003eb0:	e015      	b.n	8003ede <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d00e      	beq.n	8003edc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	73fb      	strb	r3, [r7, #15]
      break;
 8003ec2:	e00b      	b.n	8003edc <DMA_CheckFifoParam+0xe4>
      break;
 8003ec4:	bf00      	nop
 8003ec6:	e00a      	b.n	8003ede <DMA_CheckFifoParam+0xe6>
      break;
 8003ec8:	bf00      	nop
 8003eca:	e008      	b.n	8003ede <DMA_CheckFifoParam+0xe6>
      break;
 8003ecc:	bf00      	nop
 8003ece:	e006      	b.n	8003ede <DMA_CheckFifoParam+0xe6>
      break;
 8003ed0:	bf00      	nop
 8003ed2:	e004      	b.n	8003ede <DMA_CheckFifoParam+0xe6>
      break;
 8003ed4:	bf00      	nop
 8003ed6:	e002      	b.n	8003ede <DMA_CheckFifoParam+0xe6>
      break;   
 8003ed8:	bf00      	nop
 8003eda:	e000      	b.n	8003ede <DMA_CheckFifoParam+0xe6>
      break;
 8003edc:	bf00      	nop
    }
  } 
  
  return status; 
 8003ede:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3714      	adds	r7, #20
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b089      	sub	sp, #36	; 0x24
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003efa:	2300      	movs	r3, #0
 8003efc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003efe:	2300      	movs	r3, #0
 8003f00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f02:	2300      	movs	r3, #0
 8003f04:	61fb      	str	r3, [r7, #28]
 8003f06:	e16b      	b.n	80041e0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f08:	2201      	movs	r2, #1
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	4013      	ands	r3, r2
 8003f1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f1c:	693a      	ldr	r2, [r7, #16]
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	429a      	cmp	r2, r3
 8003f22:	f040 815a 	bne.w	80041da <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d00b      	beq.n	8003f46 <HAL_GPIO_Init+0x5a>
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	2b02      	cmp	r3, #2
 8003f34:	d007      	beq.n	8003f46 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f3a:	2b11      	cmp	r3, #17
 8003f3c:	d003      	beq.n	8003f46 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	2b12      	cmp	r3, #18
 8003f44:	d130      	bne.n	8003fa8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	005b      	lsls	r3, r3, #1
 8003f50:	2203      	movs	r2, #3
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	43db      	mvns	r3, r3
 8003f58:	69ba      	ldr	r2, [r7, #24]
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	68da      	ldr	r2, [r3, #12]
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	005b      	lsls	r3, r3, #1
 8003f66:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6a:	69ba      	ldr	r2, [r7, #24]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	69ba      	ldr	r2, [r7, #24]
 8003f74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	fa02 f303 	lsl.w	r3, r2, r3
 8003f84:	43db      	mvns	r3, r3
 8003f86:	69ba      	ldr	r2, [r7, #24]
 8003f88:	4013      	ands	r3, r2
 8003f8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	091b      	lsrs	r3, r3, #4
 8003f92:	f003 0201 	and.w	r2, r3, #1
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9c:	69ba      	ldr	r2, [r7, #24]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	2203      	movs	r2, #3
 8003fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb8:	43db      	mvns	r3, r3
 8003fba:	69ba      	ldr	r2, [r7, #24]
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	689a      	ldr	r2, [r3, #8]
 8003fc4:	69fb      	ldr	r3, [r7, #28]
 8003fc6:	005b      	lsls	r3, r3, #1
 8003fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fcc:	69ba      	ldr	r2, [r7, #24]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	69ba      	ldr	r2, [r7, #24]
 8003fd6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d003      	beq.n	8003fe8 <HAL_GPIO_Init+0xfc>
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	2b12      	cmp	r3, #18
 8003fe6:	d123      	bne.n	8004030 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	08da      	lsrs	r2, r3, #3
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	3208      	adds	r2, #8
 8003ff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	f003 0307 	and.w	r3, r3, #7
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	220f      	movs	r2, #15
 8004000:	fa02 f303 	lsl.w	r3, r2, r3
 8004004:	43db      	mvns	r3, r3
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	4013      	ands	r3, r2
 800400a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	691a      	ldr	r2, [r3, #16]
 8004010:	69fb      	ldr	r3, [r7, #28]
 8004012:	f003 0307 	and.w	r3, r3, #7
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	fa02 f303 	lsl.w	r3, r2, r3
 800401c:	69ba      	ldr	r2, [r7, #24]
 800401e:	4313      	orrs	r3, r2
 8004020:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	08da      	lsrs	r2, r3, #3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	3208      	adds	r2, #8
 800402a:	69b9      	ldr	r1, [r7, #24]
 800402c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	005b      	lsls	r3, r3, #1
 800403a:	2203      	movs	r2, #3
 800403c:	fa02 f303 	lsl.w	r3, r2, r3
 8004040:	43db      	mvns	r3, r3
 8004042:	69ba      	ldr	r2, [r7, #24]
 8004044:	4013      	ands	r3, r2
 8004046:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f003 0203 	and.w	r2, r3, #3
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	005b      	lsls	r3, r3, #1
 8004054:	fa02 f303 	lsl.w	r3, r2, r3
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	4313      	orrs	r3, r2
 800405c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	69ba      	ldr	r2, [r7, #24]
 8004062:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800406c:	2b00      	cmp	r3, #0
 800406e:	f000 80b4 	beq.w	80041da <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004072:	2300      	movs	r3, #0
 8004074:	60fb      	str	r3, [r7, #12]
 8004076:	4b5f      	ldr	r3, [pc, #380]	; (80041f4 <HAL_GPIO_Init+0x308>)
 8004078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800407a:	4a5e      	ldr	r2, [pc, #376]	; (80041f4 <HAL_GPIO_Init+0x308>)
 800407c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004080:	6453      	str	r3, [r2, #68]	; 0x44
 8004082:	4b5c      	ldr	r3, [pc, #368]	; (80041f4 <HAL_GPIO_Init+0x308>)
 8004084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004086:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800408a:	60fb      	str	r3, [r7, #12]
 800408c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800408e:	4a5a      	ldr	r2, [pc, #360]	; (80041f8 <HAL_GPIO_Init+0x30c>)
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	089b      	lsrs	r3, r3, #2
 8004094:	3302      	adds	r3, #2
 8004096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800409a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	f003 0303 	and.w	r3, r3, #3
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	220f      	movs	r2, #15
 80040a6:	fa02 f303 	lsl.w	r3, r2, r3
 80040aa:	43db      	mvns	r3, r3
 80040ac:	69ba      	ldr	r2, [r7, #24]
 80040ae:	4013      	ands	r3, r2
 80040b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4a51      	ldr	r2, [pc, #324]	; (80041fc <HAL_GPIO_Init+0x310>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d02b      	beq.n	8004112 <HAL_GPIO_Init+0x226>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4a50      	ldr	r2, [pc, #320]	; (8004200 <HAL_GPIO_Init+0x314>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d025      	beq.n	800410e <HAL_GPIO_Init+0x222>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	4a4f      	ldr	r2, [pc, #316]	; (8004204 <HAL_GPIO_Init+0x318>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d01f      	beq.n	800410a <HAL_GPIO_Init+0x21e>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a4e      	ldr	r2, [pc, #312]	; (8004208 <HAL_GPIO_Init+0x31c>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d019      	beq.n	8004106 <HAL_GPIO_Init+0x21a>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a4d      	ldr	r2, [pc, #308]	; (800420c <HAL_GPIO_Init+0x320>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d013      	beq.n	8004102 <HAL_GPIO_Init+0x216>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a4c      	ldr	r2, [pc, #304]	; (8004210 <HAL_GPIO_Init+0x324>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d00d      	beq.n	80040fe <HAL_GPIO_Init+0x212>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a4b      	ldr	r2, [pc, #300]	; (8004214 <HAL_GPIO_Init+0x328>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d007      	beq.n	80040fa <HAL_GPIO_Init+0x20e>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a4a      	ldr	r2, [pc, #296]	; (8004218 <HAL_GPIO_Init+0x32c>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d101      	bne.n	80040f6 <HAL_GPIO_Init+0x20a>
 80040f2:	2307      	movs	r3, #7
 80040f4:	e00e      	b.n	8004114 <HAL_GPIO_Init+0x228>
 80040f6:	2308      	movs	r3, #8
 80040f8:	e00c      	b.n	8004114 <HAL_GPIO_Init+0x228>
 80040fa:	2306      	movs	r3, #6
 80040fc:	e00a      	b.n	8004114 <HAL_GPIO_Init+0x228>
 80040fe:	2305      	movs	r3, #5
 8004100:	e008      	b.n	8004114 <HAL_GPIO_Init+0x228>
 8004102:	2304      	movs	r3, #4
 8004104:	e006      	b.n	8004114 <HAL_GPIO_Init+0x228>
 8004106:	2303      	movs	r3, #3
 8004108:	e004      	b.n	8004114 <HAL_GPIO_Init+0x228>
 800410a:	2302      	movs	r3, #2
 800410c:	e002      	b.n	8004114 <HAL_GPIO_Init+0x228>
 800410e:	2301      	movs	r3, #1
 8004110:	e000      	b.n	8004114 <HAL_GPIO_Init+0x228>
 8004112:	2300      	movs	r3, #0
 8004114:	69fa      	ldr	r2, [r7, #28]
 8004116:	f002 0203 	and.w	r2, r2, #3
 800411a:	0092      	lsls	r2, r2, #2
 800411c:	4093      	lsls	r3, r2
 800411e:	69ba      	ldr	r2, [r7, #24]
 8004120:	4313      	orrs	r3, r2
 8004122:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004124:	4934      	ldr	r1, [pc, #208]	; (80041f8 <HAL_GPIO_Init+0x30c>)
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	089b      	lsrs	r3, r3, #2
 800412a:	3302      	adds	r3, #2
 800412c:	69ba      	ldr	r2, [r7, #24]
 800412e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004132:	4b3a      	ldr	r3, [pc, #232]	; (800421c <HAL_GPIO_Init+0x330>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	43db      	mvns	r3, r3
 800413c:	69ba      	ldr	r2, [r7, #24]
 800413e:	4013      	ands	r3, r2
 8004140:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d003      	beq.n	8004156 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800414e:	69ba      	ldr	r2, [r7, #24]
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	4313      	orrs	r3, r2
 8004154:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004156:	4a31      	ldr	r2, [pc, #196]	; (800421c <HAL_GPIO_Init+0x330>)
 8004158:	69bb      	ldr	r3, [r7, #24]
 800415a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800415c:	4b2f      	ldr	r3, [pc, #188]	; (800421c <HAL_GPIO_Init+0x330>)
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	43db      	mvns	r3, r3
 8004166:	69ba      	ldr	r2, [r7, #24]
 8004168:	4013      	ands	r3, r2
 800416a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004174:	2b00      	cmp	r3, #0
 8004176:	d003      	beq.n	8004180 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004178:	69ba      	ldr	r2, [r7, #24]
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	4313      	orrs	r3, r2
 800417e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004180:	4a26      	ldr	r2, [pc, #152]	; (800421c <HAL_GPIO_Init+0x330>)
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004186:	4b25      	ldr	r3, [pc, #148]	; (800421c <HAL_GPIO_Init+0x330>)
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	43db      	mvns	r3, r3
 8004190:	69ba      	ldr	r2, [r7, #24]
 8004192:	4013      	ands	r3, r2
 8004194:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d003      	beq.n	80041aa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80041a2:	69ba      	ldr	r2, [r7, #24]
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80041aa:	4a1c      	ldr	r2, [pc, #112]	; (800421c <HAL_GPIO_Init+0x330>)
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80041b0:	4b1a      	ldr	r3, [pc, #104]	; (800421c <HAL_GPIO_Init+0x330>)
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	43db      	mvns	r3, r3
 80041ba:	69ba      	ldr	r2, [r7, #24]
 80041bc:	4013      	ands	r3, r2
 80041be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d003      	beq.n	80041d4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80041cc:	69ba      	ldr	r2, [r7, #24]
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	4313      	orrs	r3, r2
 80041d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80041d4:	4a11      	ldr	r2, [pc, #68]	; (800421c <HAL_GPIO_Init+0x330>)
 80041d6:	69bb      	ldr	r3, [r7, #24]
 80041d8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	3301      	adds	r3, #1
 80041de:	61fb      	str	r3, [r7, #28]
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	2b0f      	cmp	r3, #15
 80041e4:	f67f ae90 	bls.w	8003f08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80041e8:	bf00      	nop
 80041ea:	3724      	adds	r7, #36	; 0x24
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr
 80041f4:	40023800 	.word	0x40023800
 80041f8:	40013800 	.word	0x40013800
 80041fc:	40020000 	.word	0x40020000
 8004200:	40020400 	.word	0x40020400
 8004204:	40020800 	.word	0x40020800
 8004208:	40020c00 	.word	0x40020c00
 800420c:	40021000 	.word	0x40021000
 8004210:	40021400 	.word	0x40021400
 8004214:	40021800 	.word	0x40021800
 8004218:	40021c00 	.word	0x40021c00
 800421c:	40013c00 	.word	0x40013c00

08004220 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	460b      	mov	r3, r1
 800422a:	807b      	strh	r3, [r7, #2]
 800422c:	4613      	mov	r3, r2
 800422e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004230:	787b      	ldrb	r3, [r7, #1]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d003      	beq.n	800423e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004236:	887a      	ldrh	r2, [r7, #2]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800423c:	e003      	b.n	8004246 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800423e:	887b      	ldrh	r3, [r7, #2]
 8004240:	041a      	lsls	r2, r3, #16
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	619a      	str	r2, [r3, #24]
}
 8004246:	bf00      	nop
 8004248:	370c      	adds	r7, #12
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr
	...

08004254 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b086      	sub	sp, #24
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d101      	bne.n	8004266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e25b      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	2b00      	cmp	r3, #0
 8004270:	d075      	beq.n	800435e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004272:	4ba3      	ldr	r3, [pc, #652]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	f003 030c 	and.w	r3, r3, #12
 800427a:	2b04      	cmp	r3, #4
 800427c:	d00c      	beq.n	8004298 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800427e:	4ba0      	ldr	r3, [pc, #640]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004286:	2b08      	cmp	r3, #8
 8004288:	d112      	bne.n	80042b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800428a:	4b9d      	ldr	r3, [pc, #628]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004292:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004296:	d10b      	bne.n	80042b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004298:	4b99      	ldr	r3, [pc, #612]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d05b      	beq.n	800435c <HAL_RCC_OscConfig+0x108>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d157      	bne.n	800435c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e236      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042b8:	d106      	bne.n	80042c8 <HAL_RCC_OscConfig+0x74>
 80042ba:	4b91      	ldr	r3, [pc, #580]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a90      	ldr	r2, [pc, #576]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80042c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042c4:	6013      	str	r3, [r2, #0]
 80042c6:	e01d      	b.n	8004304 <HAL_RCC_OscConfig+0xb0>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042d0:	d10c      	bne.n	80042ec <HAL_RCC_OscConfig+0x98>
 80042d2:	4b8b      	ldr	r3, [pc, #556]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a8a      	ldr	r2, [pc, #552]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80042d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042dc:	6013      	str	r3, [r2, #0]
 80042de:	4b88      	ldr	r3, [pc, #544]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a87      	ldr	r2, [pc, #540]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80042e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042e8:	6013      	str	r3, [r2, #0]
 80042ea:	e00b      	b.n	8004304 <HAL_RCC_OscConfig+0xb0>
 80042ec:	4b84      	ldr	r3, [pc, #528]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a83      	ldr	r2, [pc, #524]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80042f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042f6:	6013      	str	r3, [r2, #0]
 80042f8:	4b81      	ldr	r3, [pc, #516]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a80      	ldr	r2, [pc, #512]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80042fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004302:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d013      	beq.n	8004334 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800430c:	f7fe fd34 	bl	8002d78 <HAL_GetTick>
 8004310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004312:	e008      	b.n	8004326 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004314:	f7fe fd30 	bl	8002d78 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b64      	cmp	r3, #100	; 0x64
 8004320:	d901      	bls.n	8004326 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e1fb      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004326:	4b76      	ldr	r3, [pc, #472]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d0f0      	beq.n	8004314 <HAL_RCC_OscConfig+0xc0>
 8004332:	e014      	b.n	800435e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004334:	f7fe fd20 	bl	8002d78 <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800433a:	e008      	b.n	800434e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800433c:	f7fe fd1c 	bl	8002d78 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b64      	cmp	r3, #100	; 0x64
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e1e7      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800434e:	4b6c      	ldr	r3, [pc, #432]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d1f0      	bne.n	800433c <HAL_RCC_OscConfig+0xe8>
 800435a:	e000      	b.n	800435e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800435c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 0302 	and.w	r3, r3, #2
 8004366:	2b00      	cmp	r3, #0
 8004368:	d063      	beq.n	8004432 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800436a:	4b65      	ldr	r3, [pc, #404]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f003 030c 	and.w	r3, r3, #12
 8004372:	2b00      	cmp	r3, #0
 8004374:	d00b      	beq.n	800438e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004376:	4b62      	ldr	r3, [pc, #392]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800437e:	2b08      	cmp	r3, #8
 8004380:	d11c      	bne.n	80043bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004382:	4b5f      	ldr	r3, [pc, #380]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800438a:	2b00      	cmp	r3, #0
 800438c:	d116      	bne.n	80043bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800438e:	4b5c      	ldr	r3, [pc, #368]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 0302 	and.w	r3, r3, #2
 8004396:	2b00      	cmp	r3, #0
 8004398:	d005      	beq.n	80043a6 <HAL_RCC_OscConfig+0x152>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d001      	beq.n	80043a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e1bb      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043a6:	4b56      	ldr	r3, [pc, #344]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	00db      	lsls	r3, r3, #3
 80043b4:	4952      	ldr	r1, [pc, #328]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043ba:	e03a      	b.n	8004432 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d020      	beq.n	8004406 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043c4:	4b4f      	ldr	r3, [pc, #316]	; (8004504 <HAL_RCC_OscConfig+0x2b0>)
 80043c6:	2201      	movs	r2, #1
 80043c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ca:	f7fe fcd5 	bl	8002d78 <HAL_GetTick>
 80043ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043d0:	e008      	b.n	80043e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043d2:	f7fe fcd1 	bl	8002d78 <HAL_GetTick>
 80043d6:	4602      	mov	r2, r0
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	2b02      	cmp	r3, #2
 80043de:	d901      	bls.n	80043e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e19c      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043e4:	4b46      	ldr	r3, [pc, #280]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0302 	and.w	r3, r3, #2
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d0f0      	beq.n	80043d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043f0:	4b43      	ldr	r3, [pc, #268]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	691b      	ldr	r3, [r3, #16]
 80043fc:	00db      	lsls	r3, r3, #3
 80043fe:	4940      	ldr	r1, [pc, #256]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 8004400:	4313      	orrs	r3, r2
 8004402:	600b      	str	r3, [r1, #0]
 8004404:	e015      	b.n	8004432 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004406:	4b3f      	ldr	r3, [pc, #252]	; (8004504 <HAL_RCC_OscConfig+0x2b0>)
 8004408:	2200      	movs	r2, #0
 800440a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800440c:	f7fe fcb4 	bl	8002d78 <HAL_GetTick>
 8004410:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004412:	e008      	b.n	8004426 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004414:	f7fe fcb0 	bl	8002d78 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b02      	cmp	r3, #2
 8004420:	d901      	bls.n	8004426 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e17b      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004426:	4b36      	ldr	r3, [pc, #216]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 0302 	and.w	r3, r3, #2
 800442e:	2b00      	cmp	r3, #0
 8004430:	d1f0      	bne.n	8004414 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0308 	and.w	r3, r3, #8
 800443a:	2b00      	cmp	r3, #0
 800443c:	d030      	beq.n	80044a0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	695b      	ldr	r3, [r3, #20]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d016      	beq.n	8004474 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004446:	4b30      	ldr	r3, [pc, #192]	; (8004508 <HAL_RCC_OscConfig+0x2b4>)
 8004448:	2201      	movs	r2, #1
 800444a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800444c:	f7fe fc94 	bl	8002d78 <HAL_GetTick>
 8004450:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004452:	e008      	b.n	8004466 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004454:	f7fe fc90 	bl	8002d78 <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	2b02      	cmp	r3, #2
 8004460:	d901      	bls.n	8004466 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	e15b      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004466:	4b26      	ldr	r3, [pc, #152]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 8004468:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800446a:	f003 0302 	and.w	r3, r3, #2
 800446e:	2b00      	cmp	r3, #0
 8004470:	d0f0      	beq.n	8004454 <HAL_RCC_OscConfig+0x200>
 8004472:	e015      	b.n	80044a0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004474:	4b24      	ldr	r3, [pc, #144]	; (8004508 <HAL_RCC_OscConfig+0x2b4>)
 8004476:	2200      	movs	r2, #0
 8004478:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800447a:	f7fe fc7d 	bl	8002d78 <HAL_GetTick>
 800447e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004480:	e008      	b.n	8004494 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004482:	f7fe fc79 	bl	8002d78 <HAL_GetTick>
 8004486:	4602      	mov	r2, r0
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	2b02      	cmp	r3, #2
 800448e:	d901      	bls.n	8004494 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e144      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004494:	4b1a      	ldr	r3, [pc, #104]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 8004496:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004498:	f003 0302 	and.w	r3, r3, #2
 800449c:	2b00      	cmp	r3, #0
 800449e:	d1f0      	bne.n	8004482 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0304 	and.w	r3, r3, #4
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f000 80a0 	beq.w	80045ee <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044ae:	2300      	movs	r3, #0
 80044b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044b2:	4b13      	ldr	r3, [pc, #76]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80044b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d10f      	bne.n	80044de <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044be:	2300      	movs	r3, #0
 80044c0:	60bb      	str	r3, [r7, #8]
 80044c2:	4b0f      	ldr	r3, [pc, #60]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80044c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c6:	4a0e      	ldr	r2, [pc, #56]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80044c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044cc:	6413      	str	r3, [r2, #64]	; 0x40
 80044ce:	4b0c      	ldr	r3, [pc, #48]	; (8004500 <HAL_RCC_OscConfig+0x2ac>)
 80044d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044d6:	60bb      	str	r3, [r7, #8]
 80044d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044da:	2301      	movs	r3, #1
 80044dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044de:	4b0b      	ldr	r3, [pc, #44]	; (800450c <HAL_RCC_OscConfig+0x2b8>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d121      	bne.n	800452e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044ea:	4b08      	ldr	r3, [pc, #32]	; (800450c <HAL_RCC_OscConfig+0x2b8>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a07      	ldr	r2, [pc, #28]	; (800450c <HAL_RCC_OscConfig+0x2b8>)
 80044f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044f6:	f7fe fc3f 	bl	8002d78 <HAL_GetTick>
 80044fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044fc:	e011      	b.n	8004522 <HAL_RCC_OscConfig+0x2ce>
 80044fe:	bf00      	nop
 8004500:	40023800 	.word	0x40023800
 8004504:	42470000 	.word	0x42470000
 8004508:	42470e80 	.word	0x42470e80
 800450c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004510:	f7fe fc32 	bl	8002d78 <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b02      	cmp	r3, #2
 800451c:	d901      	bls.n	8004522 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e0fd      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004522:	4b81      	ldr	r3, [pc, #516]	; (8004728 <HAL_RCC_OscConfig+0x4d4>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800452a:	2b00      	cmp	r3, #0
 800452c:	d0f0      	beq.n	8004510 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	2b01      	cmp	r3, #1
 8004534:	d106      	bne.n	8004544 <HAL_RCC_OscConfig+0x2f0>
 8004536:	4b7d      	ldr	r3, [pc, #500]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800453a:	4a7c      	ldr	r2, [pc, #496]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 800453c:	f043 0301 	orr.w	r3, r3, #1
 8004540:	6713      	str	r3, [r2, #112]	; 0x70
 8004542:	e01c      	b.n	800457e <HAL_RCC_OscConfig+0x32a>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	2b05      	cmp	r3, #5
 800454a:	d10c      	bne.n	8004566 <HAL_RCC_OscConfig+0x312>
 800454c:	4b77      	ldr	r3, [pc, #476]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 800454e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004550:	4a76      	ldr	r2, [pc, #472]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004552:	f043 0304 	orr.w	r3, r3, #4
 8004556:	6713      	str	r3, [r2, #112]	; 0x70
 8004558:	4b74      	ldr	r3, [pc, #464]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 800455a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800455c:	4a73      	ldr	r2, [pc, #460]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 800455e:	f043 0301 	orr.w	r3, r3, #1
 8004562:	6713      	str	r3, [r2, #112]	; 0x70
 8004564:	e00b      	b.n	800457e <HAL_RCC_OscConfig+0x32a>
 8004566:	4b71      	ldr	r3, [pc, #452]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800456a:	4a70      	ldr	r2, [pc, #448]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 800456c:	f023 0301 	bic.w	r3, r3, #1
 8004570:	6713      	str	r3, [r2, #112]	; 0x70
 8004572:	4b6e      	ldr	r3, [pc, #440]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004576:	4a6d      	ldr	r2, [pc, #436]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004578:	f023 0304 	bic.w	r3, r3, #4
 800457c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d015      	beq.n	80045b2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004586:	f7fe fbf7 	bl	8002d78 <HAL_GetTick>
 800458a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800458c:	e00a      	b.n	80045a4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800458e:	f7fe fbf3 	bl	8002d78 <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	f241 3288 	movw	r2, #5000	; 0x1388
 800459c:	4293      	cmp	r3, r2
 800459e:	d901      	bls.n	80045a4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80045a0:	2303      	movs	r3, #3
 80045a2:	e0bc      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045a4:	4b61      	ldr	r3, [pc, #388]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80045a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045a8:	f003 0302 	and.w	r3, r3, #2
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d0ee      	beq.n	800458e <HAL_RCC_OscConfig+0x33a>
 80045b0:	e014      	b.n	80045dc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045b2:	f7fe fbe1 	bl	8002d78 <HAL_GetTick>
 80045b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045b8:	e00a      	b.n	80045d0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045ba:	f7fe fbdd 	bl	8002d78 <HAL_GetTick>
 80045be:	4602      	mov	r2, r0
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	1ad3      	subs	r3, r2, r3
 80045c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d901      	bls.n	80045d0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80045cc:	2303      	movs	r3, #3
 80045ce:	e0a6      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045d0:	4b56      	ldr	r3, [pc, #344]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80045d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045d4:	f003 0302 	and.w	r3, r3, #2
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d1ee      	bne.n	80045ba <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80045dc:	7dfb      	ldrb	r3, [r7, #23]
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d105      	bne.n	80045ee <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045e2:	4b52      	ldr	r3, [pc, #328]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80045e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e6:	4a51      	ldr	r2, [pc, #324]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80045e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045ec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	699b      	ldr	r3, [r3, #24]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	f000 8092 	beq.w	800471c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80045f8:	4b4c      	ldr	r3, [pc, #304]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	f003 030c 	and.w	r3, r3, #12
 8004600:	2b08      	cmp	r3, #8
 8004602:	d05c      	beq.n	80046be <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	699b      	ldr	r3, [r3, #24]
 8004608:	2b02      	cmp	r3, #2
 800460a:	d141      	bne.n	8004690 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800460c:	4b48      	ldr	r3, [pc, #288]	; (8004730 <HAL_RCC_OscConfig+0x4dc>)
 800460e:	2200      	movs	r2, #0
 8004610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004612:	f7fe fbb1 	bl	8002d78 <HAL_GetTick>
 8004616:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004618:	e008      	b.n	800462c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800461a:	f7fe fbad 	bl	8002d78 <HAL_GetTick>
 800461e:	4602      	mov	r2, r0
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	1ad3      	subs	r3, r2, r3
 8004624:	2b02      	cmp	r3, #2
 8004626:	d901      	bls.n	800462c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	e078      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800462c:	4b3f      	ldr	r3, [pc, #252]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1f0      	bne.n	800461a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	69da      	ldr	r2, [r3, #28]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	431a      	orrs	r2, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004646:	019b      	lsls	r3, r3, #6
 8004648:	431a      	orrs	r2, r3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800464e:	085b      	lsrs	r3, r3, #1
 8004650:	3b01      	subs	r3, #1
 8004652:	041b      	lsls	r3, r3, #16
 8004654:	431a      	orrs	r2, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800465a:	061b      	lsls	r3, r3, #24
 800465c:	4933      	ldr	r1, [pc, #204]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 800465e:	4313      	orrs	r3, r2
 8004660:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004662:	4b33      	ldr	r3, [pc, #204]	; (8004730 <HAL_RCC_OscConfig+0x4dc>)
 8004664:	2201      	movs	r2, #1
 8004666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004668:	f7fe fb86 	bl	8002d78 <HAL_GetTick>
 800466c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800466e:	e008      	b.n	8004682 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004670:	f7fe fb82 	bl	8002d78 <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	2b02      	cmp	r3, #2
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e04d      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004682:	4b2a      	ldr	r3, [pc, #168]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d0f0      	beq.n	8004670 <HAL_RCC_OscConfig+0x41c>
 800468e:	e045      	b.n	800471c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004690:	4b27      	ldr	r3, [pc, #156]	; (8004730 <HAL_RCC_OscConfig+0x4dc>)
 8004692:	2200      	movs	r2, #0
 8004694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004696:	f7fe fb6f 	bl	8002d78 <HAL_GetTick>
 800469a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800469c:	e008      	b.n	80046b0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800469e:	f7fe fb6b 	bl	8002d78 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d901      	bls.n	80046b0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e036      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046b0:	4b1e      	ldr	r3, [pc, #120]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d1f0      	bne.n	800469e <HAL_RCC_OscConfig+0x44a>
 80046bc:	e02e      	b.n	800471c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d101      	bne.n	80046ca <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e029      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80046ca:	4b18      	ldr	r3, [pc, #96]	; (800472c <HAL_RCC_OscConfig+0x4d8>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	69db      	ldr	r3, [r3, #28]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d11c      	bne.n	8004718 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d115      	bne.n	8004718 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80046f2:	4013      	ands	r3, r2
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d10d      	bne.n	8004718 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004706:	429a      	cmp	r2, r3
 8004708:	d106      	bne.n	8004718 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004714:	429a      	cmp	r2, r3
 8004716:	d001      	beq.n	800471c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e000      	b.n	800471e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3718      	adds	r7, #24
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	40007000 	.word	0x40007000
 800472c:	40023800 	.word	0x40023800
 8004730:	42470060 	.word	0x42470060

08004734 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d101      	bne.n	8004748 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e0cc      	b.n	80048e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004748:	4b68      	ldr	r3, [pc, #416]	; (80048ec <HAL_RCC_ClockConfig+0x1b8>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 030f 	and.w	r3, r3, #15
 8004750:	683a      	ldr	r2, [r7, #0]
 8004752:	429a      	cmp	r2, r3
 8004754:	d90c      	bls.n	8004770 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004756:	4b65      	ldr	r3, [pc, #404]	; (80048ec <HAL_RCC_ClockConfig+0x1b8>)
 8004758:	683a      	ldr	r2, [r7, #0]
 800475a:	b2d2      	uxtb	r2, r2
 800475c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800475e:	4b63      	ldr	r3, [pc, #396]	; (80048ec <HAL_RCC_ClockConfig+0x1b8>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 030f 	and.w	r3, r3, #15
 8004766:	683a      	ldr	r2, [r7, #0]
 8004768:	429a      	cmp	r2, r3
 800476a:	d001      	beq.n	8004770 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e0b8      	b.n	80048e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 0302 	and.w	r3, r3, #2
 8004778:	2b00      	cmp	r3, #0
 800477a:	d020      	beq.n	80047be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 0304 	and.w	r3, r3, #4
 8004784:	2b00      	cmp	r3, #0
 8004786:	d005      	beq.n	8004794 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004788:	4b59      	ldr	r3, [pc, #356]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	4a58      	ldr	r2, [pc, #352]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 800478e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004792:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0308 	and.w	r3, r3, #8
 800479c:	2b00      	cmp	r3, #0
 800479e:	d005      	beq.n	80047ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047a0:	4b53      	ldr	r3, [pc, #332]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	4a52      	ldr	r2, [pc, #328]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 80047a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80047aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047ac:	4b50      	ldr	r3, [pc, #320]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	494d      	ldr	r1, [pc, #308]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 80047ba:	4313      	orrs	r3, r2
 80047bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d044      	beq.n	8004854 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d107      	bne.n	80047e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047d2:	4b47      	ldr	r3, [pc, #284]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d119      	bne.n	8004812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e07f      	b.n	80048e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	d003      	beq.n	80047f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047ee:	2b03      	cmp	r3, #3
 80047f0:	d107      	bne.n	8004802 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047f2:	4b3f      	ldr	r3, [pc, #252]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d109      	bne.n	8004812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e06f      	b.n	80048e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004802:	4b3b      	ldr	r3, [pc, #236]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0302 	and.w	r3, r3, #2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e067      	b.n	80048e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004812:	4b37      	ldr	r3, [pc, #220]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	f023 0203 	bic.w	r2, r3, #3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	4934      	ldr	r1, [pc, #208]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004820:	4313      	orrs	r3, r2
 8004822:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004824:	f7fe faa8 	bl	8002d78 <HAL_GetTick>
 8004828:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800482a:	e00a      	b.n	8004842 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800482c:	f7fe faa4 	bl	8002d78 <HAL_GetTick>
 8004830:	4602      	mov	r2, r0
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	f241 3288 	movw	r2, #5000	; 0x1388
 800483a:	4293      	cmp	r3, r2
 800483c:	d901      	bls.n	8004842 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e04f      	b.n	80048e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004842:	4b2b      	ldr	r3, [pc, #172]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	f003 020c 	and.w	r2, r3, #12
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	429a      	cmp	r2, r3
 8004852:	d1eb      	bne.n	800482c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004854:	4b25      	ldr	r3, [pc, #148]	; (80048ec <HAL_RCC_ClockConfig+0x1b8>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 030f 	and.w	r3, r3, #15
 800485c:	683a      	ldr	r2, [r7, #0]
 800485e:	429a      	cmp	r2, r3
 8004860:	d20c      	bcs.n	800487c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004862:	4b22      	ldr	r3, [pc, #136]	; (80048ec <HAL_RCC_ClockConfig+0x1b8>)
 8004864:	683a      	ldr	r2, [r7, #0]
 8004866:	b2d2      	uxtb	r2, r2
 8004868:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800486a:	4b20      	ldr	r3, [pc, #128]	; (80048ec <HAL_RCC_ClockConfig+0x1b8>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 030f 	and.w	r3, r3, #15
 8004872:	683a      	ldr	r2, [r7, #0]
 8004874:	429a      	cmp	r2, r3
 8004876:	d001      	beq.n	800487c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e032      	b.n	80048e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0304 	and.w	r3, r3, #4
 8004884:	2b00      	cmp	r3, #0
 8004886:	d008      	beq.n	800489a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004888:	4b19      	ldr	r3, [pc, #100]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	4916      	ldr	r1, [pc, #88]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004896:	4313      	orrs	r3, r2
 8004898:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0308 	and.w	r3, r3, #8
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d009      	beq.n	80048ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048a6:	4b12      	ldr	r3, [pc, #72]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	691b      	ldr	r3, [r3, #16]
 80048b2:	00db      	lsls	r3, r3, #3
 80048b4:	490e      	ldr	r1, [pc, #56]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 80048b6:	4313      	orrs	r3, r2
 80048b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80048ba:	f000 f821 	bl	8004900 <HAL_RCC_GetSysClockFreq>
 80048be:	4601      	mov	r1, r0
 80048c0:	4b0b      	ldr	r3, [pc, #44]	; (80048f0 <HAL_RCC_ClockConfig+0x1bc>)
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	091b      	lsrs	r3, r3, #4
 80048c6:	f003 030f 	and.w	r3, r3, #15
 80048ca:	4a0a      	ldr	r2, [pc, #40]	; (80048f4 <HAL_RCC_ClockConfig+0x1c0>)
 80048cc:	5cd3      	ldrb	r3, [r2, r3]
 80048ce:	fa21 f303 	lsr.w	r3, r1, r3
 80048d2:	4a09      	ldr	r2, [pc, #36]	; (80048f8 <HAL_RCC_ClockConfig+0x1c4>)
 80048d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80048d6:	4b09      	ldr	r3, [pc, #36]	; (80048fc <HAL_RCC_ClockConfig+0x1c8>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4618      	mov	r0, r3
 80048dc:	f7fe fa08 	bl	8002cf0 <HAL_InitTick>

  return HAL_OK;
 80048e0:	2300      	movs	r3, #0
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3710      	adds	r7, #16
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop
 80048ec:	40023c00 	.word	0x40023c00
 80048f0:	40023800 	.word	0x40023800
 80048f4:	08009a0c 	.word	0x08009a0c
 80048f8:	20000018 	.word	0x20000018
 80048fc:	20000020 	.word	0x20000020

08004900 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004900:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004906:	2300      	movs	r3, #0
 8004908:	607b      	str	r3, [r7, #4]
 800490a:	2300      	movs	r3, #0
 800490c:	60fb      	str	r3, [r7, #12]
 800490e:	2300      	movs	r3, #0
 8004910:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004912:	2300      	movs	r3, #0
 8004914:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004916:	4b63      	ldr	r3, [pc, #396]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004918:	689b      	ldr	r3, [r3, #8]
 800491a:	f003 030c 	and.w	r3, r3, #12
 800491e:	2b04      	cmp	r3, #4
 8004920:	d007      	beq.n	8004932 <HAL_RCC_GetSysClockFreq+0x32>
 8004922:	2b08      	cmp	r3, #8
 8004924:	d008      	beq.n	8004938 <HAL_RCC_GetSysClockFreq+0x38>
 8004926:	2b00      	cmp	r3, #0
 8004928:	f040 80b4 	bne.w	8004a94 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800492c:	4b5e      	ldr	r3, [pc, #376]	; (8004aa8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800492e:	60bb      	str	r3, [r7, #8]
       break;
 8004930:	e0b3      	b.n	8004a9a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004932:	4b5e      	ldr	r3, [pc, #376]	; (8004aac <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004934:	60bb      	str	r3, [r7, #8]
      break;
 8004936:	e0b0      	b.n	8004a9a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004938:	4b5a      	ldr	r3, [pc, #360]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004940:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004942:	4b58      	ldr	r3, [pc, #352]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800494a:	2b00      	cmp	r3, #0
 800494c:	d04a      	beq.n	80049e4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800494e:	4b55      	ldr	r3, [pc, #340]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	099b      	lsrs	r3, r3, #6
 8004954:	f04f 0400 	mov.w	r4, #0
 8004958:	f240 11ff 	movw	r1, #511	; 0x1ff
 800495c:	f04f 0200 	mov.w	r2, #0
 8004960:	ea03 0501 	and.w	r5, r3, r1
 8004964:	ea04 0602 	and.w	r6, r4, r2
 8004968:	4629      	mov	r1, r5
 800496a:	4632      	mov	r2, r6
 800496c:	f04f 0300 	mov.w	r3, #0
 8004970:	f04f 0400 	mov.w	r4, #0
 8004974:	0154      	lsls	r4, r2, #5
 8004976:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800497a:	014b      	lsls	r3, r1, #5
 800497c:	4619      	mov	r1, r3
 800497e:	4622      	mov	r2, r4
 8004980:	1b49      	subs	r1, r1, r5
 8004982:	eb62 0206 	sbc.w	r2, r2, r6
 8004986:	f04f 0300 	mov.w	r3, #0
 800498a:	f04f 0400 	mov.w	r4, #0
 800498e:	0194      	lsls	r4, r2, #6
 8004990:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004994:	018b      	lsls	r3, r1, #6
 8004996:	1a5b      	subs	r3, r3, r1
 8004998:	eb64 0402 	sbc.w	r4, r4, r2
 800499c:	f04f 0100 	mov.w	r1, #0
 80049a0:	f04f 0200 	mov.w	r2, #0
 80049a4:	00e2      	lsls	r2, r4, #3
 80049a6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80049aa:	00d9      	lsls	r1, r3, #3
 80049ac:	460b      	mov	r3, r1
 80049ae:	4614      	mov	r4, r2
 80049b0:	195b      	adds	r3, r3, r5
 80049b2:	eb44 0406 	adc.w	r4, r4, r6
 80049b6:	f04f 0100 	mov.w	r1, #0
 80049ba:	f04f 0200 	mov.w	r2, #0
 80049be:	0262      	lsls	r2, r4, #9
 80049c0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80049c4:	0259      	lsls	r1, r3, #9
 80049c6:	460b      	mov	r3, r1
 80049c8:	4614      	mov	r4, r2
 80049ca:	4618      	mov	r0, r3
 80049cc:	4621      	mov	r1, r4
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f04f 0400 	mov.w	r4, #0
 80049d4:	461a      	mov	r2, r3
 80049d6:	4623      	mov	r3, r4
 80049d8:	f7fc f936 	bl	8000c48 <__aeabi_uldivmod>
 80049dc:	4603      	mov	r3, r0
 80049de:	460c      	mov	r4, r1
 80049e0:	60fb      	str	r3, [r7, #12]
 80049e2:	e049      	b.n	8004a78 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049e4:	4b2f      	ldr	r3, [pc, #188]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	099b      	lsrs	r3, r3, #6
 80049ea:	f04f 0400 	mov.w	r4, #0
 80049ee:	f240 11ff 	movw	r1, #511	; 0x1ff
 80049f2:	f04f 0200 	mov.w	r2, #0
 80049f6:	ea03 0501 	and.w	r5, r3, r1
 80049fa:	ea04 0602 	and.w	r6, r4, r2
 80049fe:	4629      	mov	r1, r5
 8004a00:	4632      	mov	r2, r6
 8004a02:	f04f 0300 	mov.w	r3, #0
 8004a06:	f04f 0400 	mov.w	r4, #0
 8004a0a:	0154      	lsls	r4, r2, #5
 8004a0c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004a10:	014b      	lsls	r3, r1, #5
 8004a12:	4619      	mov	r1, r3
 8004a14:	4622      	mov	r2, r4
 8004a16:	1b49      	subs	r1, r1, r5
 8004a18:	eb62 0206 	sbc.w	r2, r2, r6
 8004a1c:	f04f 0300 	mov.w	r3, #0
 8004a20:	f04f 0400 	mov.w	r4, #0
 8004a24:	0194      	lsls	r4, r2, #6
 8004a26:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004a2a:	018b      	lsls	r3, r1, #6
 8004a2c:	1a5b      	subs	r3, r3, r1
 8004a2e:	eb64 0402 	sbc.w	r4, r4, r2
 8004a32:	f04f 0100 	mov.w	r1, #0
 8004a36:	f04f 0200 	mov.w	r2, #0
 8004a3a:	00e2      	lsls	r2, r4, #3
 8004a3c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004a40:	00d9      	lsls	r1, r3, #3
 8004a42:	460b      	mov	r3, r1
 8004a44:	4614      	mov	r4, r2
 8004a46:	195b      	adds	r3, r3, r5
 8004a48:	eb44 0406 	adc.w	r4, r4, r6
 8004a4c:	f04f 0100 	mov.w	r1, #0
 8004a50:	f04f 0200 	mov.w	r2, #0
 8004a54:	02a2      	lsls	r2, r4, #10
 8004a56:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004a5a:	0299      	lsls	r1, r3, #10
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	4614      	mov	r4, r2
 8004a60:	4618      	mov	r0, r3
 8004a62:	4621      	mov	r1, r4
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f04f 0400 	mov.w	r4, #0
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	4623      	mov	r3, r4
 8004a6e:	f7fc f8eb 	bl	8000c48 <__aeabi_uldivmod>
 8004a72:	4603      	mov	r3, r0
 8004a74:	460c      	mov	r4, r1
 8004a76:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004a78:	4b0a      	ldr	r3, [pc, #40]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	0c1b      	lsrs	r3, r3, #16
 8004a7e:	f003 0303 	and.w	r3, r3, #3
 8004a82:	3301      	adds	r3, #1
 8004a84:	005b      	lsls	r3, r3, #1
 8004a86:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004a88:	68fa      	ldr	r2, [r7, #12]
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a90:	60bb      	str	r3, [r7, #8]
      break;
 8004a92:	e002      	b.n	8004a9a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a94:	4b04      	ldr	r3, [pc, #16]	; (8004aa8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004a96:	60bb      	str	r3, [r7, #8]
      break;
 8004a98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a9a:	68bb      	ldr	r3, [r7, #8]
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3714      	adds	r7, #20
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004aa4:	40023800 	.word	0x40023800
 8004aa8:	00f42400 	.word	0x00f42400
 8004aac:	007a1200 	.word	0x007a1200

08004ab0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ab4:	4b03      	ldr	r3, [pc, #12]	; (8004ac4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop
 8004ac4:	20000018 	.word	0x20000018

08004ac8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004acc:	f7ff fff0 	bl	8004ab0 <HAL_RCC_GetHCLKFreq>
 8004ad0:	4601      	mov	r1, r0
 8004ad2:	4b05      	ldr	r3, [pc, #20]	; (8004ae8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	0a9b      	lsrs	r3, r3, #10
 8004ad8:	f003 0307 	and.w	r3, r3, #7
 8004adc:	4a03      	ldr	r2, [pc, #12]	; (8004aec <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ade:	5cd3      	ldrb	r3, [r2, r3]
 8004ae0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	40023800 	.word	0x40023800
 8004aec:	08009a1c 	.word	0x08009a1c

08004af0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004af4:	f7ff ffdc 	bl	8004ab0 <HAL_RCC_GetHCLKFreq>
 8004af8:	4601      	mov	r1, r0
 8004afa:	4b05      	ldr	r3, [pc, #20]	; (8004b10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	0b5b      	lsrs	r3, r3, #13
 8004b00:	f003 0307 	and.w	r3, r3, #7
 8004b04:	4a03      	ldr	r2, [pc, #12]	; (8004b14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b06:	5cd3      	ldrb	r3, [r2, r3]
 8004b08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	40023800 	.word	0x40023800
 8004b14:	08009a1c 	.word	0x08009a1c

08004b18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b082      	sub	sp, #8
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d101      	bne.n	8004b2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e01d      	b.n	8004b66 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d106      	bne.n	8004b44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f7fd faea 	bl	8002118 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2202      	movs	r2, #2
 8004b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	3304      	adds	r3, #4
 8004b54:	4619      	mov	r1, r3
 8004b56:	4610      	mov	r0, r2
 8004b58:	f000 fcc2 	bl	80054e0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3708      	adds	r7, #8
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}

08004b6e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b6e:	b480      	push	{r7}
 8004b70:	b085      	sub	sp, #20
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	68da      	ldr	r2, [r3, #12]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f042 0201 	orr.w	r2, r2, #1
 8004b84:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	f003 0307 	and.w	r3, r3, #7
 8004b90:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2b06      	cmp	r3, #6
 8004b96:	d007      	beq.n	8004ba8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f042 0201 	orr.w	r2, r2, #1
 8004ba6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ba8:	2300      	movs	r3, #0
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3714      	adds	r7, #20
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr

08004bb6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004bb6:	b580      	push	{r7, lr}
 8004bb8:	b082      	sub	sp, #8
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d101      	bne.n	8004bc8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e01d      	b.n	8004c04 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d106      	bne.n	8004be2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 f815 	bl	8004c0c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2202      	movs	r2, #2
 8004be6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	3304      	adds	r3, #4
 8004bf2:	4619      	mov	r1, r3
 8004bf4:	4610      	mov	r0, r2
 8004bf6:	f000 fc73 	bl	80054e0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3708      	adds	r7, #8
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b083      	sub	sp, #12
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c14:	bf00      	nop
 8004c16:	370c      	adds	r7, #12
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	6839      	ldr	r1, [r7, #0]
 8004c32:	4618      	mov	r0, r3
 8004c34:	f001 f868 	bl	8005d08 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a15      	ldr	r2, [pc, #84]	; (8004c94 <HAL_TIM_PWM_Start+0x74>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d004      	beq.n	8004c4c <HAL_TIM_PWM_Start+0x2c>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a14      	ldr	r2, [pc, #80]	; (8004c98 <HAL_TIM_PWM_Start+0x78>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d101      	bne.n	8004c50 <HAL_TIM_PWM_Start+0x30>
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e000      	b.n	8004c52 <HAL_TIM_PWM_Start+0x32>
 8004c50:	2300      	movs	r3, #0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d007      	beq.n	8004c66 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f003 0307 	and.w	r3, r3, #7
 8004c70:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2b06      	cmp	r3, #6
 8004c76:	d007      	beq.n	8004c88 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f042 0201 	orr.w	r2, r2, #1
 8004c86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3710      	adds	r7, #16
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	40010000 	.word	0x40010000
 8004c98:	40010400 	.word	0x40010400

08004c9c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b082      	sub	sp, #8
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d101      	bne.n	8004cae <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e01d      	b.n	8004cea <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d106      	bne.n	8004cc8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f000 f815 	bl	8004cf2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2202      	movs	r2, #2
 8004ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	3304      	adds	r3, #4
 8004cd8:	4619      	mov	r1, r3
 8004cda:	4610      	mov	r0, r2
 8004cdc:	f000 fc00 	bl	80054e0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3708      	adds	r7, #8
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004cf2:	b480      	push	{r7}
 8004cf4:	b083      	sub	sp, #12
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004cfa:	bf00      	nop
 8004cfc:	370c      	adds	r7, #12
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
	...

08004d08 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	2b0c      	cmp	r3, #12
 8004d16:	d841      	bhi.n	8004d9c <HAL_TIM_IC_Start_IT+0x94>
 8004d18:	a201      	add	r2, pc, #4	; (adr r2, 8004d20 <HAL_TIM_IC_Start_IT+0x18>)
 8004d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d1e:	bf00      	nop
 8004d20:	08004d55 	.word	0x08004d55
 8004d24:	08004d9d 	.word	0x08004d9d
 8004d28:	08004d9d 	.word	0x08004d9d
 8004d2c:	08004d9d 	.word	0x08004d9d
 8004d30:	08004d67 	.word	0x08004d67
 8004d34:	08004d9d 	.word	0x08004d9d
 8004d38:	08004d9d 	.word	0x08004d9d
 8004d3c:	08004d9d 	.word	0x08004d9d
 8004d40:	08004d79 	.word	0x08004d79
 8004d44:	08004d9d 	.word	0x08004d9d
 8004d48:	08004d9d 	.word	0x08004d9d
 8004d4c:	08004d9d 	.word	0x08004d9d
 8004d50:	08004d8b 	.word	0x08004d8b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68da      	ldr	r2, [r3, #12]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f042 0202 	orr.w	r2, r2, #2
 8004d62:	60da      	str	r2, [r3, #12]
      break;
 8004d64:	e01b      	b.n	8004d9e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	68da      	ldr	r2, [r3, #12]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f042 0204 	orr.w	r2, r2, #4
 8004d74:	60da      	str	r2, [r3, #12]
      break;
 8004d76:	e012      	b.n	8004d9e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	68da      	ldr	r2, [r3, #12]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f042 0208 	orr.w	r2, r2, #8
 8004d86:	60da      	str	r2, [r3, #12]
      break;
 8004d88:	e009      	b.n	8004d9e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68da      	ldr	r2, [r3, #12]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f042 0210 	orr.w	r2, r2, #16
 8004d98:	60da      	str	r2, [r3, #12]
      break;
 8004d9a:	e000      	b.n	8004d9e <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8004d9c:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2201      	movs	r2, #1
 8004da4:	6839      	ldr	r1, [r7, #0]
 8004da6:	4618      	mov	r0, r3
 8004da8:	f000 ffae 	bl	8005d08 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	f003 0307 	and.w	r3, r3, #7
 8004db6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2b06      	cmp	r3, #6
 8004dbc:	d007      	beq.n	8004dce <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f042 0201 	orr.w	r2, r2, #1
 8004dcc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3710      	adds	r7, #16
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	691b      	ldr	r3, [r3, #16]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d122      	bne.n	8004e34 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	f003 0302 	and.w	r3, r3, #2
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d11b      	bne.n	8004e34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f06f 0202 	mvn.w	r2, #2
 8004e04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	699b      	ldr	r3, [r3, #24]
 8004e12:	f003 0303 	and.w	r3, r3, #3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d003      	beq.n	8004e22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f7fd fcaa 	bl	8002774 <HAL_TIM_IC_CaptureCallback>
 8004e20:	e005      	b.n	8004e2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 fb3e 	bl	80054a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 fb45 	bl	80054b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	691b      	ldr	r3, [r3, #16]
 8004e3a:	f003 0304 	and.w	r3, r3, #4
 8004e3e:	2b04      	cmp	r3, #4
 8004e40:	d122      	bne.n	8004e88 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	f003 0304 	and.w	r3, r3, #4
 8004e4c:	2b04      	cmp	r3, #4
 8004e4e:	d11b      	bne.n	8004e88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f06f 0204 	mvn.w	r2, #4
 8004e58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2202      	movs	r2, #2
 8004e5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	699b      	ldr	r3, [r3, #24]
 8004e66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d003      	beq.n	8004e76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f7fd fc80 	bl	8002774 <HAL_TIM_IC_CaptureCallback>
 8004e74:	e005      	b.n	8004e82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f000 fb14 	bl	80054a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f000 fb1b 	bl	80054b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	f003 0308 	and.w	r3, r3, #8
 8004e92:	2b08      	cmp	r3, #8
 8004e94:	d122      	bne.n	8004edc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	f003 0308 	and.w	r3, r3, #8
 8004ea0:	2b08      	cmp	r3, #8
 8004ea2:	d11b      	bne.n	8004edc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f06f 0208 	mvn.w	r2, #8
 8004eac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2204      	movs	r2, #4
 8004eb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	69db      	ldr	r3, [r3, #28]
 8004eba:	f003 0303 	and.w	r3, r3, #3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d003      	beq.n	8004eca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f7fd fc56 	bl	8002774 <HAL_TIM_IC_CaptureCallback>
 8004ec8:	e005      	b.n	8004ed6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 faea 	bl	80054a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f000 faf1 	bl	80054b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	f003 0310 	and.w	r3, r3, #16
 8004ee6:	2b10      	cmp	r3, #16
 8004ee8:	d122      	bne.n	8004f30 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	f003 0310 	and.w	r3, r3, #16
 8004ef4:	2b10      	cmp	r3, #16
 8004ef6:	d11b      	bne.n	8004f30 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f06f 0210 	mvn.w	r2, #16
 8004f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2208      	movs	r2, #8
 8004f06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	69db      	ldr	r3, [r3, #28]
 8004f0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d003      	beq.n	8004f1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f7fd fc2c 	bl	8002774 <HAL_TIM_IC_CaptureCallback>
 8004f1c:	e005      	b.n	8004f2a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 fac0 	bl	80054a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	f000 fac7 	bl	80054b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	f003 0301 	and.w	r3, r3, #1
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d10e      	bne.n	8004f5c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	f003 0301 	and.w	r3, r3, #1
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d107      	bne.n	8004f5c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f06f 0201 	mvn.w	r2, #1
 8004f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f7fd fbac 	bl	80026b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f66:	2b80      	cmp	r3, #128	; 0x80
 8004f68:	d10e      	bne.n	8004f88 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f74:	2b80      	cmp	r3, #128	; 0x80
 8004f76:	d107      	bne.n	8004f88 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 ffe8 	bl	8005f58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f92:	2b40      	cmp	r3, #64	; 0x40
 8004f94:	d10e      	bne.n	8004fb4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fa0:	2b40      	cmp	r3, #64	; 0x40
 8004fa2:	d107      	bne.n	8004fb4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004fac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 fa8c 	bl	80054cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	691b      	ldr	r3, [r3, #16]
 8004fba:	f003 0320 	and.w	r3, r3, #32
 8004fbe:	2b20      	cmp	r3, #32
 8004fc0:	d10e      	bne.n	8004fe0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68db      	ldr	r3, [r3, #12]
 8004fc8:	f003 0320 	and.w	r3, r3, #32
 8004fcc:	2b20      	cmp	r3, #32
 8004fce:	d107      	bne.n	8004fe0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f06f 0220 	mvn.w	r2, #32
 8004fd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 ffb2 	bl	8005f44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004fe0:	bf00      	nop
 8004fe2:	3708      	adds	r7, #8
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d101      	bne.n	8005002 <HAL_TIM_IC_ConfigChannel+0x1a>
 8004ffe:	2302      	movs	r3, #2
 8005000:	e08a      	b.n	8005118 <HAL_TIM_IC_ConfigChannel+0x130>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2201      	movs	r2, #1
 8005006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2202      	movs	r2, #2
 800500e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d11b      	bne.n	8005050 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6818      	ldr	r0, [r3, #0]
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	6819      	ldr	r1, [r3, #0]
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	685a      	ldr	r2, [r3, #4]
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	f000 fcaa 	bl	8005980 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	699a      	ldr	r2, [r3, #24]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f022 020c 	bic.w	r2, r2, #12
 800503a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	6999      	ldr	r1, [r3, #24]
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	689a      	ldr	r2, [r3, #8]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	430a      	orrs	r2, r1
 800504c:	619a      	str	r2, [r3, #24]
 800504e:	e05a      	b.n	8005106 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b04      	cmp	r3, #4
 8005054:	d11c      	bne.n	8005090 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6818      	ldr	r0, [r3, #0]
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	6819      	ldr	r1, [r3, #0]
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	685a      	ldr	r2, [r3, #4]
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	f000 fd2e 	bl	8005ac6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	699a      	ldr	r2, [r3, #24]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005078:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	6999      	ldr	r1, [r3, #24]
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	021a      	lsls	r2, r3, #8
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	430a      	orrs	r2, r1
 800508c:	619a      	str	r2, [r3, #24]
 800508e:	e03a      	b.n	8005106 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2b08      	cmp	r3, #8
 8005094:	d11b      	bne.n	80050ce <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6818      	ldr	r0, [r3, #0]
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	6819      	ldr	r1, [r3, #0]
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	685a      	ldr	r2, [r3, #4]
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	f000 fd7b 	bl	8005ba0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	69da      	ldr	r2, [r3, #28]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f022 020c 	bic.w	r2, r2, #12
 80050b8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	69d9      	ldr	r1, [r3, #28]
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	689a      	ldr	r2, [r3, #8]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	430a      	orrs	r2, r1
 80050ca:	61da      	str	r2, [r3, #28]
 80050cc:	e01b      	b.n	8005106 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6818      	ldr	r0, [r3, #0]
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	6819      	ldr	r1, [r3, #0]
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	685a      	ldr	r2, [r3, #4]
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	f000 fd9b 	bl	8005c18 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	69da      	ldr	r2, [r3, #28]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80050f0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	69d9      	ldr	r1, [r3, #28]
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	021a      	lsls	r2, r3, #8
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	430a      	orrs	r2, r1
 8005104:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2201      	movs	r2, #1
 800510a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2200      	movs	r2, #0
 8005112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005116:	2300      	movs	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	3710      	adds	r7, #16
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	60f8      	str	r0, [r7, #12]
 8005128:	60b9      	str	r1, [r7, #8]
 800512a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005132:	2b01      	cmp	r3, #1
 8005134:	d101      	bne.n	800513a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005136:	2302      	movs	r3, #2
 8005138:	e0b4      	b.n	80052a4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2201      	movs	r2, #1
 800513e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2202      	movs	r2, #2
 8005146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2b0c      	cmp	r3, #12
 800514e:	f200 809f 	bhi.w	8005290 <HAL_TIM_PWM_ConfigChannel+0x170>
 8005152:	a201      	add	r2, pc, #4	; (adr r2, 8005158 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005158:	0800518d 	.word	0x0800518d
 800515c:	08005291 	.word	0x08005291
 8005160:	08005291 	.word	0x08005291
 8005164:	08005291 	.word	0x08005291
 8005168:	080051cd 	.word	0x080051cd
 800516c:	08005291 	.word	0x08005291
 8005170:	08005291 	.word	0x08005291
 8005174:	08005291 	.word	0x08005291
 8005178:	0800520f 	.word	0x0800520f
 800517c:	08005291 	.word	0x08005291
 8005180:	08005291 	.word	0x08005291
 8005184:	08005291 	.word	0x08005291
 8005188:	0800524f 	.word	0x0800524f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	68b9      	ldr	r1, [r7, #8]
 8005192:	4618      	mov	r0, r3
 8005194:	f000 fa44 	bl	8005620 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	699a      	ldr	r2, [r3, #24]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f042 0208 	orr.w	r2, r2, #8
 80051a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	699a      	ldr	r2, [r3, #24]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f022 0204 	bic.w	r2, r2, #4
 80051b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	6999      	ldr	r1, [r3, #24]
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	691a      	ldr	r2, [r3, #16]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	430a      	orrs	r2, r1
 80051c8:	619a      	str	r2, [r3, #24]
      break;
 80051ca:	e062      	b.n	8005292 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68b9      	ldr	r1, [r7, #8]
 80051d2:	4618      	mov	r0, r3
 80051d4:	f000 fa94 	bl	8005700 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	699a      	ldr	r2, [r3, #24]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80051e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	699a      	ldr	r2, [r3, #24]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	6999      	ldr	r1, [r3, #24]
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	021a      	lsls	r2, r3, #8
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	430a      	orrs	r2, r1
 800520a:	619a      	str	r2, [r3, #24]
      break;
 800520c:	e041      	b.n	8005292 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68b9      	ldr	r1, [r7, #8]
 8005214:	4618      	mov	r0, r3
 8005216:	f000 fae9 	bl	80057ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	69da      	ldr	r2, [r3, #28]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f042 0208 	orr.w	r2, r2, #8
 8005228:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	69da      	ldr	r2, [r3, #28]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f022 0204 	bic.w	r2, r2, #4
 8005238:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	69d9      	ldr	r1, [r3, #28]
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	691a      	ldr	r2, [r3, #16]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	430a      	orrs	r2, r1
 800524a:	61da      	str	r2, [r3, #28]
      break;
 800524c:	e021      	b.n	8005292 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68b9      	ldr	r1, [r7, #8]
 8005254:	4618      	mov	r0, r3
 8005256:	f000 fb3d 	bl	80058d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	69da      	ldr	r2, [r3, #28]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005268:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	69da      	ldr	r2, [r3, #28]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005278:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	69d9      	ldr	r1, [r3, #28]
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	691b      	ldr	r3, [r3, #16]
 8005284:	021a      	lsls	r2, r3, #8
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	430a      	orrs	r2, r1
 800528c:	61da      	str	r2, [r3, #28]
      break;
 800528e:	e000      	b.n	8005292 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005290:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2201      	movs	r2, #1
 8005296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052a2:	2300      	movs	r3, #0
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3710      	adds	r7, #16
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
 80052b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d101      	bne.n	80052c4 <HAL_TIM_ConfigClockSource+0x18>
 80052c0:	2302      	movs	r3, #2
 80052c2:	e0a6      	b.n	8005412 <HAL_TIM_ConfigClockSource+0x166>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2202      	movs	r2, #2
 80052d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80052e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80052ea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	68fa      	ldr	r2, [r7, #12]
 80052f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2b40      	cmp	r3, #64	; 0x40
 80052fa:	d067      	beq.n	80053cc <HAL_TIM_ConfigClockSource+0x120>
 80052fc:	2b40      	cmp	r3, #64	; 0x40
 80052fe:	d80b      	bhi.n	8005318 <HAL_TIM_ConfigClockSource+0x6c>
 8005300:	2b10      	cmp	r3, #16
 8005302:	d073      	beq.n	80053ec <HAL_TIM_ConfigClockSource+0x140>
 8005304:	2b10      	cmp	r3, #16
 8005306:	d802      	bhi.n	800530e <HAL_TIM_ConfigClockSource+0x62>
 8005308:	2b00      	cmp	r3, #0
 800530a:	d06f      	beq.n	80053ec <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800530c:	e078      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800530e:	2b20      	cmp	r3, #32
 8005310:	d06c      	beq.n	80053ec <HAL_TIM_ConfigClockSource+0x140>
 8005312:	2b30      	cmp	r3, #48	; 0x30
 8005314:	d06a      	beq.n	80053ec <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005316:	e073      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005318:	2b70      	cmp	r3, #112	; 0x70
 800531a:	d00d      	beq.n	8005338 <HAL_TIM_ConfigClockSource+0x8c>
 800531c:	2b70      	cmp	r3, #112	; 0x70
 800531e:	d804      	bhi.n	800532a <HAL_TIM_ConfigClockSource+0x7e>
 8005320:	2b50      	cmp	r3, #80	; 0x50
 8005322:	d033      	beq.n	800538c <HAL_TIM_ConfigClockSource+0xe0>
 8005324:	2b60      	cmp	r3, #96	; 0x60
 8005326:	d041      	beq.n	80053ac <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005328:	e06a      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800532a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800532e:	d066      	beq.n	80053fe <HAL_TIM_ConfigClockSource+0x152>
 8005330:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005334:	d017      	beq.n	8005366 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005336:	e063      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6818      	ldr	r0, [r3, #0]
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	6899      	ldr	r1, [r3, #8]
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	685a      	ldr	r2, [r3, #4]
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	68db      	ldr	r3, [r3, #12]
 8005348:	f000 fcbe 	bl	8005cc8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800535a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	68fa      	ldr	r2, [r7, #12]
 8005362:	609a      	str	r2, [r3, #8]
      break;
 8005364:	e04c      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6818      	ldr	r0, [r3, #0]
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	6899      	ldr	r1, [r3, #8]
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	685a      	ldr	r2, [r3, #4]
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	f000 fca7 	bl	8005cc8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	689a      	ldr	r2, [r3, #8]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005388:	609a      	str	r2, [r3, #8]
      break;
 800538a:	e039      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6818      	ldr	r0, [r3, #0]
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	6859      	ldr	r1, [r3, #4]
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	461a      	mov	r2, r3
 800539a:	f000 fb65 	bl	8005a68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2150      	movs	r1, #80	; 0x50
 80053a4:	4618      	mov	r0, r3
 80053a6:	f000 fc74 	bl	8005c92 <TIM_ITRx_SetConfig>
      break;
 80053aa:	e029      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6818      	ldr	r0, [r3, #0]
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	6859      	ldr	r1, [r3, #4]
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	461a      	mov	r2, r3
 80053ba:	f000 fbc1 	bl	8005b40 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	2160      	movs	r1, #96	; 0x60
 80053c4:	4618      	mov	r0, r3
 80053c6:	f000 fc64 	bl	8005c92 <TIM_ITRx_SetConfig>
      break;
 80053ca:	e019      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6818      	ldr	r0, [r3, #0]
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	6859      	ldr	r1, [r3, #4]
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	461a      	mov	r2, r3
 80053da:	f000 fb45 	bl	8005a68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	2140      	movs	r1, #64	; 0x40
 80053e4:	4618      	mov	r0, r3
 80053e6:	f000 fc54 	bl	8005c92 <TIM_ITRx_SetConfig>
      break;
 80053ea:	e009      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4619      	mov	r1, r3
 80053f6:	4610      	mov	r0, r2
 80053f8:	f000 fc4b 	bl	8005c92 <TIM_ITRx_SetConfig>
      break;
 80053fc:	e000      	b.n	8005400 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80053fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3710      	adds	r7, #16
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}
	...

0800541c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800541c:	b480      	push	{r7}
 800541e:	b085      	sub	sp, #20
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005426:	2300      	movs	r3, #0
 8005428:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	2b0c      	cmp	r3, #12
 800542e:	d831      	bhi.n	8005494 <HAL_TIM_ReadCapturedValue+0x78>
 8005430:	a201      	add	r2, pc, #4	; (adr r2, 8005438 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005436:	bf00      	nop
 8005438:	0800546d 	.word	0x0800546d
 800543c:	08005495 	.word	0x08005495
 8005440:	08005495 	.word	0x08005495
 8005444:	08005495 	.word	0x08005495
 8005448:	08005477 	.word	0x08005477
 800544c:	08005495 	.word	0x08005495
 8005450:	08005495 	.word	0x08005495
 8005454:	08005495 	.word	0x08005495
 8005458:	08005481 	.word	0x08005481
 800545c:	08005495 	.word	0x08005495
 8005460:	08005495 	.word	0x08005495
 8005464:	08005495 	.word	0x08005495
 8005468:	0800548b 	.word	0x0800548b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005472:	60fb      	str	r3, [r7, #12]

      break;
 8005474:	e00f      	b.n	8005496 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800547c:	60fb      	str	r3, [r7, #12]

      break;
 800547e:	e00a      	b.n	8005496 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005486:	60fb      	str	r3, [r7, #12]

      break;
 8005488:	e005      	b.n	8005496 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005490:	60fb      	str	r3, [r7, #12]

      break;
 8005492:	e000      	b.n	8005496 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005494:	bf00      	nop
  }

  return tmpreg;
 8005496:	68fb      	ldr	r3, [r7, #12]
}
 8005498:	4618      	mov	r0, r3
 800549a:	3714      	adds	r7, #20
 800549c:	46bd      	mov	sp, r7
 800549e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a2:	4770      	bx	lr

080054a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054ac:	bf00      	nop
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b083      	sub	sp, #12
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054c0:	bf00      	nop
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054d4:	bf00      	nop
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b085      	sub	sp, #20
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
 80054e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	4a40      	ldr	r2, [pc, #256]	; (80055f4 <TIM_Base_SetConfig+0x114>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d013      	beq.n	8005520 <TIM_Base_SetConfig+0x40>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054fe:	d00f      	beq.n	8005520 <TIM_Base_SetConfig+0x40>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a3d      	ldr	r2, [pc, #244]	; (80055f8 <TIM_Base_SetConfig+0x118>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d00b      	beq.n	8005520 <TIM_Base_SetConfig+0x40>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a3c      	ldr	r2, [pc, #240]	; (80055fc <TIM_Base_SetConfig+0x11c>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d007      	beq.n	8005520 <TIM_Base_SetConfig+0x40>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a3b      	ldr	r2, [pc, #236]	; (8005600 <TIM_Base_SetConfig+0x120>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d003      	beq.n	8005520 <TIM_Base_SetConfig+0x40>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a3a      	ldr	r2, [pc, #232]	; (8005604 <TIM_Base_SetConfig+0x124>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d108      	bne.n	8005532 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005526:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	68fa      	ldr	r2, [r7, #12]
 800552e:	4313      	orrs	r3, r2
 8005530:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a2f      	ldr	r2, [pc, #188]	; (80055f4 <TIM_Base_SetConfig+0x114>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d02b      	beq.n	8005592 <TIM_Base_SetConfig+0xb2>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005540:	d027      	beq.n	8005592 <TIM_Base_SetConfig+0xb2>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4a2c      	ldr	r2, [pc, #176]	; (80055f8 <TIM_Base_SetConfig+0x118>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d023      	beq.n	8005592 <TIM_Base_SetConfig+0xb2>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a2b      	ldr	r2, [pc, #172]	; (80055fc <TIM_Base_SetConfig+0x11c>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d01f      	beq.n	8005592 <TIM_Base_SetConfig+0xb2>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a2a      	ldr	r2, [pc, #168]	; (8005600 <TIM_Base_SetConfig+0x120>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d01b      	beq.n	8005592 <TIM_Base_SetConfig+0xb2>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a29      	ldr	r2, [pc, #164]	; (8005604 <TIM_Base_SetConfig+0x124>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d017      	beq.n	8005592 <TIM_Base_SetConfig+0xb2>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a28      	ldr	r2, [pc, #160]	; (8005608 <TIM_Base_SetConfig+0x128>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d013      	beq.n	8005592 <TIM_Base_SetConfig+0xb2>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a27      	ldr	r2, [pc, #156]	; (800560c <TIM_Base_SetConfig+0x12c>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d00f      	beq.n	8005592 <TIM_Base_SetConfig+0xb2>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a26      	ldr	r2, [pc, #152]	; (8005610 <TIM_Base_SetConfig+0x130>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d00b      	beq.n	8005592 <TIM_Base_SetConfig+0xb2>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a25      	ldr	r2, [pc, #148]	; (8005614 <TIM_Base_SetConfig+0x134>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d007      	beq.n	8005592 <TIM_Base_SetConfig+0xb2>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a24      	ldr	r2, [pc, #144]	; (8005618 <TIM_Base_SetConfig+0x138>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d003      	beq.n	8005592 <TIM_Base_SetConfig+0xb2>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a23      	ldr	r2, [pc, #140]	; (800561c <TIM_Base_SetConfig+0x13c>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d108      	bne.n	80055a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005598:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	68fa      	ldr	r2, [r7, #12]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	695b      	ldr	r3, [r3, #20]
 80055ae:	4313      	orrs	r3, r2
 80055b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	689a      	ldr	r2, [r3, #8]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a0a      	ldr	r2, [pc, #40]	; (80055f4 <TIM_Base_SetConfig+0x114>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d003      	beq.n	80055d8 <TIM_Base_SetConfig+0xf8>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	4a0c      	ldr	r2, [pc, #48]	; (8005604 <TIM_Base_SetConfig+0x124>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d103      	bne.n	80055e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	691a      	ldr	r2, [r3, #16]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	615a      	str	r2, [r3, #20]
}
 80055e6:	bf00      	nop
 80055e8:	3714      	adds	r7, #20
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	40010000 	.word	0x40010000
 80055f8:	40000400 	.word	0x40000400
 80055fc:	40000800 	.word	0x40000800
 8005600:	40000c00 	.word	0x40000c00
 8005604:	40010400 	.word	0x40010400
 8005608:	40014000 	.word	0x40014000
 800560c:	40014400 	.word	0x40014400
 8005610:	40014800 	.word	0x40014800
 8005614:	40001800 	.word	0x40001800
 8005618:	40001c00 	.word	0x40001c00
 800561c:	40002000 	.word	0x40002000

08005620 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005620:	b480      	push	{r7}
 8005622:	b087      	sub	sp, #28
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a1b      	ldr	r3, [r3, #32]
 800562e:	f023 0201 	bic.w	r2, r3, #1
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a1b      	ldr	r3, [r3, #32]
 800563a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	699b      	ldr	r3, [r3, #24]
 8005646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800564e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f023 0303 	bic.w	r3, r3, #3
 8005656:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68fa      	ldr	r2, [r7, #12]
 800565e:	4313      	orrs	r3, r2
 8005660:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	f023 0302 	bic.w	r3, r3, #2
 8005668:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	697a      	ldr	r2, [r7, #20]
 8005670:	4313      	orrs	r3, r2
 8005672:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	4a20      	ldr	r2, [pc, #128]	; (80056f8 <TIM_OC1_SetConfig+0xd8>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d003      	beq.n	8005684 <TIM_OC1_SetConfig+0x64>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	4a1f      	ldr	r2, [pc, #124]	; (80056fc <TIM_OC1_SetConfig+0xdc>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d10c      	bne.n	800569e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	f023 0308 	bic.w	r3, r3, #8
 800568a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	697a      	ldr	r2, [r7, #20]
 8005692:	4313      	orrs	r3, r2
 8005694:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	f023 0304 	bic.w	r3, r3, #4
 800569c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a15      	ldr	r2, [pc, #84]	; (80056f8 <TIM_OC1_SetConfig+0xd8>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d003      	beq.n	80056ae <TIM_OC1_SetConfig+0x8e>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a14      	ldr	r2, [pc, #80]	; (80056fc <TIM_OC1_SetConfig+0xdc>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d111      	bne.n	80056d2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80056bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	693a      	ldr	r2, [r7, #16]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	699b      	ldr	r3, [r3, #24]
 80056cc:	693a      	ldr	r2, [r7, #16]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	693a      	ldr	r2, [r7, #16]
 80056d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	68fa      	ldr	r2, [r7, #12]
 80056dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	685a      	ldr	r2, [r3, #4]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	697a      	ldr	r2, [r7, #20]
 80056ea:	621a      	str	r2, [r3, #32]
}
 80056ec:	bf00      	nop
 80056ee:	371c      	adds	r7, #28
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr
 80056f8:	40010000 	.word	0x40010000
 80056fc:	40010400 	.word	0x40010400

08005700 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005700:	b480      	push	{r7}
 8005702:	b087      	sub	sp, #28
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6a1b      	ldr	r3, [r3, #32]
 800570e:	f023 0210 	bic.w	r2, r3, #16
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a1b      	ldr	r3, [r3, #32]
 800571a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	699b      	ldr	r3, [r3, #24]
 8005726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800572e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005736:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	021b      	lsls	r3, r3, #8
 800573e:	68fa      	ldr	r2, [r7, #12]
 8005740:	4313      	orrs	r3, r2
 8005742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	f023 0320 	bic.w	r3, r3, #32
 800574a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	011b      	lsls	r3, r3, #4
 8005752:	697a      	ldr	r2, [r7, #20]
 8005754:	4313      	orrs	r3, r2
 8005756:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	4a22      	ldr	r2, [pc, #136]	; (80057e4 <TIM_OC2_SetConfig+0xe4>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d003      	beq.n	8005768 <TIM_OC2_SetConfig+0x68>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a21      	ldr	r2, [pc, #132]	; (80057e8 <TIM_OC2_SetConfig+0xe8>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d10d      	bne.n	8005784 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800576e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	011b      	lsls	r3, r3, #4
 8005776:	697a      	ldr	r2, [r7, #20]
 8005778:	4313      	orrs	r3, r2
 800577a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005782:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	4a17      	ldr	r2, [pc, #92]	; (80057e4 <TIM_OC2_SetConfig+0xe4>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d003      	beq.n	8005794 <TIM_OC2_SetConfig+0x94>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	4a16      	ldr	r2, [pc, #88]	; (80057e8 <TIM_OC2_SetConfig+0xe8>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d113      	bne.n	80057bc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800579a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	695b      	ldr	r3, [r3, #20]
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	693a      	ldr	r2, [r7, #16]
 80057ac:	4313      	orrs	r3, r2
 80057ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	699b      	ldr	r3, [r3, #24]
 80057b4:	009b      	lsls	r3, r3, #2
 80057b6:	693a      	ldr	r2, [r7, #16]
 80057b8:	4313      	orrs	r3, r2
 80057ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	693a      	ldr	r2, [r7, #16]
 80057c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	697a      	ldr	r2, [r7, #20]
 80057d4:	621a      	str	r2, [r3, #32]
}
 80057d6:	bf00      	nop
 80057d8:	371c      	adds	r7, #28
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop
 80057e4:	40010000 	.word	0x40010000
 80057e8:	40010400 	.word	0x40010400

080057ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b087      	sub	sp, #28
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6a1b      	ldr	r3, [r3, #32]
 80057fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6a1b      	ldr	r3, [r3, #32]
 8005806:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	69db      	ldr	r3, [r3, #28]
 8005812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800581a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f023 0303 	bic.w	r3, r3, #3
 8005822:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	4313      	orrs	r3, r2
 800582c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005834:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	021b      	lsls	r3, r3, #8
 800583c:	697a      	ldr	r2, [r7, #20]
 800583e:	4313      	orrs	r3, r2
 8005840:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a21      	ldr	r2, [pc, #132]	; (80058cc <TIM_OC3_SetConfig+0xe0>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d003      	beq.n	8005852 <TIM_OC3_SetConfig+0x66>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a20      	ldr	r2, [pc, #128]	; (80058d0 <TIM_OC3_SetConfig+0xe4>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d10d      	bne.n	800586e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005858:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	68db      	ldr	r3, [r3, #12]
 800585e:	021b      	lsls	r3, r3, #8
 8005860:	697a      	ldr	r2, [r7, #20]
 8005862:	4313      	orrs	r3, r2
 8005864:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800586c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a16      	ldr	r2, [pc, #88]	; (80058cc <TIM_OC3_SetConfig+0xe0>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d003      	beq.n	800587e <TIM_OC3_SetConfig+0x92>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a15      	ldr	r2, [pc, #84]	; (80058d0 <TIM_OC3_SetConfig+0xe4>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d113      	bne.n	80058a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005884:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800588c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	695b      	ldr	r3, [r3, #20]
 8005892:	011b      	lsls	r3, r3, #4
 8005894:	693a      	ldr	r2, [r7, #16]
 8005896:	4313      	orrs	r3, r2
 8005898:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	699b      	ldr	r3, [r3, #24]
 800589e:	011b      	lsls	r3, r3, #4
 80058a0:	693a      	ldr	r2, [r7, #16]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	693a      	ldr	r2, [r7, #16]
 80058aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	697a      	ldr	r2, [r7, #20]
 80058be:	621a      	str	r2, [r3, #32]
}
 80058c0:	bf00      	nop
 80058c2:	371c      	adds	r7, #28
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr
 80058cc:	40010000 	.word	0x40010000
 80058d0:	40010400 	.word	0x40010400

080058d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b087      	sub	sp, #28
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
 80058dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6a1b      	ldr	r3, [r3, #32]
 80058e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6a1b      	ldr	r3, [r3, #32]
 80058ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	69db      	ldr	r3, [r3, #28]
 80058fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005902:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800590a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	021b      	lsls	r3, r3, #8
 8005912:	68fa      	ldr	r2, [r7, #12]
 8005914:	4313      	orrs	r3, r2
 8005916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800591e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	031b      	lsls	r3, r3, #12
 8005926:	693a      	ldr	r2, [r7, #16]
 8005928:	4313      	orrs	r3, r2
 800592a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4a12      	ldr	r2, [pc, #72]	; (8005978 <TIM_OC4_SetConfig+0xa4>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d003      	beq.n	800593c <TIM_OC4_SetConfig+0x68>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	4a11      	ldr	r2, [pc, #68]	; (800597c <TIM_OC4_SetConfig+0xa8>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d109      	bne.n	8005950 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005942:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	695b      	ldr	r3, [r3, #20]
 8005948:	019b      	lsls	r3, r3, #6
 800594a:	697a      	ldr	r2, [r7, #20]
 800594c:	4313      	orrs	r3, r2
 800594e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	697a      	ldr	r2, [r7, #20]
 8005954:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	685a      	ldr	r2, [r3, #4]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	693a      	ldr	r2, [r7, #16]
 8005968:	621a      	str	r2, [r3, #32]
}
 800596a:	bf00      	nop
 800596c:	371c      	adds	r7, #28
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	40010000 	.word	0x40010000
 800597c:	40010400 	.word	0x40010400

08005980 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005980:	b480      	push	{r7}
 8005982:	b087      	sub	sp, #28
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	607a      	str	r2, [r7, #4]
 800598c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6a1b      	ldr	r3, [r3, #32]
 8005992:	f023 0201 	bic.w	r2, r3, #1
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	699b      	ldr	r3, [r3, #24]
 800599e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6a1b      	ldr	r3, [r3, #32]
 80059a4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	4a28      	ldr	r2, [pc, #160]	; (8005a4c <TIM_TI1_SetConfig+0xcc>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d01b      	beq.n	80059e6 <TIM_TI1_SetConfig+0x66>
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059b4:	d017      	beq.n	80059e6 <TIM_TI1_SetConfig+0x66>
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	4a25      	ldr	r2, [pc, #148]	; (8005a50 <TIM_TI1_SetConfig+0xd0>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d013      	beq.n	80059e6 <TIM_TI1_SetConfig+0x66>
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	4a24      	ldr	r2, [pc, #144]	; (8005a54 <TIM_TI1_SetConfig+0xd4>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d00f      	beq.n	80059e6 <TIM_TI1_SetConfig+0x66>
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	4a23      	ldr	r2, [pc, #140]	; (8005a58 <TIM_TI1_SetConfig+0xd8>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d00b      	beq.n	80059e6 <TIM_TI1_SetConfig+0x66>
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	4a22      	ldr	r2, [pc, #136]	; (8005a5c <TIM_TI1_SetConfig+0xdc>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d007      	beq.n	80059e6 <TIM_TI1_SetConfig+0x66>
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	4a21      	ldr	r2, [pc, #132]	; (8005a60 <TIM_TI1_SetConfig+0xe0>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d003      	beq.n	80059e6 <TIM_TI1_SetConfig+0x66>
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	4a20      	ldr	r2, [pc, #128]	; (8005a64 <TIM_TI1_SetConfig+0xe4>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d101      	bne.n	80059ea <TIM_TI1_SetConfig+0x6a>
 80059e6:	2301      	movs	r3, #1
 80059e8:	e000      	b.n	80059ec <TIM_TI1_SetConfig+0x6c>
 80059ea:	2300      	movs	r3, #0
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d008      	beq.n	8005a02 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	f023 0303 	bic.w	r3, r3, #3
 80059f6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80059f8:	697a      	ldr	r2, [r7, #20]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	617b      	str	r3, [r7, #20]
 8005a00:	e003      	b.n	8005a0a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	f043 0301 	orr.w	r3, r3, #1
 8005a08:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a10:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	011b      	lsls	r3, r3, #4
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	697a      	ldr	r2, [r7, #20]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	f023 030a 	bic.w	r3, r3, #10
 8005a24:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	f003 030a 	and.w	r3, r3, #10
 8005a2c:	693a      	ldr	r2, [r7, #16]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	697a      	ldr	r2, [r7, #20]
 8005a36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	693a      	ldr	r2, [r7, #16]
 8005a3c:	621a      	str	r2, [r3, #32]
}
 8005a3e:	bf00      	nop
 8005a40:	371c      	adds	r7, #28
 8005a42:	46bd      	mov	sp, r7
 8005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop
 8005a4c:	40010000 	.word	0x40010000
 8005a50:	40000400 	.word	0x40000400
 8005a54:	40000800 	.word	0x40000800
 8005a58:	40000c00 	.word	0x40000c00
 8005a5c:	40010400 	.word	0x40010400
 8005a60:	40014000 	.word	0x40014000
 8005a64:	40001800 	.word	0x40001800

08005a68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b087      	sub	sp, #28
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6a1b      	ldr	r3, [r3, #32]
 8005a78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6a1b      	ldr	r3, [r3, #32]
 8005a7e:	f023 0201 	bic.w	r2, r3, #1
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	699b      	ldr	r3, [r3, #24]
 8005a8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	011b      	lsls	r3, r3, #4
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	f023 030a 	bic.w	r3, r3, #10
 8005aa4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005aa6:	697a      	ldr	r2, [r7, #20]
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	693a      	ldr	r2, [r7, #16]
 8005ab2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	697a      	ldr	r2, [r7, #20]
 8005ab8:	621a      	str	r2, [r3, #32]
}
 8005aba:	bf00      	nop
 8005abc:	371c      	adds	r7, #28
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr

08005ac6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ac6:	b480      	push	{r7}
 8005ac8:	b087      	sub	sp, #28
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	60f8      	str	r0, [r7, #12]
 8005ace:	60b9      	str	r1, [r7, #8]
 8005ad0:	607a      	str	r2, [r7, #4]
 8005ad2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6a1b      	ldr	r3, [r3, #32]
 8005ad8:	f023 0210 	bic.w	r2, r3, #16
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	699b      	ldr	r3, [r3, #24]
 8005ae4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	6a1b      	ldr	r3, [r3, #32]
 8005aea:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005af2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	021b      	lsls	r3, r3, #8
 8005af8:	697a      	ldr	r2, [r7, #20]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	031b      	lsls	r3, r3, #12
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	697a      	ldr	r2, [r7, #20]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b18:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	011b      	lsls	r3, r3, #4
 8005b1e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005b22:	693a      	ldr	r2, [r7, #16]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	697a      	ldr	r2, [r7, #20]
 8005b2c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	693a      	ldr	r2, [r7, #16]
 8005b32:	621a      	str	r2, [r3, #32]
}
 8005b34:	bf00      	nop
 8005b36:	371c      	adds	r7, #28
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b087      	sub	sp, #28
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	60b9      	str	r1, [r7, #8]
 8005b4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6a1b      	ldr	r3, [r3, #32]
 8005b50:	f023 0210 	bic.w	r2, r3, #16
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	699b      	ldr	r3, [r3, #24]
 8005b5c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b6a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	031b      	lsls	r3, r3, #12
 8005b70:	697a      	ldr	r2, [r7, #20]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b7c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	011b      	lsls	r3, r3, #4
 8005b82:	693a      	ldr	r2, [r7, #16]
 8005b84:	4313      	orrs	r3, r2
 8005b86:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	697a      	ldr	r2, [r7, #20]
 8005b8c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	693a      	ldr	r2, [r7, #16]
 8005b92:	621a      	str	r2, [r3, #32]
}
 8005b94:	bf00      	nop
 8005b96:	371c      	adds	r7, #28
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b087      	sub	sp, #28
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	60b9      	str	r1, [r7, #8]
 8005baa:	607a      	str	r2, [r7, #4]
 8005bac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6a1b      	ldr	r3, [r3, #32]
 8005bb2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	69db      	ldr	r3, [r3, #28]
 8005bbe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6a1b      	ldr	r3, [r3, #32]
 8005bc4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	f023 0303 	bic.w	r3, r3, #3
 8005bcc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005bce:	697a      	ldr	r2, [r7, #20]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bdc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	011b      	lsls	r3, r3, #4
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	697a      	ldr	r2, [r7, #20]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005bf0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	021b      	lsls	r3, r3, #8
 8005bf6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005bfa:	693a      	ldr	r2, [r7, #16]
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	697a      	ldr	r2, [r7, #20]
 8005c04:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	693a      	ldr	r2, [r7, #16]
 8005c0a:	621a      	str	r2, [r3, #32]
}
 8005c0c:	bf00      	nop
 8005c0e:	371c      	adds	r7, #28
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr

08005c18 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b087      	sub	sp, #28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	60b9      	str	r1, [r7, #8]
 8005c22:	607a      	str	r2, [r7, #4]
 8005c24:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6a1b      	ldr	r3, [r3, #32]
 8005c2a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	69db      	ldr	r3, [r3, #28]
 8005c36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6a1b      	ldr	r3, [r3, #32]
 8005c3c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c44:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	021b      	lsls	r3, r3, #8
 8005c4a:	697a      	ldr	r2, [r7, #20]
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c56:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	031b      	lsls	r3, r3, #12
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	697a      	ldr	r2, [r7, #20]
 8005c60:	4313      	orrs	r3, r2
 8005c62:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005c6a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	031b      	lsls	r3, r3, #12
 8005c70:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005c74:	693a      	ldr	r2, [r7, #16]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	697a      	ldr	r2, [r7, #20]
 8005c7e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	693a      	ldr	r2, [r7, #16]
 8005c84:	621a      	str	r2, [r3, #32]
}
 8005c86:	bf00      	nop
 8005c88:	371c      	adds	r7, #28
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr

08005c92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c92:	b480      	push	{r7}
 8005c94:	b085      	sub	sp, #20
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
 8005c9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ca8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005caa:	683a      	ldr	r2, [r7, #0]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	f043 0307 	orr.w	r3, r3, #7
 8005cb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	609a      	str	r2, [r3, #8]
}
 8005cbc:	bf00      	nop
 8005cbe:	3714      	adds	r7, #20
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr

08005cc8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b087      	sub	sp, #28
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	607a      	str	r2, [r7, #4]
 8005cd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ce2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	021a      	lsls	r2, r3, #8
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	431a      	orrs	r2, r3
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	697a      	ldr	r2, [r7, #20]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	697a      	ldr	r2, [r7, #20]
 8005cfa:	609a      	str	r2, [r3, #8]
}
 8005cfc:	bf00      	nop
 8005cfe:	371c      	adds	r7, #28
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr

08005d08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b087      	sub	sp, #28
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	60b9      	str	r1, [r7, #8]
 8005d12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	f003 031f 	and.w	r3, r3, #31
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d20:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6a1a      	ldr	r2, [r3, #32]
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	43db      	mvns	r3, r3
 8005d2a:	401a      	ands	r2, r3
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6a1a      	ldr	r2, [r3, #32]
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	f003 031f 	and.w	r3, r3, #31
 8005d3a:	6879      	ldr	r1, [r7, #4]
 8005d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d40:	431a      	orrs	r2, r3
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	621a      	str	r2, [r3, #32]
}
 8005d46:	bf00      	nop
 8005d48:	371c      	adds	r7, #28
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr

08005d52 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d52:	b580      	push	{r7, lr}
 8005d54:	b084      	sub	sp, #16
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
 8005d5a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2204      	movs	r2, #4
 8005d62:	6839      	ldr	r1, [r7, #0]
 8005d64:	4618      	mov	r0, r3
 8005d66:	f000 f901 	bl	8005f6c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d78:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	f003 0307 	and.w	r3, r3, #7
 8005d84:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2b06      	cmp	r3, #6
 8005d8a:	d007      	beq.n	8005d9c <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f042 0201 	orr.w	r2, r2, #1
 8005d9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d9c:	2300      	movs	r3, #0
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3710      	adds	r7, #16
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
	...

08005da8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b085      	sub	sp, #20
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d101      	bne.n	8005dc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005dbc:	2302      	movs	r3, #2
 8005dbe:	e05a      	b.n	8005e76 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2202      	movs	r2, #2
 8005dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005de6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	68fa      	ldr	r2, [r7, #12]
 8005df8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a21      	ldr	r2, [pc, #132]	; (8005e84 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d022      	beq.n	8005e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e0c:	d01d      	beq.n	8005e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a1d      	ldr	r2, [pc, #116]	; (8005e88 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d018      	beq.n	8005e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a1b      	ldr	r2, [pc, #108]	; (8005e8c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d013      	beq.n	8005e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a1a      	ldr	r2, [pc, #104]	; (8005e90 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d00e      	beq.n	8005e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a18      	ldr	r2, [pc, #96]	; (8005e94 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d009      	beq.n	8005e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a17      	ldr	r2, [pc, #92]	; (8005e98 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d004      	beq.n	8005e4a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a15      	ldr	r2, [pc, #84]	; (8005e9c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d10c      	bne.n	8005e64 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	68ba      	ldr	r2, [r7, #8]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68ba      	ldr	r2, [r7, #8]
 8005e62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e74:	2300      	movs	r3, #0
}
 8005e76:	4618      	mov	r0, r3
 8005e78:	3714      	adds	r7, #20
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr
 8005e82:	bf00      	nop
 8005e84:	40010000 	.word	0x40010000
 8005e88:	40000400 	.word	0x40000400
 8005e8c:	40000800 	.word	0x40000800
 8005e90:	40000c00 	.word	0x40000c00
 8005e94:	40010400 	.word	0x40010400
 8005e98:	40014000 	.word	0x40014000
 8005e9c:	40001800 	.word	0x40001800

08005ea0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b085      	sub	sp, #20
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d101      	bne.n	8005ebc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005eb8:	2302      	movs	r3, #2
 8005eba:	e03d      	b.n	8005f38 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	4313      	orrs	r3, r2
 8005eec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	691b      	ldr	r3, [r3, #16]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	695b      	ldr	r3, [r3, #20]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	69db      	ldr	r3, [r3, #28]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	68fa      	ldr	r2, [r7, #12]
 8005f2c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f36:	2300      	movs	r3, #0
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3714      	adds	r7, #20
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr

08005f44 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b087      	sub	sp, #28
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	f003 031f 	and.w	r3, r3, #31
 8005f7e:	2204      	movs	r2, #4
 8005f80:	fa02 f303 	lsl.w	r3, r2, r3
 8005f84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	6a1a      	ldr	r2, [r3, #32]
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	43db      	mvns	r3, r3
 8005f8e:	401a      	ands	r2, r3
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6a1a      	ldr	r2, [r3, #32]
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	f003 031f 	and.w	r3, r3, #31
 8005f9e:	6879      	ldr	r1, [r7, #4]
 8005fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8005fa4:	431a      	orrs	r2, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	621a      	str	r2, [r3, #32]
}
 8005faa:	bf00      	nop
 8005fac:	371c      	adds	r7, #28
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr

08005fb6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b082      	sub	sp, #8
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d101      	bne.n	8005fc8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e03f      	b.n	8006048 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d106      	bne.n	8005fe2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f7fc f9df 	bl	80023a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2224      	movs	r2, #36	; 0x24
 8005fe6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68da      	ldr	r2, [r3, #12]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ff8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 fb96 	bl	800672c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	691a      	ldr	r2, [r3, #16]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800600e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	695a      	ldr	r2, [r3, #20]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800601e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	68da      	ldr	r2, [r3, #12]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800602e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2220      	movs	r2, #32
 800603a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2220      	movs	r2, #32
 8006042:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006046:	2300      	movs	r3, #0
}
 8006048:	4618      	mov	r0, r3
 800604a:	3708      	adds	r7, #8
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}

08006050 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b088      	sub	sp, #32
 8006054:	af02      	add	r7, sp, #8
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	60b9      	str	r1, [r7, #8]
 800605a:	603b      	str	r3, [r7, #0]
 800605c:	4613      	mov	r3, r2
 800605e:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006060:	2300      	movs	r3, #0
 8006062:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800606a:	b2db      	uxtb	r3, r3
 800606c:	2b20      	cmp	r3, #32
 800606e:	f040 8083 	bne.w	8006178 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d002      	beq.n	800607e <HAL_UART_Transmit+0x2e>
 8006078:	88fb      	ldrh	r3, [r7, #6]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d101      	bne.n	8006082 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e07b      	b.n	800617a <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006088:	2b01      	cmp	r3, #1
 800608a:	d101      	bne.n	8006090 <HAL_UART_Transmit+0x40>
 800608c:	2302      	movs	r3, #2
 800608e:	e074      	b.n	800617a <HAL_UART_Transmit+0x12a>
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2200      	movs	r2, #0
 800609c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2221      	movs	r2, #33	; 0x21
 80060a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80060a6:	f7fc fe67 	bl	8002d78 <HAL_GetTick>
 80060aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	88fa      	ldrh	r2, [r7, #6]
 80060b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	88fa      	ldrh	r2, [r7, #6]
 80060b6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2200      	movs	r2, #0
 80060bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80060c0:	e042      	b.n	8006148 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	3b01      	subs	r3, #1
 80060ca:	b29a      	uxth	r2, r3
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060d8:	d122      	bne.n	8006120 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	9300      	str	r3, [sp, #0]
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	2200      	movs	r2, #0
 80060e2:	2180      	movs	r1, #128	; 0x80
 80060e4:	68f8      	ldr	r0, [r7, #12]
 80060e6:	f000 f9b5 	bl	8006454 <UART_WaitOnFlagUntilTimeout>
 80060ea:	4603      	mov	r3, r0
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d001      	beq.n	80060f4 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80060f0:	2303      	movs	r3, #3
 80060f2:	e042      	b.n	800617a <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	881b      	ldrh	r3, [r3, #0]
 80060fc:	461a      	mov	r2, r3
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006106:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	691b      	ldr	r3, [r3, #16]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d103      	bne.n	8006118 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	3302      	adds	r3, #2
 8006114:	60bb      	str	r3, [r7, #8]
 8006116:	e017      	b.n	8006148 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	3301      	adds	r3, #1
 800611c:	60bb      	str	r3, [r7, #8]
 800611e:	e013      	b.n	8006148 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	9300      	str	r3, [sp, #0]
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	2200      	movs	r2, #0
 8006128:	2180      	movs	r1, #128	; 0x80
 800612a:	68f8      	ldr	r0, [r7, #12]
 800612c:	f000 f992 	bl	8006454 <UART_WaitOnFlagUntilTimeout>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d001      	beq.n	800613a <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8006136:	2303      	movs	r3, #3
 8006138:	e01f      	b.n	800617a <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	1c5a      	adds	r2, r3, #1
 800613e:	60ba      	str	r2, [r7, #8]
 8006140:	781a      	ldrb	r2, [r3, #0]
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800614c:	b29b      	uxth	r3, r3
 800614e:	2b00      	cmp	r3, #0
 8006150:	d1b7      	bne.n	80060c2 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	9300      	str	r3, [sp, #0]
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	2200      	movs	r2, #0
 800615a:	2140      	movs	r1, #64	; 0x40
 800615c:	68f8      	ldr	r0, [r7, #12]
 800615e:	f000 f979 	bl	8006454 <UART_WaitOnFlagUntilTimeout>
 8006162:	4603      	mov	r3, r0
 8006164:	2b00      	cmp	r3, #0
 8006166:	d001      	beq.n	800616c <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8006168:	2303      	movs	r3, #3
 800616a:	e006      	b.n	800617a <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2220      	movs	r2, #32
 8006170:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8006174:	2300      	movs	r3, #0
 8006176:	e000      	b.n	800617a <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8006178:	2302      	movs	r3, #2
  }
}
 800617a:	4618      	mov	r0, r3
 800617c:	3718      	adds	r7, #24
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}

08006182 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006182:	b480      	push	{r7}
 8006184:	b085      	sub	sp, #20
 8006186:	af00      	add	r7, sp, #0
 8006188:	60f8      	str	r0, [r7, #12]
 800618a:	60b9      	str	r1, [r7, #8]
 800618c:	4613      	mov	r3, r2
 800618e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006196:	b2db      	uxtb	r3, r3
 8006198:	2b20      	cmp	r3, #32
 800619a:	d140      	bne.n	800621e <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d002      	beq.n	80061a8 <HAL_UART_Receive_IT+0x26>
 80061a2:	88fb      	ldrh	r3, [r7, #6]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d101      	bne.n	80061ac <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e039      	b.n	8006220 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d101      	bne.n	80061ba <HAL_UART_Receive_IT+0x38>
 80061b6:	2302      	movs	r3, #2
 80061b8:	e032      	b.n	8006220 <HAL_UART_Receive_IT+0x9e>
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2201      	movs	r2, #1
 80061be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	68ba      	ldr	r2, [r7, #8]
 80061c6:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	88fa      	ldrh	r2, [r7, #6]
 80061cc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	88fa      	ldrh	r2, [r7, #6]
 80061d2:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2200      	movs	r2, #0
 80061d8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2222      	movs	r2, #34	; 0x22
 80061de:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2200      	movs	r2, #0
 80061e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	68da      	ldr	r2, [r3, #12]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061f8:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	695a      	ldr	r2, [r3, #20]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f042 0201 	orr.w	r2, r2, #1
 8006208:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	68da      	ldr	r2, [r3, #12]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f042 0220 	orr.w	r2, r2, #32
 8006218:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800621a:	2300      	movs	r3, #0
 800621c:	e000      	b.n	8006220 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800621e:	2302      	movs	r3, #2
  }
}
 8006220:	4618      	mov	r0, r3
 8006222:	3714      	adds	r7, #20
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b088      	sub	sp, #32
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68db      	ldr	r3, [r3, #12]
 8006242:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	695b      	ldr	r3, [r3, #20]
 800624a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800624c:	2300      	movs	r3, #0
 800624e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006250:	2300      	movs	r3, #0
 8006252:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006254:	69fb      	ldr	r3, [r7, #28]
 8006256:	f003 030f 	and.w	r3, r3, #15
 800625a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d10d      	bne.n	800627e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	f003 0320 	and.w	r3, r3, #32
 8006268:	2b00      	cmp	r3, #0
 800626a:	d008      	beq.n	800627e <HAL_UART_IRQHandler+0x52>
 800626c:	69bb      	ldr	r3, [r7, #24]
 800626e:	f003 0320 	and.w	r3, r3, #32
 8006272:	2b00      	cmp	r3, #0
 8006274:	d003      	beq.n	800627e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f000 f9d6 	bl	8006628 <UART_Receive_IT>
      return;
 800627c:	e0d1      	b.n	8006422 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	2b00      	cmp	r3, #0
 8006282:	f000 80b0 	beq.w	80063e6 <HAL_UART_IRQHandler+0x1ba>
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	f003 0301 	and.w	r3, r3, #1
 800628c:	2b00      	cmp	r3, #0
 800628e:	d105      	bne.n	800629c <HAL_UART_IRQHandler+0x70>
 8006290:	69bb      	ldr	r3, [r7, #24]
 8006292:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006296:	2b00      	cmp	r3, #0
 8006298:	f000 80a5 	beq.w	80063e6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00a      	beq.n	80062bc <HAL_UART_IRQHandler+0x90>
 80062a6:	69bb      	ldr	r3, [r7, #24]
 80062a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d005      	beq.n	80062bc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062b4:	f043 0201 	orr.w	r2, r3, #1
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	f003 0304 	and.w	r3, r3, #4
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00a      	beq.n	80062dc <HAL_UART_IRQHandler+0xb0>
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	f003 0301 	and.w	r3, r3, #1
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d005      	beq.n	80062dc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062d4:	f043 0202 	orr.w	r2, r3, #2
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	f003 0302 	and.w	r3, r3, #2
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d00a      	beq.n	80062fc <HAL_UART_IRQHandler+0xd0>
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	f003 0301 	and.w	r3, r3, #1
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d005      	beq.n	80062fc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062f4:	f043 0204 	orr.w	r2, r3, #4
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	f003 0308 	and.w	r3, r3, #8
 8006302:	2b00      	cmp	r3, #0
 8006304:	d00f      	beq.n	8006326 <HAL_UART_IRQHandler+0xfa>
 8006306:	69bb      	ldr	r3, [r7, #24]
 8006308:	f003 0320 	and.w	r3, r3, #32
 800630c:	2b00      	cmp	r3, #0
 800630e:	d104      	bne.n	800631a <HAL_UART_IRQHandler+0xee>
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	f003 0301 	and.w	r3, r3, #1
 8006316:	2b00      	cmp	r3, #0
 8006318:	d005      	beq.n	8006326 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800631e:	f043 0208 	orr.w	r2, r3, #8
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800632a:	2b00      	cmp	r3, #0
 800632c:	d078      	beq.n	8006420 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	f003 0320 	and.w	r3, r3, #32
 8006334:	2b00      	cmp	r3, #0
 8006336:	d007      	beq.n	8006348 <HAL_UART_IRQHandler+0x11c>
 8006338:	69bb      	ldr	r3, [r7, #24]
 800633a:	f003 0320 	and.w	r3, r3, #32
 800633e:	2b00      	cmp	r3, #0
 8006340:	d002      	beq.n	8006348 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f000 f970 	bl	8006628 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	695b      	ldr	r3, [r3, #20]
 800634e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006352:	2b40      	cmp	r3, #64	; 0x40
 8006354:	bf0c      	ite	eq
 8006356:	2301      	moveq	r3, #1
 8006358:	2300      	movne	r3, #0
 800635a:	b2db      	uxtb	r3, r3
 800635c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006362:	f003 0308 	and.w	r3, r3, #8
 8006366:	2b00      	cmp	r3, #0
 8006368:	d102      	bne.n	8006370 <HAL_UART_IRQHandler+0x144>
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d031      	beq.n	80063d4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f000 f8b9 	bl	80064e8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	695b      	ldr	r3, [r3, #20]
 800637c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006380:	2b40      	cmp	r3, #64	; 0x40
 8006382:	d123      	bne.n	80063cc <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	695a      	ldr	r2, [r3, #20]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006392:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006398:	2b00      	cmp	r3, #0
 800639a:	d013      	beq.n	80063c4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063a0:	4a21      	ldr	r2, [pc, #132]	; (8006428 <HAL_UART_IRQHandler+0x1fc>)
 80063a2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063a8:	4618      	mov	r0, r3
 80063aa:	f7fd fb15 	bl	80039d8 <HAL_DMA_Abort_IT>
 80063ae:	4603      	mov	r3, r0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d016      	beq.n	80063e2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063ba:	687a      	ldr	r2, [r7, #4]
 80063bc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80063be:	4610      	mov	r0, r2
 80063c0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063c2:	e00e      	b.n	80063e2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 f83b 	bl	8006440 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063ca:	e00a      	b.n	80063e2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f000 f837 	bl	8006440 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063d2:	e006      	b.n	80063e2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f000 f833 	bl	8006440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2200      	movs	r2, #0
 80063de:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80063e0:	e01e      	b.n	8006420 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063e2:	bf00      	nop
    return;
 80063e4:	e01c      	b.n	8006420 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d008      	beq.n	8006402 <HAL_UART_IRQHandler+0x1d6>
 80063f0:	69bb      	ldr	r3, [r7, #24]
 80063f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d003      	beq.n	8006402 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 f8a6 	bl	800654c <UART_Transmit_IT>
    return;
 8006400:	e00f      	b.n	8006422 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006402:	69fb      	ldr	r3, [r7, #28]
 8006404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006408:	2b00      	cmp	r3, #0
 800640a:	d00a      	beq.n	8006422 <HAL_UART_IRQHandler+0x1f6>
 800640c:	69bb      	ldr	r3, [r7, #24]
 800640e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006412:	2b00      	cmp	r3, #0
 8006414:	d005      	beq.n	8006422 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f8ee 	bl	80065f8 <UART_EndTransmit_IT>
    return;
 800641c:	bf00      	nop
 800641e:	e000      	b.n	8006422 <HAL_UART_IRQHandler+0x1f6>
    return;
 8006420:	bf00      	nop
  }
}
 8006422:	3720      	adds	r7, #32
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}
 8006428:	08006525 	.word	0x08006525

0800642c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800642c:	b480      	push	{r7}
 800642e:	b083      	sub	sp, #12
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006434:	bf00      	nop
 8006436:	370c      	adds	r7, #12
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr

08006440 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006440:	b480      	push	{r7}
 8006442:	b083      	sub	sp, #12
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006448:	bf00      	nop
 800644a:	370c      	adds	r7, #12
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr

08006454 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b084      	sub	sp, #16
 8006458:	af00      	add	r7, sp, #0
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	603b      	str	r3, [r7, #0]
 8006460:	4613      	mov	r3, r2
 8006462:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006464:	e02c      	b.n	80064c0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800646c:	d028      	beq.n	80064c0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800646e:	69bb      	ldr	r3, [r7, #24]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d007      	beq.n	8006484 <UART_WaitOnFlagUntilTimeout+0x30>
 8006474:	f7fc fc80 	bl	8002d78 <HAL_GetTick>
 8006478:	4602      	mov	r2, r0
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	1ad3      	subs	r3, r2, r3
 800647e:	69ba      	ldr	r2, [r7, #24]
 8006480:	429a      	cmp	r2, r3
 8006482:	d21d      	bcs.n	80064c0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68da      	ldr	r2, [r3, #12]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006492:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	695a      	ldr	r2, [r3, #20]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f022 0201 	bic.w	r2, r2, #1
 80064a2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2220      	movs	r2, #32
 80064a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2220      	movs	r2, #32
 80064b0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2200      	movs	r2, #0
 80064b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80064bc:	2303      	movs	r3, #3
 80064be:	e00f      	b.n	80064e0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	681a      	ldr	r2, [r3, #0]
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	4013      	ands	r3, r2
 80064ca:	68ba      	ldr	r2, [r7, #8]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	bf0c      	ite	eq
 80064d0:	2301      	moveq	r3, #1
 80064d2:	2300      	movne	r3, #0
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	461a      	mov	r2, r3
 80064d8:	79fb      	ldrb	r3, [r7, #7]
 80064da:	429a      	cmp	r2, r3
 80064dc:	d0c3      	beq.n	8006466 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80064de:	2300      	movs	r3, #0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3710      	adds	r7, #16
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	68da      	ldr	r2, [r3, #12]
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80064fe:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	695a      	ldr	r2, [r3, #20]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f022 0201 	bic.w	r2, r2, #1
 800650e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2220      	movs	r2, #32
 8006514:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006518:	bf00      	nop
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006530:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2200      	movs	r2, #0
 8006536:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2200      	movs	r2, #0
 800653c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800653e:	68f8      	ldr	r0, [r7, #12]
 8006540:	f7ff ff7e 	bl	8006440 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006544:	bf00      	nop
 8006546:	3710      	adds	r7, #16
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}

0800654c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800654c:	b480      	push	{r7}
 800654e:	b085      	sub	sp, #20
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800655a:	b2db      	uxtb	r3, r3
 800655c:	2b21      	cmp	r3, #33	; 0x21
 800655e:	d144      	bne.n	80065ea <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006568:	d11a      	bne.n	80065a0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a1b      	ldr	r3, [r3, #32]
 800656e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	881b      	ldrh	r3, [r3, #0]
 8006574:	461a      	mov	r2, r3
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800657e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	691b      	ldr	r3, [r3, #16]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d105      	bne.n	8006594 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6a1b      	ldr	r3, [r3, #32]
 800658c:	1c9a      	adds	r2, r3, #2
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	621a      	str	r2, [r3, #32]
 8006592:	e00e      	b.n	80065b2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6a1b      	ldr	r3, [r3, #32]
 8006598:	1c5a      	adds	r2, r3, #1
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	621a      	str	r2, [r3, #32]
 800659e:	e008      	b.n	80065b2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6a1b      	ldr	r3, [r3, #32]
 80065a4:	1c59      	adds	r1, r3, #1
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	6211      	str	r1, [r2, #32]
 80065aa:	781a      	ldrb	r2, [r3, #0]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	3b01      	subs	r3, #1
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	687a      	ldr	r2, [r7, #4]
 80065be:	4619      	mov	r1, r3
 80065c0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d10f      	bne.n	80065e6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	68da      	ldr	r2, [r3, #12]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80065d4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	68da      	ldr	r2, [r3, #12]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065e4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80065e6:	2300      	movs	r3, #0
 80065e8:	e000      	b.n	80065ec <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80065ea:	2302      	movs	r3, #2
  }
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3714      	adds	r7, #20
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b082      	sub	sp, #8
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	68da      	ldr	r2, [r3, #12]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800660e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2220      	movs	r2, #32
 8006614:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f7ff ff07 	bl	800642c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800661e:	2300      	movs	r3, #0
}
 8006620:	4618      	mov	r0, r3
 8006622:	3708      	adds	r7, #8
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}

08006628 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b084      	sub	sp, #16
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006636:	b2db      	uxtb	r3, r3
 8006638:	2b22      	cmp	r3, #34	; 0x22
 800663a:	d171      	bne.n	8006720 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006644:	d123      	bne.n	800668e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800664a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	691b      	ldr	r3, [r3, #16]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d10e      	bne.n	8006672 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	b29b      	uxth	r3, r3
 800665c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006660:	b29a      	uxth	r2, r3
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800666a:	1c9a      	adds	r2, r3, #2
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	629a      	str	r2, [r3, #40]	; 0x28
 8006670:	e029      	b.n	80066c6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	b29b      	uxth	r3, r3
 800667a:	b2db      	uxtb	r3, r3
 800667c:	b29a      	uxth	r2, r3
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006686:	1c5a      	adds	r2, r3, #1
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	629a      	str	r2, [r3, #40]	; 0x28
 800668c:	e01b      	b.n	80066c6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	691b      	ldr	r3, [r3, #16]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d10a      	bne.n	80066ac <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	6858      	ldr	r0, [r3, #4]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066a0:	1c59      	adds	r1, r3, #1
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	6291      	str	r1, [r2, #40]	; 0x28
 80066a6:	b2c2      	uxtb	r2, r0
 80066a8:	701a      	strb	r2, [r3, #0]
 80066aa:	e00c      	b.n	80066c6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	b2da      	uxtb	r2, r3
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066b8:	1c58      	adds	r0, r3, #1
 80066ba:	6879      	ldr	r1, [r7, #4]
 80066bc:	6288      	str	r0, [r1, #40]	; 0x28
 80066be:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80066c2:	b2d2      	uxtb	r2, r2
 80066c4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	3b01      	subs	r3, #1
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	4619      	mov	r1, r3
 80066d4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d120      	bne.n	800671c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	68da      	ldr	r2, [r3, #12]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f022 0220 	bic.w	r2, r2, #32
 80066e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68da      	ldr	r2, [r3, #12]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80066f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	695a      	ldr	r2, [r3, #20]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f022 0201 	bic.w	r2, r2, #1
 8006708:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2220      	movs	r2, #32
 800670e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f7fc fa26 	bl	8002b64 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006718:	2300      	movs	r3, #0
 800671a:	e002      	b.n	8006722 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800671c:	2300      	movs	r3, #0
 800671e:	e000      	b.n	8006722 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006720:	2302      	movs	r3, #2
  }
}
 8006722:	4618      	mov	r0, r3
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
	...

0800672c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800672c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006730:	b085      	sub	sp, #20
 8006732:	af00      	add	r7, sp, #0
 8006734:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	691b      	ldr	r3, [r3, #16]
 800673c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	68da      	ldr	r2, [r3, #12]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	430a      	orrs	r2, r1
 800674a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	689a      	ldr	r2, [r3, #8]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	691b      	ldr	r3, [r3, #16]
 8006754:	431a      	orrs	r2, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	695b      	ldr	r3, [r3, #20]
 800675a:	431a      	orrs	r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	69db      	ldr	r3, [r3, #28]
 8006760:	4313      	orrs	r3, r2
 8006762:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	68db      	ldr	r3, [r3, #12]
 800676a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800676e:	f023 030c 	bic.w	r3, r3, #12
 8006772:	687a      	ldr	r2, [r7, #4]
 8006774:	6812      	ldr	r2, [r2, #0]
 8006776:	68f9      	ldr	r1, [r7, #12]
 8006778:	430b      	orrs	r3, r1
 800677a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	699a      	ldr	r2, [r3, #24]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	430a      	orrs	r2, r1
 8006790:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	69db      	ldr	r3, [r3, #28]
 8006796:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800679a:	f040 818b 	bne.w	8006ab4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4ac1      	ldr	r2, [pc, #772]	; (8006aa8 <UART_SetConfig+0x37c>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d005      	beq.n	80067b4 <UART_SetConfig+0x88>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4abf      	ldr	r2, [pc, #764]	; (8006aac <UART_SetConfig+0x380>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	f040 80bd 	bne.w	800692e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80067b4:	f7fe f99c 	bl	8004af0 <HAL_RCC_GetPCLK2Freq>
 80067b8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	461d      	mov	r5, r3
 80067be:	f04f 0600 	mov.w	r6, #0
 80067c2:	46a8      	mov	r8, r5
 80067c4:	46b1      	mov	r9, r6
 80067c6:	eb18 0308 	adds.w	r3, r8, r8
 80067ca:	eb49 0409 	adc.w	r4, r9, r9
 80067ce:	4698      	mov	r8, r3
 80067d0:	46a1      	mov	r9, r4
 80067d2:	eb18 0805 	adds.w	r8, r8, r5
 80067d6:	eb49 0906 	adc.w	r9, r9, r6
 80067da:	f04f 0100 	mov.w	r1, #0
 80067de:	f04f 0200 	mov.w	r2, #0
 80067e2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80067e6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80067ea:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80067ee:	4688      	mov	r8, r1
 80067f0:	4691      	mov	r9, r2
 80067f2:	eb18 0005 	adds.w	r0, r8, r5
 80067f6:	eb49 0106 	adc.w	r1, r9, r6
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	461d      	mov	r5, r3
 8006800:	f04f 0600 	mov.w	r6, #0
 8006804:	196b      	adds	r3, r5, r5
 8006806:	eb46 0406 	adc.w	r4, r6, r6
 800680a:	461a      	mov	r2, r3
 800680c:	4623      	mov	r3, r4
 800680e:	f7fa fa1b 	bl	8000c48 <__aeabi_uldivmod>
 8006812:	4603      	mov	r3, r0
 8006814:	460c      	mov	r4, r1
 8006816:	461a      	mov	r2, r3
 8006818:	4ba5      	ldr	r3, [pc, #660]	; (8006ab0 <UART_SetConfig+0x384>)
 800681a:	fba3 2302 	umull	r2, r3, r3, r2
 800681e:	095b      	lsrs	r3, r3, #5
 8006820:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	461d      	mov	r5, r3
 8006828:	f04f 0600 	mov.w	r6, #0
 800682c:	46a9      	mov	r9, r5
 800682e:	46b2      	mov	sl, r6
 8006830:	eb19 0309 	adds.w	r3, r9, r9
 8006834:	eb4a 040a 	adc.w	r4, sl, sl
 8006838:	4699      	mov	r9, r3
 800683a:	46a2      	mov	sl, r4
 800683c:	eb19 0905 	adds.w	r9, r9, r5
 8006840:	eb4a 0a06 	adc.w	sl, sl, r6
 8006844:	f04f 0100 	mov.w	r1, #0
 8006848:	f04f 0200 	mov.w	r2, #0
 800684c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006850:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006854:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006858:	4689      	mov	r9, r1
 800685a:	4692      	mov	sl, r2
 800685c:	eb19 0005 	adds.w	r0, r9, r5
 8006860:	eb4a 0106 	adc.w	r1, sl, r6
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	461d      	mov	r5, r3
 800686a:	f04f 0600 	mov.w	r6, #0
 800686e:	196b      	adds	r3, r5, r5
 8006870:	eb46 0406 	adc.w	r4, r6, r6
 8006874:	461a      	mov	r2, r3
 8006876:	4623      	mov	r3, r4
 8006878:	f7fa f9e6 	bl	8000c48 <__aeabi_uldivmod>
 800687c:	4603      	mov	r3, r0
 800687e:	460c      	mov	r4, r1
 8006880:	461a      	mov	r2, r3
 8006882:	4b8b      	ldr	r3, [pc, #556]	; (8006ab0 <UART_SetConfig+0x384>)
 8006884:	fba3 1302 	umull	r1, r3, r3, r2
 8006888:	095b      	lsrs	r3, r3, #5
 800688a:	2164      	movs	r1, #100	; 0x64
 800688c:	fb01 f303 	mul.w	r3, r1, r3
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	00db      	lsls	r3, r3, #3
 8006894:	3332      	adds	r3, #50	; 0x32
 8006896:	4a86      	ldr	r2, [pc, #536]	; (8006ab0 <UART_SetConfig+0x384>)
 8006898:	fba2 2303 	umull	r2, r3, r2, r3
 800689c:	095b      	lsrs	r3, r3, #5
 800689e:	005b      	lsls	r3, r3, #1
 80068a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80068a4:	4498      	add	r8, r3
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	461d      	mov	r5, r3
 80068aa:	f04f 0600 	mov.w	r6, #0
 80068ae:	46a9      	mov	r9, r5
 80068b0:	46b2      	mov	sl, r6
 80068b2:	eb19 0309 	adds.w	r3, r9, r9
 80068b6:	eb4a 040a 	adc.w	r4, sl, sl
 80068ba:	4699      	mov	r9, r3
 80068bc:	46a2      	mov	sl, r4
 80068be:	eb19 0905 	adds.w	r9, r9, r5
 80068c2:	eb4a 0a06 	adc.w	sl, sl, r6
 80068c6:	f04f 0100 	mov.w	r1, #0
 80068ca:	f04f 0200 	mov.w	r2, #0
 80068ce:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80068d2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80068d6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80068da:	4689      	mov	r9, r1
 80068dc:	4692      	mov	sl, r2
 80068de:	eb19 0005 	adds.w	r0, r9, r5
 80068e2:	eb4a 0106 	adc.w	r1, sl, r6
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	461d      	mov	r5, r3
 80068ec:	f04f 0600 	mov.w	r6, #0
 80068f0:	196b      	adds	r3, r5, r5
 80068f2:	eb46 0406 	adc.w	r4, r6, r6
 80068f6:	461a      	mov	r2, r3
 80068f8:	4623      	mov	r3, r4
 80068fa:	f7fa f9a5 	bl	8000c48 <__aeabi_uldivmod>
 80068fe:	4603      	mov	r3, r0
 8006900:	460c      	mov	r4, r1
 8006902:	461a      	mov	r2, r3
 8006904:	4b6a      	ldr	r3, [pc, #424]	; (8006ab0 <UART_SetConfig+0x384>)
 8006906:	fba3 1302 	umull	r1, r3, r3, r2
 800690a:	095b      	lsrs	r3, r3, #5
 800690c:	2164      	movs	r1, #100	; 0x64
 800690e:	fb01 f303 	mul.w	r3, r1, r3
 8006912:	1ad3      	subs	r3, r2, r3
 8006914:	00db      	lsls	r3, r3, #3
 8006916:	3332      	adds	r3, #50	; 0x32
 8006918:	4a65      	ldr	r2, [pc, #404]	; (8006ab0 <UART_SetConfig+0x384>)
 800691a:	fba2 2303 	umull	r2, r3, r2, r3
 800691e:	095b      	lsrs	r3, r3, #5
 8006920:	f003 0207 	and.w	r2, r3, #7
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4442      	add	r2, r8
 800692a:	609a      	str	r2, [r3, #8]
 800692c:	e26f      	b.n	8006e0e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800692e:	f7fe f8cb 	bl	8004ac8 <HAL_RCC_GetPCLK1Freq>
 8006932:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	461d      	mov	r5, r3
 8006938:	f04f 0600 	mov.w	r6, #0
 800693c:	46a8      	mov	r8, r5
 800693e:	46b1      	mov	r9, r6
 8006940:	eb18 0308 	adds.w	r3, r8, r8
 8006944:	eb49 0409 	adc.w	r4, r9, r9
 8006948:	4698      	mov	r8, r3
 800694a:	46a1      	mov	r9, r4
 800694c:	eb18 0805 	adds.w	r8, r8, r5
 8006950:	eb49 0906 	adc.w	r9, r9, r6
 8006954:	f04f 0100 	mov.w	r1, #0
 8006958:	f04f 0200 	mov.w	r2, #0
 800695c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006960:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006964:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006968:	4688      	mov	r8, r1
 800696a:	4691      	mov	r9, r2
 800696c:	eb18 0005 	adds.w	r0, r8, r5
 8006970:	eb49 0106 	adc.w	r1, r9, r6
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	461d      	mov	r5, r3
 800697a:	f04f 0600 	mov.w	r6, #0
 800697e:	196b      	adds	r3, r5, r5
 8006980:	eb46 0406 	adc.w	r4, r6, r6
 8006984:	461a      	mov	r2, r3
 8006986:	4623      	mov	r3, r4
 8006988:	f7fa f95e 	bl	8000c48 <__aeabi_uldivmod>
 800698c:	4603      	mov	r3, r0
 800698e:	460c      	mov	r4, r1
 8006990:	461a      	mov	r2, r3
 8006992:	4b47      	ldr	r3, [pc, #284]	; (8006ab0 <UART_SetConfig+0x384>)
 8006994:	fba3 2302 	umull	r2, r3, r3, r2
 8006998:	095b      	lsrs	r3, r3, #5
 800699a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	461d      	mov	r5, r3
 80069a2:	f04f 0600 	mov.w	r6, #0
 80069a6:	46a9      	mov	r9, r5
 80069a8:	46b2      	mov	sl, r6
 80069aa:	eb19 0309 	adds.w	r3, r9, r9
 80069ae:	eb4a 040a 	adc.w	r4, sl, sl
 80069b2:	4699      	mov	r9, r3
 80069b4:	46a2      	mov	sl, r4
 80069b6:	eb19 0905 	adds.w	r9, r9, r5
 80069ba:	eb4a 0a06 	adc.w	sl, sl, r6
 80069be:	f04f 0100 	mov.w	r1, #0
 80069c2:	f04f 0200 	mov.w	r2, #0
 80069c6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80069ca:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80069ce:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80069d2:	4689      	mov	r9, r1
 80069d4:	4692      	mov	sl, r2
 80069d6:	eb19 0005 	adds.w	r0, r9, r5
 80069da:	eb4a 0106 	adc.w	r1, sl, r6
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	461d      	mov	r5, r3
 80069e4:	f04f 0600 	mov.w	r6, #0
 80069e8:	196b      	adds	r3, r5, r5
 80069ea:	eb46 0406 	adc.w	r4, r6, r6
 80069ee:	461a      	mov	r2, r3
 80069f0:	4623      	mov	r3, r4
 80069f2:	f7fa f929 	bl	8000c48 <__aeabi_uldivmod>
 80069f6:	4603      	mov	r3, r0
 80069f8:	460c      	mov	r4, r1
 80069fa:	461a      	mov	r2, r3
 80069fc:	4b2c      	ldr	r3, [pc, #176]	; (8006ab0 <UART_SetConfig+0x384>)
 80069fe:	fba3 1302 	umull	r1, r3, r3, r2
 8006a02:	095b      	lsrs	r3, r3, #5
 8006a04:	2164      	movs	r1, #100	; 0x64
 8006a06:	fb01 f303 	mul.w	r3, r1, r3
 8006a0a:	1ad3      	subs	r3, r2, r3
 8006a0c:	00db      	lsls	r3, r3, #3
 8006a0e:	3332      	adds	r3, #50	; 0x32
 8006a10:	4a27      	ldr	r2, [pc, #156]	; (8006ab0 <UART_SetConfig+0x384>)
 8006a12:	fba2 2303 	umull	r2, r3, r2, r3
 8006a16:	095b      	lsrs	r3, r3, #5
 8006a18:	005b      	lsls	r3, r3, #1
 8006a1a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006a1e:	4498      	add	r8, r3
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	461d      	mov	r5, r3
 8006a24:	f04f 0600 	mov.w	r6, #0
 8006a28:	46a9      	mov	r9, r5
 8006a2a:	46b2      	mov	sl, r6
 8006a2c:	eb19 0309 	adds.w	r3, r9, r9
 8006a30:	eb4a 040a 	adc.w	r4, sl, sl
 8006a34:	4699      	mov	r9, r3
 8006a36:	46a2      	mov	sl, r4
 8006a38:	eb19 0905 	adds.w	r9, r9, r5
 8006a3c:	eb4a 0a06 	adc.w	sl, sl, r6
 8006a40:	f04f 0100 	mov.w	r1, #0
 8006a44:	f04f 0200 	mov.w	r2, #0
 8006a48:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a4c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006a50:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006a54:	4689      	mov	r9, r1
 8006a56:	4692      	mov	sl, r2
 8006a58:	eb19 0005 	adds.w	r0, r9, r5
 8006a5c:	eb4a 0106 	adc.w	r1, sl, r6
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	461d      	mov	r5, r3
 8006a66:	f04f 0600 	mov.w	r6, #0
 8006a6a:	196b      	adds	r3, r5, r5
 8006a6c:	eb46 0406 	adc.w	r4, r6, r6
 8006a70:	461a      	mov	r2, r3
 8006a72:	4623      	mov	r3, r4
 8006a74:	f7fa f8e8 	bl	8000c48 <__aeabi_uldivmod>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	460c      	mov	r4, r1
 8006a7c:	461a      	mov	r2, r3
 8006a7e:	4b0c      	ldr	r3, [pc, #48]	; (8006ab0 <UART_SetConfig+0x384>)
 8006a80:	fba3 1302 	umull	r1, r3, r3, r2
 8006a84:	095b      	lsrs	r3, r3, #5
 8006a86:	2164      	movs	r1, #100	; 0x64
 8006a88:	fb01 f303 	mul.w	r3, r1, r3
 8006a8c:	1ad3      	subs	r3, r2, r3
 8006a8e:	00db      	lsls	r3, r3, #3
 8006a90:	3332      	adds	r3, #50	; 0x32
 8006a92:	4a07      	ldr	r2, [pc, #28]	; (8006ab0 <UART_SetConfig+0x384>)
 8006a94:	fba2 2303 	umull	r2, r3, r2, r3
 8006a98:	095b      	lsrs	r3, r3, #5
 8006a9a:	f003 0207 	and.w	r2, r3, #7
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4442      	add	r2, r8
 8006aa4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006aa6:	e1b2      	b.n	8006e0e <UART_SetConfig+0x6e2>
 8006aa8:	40011000 	.word	0x40011000
 8006aac:	40011400 	.word	0x40011400
 8006ab0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4ad7      	ldr	r2, [pc, #860]	; (8006e18 <UART_SetConfig+0x6ec>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d005      	beq.n	8006aca <UART_SetConfig+0x39e>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4ad6      	ldr	r2, [pc, #856]	; (8006e1c <UART_SetConfig+0x6f0>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	f040 80d1 	bne.w	8006c6c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006aca:	f7fe f811 	bl	8004af0 <HAL_RCC_GetPCLK2Freq>
 8006ace:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	469a      	mov	sl, r3
 8006ad4:	f04f 0b00 	mov.w	fp, #0
 8006ad8:	46d0      	mov	r8, sl
 8006ada:	46d9      	mov	r9, fp
 8006adc:	eb18 0308 	adds.w	r3, r8, r8
 8006ae0:	eb49 0409 	adc.w	r4, r9, r9
 8006ae4:	4698      	mov	r8, r3
 8006ae6:	46a1      	mov	r9, r4
 8006ae8:	eb18 080a 	adds.w	r8, r8, sl
 8006aec:	eb49 090b 	adc.w	r9, r9, fp
 8006af0:	f04f 0100 	mov.w	r1, #0
 8006af4:	f04f 0200 	mov.w	r2, #0
 8006af8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006afc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006b00:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006b04:	4688      	mov	r8, r1
 8006b06:	4691      	mov	r9, r2
 8006b08:	eb1a 0508 	adds.w	r5, sl, r8
 8006b0c:	eb4b 0609 	adc.w	r6, fp, r9
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	4619      	mov	r1, r3
 8006b16:	f04f 0200 	mov.w	r2, #0
 8006b1a:	f04f 0300 	mov.w	r3, #0
 8006b1e:	f04f 0400 	mov.w	r4, #0
 8006b22:	0094      	lsls	r4, r2, #2
 8006b24:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006b28:	008b      	lsls	r3, r1, #2
 8006b2a:	461a      	mov	r2, r3
 8006b2c:	4623      	mov	r3, r4
 8006b2e:	4628      	mov	r0, r5
 8006b30:	4631      	mov	r1, r6
 8006b32:	f7fa f889 	bl	8000c48 <__aeabi_uldivmod>
 8006b36:	4603      	mov	r3, r0
 8006b38:	460c      	mov	r4, r1
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	4bb8      	ldr	r3, [pc, #736]	; (8006e20 <UART_SetConfig+0x6f4>)
 8006b3e:	fba3 2302 	umull	r2, r3, r3, r2
 8006b42:	095b      	lsrs	r3, r3, #5
 8006b44:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	469b      	mov	fp, r3
 8006b4c:	f04f 0c00 	mov.w	ip, #0
 8006b50:	46d9      	mov	r9, fp
 8006b52:	46e2      	mov	sl, ip
 8006b54:	eb19 0309 	adds.w	r3, r9, r9
 8006b58:	eb4a 040a 	adc.w	r4, sl, sl
 8006b5c:	4699      	mov	r9, r3
 8006b5e:	46a2      	mov	sl, r4
 8006b60:	eb19 090b 	adds.w	r9, r9, fp
 8006b64:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006b68:	f04f 0100 	mov.w	r1, #0
 8006b6c:	f04f 0200 	mov.w	r2, #0
 8006b70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006b74:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006b78:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006b7c:	4689      	mov	r9, r1
 8006b7e:	4692      	mov	sl, r2
 8006b80:	eb1b 0509 	adds.w	r5, fp, r9
 8006b84:	eb4c 060a 	adc.w	r6, ip, sl
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	4619      	mov	r1, r3
 8006b8e:	f04f 0200 	mov.w	r2, #0
 8006b92:	f04f 0300 	mov.w	r3, #0
 8006b96:	f04f 0400 	mov.w	r4, #0
 8006b9a:	0094      	lsls	r4, r2, #2
 8006b9c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006ba0:	008b      	lsls	r3, r1, #2
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	4623      	mov	r3, r4
 8006ba6:	4628      	mov	r0, r5
 8006ba8:	4631      	mov	r1, r6
 8006baa:	f7fa f84d 	bl	8000c48 <__aeabi_uldivmod>
 8006bae:	4603      	mov	r3, r0
 8006bb0:	460c      	mov	r4, r1
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	4b9a      	ldr	r3, [pc, #616]	; (8006e20 <UART_SetConfig+0x6f4>)
 8006bb6:	fba3 1302 	umull	r1, r3, r3, r2
 8006bba:	095b      	lsrs	r3, r3, #5
 8006bbc:	2164      	movs	r1, #100	; 0x64
 8006bbe:	fb01 f303 	mul.w	r3, r1, r3
 8006bc2:	1ad3      	subs	r3, r2, r3
 8006bc4:	011b      	lsls	r3, r3, #4
 8006bc6:	3332      	adds	r3, #50	; 0x32
 8006bc8:	4a95      	ldr	r2, [pc, #596]	; (8006e20 <UART_SetConfig+0x6f4>)
 8006bca:	fba2 2303 	umull	r2, r3, r2, r3
 8006bce:	095b      	lsrs	r3, r3, #5
 8006bd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006bd4:	4498      	add	r8, r3
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	469b      	mov	fp, r3
 8006bda:	f04f 0c00 	mov.w	ip, #0
 8006bde:	46d9      	mov	r9, fp
 8006be0:	46e2      	mov	sl, ip
 8006be2:	eb19 0309 	adds.w	r3, r9, r9
 8006be6:	eb4a 040a 	adc.w	r4, sl, sl
 8006bea:	4699      	mov	r9, r3
 8006bec:	46a2      	mov	sl, r4
 8006bee:	eb19 090b 	adds.w	r9, r9, fp
 8006bf2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006bf6:	f04f 0100 	mov.w	r1, #0
 8006bfa:	f04f 0200 	mov.w	r2, #0
 8006bfe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c02:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006c06:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006c0a:	4689      	mov	r9, r1
 8006c0c:	4692      	mov	sl, r2
 8006c0e:	eb1b 0509 	adds.w	r5, fp, r9
 8006c12:	eb4c 060a 	adc.w	r6, ip, sl
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	f04f 0200 	mov.w	r2, #0
 8006c20:	f04f 0300 	mov.w	r3, #0
 8006c24:	f04f 0400 	mov.w	r4, #0
 8006c28:	0094      	lsls	r4, r2, #2
 8006c2a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006c2e:	008b      	lsls	r3, r1, #2
 8006c30:	461a      	mov	r2, r3
 8006c32:	4623      	mov	r3, r4
 8006c34:	4628      	mov	r0, r5
 8006c36:	4631      	mov	r1, r6
 8006c38:	f7fa f806 	bl	8000c48 <__aeabi_uldivmod>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	460c      	mov	r4, r1
 8006c40:	461a      	mov	r2, r3
 8006c42:	4b77      	ldr	r3, [pc, #476]	; (8006e20 <UART_SetConfig+0x6f4>)
 8006c44:	fba3 1302 	umull	r1, r3, r3, r2
 8006c48:	095b      	lsrs	r3, r3, #5
 8006c4a:	2164      	movs	r1, #100	; 0x64
 8006c4c:	fb01 f303 	mul.w	r3, r1, r3
 8006c50:	1ad3      	subs	r3, r2, r3
 8006c52:	011b      	lsls	r3, r3, #4
 8006c54:	3332      	adds	r3, #50	; 0x32
 8006c56:	4a72      	ldr	r2, [pc, #456]	; (8006e20 <UART_SetConfig+0x6f4>)
 8006c58:	fba2 2303 	umull	r2, r3, r2, r3
 8006c5c:	095b      	lsrs	r3, r3, #5
 8006c5e:	f003 020f 	and.w	r2, r3, #15
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4442      	add	r2, r8
 8006c68:	609a      	str	r2, [r3, #8]
 8006c6a:	e0d0      	b.n	8006e0e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c6c:	f7fd ff2c 	bl	8004ac8 <HAL_RCC_GetPCLK1Freq>
 8006c70:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	469a      	mov	sl, r3
 8006c76:	f04f 0b00 	mov.w	fp, #0
 8006c7a:	46d0      	mov	r8, sl
 8006c7c:	46d9      	mov	r9, fp
 8006c7e:	eb18 0308 	adds.w	r3, r8, r8
 8006c82:	eb49 0409 	adc.w	r4, r9, r9
 8006c86:	4698      	mov	r8, r3
 8006c88:	46a1      	mov	r9, r4
 8006c8a:	eb18 080a 	adds.w	r8, r8, sl
 8006c8e:	eb49 090b 	adc.w	r9, r9, fp
 8006c92:	f04f 0100 	mov.w	r1, #0
 8006c96:	f04f 0200 	mov.w	r2, #0
 8006c9a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006c9e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006ca2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006ca6:	4688      	mov	r8, r1
 8006ca8:	4691      	mov	r9, r2
 8006caa:	eb1a 0508 	adds.w	r5, sl, r8
 8006cae:	eb4b 0609 	adc.w	r6, fp, r9
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	4619      	mov	r1, r3
 8006cb8:	f04f 0200 	mov.w	r2, #0
 8006cbc:	f04f 0300 	mov.w	r3, #0
 8006cc0:	f04f 0400 	mov.w	r4, #0
 8006cc4:	0094      	lsls	r4, r2, #2
 8006cc6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006cca:	008b      	lsls	r3, r1, #2
 8006ccc:	461a      	mov	r2, r3
 8006cce:	4623      	mov	r3, r4
 8006cd0:	4628      	mov	r0, r5
 8006cd2:	4631      	mov	r1, r6
 8006cd4:	f7f9 ffb8 	bl	8000c48 <__aeabi_uldivmod>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	460c      	mov	r4, r1
 8006cdc:	461a      	mov	r2, r3
 8006cde:	4b50      	ldr	r3, [pc, #320]	; (8006e20 <UART_SetConfig+0x6f4>)
 8006ce0:	fba3 2302 	umull	r2, r3, r3, r2
 8006ce4:	095b      	lsrs	r3, r3, #5
 8006ce6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	469b      	mov	fp, r3
 8006cee:	f04f 0c00 	mov.w	ip, #0
 8006cf2:	46d9      	mov	r9, fp
 8006cf4:	46e2      	mov	sl, ip
 8006cf6:	eb19 0309 	adds.w	r3, r9, r9
 8006cfa:	eb4a 040a 	adc.w	r4, sl, sl
 8006cfe:	4699      	mov	r9, r3
 8006d00:	46a2      	mov	sl, r4
 8006d02:	eb19 090b 	adds.w	r9, r9, fp
 8006d06:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006d0a:	f04f 0100 	mov.w	r1, #0
 8006d0e:	f04f 0200 	mov.w	r2, #0
 8006d12:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d16:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006d1a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006d1e:	4689      	mov	r9, r1
 8006d20:	4692      	mov	sl, r2
 8006d22:	eb1b 0509 	adds.w	r5, fp, r9
 8006d26:	eb4c 060a 	adc.w	r6, ip, sl
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	4619      	mov	r1, r3
 8006d30:	f04f 0200 	mov.w	r2, #0
 8006d34:	f04f 0300 	mov.w	r3, #0
 8006d38:	f04f 0400 	mov.w	r4, #0
 8006d3c:	0094      	lsls	r4, r2, #2
 8006d3e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006d42:	008b      	lsls	r3, r1, #2
 8006d44:	461a      	mov	r2, r3
 8006d46:	4623      	mov	r3, r4
 8006d48:	4628      	mov	r0, r5
 8006d4a:	4631      	mov	r1, r6
 8006d4c:	f7f9 ff7c 	bl	8000c48 <__aeabi_uldivmod>
 8006d50:	4603      	mov	r3, r0
 8006d52:	460c      	mov	r4, r1
 8006d54:	461a      	mov	r2, r3
 8006d56:	4b32      	ldr	r3, [pc, #200]	; (8006e20 <UART_SetConfig+0x6f4>)
 8006d58:	fba3 1302 	umull	r1, r3, r3, r2
 8006d5c:	095b      	lsrs	r3, r3, #5
 8006d5e:	2164      	movs	r1, #100	; 0x64
 8006d60:	fb01 f303 	mul.w	r3, r1, r3
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	011b      	lsls	r3, r3, #4
 8006d68:	3332      	adds	r3, #50	; 0x32
 8006d6a:	4a2d      	ldr	r2, [pc, #180]	; (8006e20 <UART_SetConfig+0x6f4>)
 8006d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8006d70:	095b      	lsrs	r3, r3, #5
 8006d72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d76:	4498      	add	r8, r3
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	469b      	mov	fp, r3
 8006d7c:	f04f 0c00 	mov.w	ip, #0
 8006d80:	46d9      	mov	r9, fp
 8006d82:	46e2      	mov	sl, ip
 8006d84:	eb19 0309 	adds.w	r3, r9, r9
 8006d88:	eb4a 040a 	adc.w	r4, sl, sl
 8006d8c:	4699      	mov	r9, r3
 8006d8e:	46a2      	mov	sl, r4
 8006d90:	eb19 090b 	adds.w	r9, r9, fp
 8006d94:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006d98:	f04f 0100 	mov.w	r1, #0
 8006d9c:	f04f 0200 	mov.w	r2, #0
 8006da0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006da4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006da8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006dac:	4689      	mov	r9, r1
 8006dae:	4692      	mov	sl, r2
 8006db0:	eb1b 0509 	adds.w	r5, fp, r9
 8006db4:	eb4c 060a 	adc.w	r6, ip, sl
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	4619      	mov	r1, r3
 8006dbe:	f04f 0200 	mov.w	r2, #0
 8006dc2:	f04f 0300 	mov.w	r3, #0
 8006dc6:	f04f 0400 	mov.w	r4, #0
 8006dca:	0094      	lsls	r4, r2, #2
 8006dcc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006dd0:	008b      	lsls	r3, r1, #2
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	4623      	mov	r3, r4
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	4631      	mov	r1, r6
 8006dda:	f7f9 ff35 	bl	8000c48 <__aeabi_uldivmod>
 8006dde:	4603      	mov	r3, r0
 8006de0:	460c      	mov	r4, r1
 8006de2:	461a      	mov	r2, r3
 8006de4:	4b0e      	ldr	r3, [pc, #56]	; (8006e20 <UART_SetConfig+0x6f4>)
 8006de6:	fba3 1302 	umull	r1, r3, r3, r2
 8006dea:	095b      	lsrs	r3, r3, #5
 8006dec:	2164      	movs	r1, #100	; 0x64
 8006dee:	fb01 f303 	mul.w	r3, r1, r3
 8006df2:	1ad3      	subs	r3, r2, r3
 8006df4:	011b      	lsls	r3, r3, #4
 8006df6:	3332      	adds	r3, #50	; 0x32
 8006df8:	4a09      	ldr	r2, [pc, #36]	; (8006e20 <UART_SetConfig+0x6f4>)
 8006dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8006dfe:	095b      	lsrs	r3, r3, #5
 8006e00:	f003 020f 	and.w	r2, r3, #15
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4442      	add	r2, r8
 8006e0a:	609a      	str	r2, [r3, #8]
}
 8006e0c:	e7ff      	b.n	8006e0e <UART_SetConfig+0x6e2>
 8006e0e:	bf00      	nop
 8006e10:	3714      	adds	r7, #20
 8006e12:	46bd      	mov	sp, r7
 8006e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e18:	40011000 	.word	0x40011000
 8006e1c:	40011400 	.word	0x40011400
 8006e20:	51eb851f 	.word	0x51eb851f

08006e24 <__errno>:
 8006e24:	4b01      	ldr	r3, [pc, #4]	; (8006e2c <__errno+0x8>)
 8006e26:	6818      	ldr	r0, [r3, #0]
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	20000028 	.word	0x20000028

08006e30 <__libc_init_array>:
 8006e30:	b570      	push	{r4, r5, r6, lr}
 8006e32:	4e0d      	ldr	r6, [pc, #52]	; (8006e68 <__libc_init_array+0x38>)
 8006e34:	4c0d      	ldr	r4, [pc, #52]	; (8006e6c <__libc_init_array+0x3c>)
 8006e36:	1ba4      	subs	r4, r4, r6
 8006e38:	10a4      	asrs	r4, r4, #2
 8006e3a:	2500      	movs	r5, #0
 8006e3c:	42a5      	cmp	r5, r4
 8006e3e:	d109      	bne.n	8006e54 <__libc_init_array+0x24>
 8006e40:	4e0b      	ldr	r6, [pc, #44]	; (8006e70 <__libc_init_array+0x40>)
 8006e42:	4c0c      	ldr	r4, [pc, #48]	; (8006e74 <__libc_init_array+0x44>)
 8006e44:	f002 fd64 	bl	8009910 <_init>
 8006e48:	1ba4      	subs	r4, r4, r6
 8006e4a:	10a4      	asrs	r4, r4, #2
 8006e4c:	2500      	movs	r5, #0
 8006e4e:	42a5      	cmp	r5, r4
 8006e50:	d105      	bne.n	8006e5e <__libc_init_array+0x2e>
 8006e52:	bd70      	pop	{r4, r5, r6, pc}
 8006e54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006e58:	4798      	blx	r3
 8006e5a:	3501      	adds	r5, #1
 8006e5c:	e7ee      	b.n	8006e3c <__libc_init_array+0xc>
 8006e5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006e62:	4798      	blx	r3
 8006e64:	3501      	adds	r5, #1
 8006e66:	e7f2      	b.n	8006e4e <__libc_init_array+0x1e>
 8006e68:	08009cf8 	.word	0x08009cf8
 8006e6c:	08009cf8 	.word	0x08009cf8
 8006e70:	08009cf8 	.word	0x08009cf8
 8006e74:	08009cfc 	.word	0x08009cfc

08006e78 <memset>:
 8006e78:	4402      	add	r2, r0
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d100      	bne.n	8006e82 <memset+0xa>
 8006e80:	4770      	bx	lr
 8006e82:	f803 1b01 	strb.w	r1, [r3], #1
 8006e86:	e7f9      	b.n	8006e7c <memset+0x4>

08006e88 <__cvt>:
 8006e88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e8c:	ec55 4b10 	vmov	r4, r5, d0
 8006e90:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006e92:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006e96:	2d00      	cmp	r5, #0
 8006e98:	460e      	mov	r6, r1
 8006e9a:	4691      	mov	r9, r2
 8006e9c:	4619      	mov	r1, r3
 8006e9e:	bfb8      	it	lt
 8006ea0:	4622      	movlt	r2, r4
 8006ea2:	462b      	mov	r3, r5
 8006ea4:	f027 0720 	bic.w	r7, r7, #32
 8006ea8:	bfbb      	ittet	lt
 8006eaa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006eae:	461d      	movlt	r5, r3
 8006eb0:	2300      	movge	r3, #0
 8006eb2:	232d      	movlt	r3, #45	; 0x2d
 8006eb4:	bfb8      	it	lt
 8006eb6:	4614      	movlt	r4, r2
 8006eb8:	2f46      	cmp	r7, #70	; 0x46
 8006eba:	700b      	strb	r3, [r1, #0]
 8006ebc:	d004      	beq.n	8006ec8 <__cvt+0x40>
 8006ebe:	2f45      	cmp	r7, #69	; 0x45
 8006ec0:	d100      	bne.n	8006ec4 <__cvt+0x3c>
 8006ec2:	3601      	adds	r6, #1
 8006ec4:	2102      	movs	r1, #2
 8006ec6:	e000      	b.n	8006eca <__cvt+0x42>
 8006ec8:	2103      	movs	r1, #3
 8006eca:	ab03      	add	r3, sp, #12
 8006ecc:	9301      	str	r3, [sp, #4]
 8006ece:	ab02      	add	r3, sp, #8
 8006ed0:	9300      	str	r3, [sp, #0]
 8006ed2:	4632      	mov	r2, r6
 8006ed4:	4653      	mov	r3, sl
 8006ed6:	ec45 4b10 	vmov	d0, r4, r5
 8006eda:	f000 fe19 	bl	8007b10 <_dtoa_r>
 8006ede:	2f47      	cmp	r7, #71	; 0x47
 8006ee0:	4680      	mov	r8, r0
 8006ee2:	d102      	bne.n	8006eea <__cvt+0x62>
 8006ee4:	f019 0f01 	tst.w	r9, #1
 8006ee8:	d026      	beq.n	8006f38 <__cvt+0xb0>
 8006eea:	2f46      	cmp	r7, #70	; 0x46
 8006eec:	eb08 0906 	add.w	r9, r8, r6
 8006ef0:	d111      	bne.n	8006f16 <__cvt+0x8e>
 8006ef2:	f898 3000 	ldrb.w	r3, [r8]
 8006ef6:	2b30      	cmp	r3, #48	; 0x30
 8006ef8:	d10a      	bne.n	8006f10 <__cvt+0x88>
 8006efa:	2200      	movs	r2, #0
 8006efc:	2300      	movs	r3, #0
 8006efe:	4620      	mov	r0, r4
 8006f00:	4629      	mov	r1, r5
 8006f02:	f7f9 fde1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f06:	b918      	cbnz	r0, 8006f10 <__cvt+0x88>
 8006f08:	f1c6 0601 	rsb	r6, r6, #1
 8006f0c:	f8ca 6000 	str.w	r6, [sl]
 8006f10:	f8da 3000 	ldr.w	r3, [sl]
 8006f14:	4499      	add	r9, r3
 8006f16:	2200      	movs	r2, #0
 8006f18:	2300      	movs	r3, #0
 8006f1a:	4620      	mov	r0, r4
 8006f1c:	4629      	mov	r1, r5
 8006f1e:	f7f9 fdd3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f22:	b938      	cbnz	r0, 8006f34 <__cvt+0xac>
 8006f24:	2230      	movs	r2, #48	; 0x30
 8006f26:	9b03      	ldr	r3, [sp, #12]
 8006f28:	454b      	cmp	r3, r9
 8006f2a:	d205      	bcs.n	8006f38 <__cvt+0xb0>
 8006f2c:	1c59      	adds	r1, r3, #1
 8006f2e:	9103      	str	r1, [sp, #12]
 8006f30:	701a      	strb	r2, [r3, #0]
 8006f32:	e7f8      	b.n	8006f26 <__cvt+0x9e>
 8006f34:	f8cd 900c 	str.w	r9, [sp, #12]
 8006f38:	9b03      	ldr	r3, [sp, #12]
 8006f3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f3c:	eba3 0308 	sub.w	r3, r3, r8
 8006f40:	4640      	mov	r0, r8
 8006f42:	6013      	str	r3, [r2, #0]
 8006f44:	b004      	add	sp, #16
 8006f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006f4a <__exponent>:
 8006f4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f4c:	2900      	cmp	r1, #0
 8006f4e:	4604      	mov	r4, r0
 8006f50:	bfba      	itte	lt
 8006f52:	4249      	neglt	r1, r1
 8006f54:	232d      	movlt	r3, #45	; 0x2d
 8006f56:	232b      	movge	r3, #43	; 0x2b
 8006f58:	2909      	cmp	r1, #9
 8006f5a:	f804 2b02 	strb.w	r2, [r4], #2
 8006f5e:	7043      	strb	r3, [r0, #1]
 8006f60:	dd20      	ble.n	8006fa4 <__exponent+0x5a>
 8006f62:	f10d 0307 	add.w	r3, sp, #7
 8006f66:	461f      	mov	r7, r3
 8006f68:	260a      	movs	r6, #10
 8006f6a:	fb91 f5f6 	sdiv	r5, r1, r6
 8006f6e:	fb06 1115 	mls	r1, r6, r5, r1
 8006f72:	3130      	adds	r1, #48	; 0x30
 8006f74:	2d09      	cmp	r5, #9
 8006f76:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006f7a:	f103 32ff 	add.w	r2, r3, #4294967295
 8006f7e:	4629      	mov	r1, r5
 8006f80:	dc09      	bgt.n	8006f96 <__exponent+0x4c>
 8006f82:	3130      	adds	r1, #48	; 0x30
 8006f84:	3b02      	subs	r3, #2
 8006f86:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006f8a:	42bb      	cmp	r3, r7
 8006f8c:	4622      	mov	r2, r4
 8006f8e:	d304      	bcc.n	8006f9a <__exponent+0x50>
 8006f90:	1a10      	subs	r0, r2, r0
 8006f92:	b003      	add	sp, #12
 8006f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f96:	4613      	mov	r3, r2
 8006f98:	e7e7      	b.n	8006f6a <__exponent+0x20>
 8006f9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f9e:	f804 2b01 	strb.w	r2, [r4], #1
 8006fa2:	e7f2      	b.n	8006f8a <__exponent+0x40>
 8006fa4:	2330      	movs	r3, #48	; 0x30
 8006fa6:	4419      	add	r1, r3
 8006fa8:	7083      	strb	r3, [r0, #2]
 8006faa:	1d02      	adds	r2, r0, #4
 8006fac:	70c1      	strb	r1, [r0, #3]
 8006fae:	e7ef      	b.n	8006f90 <__exponent+0x46>

08006fb0 <_printf_float>:
 8006fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb4:	b08d      	sub	sp, #52	; 0x34
 8006fb6:	460c      	mov	r4, r1
 8006fb8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006fbc:	4616      	mov	r6, r2
 8006fbe:	461f      	mov	r7, r3
 8006fc0:	4605      	mov	r5, r0
 8006fc2:	f001 fcd7 	bl	8008974 <_localeconv_r>
 8006fc6:	6803      	ldr	r3, [r0, #0]
 8006fc8:	9304      	str	r3, [sp, #16]
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f7f9 f900 	bl	80001d0 <strlen>
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	930a      	str	r3, [sp, #40]	; 0x28
 8006fd4:	f8d8 3000 	ldr.w	r3, [r8]
 8006fd8:	9005      	str	r0, [sp, #20]
 8006fda:	3307      	adds	r3, #7
 8006fdc:	f023 0307 	bic.w	r3, r3, #7
 8006fe0:	f103 0208 	add.w	r2, r3, #8
 8006fe4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006fe8:	f8d4 b000 	ldr.w	fp, [r4]
 8006fec:	f8c8 2000 	str.w	r2, [r8]
 8006ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006ff8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006ffc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007000:	9307      	str	r3, [sp, #28]
 8007002:	f8cd 8018 	str.w	r8, [sp, #24]
 8007006:	f04f 32ff 	mov.w	r2, #4294967295
 800700a:	4ba7      	ldr	r3, [pc, #668]	; (80072a8 <_printf_float+0x2f8>)
 800700c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007010:	f7f9 fd8c 	bl	8000b2c <__aeabi_dcmpun>
 8007014:	bb70      	cbnz	r0, 8007074 <_printf_float+0xc4>
 8007016:	f04f 32ff 	mov.w	r2, #4294967295
 800701a:	4ba3      	ldr	r3, [pc, #652]	; (80072a8 <_printf_float+0x2f8>)
 800701c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007020:	f7f9 fd66 	bl	8000af0 <__aeabi_dcmple>
 8007024:	bb30      	cbnz	r0, 8007074 <_printf_float+0xc4>
 8007026:	2200      	movs	r2, #0
 8007028:	2300      	movs	r3, #0
 800702a:	4640      	mov	r0, r8
 800702c:	4649      	mov	r1, r9
 800702e:	f7f9 fd55 	bl	8000adc <__aeabi_dcmplt>
 8007032:	b110      	cbz	r0, 800703a <_printf_float+0x8a>
 8007034:	232d      	movs	r3, #45	; 0x2d
 8007036:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800703a:	4a9c      	ldr	r2, [pc, #624]	; (80072ac <_printf_float+0x2fc>)
 800703c:	4b9c      	ldr	r3, [pc, #624]	; (80072b0 <_printf_float+0x300>)
 800703e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007042:	bf8c      	ite	hi
 8007044:	4690      	movhi	r8, r2
 8007046:	4698      	movls	r8, r3
 8007048:	2303      	movs	r3, #3
 800704a:	f02b 0204 	bic.w	r2, fp, #4
 800704e:	6123      	str	r3, [r4, #16]
 8007050:	6022      	str	r2, [r4, #0]
 8007052:	f04f 0900 	mov.w	r9, #0
 8007056:	9700      	str	r7, [sp, #0]
 8007058:	4633      	mov	r3, r6
 800705a:	aa0b      	add	r2, sp, #44	; 0x2c
 800705c:	4621      	mov	r1, r4
 800705e:	4628      	mov	r0, r5
 8007060:	f000 f9e6 	bl	8007430 <_printf_common>
 8007064:	3001      	adds	r0, #1
 8007066:	f040 808d 	bne.w	8007184 <_printf_float+0x1d4>
 800706a:	f04f 30ff 	mov.w	r0, #4294967295
 800706e:	b00d      	add	sp, #52	; 0x34
 8007070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007074:	4642      	mov	r2, r8
 8007076:	464b      	mov	r3, r9
 8007078:	4640      	mov	r0, r8
 800707a:	4649      	mov	r1, r9
 800707c:	f7f9 fd56 	bl	8000b2c <__aeabi_dcmpun>
 8007080:	b110      	cbz	r0, 8007088 <_printf_float+0xd8>
 8007082:	4a8c      	ldr	r2, [pc, #560]	; (80072b4 <_printf_float+0x304>)
 8007084:	4b8c      	ldr	r3, [pc, #560]	; (80072b8 <_printf_float+0x308>)
 8007086:	e7da      	b.n	800703e <_printf_float+0x8e>
 8007088:	6861      	ldr	r1, [r4, #4]
 800708a:	1c4b      	adds	r3, r1, #1
 800708c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007090:	a80a      	add	r0, sp, #40	; 0x28
 8007092:	d13e      	bne.n	8007112 <_printf_float+0x162>
 8007094:	2306      	movs	r3, #6
 8007096:	6063      	str	r3, [r4, #4]
 8007098:	2300      	movs	r3, #0
 800709a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800709e:	ab09      	add	r3, sp, #36	; 0x24
 80070a0:	9300      	str	r3, [sp, #0]
 80070a2:	ec49 8b10 	vmov	d0, r8, r9
 80070a6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80070aa:	6022      	str	r2, [r4, #0]
 80070ac:	f8cd a004 	str.w	sl, [sp, #4]
 80070b0:	6861      	ldr	r1, [r4, #4]
 80070b2:	4628      	mov	r0, r5
 80070b4:	f7ff fee8 	bl	8006e88 <__cvt>
 80070b8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80070bc:	2b47      	cmp	r3, #71	; 0x47
 80070be:	4680      	mov	r8, r0
 80070c0:	d109      	bne.n	80070d6 <_printf_float+0x126>
 80070c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070c4:	1cd8      	adds	r0, r3, #3
 80070c6:	db02      	blt.n	80070ce <_printf_float+0x11e>
 80070c8:	6862      	ldr	r2, [r4, #4]
 80070ca:	4293      	cmp	r3, r2
 80070cc:	dd47      	ble.n	800715e <_printf_float+0x1ae>
 80070ce:	f1aa 0a02 	sub.w	sl, sl, #2
 80070d2:	fa5f fa8a 	uxtb.w	sl, sl
 80070d6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80070da:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070dc:	d824      	bhi.n	8007128 <_printf_float+0x178>
 80070de:	3901      	subs	r1, #1
 80070e0:	4652      	mov	r2, sl
 80070e2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80070e6:	9109      	str	r1, [sp, #36]	; 0x24
 80070e8:	f7ff ff2f 	bl	8006f4a <__exponent>
 80070ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070ee:	1813      	adds	r3, r2, r0
 80070f0:	2a01      	cmp	r2, #1
 80070f2:	4681      	mov	r9, r0
 80070f4:	6123      	str	r3, [r4, #16]
 80070f6:	dc02      	bgt.n	80070fe <_printf_float+0x14e>
 80070f8:	6822      	ldr	r2, [r4, #0]
 80070fa:	07d1      	lsls	r1, r2, #31
 80070fc:	d501      	bpl.n	8007102 <_printf_float+0x152>
 80070fe:	3301      	adds	r3, #1
 8007100:	6123      	str	r3, [r4, #16]
 8007102:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007106:	2b00      	cmp	r3, #0
 8007108:	d0a5      	beq.n	8007056 <_printf_float+0xa6>
 800710a:	232d      	movs	r3, #45	; 0x2d
 800710c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007110:	e7a1      	b.n	8007056 <_printf_float+0xa6>
 8007112:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007116:	f000 8177 	beq.w	8007408 <_printf_float+0x458>
 800711a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800711e:	d1bb      	bne.n	8007098 <_printf_float+0xe8>
 8007120:	2900      	cmp	r1, #0
 8007122:	d1b9      	bne.n	8007098 <_printf_float+0xe8>
 8007124:	2301      	movs	r3, #1
 8007126:	e7b6      	b.n	8007096 <_printf_float+0xe6>
 8007128:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800712c:	d119      	bne.n	8007162 <_printf_float+0x1b2>
 800712e:	2900      	cmp	r1, #0
 8007130:	6863      	ldr	r3, [r4, #4]
 8007132:	dd0c      	ble.n	800714e <_printf_float+0x19e>
 8007134:	6121      	str	r1, [r4, #16]
 8007136:	b913      	cbnz	r3, 800713e <_printf_float+0x18e>
 8007138:	6822      	ldr	r2, [r4, #0]
 800713a:	07d2      	lsls	r2, r2, #31
 800713c:	d502      	bpl.n	8007144 <_printf_float+0x194>
 800713e:	3301      	adds	r3, #1
 8007140:	440b      	add	r3, r1
 8007142:	6123      	str	r3, [r4, #16]
 8007144:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007146:	65a3      	str	r3, [r4, #88]	; 0x58
 8007148:	f04f 0900 	mov.w	r9, #0
 800714c:	e7d9      	b.n	8007102 <_printf_float+0x152>
 800714e:	b913      	cbnz	r3, 8007156 <_printf_float+0x1a6>
 8007150:	6822      	ldr	r2, [r4, #0]
 8007152:	07d0      	lsls	r0, r2, #31
 8007154:	d501      	bpl.n	800715a <_printf_float+0x1aa>
 8007156:	3302      	adds	r3, #2
 8007158:	e7f3      	b.n	8007142 <_printf_float+0x192>
 800715a:	2301      	movs	r3, #1
 800715c:	e7f1      	b.n	8007142 <_printf_float+0x192>
 800715e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007162:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007166:	4293      	cmp	r3, r2
 8007168:	db05      	blt.n	8007176 <_printf_float+0x1c6>
 800716a:	6822      	ldr	r2, [r4, #0]
 800716c:	6123      	str	r3, [r4, #16]
 800716e:	07d1      	lsls	r1, r2, #31
 8007170:	d5e8      	bpl.n	8007144 <_printf_float+0x194>
 8007172:	3301      	adds	r3, #1
 8007174:	e7e5      	b.n	8007142 <_printf_float+0x192>
 8007176:	2b00      	cmp	r3, #0
 8007178:	bfd4      	ite	le
 800717a:	f1c3 0302 	rsble	r3, r3, #2
 800717e:	2301      	movgt	r3, #1
 8007180:	4413      	add	r3, r2
 8007182:	e7de      	b.n	8007142 <_printf_float+0x192>
 8007184:	6823      	ldr	r3, [r4, #0]
 8007186:	055a      	lsls	r2, r3, #21
 8007188:	d407      	bmi.n	800719a <_printf_float+0x1ea>
 800718a:	6923      	ldr	r3, [r4, #16]
 800718c:	4642      	mov	r2, r8
 800718e:	4631      	mov	r1, r6
 8007190:	4628      	mov	r0, r5
 8007192:	47b8      	blx	r7
 8007194:	3001      	adds	r0, #1
 8007196:	d12b      	bne.n	80071f0 <_printf_float+0x240>
 8007198:	e767      	b.n	800706a <_printf_float+0xba>
 800719a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800719e:	f240 80dc 	bls.w	800735a <_printf_float+0x3aa>
 80071a2:	2200      	movs	r2, #0
 80071a4:	2300      	movs	r3, #0
 80071a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80071aa:	f7f9 fc8d 	bl	8000ac8 <__aeabi_dcmpeq>
 80071ae:	2800      	cmp	r0, #0
 80071b0:	d033      	beq.n	800721a <_printf_float+0x26a>
 80071b2:	2301      	movs	r3, #1
 80071b4:	4a41      	ldr	r2, [pc, #260]	; (80072bc <_printf_float+0x30c>)
 80071b6:	4631      	mov	r1, r6
 80071b8:	4628      	mov	r0, r5
 80071ba:	47b8      	blx	r7
 80071bc:	3001      	adds	r0, #1
 80071be:	f43f af54 	beq.w	800706a <_printf_float+0xba>
 80071c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071c6:	429a      	cmp	r2, r3
 80071c8:	db02      	blt.n	80071d0 <_printf_float+0x220>
 80071ca:	6823      	ldr	r3, [r4, #0]
 80071cc:	07d8      	lsls	r0, r3, #31
 80071ce:	d50f      	bpl.n	80071f0 <_printf_float+0x240>
 80071d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071d4:	4631      	mov	r1, r6
 80071d6:	4628      	mov	r0, r5
 80071d8:	47b8      	blx	r7
 80071da:	3001      	adds	r0, #1
 80071dc:	f43f af45 	beq.w	800706a <_printf_float+0xba>
 80071e0:	f04f 0800 	mov.w	r8, #0
 80071e4:	f104 091a 	add.w	r9, r4, #26
 80071e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071ea:	3b01      	subs	r3, #1
 80071ec:	4543      	cmp	r3, r8
 80071ee:	dc09      	bgt.n	8007204 <_printf_float+0x254>
 80071f0:	6823      	ldr	r3, [r4, #0]
 80071f2:	079b      	lsls	r3, r3, #30
 80071f4:	f100 8103 	bmi.w	80073fe <_printf_float+0x44e>
 80071f8:	68e0      	ldr	r0, [r4, #12]
 80071fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071fc:	4298      	cmp	r0, r3
 80071fe:	bfb8      	it	lt
 8007200:	4618      	movlt	r0, r3
 8007202:	e734      	b.n	800706e <_printf_float+0xbe>
 8007204:	2301      	movs	r3, #1
 8007206:	464a      	mov	r2, r9
 8007208:	4631      	mov	r1, r6
 800720a:	4628      	mov	r0, r5
 800720c:	47b8      	blx	r7
 800720e:	3001      	adds	r0, #1
 8007210:	f43f af2b 	beq.w	800706a <_printf_float+0xba>
 8007214:	f108 0801 	add.w	r8, r8, #1
 8007218:	e7e6      	b.n	80071e8 <_printf_float+0x238>
 800721a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800721c:	2b00      	cmp	r3, #0
 800721e:	dc2b      	bgt.n	8007278 <_printf_float+0x2c8>
 8007220:	2301      	movs	r3, #1
 8007222:	4a26      	ldr	r2, [pc, #152]	; (80072bc <_printf_float+0x30c>)
 8007224:	4631      	mov	r1, r6
 8007226:	4628      	mov	r0, r5
 8007228:	47b8      	blx	r7
 800722a:	3001      	adds	r0, #1
 800722c:	f43f af1d 	beq.w	800706a <_printf_float+0xba>
 8007230:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007232:	b923      	cbnz	r3, 800723e <_printf_float+0x28e>
 8007234:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007236:	b913      	cbnz	r3, 800723e <_printf_float+0x28e>
 8007238:	6823      	ldr	r3, [r4, #0]
 800723a:	07d9      	lsls	r1, r3, #31
 800723c:	d5d8      	bpl.n	80071f0 <_printf_float+0x240>
 800723e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007242:	4631      	mov	r1, r6
 8007244:	4628      	mov	r0, r5
 8007246:	47b8      	blx	r7
 8007248:	3001      	adds	r0, #1
 800724a:	f43f af0e 	beq.w	800706a <_printf_float+0xba>
 800724e:	f04f 0900 	mov.w	r9, #0
 8007252:	f104 0a1a 	add.w	sl, r4, #26
 8007256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007258:	425b      	negs	r3, r3
 800725a:	454b      	cmp	r3, r9
 800725c:	dc01      	bgt.n	8007262 <_printf_float+0x2b2>
 800725e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007260:	e794      	b.n	800718c <_printf_float+0x1dc>
 8007262:	2301      	movs	r3, #1
 8007264:	4652      	mov	r2, sl
 8007266:	4631      	mov	r1, r6
 8007268:	4628      	mov	r0, r5
 800726a:	47b8      	blx	r7
 800726c:	3001      	adds	r0, #1
 800726e:	f43f aefc 	beq.w	800706a <_printf_float+0xba>
 8007272:	f109 0901 	add.w	r9, r9, #1
 8007276:	e7ee      	b.n	8007256 <_printf_float+0x2a6>
 8007278:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800727a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800727c:	429a      	cmp	r2, r3
 800727e:	bfa8      	it	ge
 8007280:	461a      	movge	r2, r3
 8007282:	2a00      	cmp	r2, #0
 8007284:	4691      	mov	r9, r2
 8007286:	dd07      	ble.n	8007298 <_printf_float+0x2e8>
 8007288:	4613      	mov	r3, r2
 800728a:	4631      	mov	r1, r6
 800728c:	4642      	mov	r2, r8
 800728e:	4628      	mov	r0, r5
 8007290:	47b8      	blx	r7
 8007292:	3001      	adds	r0, #1
 8007294:	f43f aee9 	beq.w	800706a <_printf_float+0xba>
 8007298:	f104 031a 	add.w	r3, r4, #26
 800729c:	f04f 0b00 	mov.w	fp, #0
 80072a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072a4:	9306      	str	r3, [sp, #24]
 80072a6:	e015      	b.n	80072d4 <_printf_float+0x324>
 80072a8:	7fefffff 	.word	0x7fefffff
 80072ac:	08009a34 	.word	0x08009a34
 80072b0:	08009a30 	.word	0x08009a30
 80072b4:	08009a3c 	.word	0x08009a3c
 80072b8:	08009a38 	.word	0x08009a38
 80072bc:	08009a40 	.word	0x08009a40
 80072c0:	2301      	movs	r3, #1
 80072c2:	9a06      	ldr	r2, [sp, #24]
 80072c4:	4631      	mov	r1, r6
 80072c6:	4628      	mov	r0, r5
 80072c8:	47b8      	blx	r7
 80072ca:	3001      	adds	r0, #1
 80072cc:	f43f aecd 	beq.w	800706a <_printf_float+0xba>
 80072d0:	f10b 0b01 	add.w	fp, fp, #1
 80072d4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80072d8:	ebaa 0309 	sub.w	r3, sl, r9
 80072dc:	455b      	cmp	r3, fp
 80072de:	dcef      	bgt.n	80072c0 <_printf_float+0x310>
 80072e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072e4:	429a      	cmp	r2, r3
 80072e6:	44d0      	add	r8, sl
 80072e8:	db15      	blt.n	8007316 <_printf_float+0x366>
 80072ea:	6823      	ldr	r3, [r4, #0]
 80072ec:	07da      	lsls	r2, r3, #31
 80072ee:	d412      	bmi.n	8007316 <_printf_float+0x366>
 80072f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80072f4:	eba3 020a 	sub.w	r2, r3, sl
 80072f8:	eba3 0a01 	sub.w	sl, r3, r1
 80072fc:	4592      	cmp	sl, r2
 80072fe:	bfa8      	it	ge
 8007300:	4692      	movge	sl, r2
 8007302:	f1ba 0f00 	cmp.w	sl, #0
 8007306:	dc0e      	bgt.n	8007326 <_printf_float+0x376>
 8007308:	f04f 0800 	mov.w	r8, #0
 800730c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007310:	f104 091a 	add.w	r9, r4, #26
 8007314:	e019      	b.n	800734a <_printf_float+0x39a>
 8007316:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800731a:	4631      	mov	r1, r6
 800731c:	4628      	mov	r0, r5
 800731e:	47b8      	blx	r7
 8007320:	3001      	adds	r0, #1
 8007322:	d1e5      	bne.n	80072f0 <_printf_float+0x340>
 8007324:	e6a1      	b.n	800706a <_printf_float+0xba>
 8007326:	4653      	mov	r3, sl
 8007328:	4642      	mov	r2, r8
 800732a:	4631      	mov	r1, r6
 800732c:	4628      	mov	r0, r5
 800732e:	47b8      	blx	r7
 8007330:	3001      	adds	r0, #1
 8007332:	d1e9      	bne.n	8007308 <_printf_float+0x358>
 8007334:	e699      	b.n	800706a <_printf_float+0xba>
 8007336:	2301      	movs	r3, #1
 8007338:	464a      	mov	r2, r9
 800733a:	4631      	mov	r1, r6
 800733c:	4628      	mov	r0, r5
 800733e:	47b8      	blx	r7
 8007340:	3001      	adds	r0, #1
 8007342:	f43f ae92 	beq.w	800706a <_printf_float+0xba>
 8007346:	f108 0801 	add.w	r8, r8, #1
 800734a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800734e:	1a9b      	subs	r3, r3, r2
 8007350:	eba3 030a 	sub.w	r3, r3, sl
 8007354:	4543      	cmp	r3, r8
 8007356:	dcee      	bgt.n	8007336 <_printf_float+0x386>
 8007358:	e74a      	b.n	80071f0 <_printf_float+0x240>
 800735a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800735c:	2a01      	cmp	r2, #1
 800735e:	dc01      	bgt.n	8007364 <_printf_float+0x3b4>
 8007360:	07db      	lsls	r3, r3, #31
 8007362:	d53a      	bpl.n	80073da <_printf_float+0x42a>
 8007364:	2301      	movs	r3, #1
 8007366:	4642      	mov	r2, r8
 8007368:	4631      	mov	r1, r6
 800736a:	4628      	mov	r0, r5
 800736c:	47b8      	blx	r7
 800736e:	3001      	adds	r0, #1
 8007370:	f43f ae7b 	beq.w	800706a <_printf_float+0xba>
 8007374:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007378:	4631      	mov	r1, r6
 800737a:	4628      	mov	r0, r5
 800737c:	47b8      	blx	r7
 800737e:	3001      	adds	r0, #1
 8007380:	f108 0801 	add.w	r8, r8, #1
 8007384:	f43f ae71 	beq.w	800706a <_printf_float+0xba>
 8007388:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800738a:	2200      	movs	r2, #0
 800738c:	f103 3aff 	add.w	sl, r3, #4294967295
 8007390:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007394:	2300      	movs	r3, #0
 8007396:	f7f9 fb97 	bl	8000ac8 <__aeabi_dcmpeq>
 800739a:	b9c8      	cbnz	r0, 80073d0 <_printf_float+0x420>
 800739c:	4653      	mov	r3, sl
 800739e:	4642      	mov	r2, r8
 80073a0:	4631      	mov	r1, r6
 80073a2:	4628      	mov	r0, r5
 80073a4:	47b8      	blx	r7
 80073a6:	3001      	adds	r0, #1
 80073a8:	d10e      	bne.n	80073c8 <_printf_float+0x418>
 80073aa:	e65e      	b.n	800706a <_printf_float+0xba>
 80073ac:	2301      	movs	r3, #1
 80073ae:	4652      	mov	r2, sl
 80073b0:	4631      	mov	r1, r6
 80073b2:	4628      	mov	r0, r5
 80073b4:	47b8      	blx	r7
 80073b6:	3001      	adds	r0, #1
 80073b8:	f43f ae57 	beq.w	800706a <_printf_float+0xba>
 80073bc:	f108 0801 	add.w	r8, r8, #1
 80073c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073c2:	3b01      	subs	r3, #1
 80073c4:	4543      	cmp	r3, r8
 80073c6:	dcf1      	bgt.n	80073ac <_printf_float+0x3fc>
 80073c8:	464b      	mov	r3, r9
 80073ca:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80073ce:	e6de      	b.n	800718e <_printf_float+0x1de>
 80073d0:	f04f 0800 	mov.w	r8, #0
 80073d4:	f104 0a1a 	add.w	sl, r4, #26
 80073d8:	e7f2      	b.n	80073c0 <_printf_float+0x410>
 80073da:	2301      	movs	r3, #1
 80073dc:	e7df      	b.n	800739e <_printf_float+0x3ee>
 80073de:	2301      	movs	r3, #1
 80073e0:	464a      	mov	r2, r9
 80073e2:	4631      	mov	r1, r6
 80073e4:	4628      	mov	r0, r5
 80073e6:	47b8      	blx	r7
 80073e8:	3001      	adds	r0, #1
 80073ea:	f43f ae3e 	beq.w	800706a <_printf_float+0xba>
 80073ee:	f108 0801 	add.w	r8, r8, #1
 80073f2:	68e3      	ldr	r3, [r4, #12]
 80073f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80073f6:	1a9b      	subs	r3, r3, r2
 80073f8:	4543      	cmp	r3, r8
 80073fa:	dcf0      	bgt.n	80073de <_printf_float+0x42e>
 80073fc:	e6fc      	b.n	80071f8 <_printf_float+0x248>
 80073fe:	f04f 0800 	mov.w	r8, #0
 8007402:	f104 0919 	add.w	r9, r4, #25
 8007406:	e7f4      	b.n	80073f2 <_printf_float+0x442>
 8007408:	2900      	cmp	r1, #0
 800740a:	f43f ae8b 	beq.w	8007124 <_printf_float+0x174>
 800740e:	2300      	movs	r3, #0
 8007410:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007414:	ab09      	add	r3, sp, #36	; 0x24
 8007416:	9300      	str	r3, [sp, #0]
 8007418:	ec49 8b10 	vmov	d0, r8, r9
 800741c:	6022      	str	r2, [r4, #0]
 800741e:	f8cd a004 	str.w	sl, [sp, #4]
 8007422:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007426:	4628      	mov	r0, r5
 8007428:	f7ff fd2e 	bl	8006e88 <__cvt>
 800742c:	4680      	mov	r8, r0
 800742e:	e648      	b.n	80070c2 <_printf_float+0x112>

08007430 <_printf_common>:
 8007430:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007434:	4691      	mov	r9, r2
 8007436:	461f      	mov	r7, r3
 8007438:	688a      	ldr	r2, [r1, #8]
 800743a:	690b      	ldr	r3, [r1, #16]
 800743c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007440:	4293      	cmp	r3, r2
 8007442:	bfb8      	it	lt
 8007444:	4613      	movlt	r3, r2
 8007446:	f8c9 3000 	str.w	r3, [r9]
 800744a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800744e:	4606      	mov	r6, r0
 8007450:	460c      	mov	r4, r1
 8007452:	b112      	cbz	r2, 800745a <_printf_common+0x2a>
 8007454:	3301      	adds	r3, #1
 8007456:	f8c9 3000 	str.w	r3, [r9]
 800745a:	6823      	ldr	r3, [r4, #0]
 800745c:	0699      	lsls	r1, r3, #26
 800745e:	bf42      	ittt	mi
 8007460:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007464:	3302      	addmi	r3, #2
 8007466:	f8c9 3000 	strmi.w	r3, [r9]
 800746a:	6825      	ldr	r5, [r4, #0]
 800746c:	f015 0506 	ands.w	r5, r5, #6
 8007470:	d107      	bne.n	8007482 <_printf_common+0x52>
 8007472:	f104 0a19 	add.w	sl, r4, #25
 8007476:	68e3      	ldr	r3, [r4, #12]
 8007478:	f8d9 2000 	ldr.w	r2, [r9]
 800747c:	1a9b      	subs	r3, r3, r2
 800747e:	42ab      	cmp	r3, r5
 8007480:	dc28      	bgt.n	80074d4 <_printf_common+0xa4>
 8007482:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007486:	6822      	ldr	r2, [r4, #0]
 8007488:	3300      	adds	r3, #0
 800748a:	bf18      	it	ne
 800748c:	2301      	movne	r3, #1
 800748e:	0692      	lsls	r2, r2, #26
 8007490:	d42d      	bmi.n	80074ee <_printf_common+0xbe>
 8007492:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007496:	4639      	mov	r1, r7
 8007498:	4630      	mov	r0, r6
 800749a:	47c0      	blx	r8
 800749c:	3001      	adds	r0, #1
 800749e:	d020      	beq.n	80074e2 <_printf_common+0xb2>
 80074a0:	6823      	ldr	r3, [r4, #0]
 80074a2:	68e5      	ldr	r5, [r4, #12]
 80074a4:	f8d9 2000 	ldr.w	r2, [r9]
 80074a8:	f003 0306 	and.w	r3, r3, #6
 80074ac:	2b04      	cmp	r3, #4
 80074ae:	bf08      	it	eq
 80074b0:	1aad      	subeq	r5, r5, r2
 80074b2:	68a3      	ldr	r3, [r4, #8]
 80074b4:	6922      	ldr	r2, [r4, #16]
 80074b6:	bf0c      	ite	eq
 80074b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80074bc:	2500      	movne	r5, #0
 80074be:	4293      	cmp	r3, r2
 80074c0:	bfc4      	itt	gt
 80074c2:	1a9b      	subgt	r3, r3, r2
 80074c4:	18ed      	addgt	r5, r5, r3
 80074c6:	f04f 0900 	mov.w	r9, #0
 80074ca:	341a      	adds	r4, #26
 80074cc:	454d      	cmp	r5, r9
 80074ce:	d11a      	bne.n	8007506 <_printf_common+0xd6>
 80074d0:	2000      	movs	r0, #0
 80074d2:	e008      	b.n	80074e6 <_printf_common+0xb6>
 80074d4:	2301      	movs	r3, #1
 80074d6:	4652      	mov	r2, sl
 80074d8:	4639      	mov	r1, r7
 80074da:	4630      	mov	r0, r6
 80074dc:	47c0      	blx	r8
 80074de:	3001      	adds	r0, #1
 80074e0:	d103      	bne.n	80074ea <_printf_common+0xba>
 80074e2:	f04f 30ff 	mov.w	r0, #4294967295
 80074e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074ea:	3501      	adds	r5, #1
 80074ec:	e7c3      	b.n	8007476 <_printf_common+0x46>
 80074ee:	18e1      	adds	r1, r4, r3
 80074f0:	1c5a      	adds	r2, r3, #1
 80074f2:	2030      	movs	r0, #48	; 0x30
 80074f4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80074f8:	4422      	add	r2, r4
 80074fa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80074fe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007502:	3302      	adds	r3, #2
 8007504:	e7c5      	b.n	8007492 <_printf_common+0x62>
 8007506:	2301      	movs	r3, #1
 8007508:	4622      	mov	r2, r4
 800750a:	4639      	mov	r1, r7
 800750c:	4630      	mov	r0, r6
 800750e:	47c0      	blx	r8
 8007510:	3001      	adds	r0, #1
 8007512:	d0e6      	beq.n	80074e2 <_printf_common+0xb2>
 8007514:	f109 0901 	add.w	r9, r9, #1
 8007518:	e7d8      	b.n	80074cc <_printf_common+0x9c>
	...

0800751c <_printf_i>:
 800751c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007520:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007524:	460c      	mov	r4, r1
 8007526:	7e09      	ldrb	r1, [r1, #24]
 8007528:	b085      	sub	sp, #20
 800752a:	296e      	cmp	r1, #110	; 0x6e
 800752c:	4617      	mov	r7, r2
 800752e:	4606      	mov	r6, r0
 8007530:	4698      	mov	r8, r3
 8007532:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007534:	f000 80b3 	beq.w	800769e <_printf_i+0x182>
 8007538:	d822      	bhi.n	8007580 <_printf_i+0x64>
 800753a:	2963      	cmp	r1, #99	; 0x63
 800753c:	d036      	beq.n	80075ac <_printf_i+0x90>
 800753e:	d80a      	bhi.n	8007556 <_printf_i+0x3a>
 8007540:	2900      	cmp	r1, #0
 8007542:	f000 80b9 	beq.w	80076b8 <_printf_i+0x19c>
 8007546:	2958      	cmp	r1, #88	; 0x58
 8007548:	f000 8083 	beq.w	8007652 <_printf_i+0x136>
 800754c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007550:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007554:	e032      	b.n	80075bc <_printf_i+0xa0>
 8007556:	2964      	cmp	r1, #100	; 0x64
 8007558:	d001      	beq.n	800755e <_printf_i+0x42>
 800755a:	2969      	cmp	r1, #105	; 0x69
 800755c:	d1f6      	bne.n	800754c <_printf_i+0x30>
 800755e:	6820      	ldr	r0, [r4, #0]
 8007560:	6813      	ldr	r3, [r2, #0]
 8007562:	0605      	lsls	r5, r0, #24
 8007564:	f103 0104 	add.w	r1, r3, #4
 8007568:	d52a      	bpl.n	80075c0 <_printf_i+0xa4>
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	6011      	str	r1, [r2, #0]
 800756e:	2b00      	cmp	r3, #0
 8007570:	da03      	bge.n	800757a <_printf_i+0x5e>
 8007572:	222d      	movs	r2, #45	; 0x2d
 8007574:	425b      	negs	r3, r3
 8007576:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800757a:	486f      	ldr	r0, [pc, #444]	; (8007738 <_printf_i+0x21c>)
 800757c:	220a      	movs	r2, #10
 800757e:	e039      	b.n	80075f4 <_printf_i+0xd8>
 8007580:	2973      	cmp	r1, #115	; 0x73
 8007582:	f000 809d 	beq.w	80076c0 <_printf_i+0x1a4>
 8007586:	d808      	bhi.n	800759a <_printf_i+0x7e>
 8007588:	296f      	cmp	r1, #111	; 0x6f
 800758a:	d020      	beq.n	80075ce <_printf_i+0xb2>
 800758c:	2970      	cmp	r1, #112	; 0x70
 800758e:	d1dd      	bne.n	800754c <_printf_i+0x30>
 8007590:	6823      	ldr	r3, [r4, #0]
 8007592:	f043 0320 	orr.w	r3, r3, #32
 8007596:	6023      	str	r3, [r4, #0]
 8007598:	e003      	b.n	80075a2 <_printf_i+0x86>
 800759a:	2975      	cmp	r1, #117	; 0x75
 800759c:	d017      	beq.n	80075ce <_printf_i+0xb2>
 800759e:	2978      	cmp	r1, #120	; 0x78
 80075a0:	d1d4      	bne.n	800754c <_printf_i+0x30>
 80075a2:	2378      	movs	r3, #120	; 0x78
 80075a4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80075a8:	4864      	ldr	r0, [pc, #400]	; (800773c <_printf_i+0x220>)
 80075aa:	e055      	b.n	8007658 <_printf_i+0x13c>
 80075ac:	6813      	ldr	r3, [r2, #0]
 80075ae:	1d19      	adds	r1, r3, #4
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	6011      	str	r1, [r2, #0]
 80075b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80075bc:	2301      	movs	r3, #1
 80075be:	e08c      	b.n	80076da <_printf_i+0x1be>
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	6011      	str	r1, [r2, #0]
 80075c4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80075c8:	bf18      	it	ne
 80075ca:	b21b      	sxthne	r3, r3
 80075cc:	e7cf      	b.n	800756e <_printf_i+0x52>
 80075ce:	6813      	ldr	r3, [r2, #0]
 80075d0:	6825      	ldr	r5, [r4, #0]
 80075d2:	1d18      	adds	r0, r3, #4
 80075d4:	6010      	str	r0, [r2, #0]
 80075d6:	0628      	lsls	r0, r5, #24
 80075d8:	d501      	bpl.n	80075de <_printf_i+0xc2>
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	e002      	b.n	80075e4 <_printf_i+0xc8>
 80075de:	0668      	lsls	r0, r5, #25
 80075e0:	d5fb      	bpl.n	80075da <_printf_i+0xbe>
 80075e2:	881b      	ldrh	r3, [r3, #0]
 80075e4:	4854      	ldr	r0, [pc, #336]	; (8007738 <_printf_i+0x21c>)
 80075e6:	296f      	cmp	r1, #111	; 0x6f
 80075e8:	bf14      	ite	ne
 80075ea:	220a      	movne	r2, #10
 80075ec:	2208      	moveq	r2, #8
 80075ee:	2100      	movs	r1, #0
 80075f0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80075f4:	6865      	ldr	r5, [r4, #4]
 80075f6:	60a5      	str	r5, [r4, #8]
 80075f8:	2d00      	cmp	r5, #0
 80075fa:	f2c0 8095 	blt.w	8007728 <_printf_i+0x20c>
 80075fe:	6821      	ldr	r1, [r4, #0]
 8007600:	f021 0104 	bic.w	r1, r1, #4
 8007604:	6021      	str	r1, [r4, #0]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d13d      	bne.n	8007686 <_printf_i+0x16a>
 800760a:	2d00      	cmp	r5, #0
 800760c:	f040 808e 	bne.w	800772c <_printf_i+0x210>
 8007610:	4665      	mov	r5, ip
 8007612:	2a08      	cmp	r2, #8
 8007614:	d10b      	bne.n	800762e <_printf_i+0x112>
 8007616:	6823      	ldr	r3, [r4, #0]
 8007618:	07db      	lsls	r3, r3, #31
 800761a:	d508      	bpl.n	800762e <_printf_i+0x112>
 800761c:	6923      	ldr	r3, [r4, #16]
 800761e:	6862      	ldr	r2, [r4, #4]
 8007620:	429a      	cmp	r2, r3
 8007622:	bfde      	ittt	le
 8007624:	2330      	movle	r3, #48	; 0x30
 8007626:	f805 3c01 	strble.w	r3, [r5, #-1]
 800762a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800762e:	ebac 0305 	sub.w	r3, ip, r5
 8007632:	6123      	str	r3, [r4, #16]
 8007634:	f8cd 8000 	str.w	r8, [sp]
 8007638:	463b      	mov	r3, r7
 800763a:	aa03      	add	r2, sp, #12
 800763c:	4621      	mov	r1, r4
 800763e:	4630      	mov	r0, r6
 8007640:	f7ff fef6 	bl	8007430 <_printf_common>
 8007644:	3001      	adds	r0, #1
 8007646:	d14d      	bne.n	80076e4 <_printf_i+0x1c8>
 8007648:	f04f 30ff 	mov.w	r0, #4294967295
 800764c:	b005      	add	sp, #20
 800764e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007652:	4839      	ldr	r0, [pc, #228]	; (8007738 <_printf_i+0x21c>)
 8007654:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007658:	6813      	ldr	r3, [r2, #0]
 800765a:	6821      	ldr	r1, [r4, #0]
 800765c:	1d1d      	adds	r5, r3, #4
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	6015      	str	r5, [r2, #0]
 8007662:	060a      	lsls	r2, r1, #24
 8007664:	d50b      	bpl.n	800767e <_printf_i+0x162>
 8007666:	07ca      	lsls	r2, r1, #31
 8007668:	bf44      	itt	mi
 800766a:	f041 0120 	orrmi.w	r1, r1, #32
 800766e:	6021      	strmi	r1, [r4, #0]
 8007670:	b91b      	cbnz	r3, 800767a <_printf_i+0x15e>
 8007672:	6822      	ldr	r2, [r4, #0]
 8007674:	f022 0220 	bic.w	r2, r2, #32
 8007678:	6022      	str	r2, [r4, #0]
 800767a:	2210      	movs	r2, #16
 800767c:	e7b7      	b.n	80075ee <_printf_i+0xd2>
 800767e:	064d      	lsls	r5, r1, #25
 8007680:	bf48      	it	mi
 8007682:	b29b      	uxthmi	r3, r3
 8007684:	e7ef      	b.n	8007666 <_printf_i+0x14a>
 8007686:	4665      	mov	r5, ip
 8007688:	fbb3 f1f2 	udiv	r1, r3, r2
 800768c:	fb02 3311 	mls	r3, r2, r1, r3
 8007690:	5cc3      	ldrb	r3, [r0, r3]
 8007692:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007696:	460b      	mov	r3, r1
 8007698:	2900      	cmp	r1, #0
 800769a:	d1f5      	bne.n	8007688 <_printf_i+0x16c>
 800769c:	e7b9      	b.n	8007612 <_printf_i+0xf6>
 800769e:	6813      	ldr	r3, [r2, #0]
 80076a0:	6825      	ldr	r5, [r4, #0]
 80076a2:	6961      	ldr	r1, [r4, #20]
 80076a4:	1d18      	adds	r0, r3, #4
 80076a6:	6010      	str	r0, [r2, #0]
 80076a8:	0628      	lsls	r0, r5, #24
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	d501      	bpl.n	80076b2 <_printf_i+0x196>
 80076ae:	6019      	str	r1, [r3, #0]
 80076b0:	e002      	b.n	80076b8 <_printf_i+0x19c>
 80076b2:	066a      	lsls	r2, r5, #25
 80076b4:	d5fb      	bpl.n	80076ae <_printf_i+0x192>
 80076b6:	8019      	strh	r1, [r3, #0]
 80076b8:	2300      	movs	r3, #0
 80076ba:	6123      	str	r3, [r4, #16]
 80076bc:	4665      	mov	r5, ip
 80076be:	e7b9      	b.n	8007634 <_printf_i+0x118>
 80076c0:	6813      	ldr	r3, [r2, #0]
 80076c2:	1d19      	adds	r1, r3, #4
 80076c4:	6011      	str	r1, [r2, #0]
 80076c6:	681d      	ldr	r5, [r3, #0]
 80076c8:	6862      	ldr	r2, [r4, #4]
 80076ca:	2100      	movs	r1, #0
 80076cc:	4628      	mov	r0, r5
 80076ce:	f7f8 fd87 	bl	80001e0 <memchr>
 80076d2:	b108      	cbz	r0, 80076d8 <_printf_i+0x1bc>
 80076d4:	1b40      	subs	r0, r0, r5
 80076d6:	6060      	str	r0, [r4, #4]
 80076d8:	6863      	ldr	r3, [r4, #4]
 80076da:	6123      	str	r3, [r4, #16]
 80076dc:	2300      	movs	r3, #0
 80076de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076e2:	e7a7      	b.n	8007634 <_printf_i+0x118>
 80076e4:	6923      	ldr	r3, [r4, #16]
 80076e6:	462a      	mov	r2, r5
 80076e8:	4639      	mov	r1, r7
 80076ea:	4630      	mov	r0, r6
 80076ec:	47c0      	blx	r8
 80076ee:	3001      	adds	r0, #1
 80076f0:	d0aa      	beq.n	8007648 <_printf_i+0x12c>
 80076f2:	6823      	ldr	r3, [r4, #0]
 80076f4:	079b      	lsls	r3, r3, #30
 80076f6:	d413      	bmi.n	8007720 <_printf_i+0x204>
 80076f8:	68e0      	ldr	r0, [r4, #12]
 80076fa:	9b03      	ldr	r3, [sp, #12]
 80076fc:	4298      	cmp	r0, r3
 80076fe:	bfb8      	it	lt
 8007700:	4618      	movlt	r0, r3
 8007702:	e7a3      	b.n	800764c <_printf_i+0x130>
 8007704:	2301      	movs	r3, #1
 8007706:	464a      	mov	r2, r9
 8007708:	4639      	mov	r1, r7
 800770a:	4630      	mov	r0, r6
 800770c:	47c0      	blx	r8
 800770e:	3001      	adds	r0, #1
 8007710:	d09a      	beq.n	8007648 <_printf_i+0x12c>
 8007712:	3501      	adds	r5, #1
 8007714:	68e3      	ldr	r3, [r4, #12]
 8007716:	9a03      	ldr	r2, [sp, #12]
 8007718:	1a9b      	subs	r3, r3, r2
 800771a:	42ab      	cmp	r3, r5
 800771c:	dcf2      	bgt.n	8007704 <_printf_i+0x1e8>
 800771e:	e7eb      	b.n	80076f8 <_printf_i+0x1dc>
 8007720:	2500      	movs	r5, #0
 8007722:	f104 0919 	add.w	r9, r4, #25
 8007726:	e7f5      	b.n	8007714 <_printf_i+0x1f8>
 8007728:	2b00      	cmp	r3, #0
 800772a:	d1ac      	bne.n	8007686 <_printf_i+0x16a>
 800772c:	7803      	ldrb	r3, [r0, #0]
 800772e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007732:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007736:	e76c      	b.n	8007612 <_printf_i+0xf6>
 8007738:	08009a42 	.word	0x08009a42
 800773c:	08009a53 	.word	0x08009a53

08007740 <iprintf>:
 8007740:	b40f      	push	{r0, r1, r2, r3}
 8007742:	4b0a      	ldr	r3, [pc, #40]	; (800776c <iprintf+0x2c>)
 8007744:	b513      	push	{r0, r1, r4, lr}
 8007746:	681c      	ldr	r4, [r3, #0]
 8007748:	b124      	cbz	r4, 8007754 <iprintf+0x14>
 800774a:	69a3      	ldr	r3, [r4, #24]
 800774c:	b913      	cbnz	r3, 8007754 <iprintf+0x14>
 800774e:	4620      	mov	r0, r4
 8007750:	f001 f886 	bl	8008860 <__sinit>
 8007754:	ab05      	add	r3, sp, #20
 8007756:	9a04      	ldr	r2, [sp, #16]
 8007758:	68a1      	ldr	r1, [r4, #8]
 800775a:	9301      	str	r3, [sp, #4]
 800775c:	4620      	mov	r0, r4
 800775e:	f001 fe9b 	bl	8009498 <_vfiprintf_r>
 8007762:	b002      	add	sp, #8
 8007764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007768:	b004      	add	sp, #16
 800776a:	4770      	bx	lr
 800776c:	20000028 	.word	0x20000028

08007770 <_puts_r>:
 8007770:	b570      	push	{r4, r5, r6, lr}
 8007772:	460e      	mov	r6, r1
 8007774:	4605      	mov	r5, r0
 8007776:	b118      	cbz	r0, 8007780 <_puts_r+0x10>
 8007778:	6983      	ldr	r3, [r0, #24]
 800777a:	b90b      	cbnz	r3, 8007780 <_puts_r+0x10>
 800777c:	f001 f870 	bl	8008860 <__sinit>
 8007780:	69ab      	ldr	r3, [r5, #24]
 8007782:	68ac      	ldr	r4, [r5, #8]
 8007784:	b913      	cbnz	r3, 800778c <_puts_r+0x1c>
 8007786:	4628      	mov	r0, r5
 8007788:	f001 f86a 	bl	8008860 <__sinit>
 800778c:	4b23      	ldr	r3, [pc, #140]	; (800781c <_puts_r+0xac>)
 800778e:	429c      	cmp	r4, r3
 8007790:	d117      	bne.n	80077c2 <_puts_r+0x52>
 8007792:	686c      	ldr	r4, [r5, #4]
 8007794:	89a3      	ldrh	r3, [r4, #12]
 8007796:	071b      	lsls	r3, r3, #28
 8007798:	d51d      	bpl.n	80077d6 <_puts_r+0x66>
 800779a:	6923      	ldr	r3, [r4, #16]
 800779c:	b1db      	cbz	r3, 80077d6 <_puts_r+0x66>
 800779e:	3e01      	subs	r6, #1
 80077a0:	68a3      	ldr	r3, [r4, #8]
 80077a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80077a6:	3b01      	subs	r3, #1
 80077a8:	60a3      	str	r3, [r4, #8]
 80077aa:	b9e9      	cbnz	r1, 80077e8 <_puts_r+0x78>
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	da2e      	bge.n	800780e <_puts_r+0x9e>
 80077b0:	4622      	mov	r2, r4
 80077b2:	210a      	movs	r1, #10
 80077b4:	4628      	mov	r0, r5
 80077b6:	f000 f85f 	bl	8007878 <__swbuf_r>
 80077ba:	3001      	adds	r0, #1
 80077bc:	d011      	beq.n	80077e2 <_puts_r+0x72>
 80077be:	200a      	movs	r0, #10
 80077c0:	e011      	b.n	80077e6 <_puts_r+0x76>
 80077c2:	4b17      	ldr	r3, [pc, #92]	; (8007820 <_puts_r+0xb0>)
 80077c4:	429c      	cmp	r4, r3
 80077c6:	d101      	bne.n	80077cc <_puts_r+0x5c>
 80077c8:	68ac      	ldr	r4, [r5, #8]
 80077ca:	e7e3      	b.n	8007794 <_puts_r+0x24>
 80077cc:	4b15      	ldr	r3, [pc, #84]	; (8007824 <_puts_r+0xb4>)
 80077ce:	429c      	cmp	r4, r3
 80077d0:	bf08      	it	eq
 80077d2:	68ec      	ldreq	r4, [r5, #12]
 80077d4:	e7de      	b.n	8007794 <_puts_r+0x24>
 80077d6:	4621      	mov	r1, r4
 80077d8:	4628      	mov	r0, r5
 80077da:	f000 f89f 	bl	800791c <__swsetup_r>
 80077de:	2800      	cmp	r0, #0
 80077e0:	d0dd      	beq.n	800779e <_puts_r+0x2e>
 80077e2:	f04f 30ff 	mov.w	r0, #4294967295
 80077e6:	bd70      	pop	{r4, r5, r6, pc}
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	da04      	bge.n	80077f6 <_puts_r+0x86>
 80077ec:	69a2      	ldr	r2, [r4, #24]
 80077ee:	429a      	cmp	r2, r3
 80077f0:	dc06      	bgt.n	8007800 <_puts_r+0x90>
 80077f2:	290a      	cmp	r1, #10
 80077f4:	d004      	beq.n	8007800 <_puts_r+0x90>
 80077f6:	6823      	ldr	r3, [r4, #0]
 80077f8:	1c5a      	adds	r2, r3, #1
 80077fa:	6022      	str	r2, [r4, #0]
 80077fc:	7019      	strb	r1, [r3, #0]
 80077fe:	e7cf      	b.n	80077a0 <_puts_r+0x30>
 8007800:	4622      	mov	r2, r4
 8007802:	4628      	mov	r0, r5
 8007804:	f000 f838 	bl	8007878 <__swbuf_r>
 8007808:	3001      	adds	r0, #1
 800780a:	d1c9      	bne.n	80077a0 <_puts_r+0x30>
 800780c:	e7e9      	b.n	80077e2 <_puts_r+0x72>
 800780e:	6823      	ldr	r3, [r4, #0]
 8007810:	200a      	movs	r0, #10
 8007812:	1c5a      	adds	r2, r3, #1
 8007814:	6022      	str	r2, [r4, #0]
 8007816:	7018      	strb	r0, [r3, #0]
 8007818:	e7e5      	b.n	80077e6 <_puts_r+0x76>
 800781a:	bf00      	nop
 800781c:	08009a94 	.word	0x08009a94
 8007820:	08009ab4 	.word	0x08009ab4
 8007824:	08009a74 	.word	0x08009a74

08007828 <puts>:
 8007828:	4b02      	ldr	r3, [pc, #8]	; (8007834 <puts+0xc>)
 800782a:	4601      	mov	r1, r0
 800782c:	6818      	ldr	r0, [r3, #0]
 800782e:	f7ff bf9f 	b.w	8007770 <_puts_r>
 8007832:	bf00      	nop
 8007834:	20000028 	.word	0x20000028

08007838 <siprintf>:
 8007838:	b40e      	push	{r1, r2, r3}
 800783a:	b500      	push	{lr}
 800783c:	b09c      	sub	sp, #112	; 0x70
 800783e:	ab1d      	add	r3, sp, #116	; 0x74
 8007840:	9002      	str	r0, [sp, #8]
 8007842:	9006      	str	r0, [sp, #24]
 8007844:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007848:	4809      	ldr	r0, [pc, #36]	; (8007870 <siprintf+0x38>)
 800784a:	9107      	str	r1, [sp, #28]
 800784c:	9104      	str	r1, [sp, #16]
 800784e:	4909      	ldr	r1, [pc, #36]	; (8007874 <siprintf+0x3c>)
 8007850:	f853 2b04 	ldr.w	r2, [r3], #4
 8007854:	9105      	str	r1, [sp, #20]
 8007856:	6800      	ldr	r0, [r0, #0]
 8007858:	9301      	str	r3, [sp, #4]
 800785a:	a902      	add	r1, sp, #8
 800785c:	f001 fcfa 	bl	8009254 <_svfiprintf_r>
 8007860:	9b02      	ldr	r3, [sp, #8]
 8007862:	2200      	movs	r2, #0
 8007864:	701a      	strb	r2, [r3, #0]
 8007866:	b01c      	add	sp, #112	; 0x70
 8007868:	f85d eb04 	ldr.w	lr, [sp], #4
 800786c:	b003      	add	sp, #12
 800786e:	4770      	bx	lr
 8007870:	20000028 	.word	0x20000028
 8007874:	ffff0208 	.word	0xffff0208

08007878 <__swbuf_r>:
 8007878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800787a:	460e      	mov	r6, r1
 800787c:	4614      	mov	r4, r2
 800787e:	4605      	mov	r5, r0
 8007880:	b118      	cbz	r0, 800788a <__swbuf_r+0x12>
 8007882:	6983      	ldr	r3, [r0, #24]
 8007884:	b90b      	cbnz	r3, 800788a <__swbuf_r+0x12>
 8007886:	f000 ffeb 	bl	8008860 <__sinit>
 800788a:	4b21      	ldr	r3, [pc, #132]	; (8007910 <__swbuf_r+0x98>)
 800788c:	429c      	cmp	r4, r3
 800788e:	d12a      	bne.n	80078e6 <__swbuf_r+0x6e>
 8007890:	686c      	ldr	r4, [r5, #4]
 8007892:	69a3      	ldr	r3, [r4, #24]
 8007894:	60a3      	str	r3, [r4, #8]
 8007896:	89a3      	ldrh	r3, [r4, #12]
 8007898:	071a      	lsls	r2, r3, #28
 800789a:	d52e      	bpl.n	80078fa <__swbuf_r+0x82>
 800789c:	6923      	ldr	r3, [r4, #16]
 800789e:	b363      	cbz	r3, 80078fa <__swbuf_r+0x82>
 80078a0:	6923      	ldr	r3, [r4, #16]
 80078a2:	6820      	ldr	r0, [r4, #0]
 80078a4:	1ac0      	subs	r0, r0, r3
 80078a6:	6963      	ldr	r3, [r4, #20]
 80078a8:	b2f6      	uxtb	r6, r6
 80078aa:	4283      	cmp	r3, r0
 80078ac:	4637      	mov	r7, r6
 80078ae:	dc04      	bgt.n	80078ba <__swbuf_r+0x42>
 80078b0:	4621      	mov	r1, r4
 80078b2:	4628      	mov	r0, r5
 80078b4:	f000 ff6a 	bl	800878c <_fflush_r>
 80078b8:	bb28      	cbnz	r0, 8007906 <__swbuf_r+0x8e>
 80078ba:	68a3      	ldr	r3, [r4, #8]
 80078bc:	3b01      	subs	r3, #1
 80078be:	60a3      	str	r3, [r4, #8]
 80078c0:	6823      	ldr	r3, [r4, #0]
 80078c2:	1c5a      	adds	r2, r3, #1
 80078c4:	6022      	str	r2, [r4, #0]
 80078c6:	701e      	strb	r6, [r3, #0]
 80078c8:	6963      	ldr	r3, [r4, #20]
 80078ca:	3001      	adds	r0, #1
 80078cc:	4283      	cmp	r3, r0
 80078ce:	d004      	beq.n	80078da <__swbuf_r+0x62>
 80078d0:	89a3      	ldrh	r3, [r4, #12]
 80078d2:	07db      	lsls	r3, r3, #31
 80078d4:	d519      	bpl.n	800790a <__swbuf_r+0x92>
 80078d6:	2e0a      	cmp	r6, #10
 80078d8:	d117      	bne.n	800790a <__swbuf_r+0x92>
 80078da:	4621      	mov	r1, r4
 80078dc:	4628      	mov	r0, r5
 80078de:	f000 ff55 	bl	800878c <_fflush_r>
 80078e2:	b190      	cbz	r0, 800790a <__swbuf_r+0x92>
 80078e4:	e00f      	b.n	8007906 <__swbuf_r+0x8e>
 80078e6:	4b0b      	ldr	r3, [pc, #44]	; (8007914 <__swbuf_r+0x9c>)
 80078e8:	429c      	cmp	r4, r3
 80078ea:	d101      	bne.n	80078f0 <__swbuf_r+0x78>
 80078ec:	68ac      	ldr	r4, [r5, #8]
 80078ee:	e7d0      	b.n	8007892 <__swbuf_r+0x1a>
 80078f0:	4b09      	ldr	r3, [pc, #36]	; (8007918 <__swbuf_r+0xa0>)
 80078f2:	429c      	cmp	r4, r3
 80078f4:	bf08      	it	eq
 80078f6:	68ec      	ldreq	r4, [r5, #12]
 80078f8:	e7cb      	b.n	8007892 <__swbuf_r+0x1a>
 80078fa:	4621      	mov	r1, r4
 80078fc:	4628      	mov	r0, r5
 80078fe:	f000 f80d 	bl	800791c <__swsetup_r>
 8007902:	2800      	cmp	r0, #0
 8007904:	d0cc      	beq.n	80078a0 <__swbuf_r+0x28>
 8007906:	f04f 37ff 	mov.w	r7, #4294967295
 800790a:	4638      	mov	r0, r7
 800790c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800790e:	bf00      	nop
 8007910:	08009a94 	.word	0x08009a94
 8007914:	08009ab4 	.word	0x08009ab4
 8007918:	08009a74 	.word	0x08009a74

0800791c <__swsetup_r>:
 800791c:	4b32      	ldr	r3, [pc, #200]	; (80079e8 <__swsetup_r+0xcc>)
 800791e:	b570      	push	{r4, r5, r6, lr}
 8007920:	681d      	ldr	r5, [r3, #0]
 8007922:	4606      	mov	r6, r0
 8007924:	460c      	mov	r4, r1
 8007926:	b125      	cbz	r5, 8007932 <__swsetup_r+0x16>
 8007928:	69ab      	ldr	r3, [r5, #24]
 800792a:	b913      	cbnz	r3, 8007932 <__swsetup_r+0x16>
 800792c:	4628      	mov	r0, r5
 800792e:	f000 ff97 	bl	8008860 <__sinit>
 8007932:	4b2e      	ldr	r3, [pc, #184]	; (80079ec <__swsetup_r+0xd0>)
 8007934:	429c      	cmp	r4, r3
 8007936:	d10f      	bne.n	8007958 <__swsetup_r+0x3c>
 8007938:	686c      	ldr	r4, [r5, #4]
 800793a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800793e:	b29a      	uxth	r2, r3
 8007940:	0715      	lsls	r5, r2, #28
 8007942:	d42c      	bmi.n	800799e <__swsetup_r+0x82>
 8007944:	06d0      	lsls	r0, r2, #27
 8007946:	d411      	bmi.n	800796c <__swsetup_r+0x50>
 8007948:	2209      	movs	r2, #9
 800794a:	6032      	str	r2, [r6, #0]
 800794c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007950:	81a3      	strh	r3, [r4, #12]
 8007952:	f04f 30ff 	mov.w	r0, #4294967295
 8007956:	e03e      	b.n	80079d6 <__swsetup_r+0xba>
 8007958:	4b25      	ldr	r3, [pc, #148]	; (80079f0 <__swsetup_r+0xd4>)
 800795a:	429c      	cmp	r4, r3
 800795c:	d101      	bne.n	8007962 <__swsetup_r+0x46>
 800795e:	68ac      	ldr	r4, [r5, #8]
 8007960:	e7eb      	b.n	800793a <__swsetup_r+0x1e>
 8007962:	4b24      	ldr	r3, [pc, #144]	; (80079f4 <__swsetup_r+0xd8>)
 8007964:	429c      	cmp	r4, r3
 8007966:	bf08      	it	eq
 8007968:	68ec      	ldreq	r4, [r5, #12]
 800796a:	e7e6      	b.n	800793a <__swsetup_r+0x1e>
 800796c:	0751      	lsls	r1, r2, #29
 800796e:	d512      	bpl.n	8007996 <__swsetup_r+0x7a>
 8007970:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007972:	b141      	cbz	r1, 8007986 <__swsetup_r+0x6a>
 8007974:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007978:	4299      	cmp	r1, r3
 800797a:	d002      	beq.n	8007982 <__swsetup_r+0x66>
 800797c:	4630      	mov	r0, r6
 800797e:	f001 fb67 	bl	8009050 <_free_r>
 8007982:	2300      	movs	r3, #0
 8007984:	6363      	str	r3, [r4, #52]	; 0x34
 8007986:	89a3      	ldrh	r3, [r4, #12]
 8007988:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800798c:	81a3      	strh	r3, [r4, #12]
 800798e:	2300      	movs	r3, #0
 8007990:	6063      	str	r3, [r4, #4]
 8007992:	6923      	ldr	r3, [r4, #16]
 8007994:	6023      	str	r3, [r4, #0]
 8007996:	89a3      	ldrh	r3, [r4, #12]
 8007998:	f043 0308 	orr.w	r3, r3, #8
 800799c:	81a3      	strh	r3, [r4, #12]
 800799e:	6923      	ldr	r3, [r4, #16]
 80079a0:	b94b      	cbnz	r3, 80079b6 <__swsetup_r+0x9a>
 80079a2:	89a3      	ldrh	r3, [r4, #12]
 80079a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80079a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079ac:	d003      	beq.n	80079b6 <__swsetup_r+0x9a>
 80079ae:	4621      	mov	r1, r4
 80079b0:	4630      	mov	r0, r6
 80079b2:	f001 f811 	bl	80089d8 <__smakebuf_r>
 80079b6:	89a2      	ldrh	r2, [r4, #12]
 80079b8:	f012 0301 	ands.w	r3, r2, #1
 80079bc:	d00c      	beq.n	80079d8 <__swsetup_r+0xbc>
 80079be:	2300      	movs	r3, #0
 80079c0:	60a3      	str	r3, [r4, #8]
 80079c2:	6963      	ldr	r3, [r4, #20]
 80079c4:	425b      	negs	r3, r3
 80079c6:	61a3      	str	r3, [r4, #24]
 80079c8:	6923      	ldr	r3, [r4, #16]
 80079ca:	b953      	cbnz	r3, 80079e2 <__swsetup_r+0xc6>
 80079cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079d0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80079d4:	d1ba      	bne.n	800794c <__swsetup_r+0x30>
 80079d6:	bd70      	pop	{r4, r5, r6, pc}
 80079d8:	0792      	lsls	r2, r2, #30
 80079da:	bf58      	it	pl
 80079dc:	6963      	ldrpl	r3, [r4, #20]
 80079de:	60a3      	str	r3, [r4, #8]
 80079e0:	e7f2      	b.n	80079c8 <__swsetup_r+0xac>
 80079e2:	2000      	movs	r0, #0
 80079e4:	e7f7      	b.n	80079d6 <__swsetup_r+0xba>
 80079e6:	bf00      	nop
 80079e8:	20000028 	.word	0x20000028
 80079ec:	08009a94 	.word	0x08009a94
 80079f0:	08009ab4 	.word	0x08009ab4
 80079f4:	08009a74 	.word	0x08009a74

080079f8 <quorem>:
 80079f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079fc:	6903      	ldr	r3, [r0, #16]
 80079fe:	690c      	ldr	r4, [r1, #16]
 8007a00:	42a3      	cmp	r3, r4
 8007a02:	4680      	mov	r8, r0
 8007a04:	f2c0 8082 	blt.w	8007b0c <quorem+0x114>
 8007a08:	3c01      	subs	r4, #1
 8007a0a:	f101 0714 	add.w	r7, r1, #20
 8007a0e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007a12:	f100 0614 	add.w	r6, r0, #20
 8007a16:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007a1a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007a1e:	eb06 030c 	add.w	r3, r6, ip
 8007a22:	3501      	adds	r5, #1
 8007a24:	eb07 090c 	add.w	r9, r7, ip
 8007a28:	9301      	str	r3, [sp, #4]
 8007a2a:	fbb0 f5f5 	udiv	r5, r0, r5
 8007a2e:	b395      	cbz	r5, 8007a96 <quorem+0x9e>
 8007a30:	f04f 0a00 	mov.w	sl, #0
 8007a34:	4638      	mov	r0, r7
 8007a36:	46b6      	mov	lr, r6
 8007a38:	46d3      	mov	fp, sl
 8007a3a:	f850 2b04 	ldr.w	r2, [r0], #4
 8007a3e:	b293      	uxth	r3, r2
 8007a40:	fb05 a303 	mla	r3, r5, r3, sl
 8007a44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a48:	b29b      	uxth	r3, r3
 8007a4a:	ebab 0303 	sub.w	r3, fp, r3
 8007a4e:	0c12      	lsrs	r2, r2, #16
 8007a50:	f8de b000 	ldr.w	fp, [lr]
 8007a54:	fb05 a202 	mla	r2, r5, r2, sl
 8007a58:	fa13 f38b 	uxtah	r3, r3, fp
 8007a5c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007a60:	fa1f fb82 	uxth.w	fp, r2
 8007a64:	f8de 2000 	ldr.w	r2, [lr]
 8007a68:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007a6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007a70:	b29b      	uxth	r3, r3
 8007a72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a76:	4581      	cmp	r9, r0
 8007a78:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007a7c:	f84e 3b04 	str.w	r3, [lr], #4
 8007a80:	d2db      	bcs.n	8007a3a <quorem+0x42>
 8007a82:	f856 300c 	ldr.w	r3, [r6, ip]
 8007a86:	b933      	cbnz	r3, 8007a96 <quorem+0x9e>
 8007a88:	9b01      	ldr	r3, [sp, #4]
 8007a8a:	3b04      	subs	r3, #4
 8007a8c:	429e      	cmp	r6, r3
 8007a8e:	461a      	mov	r2, r3
 8007a90:	d330      	bcc.n	8007af4 <quorem+0xfc>
 8007a92:	f8c8 4010 	str.w	r4, [r8, #16]
 8007a96:	4640      	mov	r0, r8
 8007a98:	f001 fa06 	bl	8008ea8 <__mcmp>
 8007a9c:	2800      	cmp	r0, #0
 8007a9e:	db25      	blt.n	8007aec <quorem+0xf4>
 8007aa0:	3501      	adds	r5, #1
 8007aa2:	4630      	mov	r0, r6
 8007aa4:	f04f 0c00 	mov.w	ip, #0
 8007aa8:	f857 2b04 	ldr.w	r2, [r7], #4
 8007aac:	f8d0 e000 	ldr.w	lr, [r0]
 8007ab0:	b293      	uxth	r3, r2
 8007ab2:	ebac 0303 	sub.w	r3, ip, r3
 8007ab6:	0c12      	lsrs	r2, r2, #16
 8007ab8:	fa13 f38e 	uxtah	r3, r3, lr
 8007abc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007ac0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007aca:	45b9      	cmp	r9, r7
 8007acc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007ad0:	f840 3b04 	str.w	r3, [r0], #4
 8007ad4:	d2e8      	bcs.n	8007aa8 <quorem+0xb0>
 8007ad6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007ada:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007ade:	b92a      	cbnz	r2, 8007aec <quorem+0xf4>
 8007ae0:	3b04      	subs	r3, #4
 8007ae2:	429e      	cmp	r6, r3
 8007ae4:	461a      	mov	r2, r3
 8007ae6:	d30b      	bcc.n	8007b00 <quorem+0x108>
 8007ae8:	f8c8 4010 	str.w	r4, [r8, #16]
 8007aec:	4628      	mov	r0, r5
 8007aee:	b003      	add	sp, #12
 8007af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007af4:	6812      	ldr	r2, [r2, #0]
 8007af6:	3b04      	subs	r3, #4
 8007af8:	2a00      	cmp	r2, #0
 8007afa:	d1ca      	bne.n	8007a92 <quorem+0x9a>
 8007afc:	3c01      	subs	r4, #1
 8007afe:	e7c5      	b.n	8007a8c <quorem+0x94>
 8007b00:	6812      	ldr	r2, [r2, #0]
 8007b02:	3b04      	subs	r3, #4
 8007b04:	2a00      	cmp	r2, #0
 8007b06:	d1ef      	bne.n	8007ae8 <quorem+0xf0>
 8007b08:	3c01      	subs	r4, #1
 8007b0a:	e7ea      	b.n	8007ae2 <quorem+0xea>
 8007b0c:	2000      	movs	r0, #0
 8007b0e:	e7ee      	b.n	8007aee <quorem+0xf6>

08007b10 <_dtoa_r>:
 8007b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b14:	ec57 6b10 	vmov	r6, r7, d0
 8007b18:	b097      	sub	sp, #92	; 0x5c
 8007b1a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007b1c:	9106      	str	r1, [sp, #24]
 8007b1e:	4604      	mov	r4, r0
 8007b20:	920b      	str	r2, [sp, #44]	; 0x2c
 8007b22:	9312      	str	r3, [sp, #72]	; 0x48
 8007b24:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007b28:	e9cd 6700 	strd	r6, r7, [sp]
 8007b2c:	b93d      	cbnz	r5, 8007b3e <_dtoa_r+0x2e>
 8007b2e:	2010      	movs	r0, #16
 8007b30:	f000 ff92 	bl	8008a58 <malloc>
 8007b34:	6260      	str	r0, [r4, #36]	; 0x24
 8007b36:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007b3a:	6005      	str	r5, [r0, #0]
 8007b3c:	60c5      	str	r5, [r0, #12]
 8007b3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b40:	6819      	ldr	r1, [r3, #0]
 8007b42:	b151      	cbz	r1, 8007b5a <_dtoa_r+0x4a>
 8007b44:	685a      	ldr	r2, [r3, #4]
 8007b46:	604a      	str	r2, [r1, #4]
 8007b48:	2301      	movs	r3, #1
 8007b4a:	4093      	lsls	r3, r2
 8007b4c:	608b      	str	r3, [r1, #8]
 8007b4e:	4620      	mov	r0, r4
 8007b50:	f000 ffc9 	bl	8008ae6 <_Bfree>
 8007b54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b56:	2200      	movs	r2, #0
 8007b58:	601a      	str	r2, [r3, #0]
 8007b5a:	1e3b      	subs	r3, r7, #0
 8007b5c:	bfbb      	ittet	lt
 8007b5e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007b62:	9301      	strlt	r3, [sp, #4]
 8007b64:	2300      	movge	r3, #0
 8007b66:	2201      	movlt	r2, #1
 8007b68:	bfac      	ite	ge
 8007b6a:	f8c8 3000 	strge.w	r3, [r8]
 8007b6e:	f8c8 2000 	strlt.w	r2, [r8]
 8007b72:	4baf      	ldr	r3, [pc, #700]	; (8007e30 <_dtoa_r+0x320>)
 8007b74:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007b78:	ea33 0308 	bics.w	r3, r3, r8
 8007b7c:	d114      	bne.n	8007ba8 <_dtoa_r+0x98>
 8007b7e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007b80:	f242 730f 	movw	r3, #9999	; 0x270f
 8007b84:	6013      	str	r3, [r2, #0]
 8007b86:	9b00      	ldr	r3, [sp, #0]
 8007b88:	b923      	cbnz	r3, 8007b94 <_dtoa_r+0x84>
 8007b8a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007b8e:	2800      	cmp	r0, #0
 8007b90:	f000 8542 	beq.w	8008618 <_dtoa_r+0xb08>
 8007b94:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b96:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007e44 <_dtoa_r+0x334>
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	f000 8544 	beq.w	8008628 <_dtoa_r+0xb18>
 8007ba0:	f10b 0303 	add.w	r3, fp, #3
 8007ba4:	f000 bd3e 	b.w	8008624 <_dtoa_r+0xb14>
 8007ba8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007bac:	2200      	movs	r2, #0
 8007bae:	2300      	movs	r3, #0
 8007bb0:	4630      	mov	r0, r6
 8007bb2:	4639      	mov	r1, r7
 8007bb4:	f7f8 ff88 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bb8:	4681      	mov	r9, r0
 8007bba:	b168      	cbz	r0, 8007bd8 <_dtoa_r+0xc8>
 8007bbc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	6013      	str	r3, [r2, #0]
 8007bc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	f000 8524 	beq.w	8008612 <_dtoa_r+0xb02>
 8007bca:	4b9a      	ldr	r3, [pc, #616]	; (8007e34 <_dtoa_r+0x324>)
 8007bcc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007bce:	f103 3bff 	add.w	fp, r3, #4294967295
 8007bd2:	6013      	str	r3, [r2, #0]
 8007bd4:	f000 bd28 	b.w	8008628 <_dtoa_r+0xb18>
 8007bd8:	aa14      	add	r2, sp, #80	; 0x50
 8007bda:	a915      	add	r1, sp, #84	; 0x54
 8007bdc:	ec47 6b10 	vmov	d0, r6, r7
 8007be0:	4620      	mov	r0, r4
 8007be2:	f001 f9d8 	bl	8008f96 <__d2b>
 8007be6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007bea:	9004      	str	r0, [sp, #16]
 8007bec:	2d00      	cmp	r5, #0
 8007bee:	d07c      	beq.n	8007cea <_dtoa_r+0x1da>
 8007bf0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007bf4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007bf8:	46b2      	mov	sl, r6
 8007bfa:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8007bfe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007c02:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8007c06:	2200      	movs	r2, #0
 8007c08:	4b8b      	ldr	r3, [pc, #556]	; (8007e38 <_dtoa_r+0x328>)
 8007c0a:	4650      	mov	r0, sl
 8007c0c:	4659      	mov	r1, fp
 8007c0e:	f7f8 fb3b 	bl	8000288 <__aeabi_dsub>
 8007c12:	a381      	add	r3, pc, #516	; (adr r3, 8007e18 <_dtoa_r+0x308>)
 8007c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c18:	f7f8 fcee 	bl	80005f8 <__aeabi_dmul>
 8007c1c:	a380      	add	r3, pc, #512	; (adr r3, 8007e20 <_dtoa_r+0x310>)
 8007c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c22:	f7f8 fb33 	bl	800028c <__adddf3>
 8007c26:	4606      	mov	r6, r0
 8007c28:	4628      	mov	r0, r5
 8007c2a:	460f      	mov	r7, r1
 8007c2c:	f7f8 fc7a 	bl	8000524 <__aeabi_i2d>
 8007c30:	a37d      	add	r3, pc, #500	; (adr r3, 8007e28 <_dtoa_r+0x318>)
 8007c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c36:	f7f8 fcdf 	bl	80005f8 <__aeabi_dmul>
 8007c3a:	4602      	mov	r2, r0
 8007c3c:	460b      	mov	r3, r1
 8007c3e:	4630      	mov	r0, r6
 8007c40:	4639      	mov	r1, r7
 8007c42:	f7f8 fb23 	bl	800028c <__adddf3>
 8007c46:	4606      	mov	r6, r0
 8007c48:	460f      	mov	r7, r1
 8007c4a:	f7f8 ff85 	bl	8000b58 <__aeabi_d2iz>
 8007c4e:	2200      	movs	r2, #0
 8007c50:	4682      	mov	sl, r0
 8007c52:	2300      	movs	r3, #0
 8007c54:	4630      	mov	r0, r6
 8007c56:	4639      	mov	r1, r7
 8007c58:	f7f8 ff40 	bl	8000adc <__aeabi_dcmplt>
 8007c5c:	b148      	cbz	r0, 8007c72 <_dtoa_r+0x162>
 8007c5e:	4650      	mov	r0, sl
 8007c60:	f7f8 fc60 	bl	8000524 <__aeabi_i2d>
 8007c64:	4632      	mov	r2, r6
 8007c66:	463b      	mov	r3, r7
 8007c68:	f7f8 ff2e 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c6c:	b908      	cbnz	r0, 8007c72 <_dtoa_r+0x162>
 8007c6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007c72:	f1ba 0f16 	cmp.w	sl, #22
 8007c76:	d859      	bhi.n	8007d2c <_dtoa_r+0x21c>
 8007c78:	4970      	ldr	r1, [pc, #448]	; (8007e3c <_dtoa_r+0x32c>)
 8007c7a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007c7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c86:	f7f8 ff47 	bl	8000b18 <__aeabi_dcmpgt>
 8007c8a:	2800      	cmp	r0, #0
 8007c8c:	d050      	beq.n	8007d30 <_dtoa_r+0x220>
 8007c8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007c92:	2300      	movs	r3, #0
 8007c94:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c96:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007c98:	1b5d      	subs	r5, r3, r5
 8007c9a:	f1b5 0801 	subs.w	r8, r5, #1
 8007c9e:	bf49      	itett	mi
 8007ca0:	f1c5 0301 	rsbmi	r3, r5, #1
 8007ca4:	2300      	movpl	r3, #0
 8007ca6:	9305      	strmi	r3, [sp, #20]
 8007ca8:	f04f 0800 	movmi.w	r8, #0
 8007cac:	bf58      	it	pl
 8007cae:	9305      	strpl	r3, [sp, #20]
 8007cb0:	f1ba 0f00 	cmp.w	sl, #0
 8007cb4:	db3e      	blt.n	8007d34 <_dtoa_r+0x224>
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	44d0      	add	r8, sl
 8007cba:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007cbe:	9307      	str	r3, [sp, #28]
 8007cc0:	9b06      	ldr	r3, [sp, #24]
 8007cc2:	2b09      	cmp	r3, #9
 8007cc4:	f200 8090 	bhi.w	8007de8 <_dtoa_r+0x2d8>
 8007cc8:	2b05      	cmp	r3, #5
 8007cca:	bfc4      	itt	gt
 8007ccc:	3b04      	subgt	r3, #4
 8007cce:	9306      	strgt	r3, [sp, #24]
 8007cd0:	9b06      	ldr	r3, [sp, #24]
 8007cd2:	f1a3 0302 	sub.w	r3, r3, #2
 8007cd6:	bfcc      	ite	gt
 8007cd8:	2500      	movgt	r5, #0
 8007cda:	2501      	movle	r5, #1
 8007cdc:	2b03      	cmp	r3, #3
 8007cde:	f200 808f 	bhi.w	8007e00 <_dtoa_r+0x2f0>
 8007ce2:	e8df f003 	tbb	[pc, r3]
 8007ce6:	7f7d      	.short	0x7f7d
 8007ce8:	7131      	.short	0x7131
 8007cea:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8007cee:	441d      	add	r5, r3
 8007cf0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007cf4:	2820      	cmp	r0, #32
 8007cf6:	dd13      	ble.n	8007d20 <_dtoa_r+0x210>
 8007cf8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007cfc:	9b00      	ldr	r3, [sp, #0]
 8007cfe:	fa08 f800 	lsl.w	r8, r8, r0
 8007d02:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007d06:	fa23 f000 	lsr.w	r0, r3, r0
 8007d0a:	ea48 0000 	orr.w	r0, r8, r0
 8007d0e:	f7f8 fbf9 	bl	8000504 <__aeabi_ui2d>
 8007d12:	2301      	movs	r3, #1
 8007d14:	4682      	mov	sl, r0
 8007d16:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8007d1a:	3d01      	subs	r5, #1
 8007d1c:	9313      	str	r3, [sp, #76]	; 0x4c
 8007d1e:	e772      	b.n	8007c06 <_dtoa_r+0xf6>
 8007d20:	9b00      	ldr	r3, [sp, #0]
 8007d22:	f1c0 0020 	rsb	r0, r0, #32
 8007d26:	fa03 f000 	lsl.w	r0, r3, r0
 8007d2a:	e7f0      	b.n	8007d0e <_dtoa_r+0x1fe>
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	e7b1      	b.n	8007c94 <_dtoa_r+0x184>
 8007d30:	900f      	str	r0, [sp, #60]	; 0x3c
 8007d32:	e7b0      	b.n	8007c96 <_dtoa_r+0x186>
 8007d34:	9b05      	ldr	r3, [sp, #20]
 8007d36:	eba3 030a 	sub.w	r3, r3, sl
 8007d3a:	9305      	str	r3, [sp, #20]
 8007d3c:	f1ca 0300 	rsb	r3, sl, #0
 8007d40:	9307      	str	r3, [sp, #28]
 8007d42:	2300      	movs	r3, #0
 8007d44:	930e      	str	r3, [sp, #56]	; 0x38
 8007d46:	e7bb      	b.n	8007cc0 <_dtoa_r+0x1b0>
 8007d48:	2301      	movs	r3, #1
 8007d4a:	930a      	str	r3, [sp, #40]	; 0x28
 8007d4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	dd59      	ble.n	8007e06 <_dtoa_r+0x2f6>
 8007d52:	9302      	str	r3, [sp, #8]
 8007d54:	4699      	mov	r9, r3
 8007d56:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007d58:	2200      	movs	r2, #0
 8007d5a:	6072      	str	r2, [r6, #4]
 8007d5c:	2204      	movs	r2, #4
 8007d5e:	f102 0014 	add.w	r0, r2, #20
 8007d62:	4298      	cmp	r0, r3
 8007d64:	6871      	ldr	r1, [r6, #4]
 8007d66:	d953      	bls.n	8007e10 <_dtoa_r+0x300>
 8007d68:	4620      	mov	r0, r4
 8007d6a:	f000 fe88 	bl	8008a7e <_Balloc>
 8007d6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d70:	6030      	str	r0, [r6, #0]
 8007d72:	f1b9 0f0e 	cmp.w	r9, #14
 8007d76:	f8d3 b000 	ldr.w	fp, [r3]
 8007d7a:	f200 80e6 	bhi.w	8007f4a <_dtoa_r+0x43a>
 8007d7e:	2d00      	cmp	r5, #0
 8007d80:	f000 80e3 	beq.w	8007f4a <_dtoa_r+0x43a>
 8007d84:	ed9d 7b00 	vldr	d7, [sp]
 8007d88:	f1ba 0f00 	cmp.w	sl, #0
 8007d8c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007d90:	dd74      	ble.n	8007e7c <_dtoa_r+0x36c>
 8007d92:	4a2a      	ldr	r2, [pc, #168]	; (8007e3c <_dtoa_r+0x32c>)
 8007d94:	f00a 030f 	and.w	r3, sl, #15
 8007d98:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007d9c:	ed93 7b00 	vldr	d7, [r3]
 8007da0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007da4:	06f0      	lsls	r0, r6, #27
 8007da6:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007daa:	d565      	bpl.n	8007e78 <_dtoa_r+0x368>
 8007dac:	4b24      	ldr	r3, [pc, #144]	; (8007e40 <_dtoa_r+0x330>)
 8007dae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007db2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007db6:	f7f8 fd49 	bl	800084c <__aeabi_ddiv>
 8007dba:	e9cd 0100 	strd	r0, r1, [sp]
 8007dbe:	f006 060f 	and.w	r6, r6, #15
 8007dc2:	2503      	movs	r5, #3
 8007dc4:	4f1e      	ldr	r7, [pc, #120]	; (8007e40 <_dtoa_r+0x330>)
 8007dc6:	e04c      	b.n	8007e62 <_dtoa_r+0x352>
 8007dc8:	2301      	movs	r3, #1
 8007dca:	930a      	str	r3, [sp, #40]	; 0x28
 8007dcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dce:	4453      	add	r3, sl
 8007dd0:	f103 0901 	add.w	r9, r3, #1
 8007dd4:	9302      	str	r3, [sp, #8]
 8007dd6:	464b      	mov	r3, r9
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	bfb8      	it	lt
 8007ddc:	2301      	movlt	r3, #1
 8007dde:	e7ba      	b.n	8007d56 <_dtoa_r+0x246>
 8007de0:	2300      	movs	r3, #0
 8007de2:	e7b2      	b.n	8007d4a <_dtoa_r+0x23a>
 8007de4:	2300      	movs	r3, #0
 8007de6:	e7f0      	b.n	8007dca <_dtoa_r+0x2ba>
 8007de8:	2501      	movs	r5, #1
 8007dea:	2300      	movs	r3, #0
 8007dec:	9306      	str	r3, [sp, #24]
 8007dee:	950a      	str	r5, [sp, #40]	; 0x28
 8007df0:	f04f 33ff 	mov.w	r3, #4294967295
 8007df4:	9302      	str	r3, [sp, #8]
 8007df6:	4699      	mov	r9, r3
 8007df8:	2200      	movs	r2, #0
 8007dfa:	2312      	movs	r3, #18
 8007dfc:	920b      	str	r2, [sp, #44]	; 0x2c
 8007dfe:	e7aa      	b.n	8007d56 <_dtoa_r+0x246>
 8007e00:	2301      	movs	r3, #1
 8007e02:	930a      	str	r3, [sp, #40]	; 0x28
 8007e04:	e7f4      	b.n	8007df0 <_dtoa_r+0x2e0>
 8007e06:	2301      	movs	r3, #1
 8007e08:	9302      	str	r3, [sp, #8]
 8007e0a:	4699      	mov	r9, r3
 8007e0c:	461a      	mov	r2, r3
 8007e0e:	e7f5      	b.n	8007dfc <_dtoa_r+0x2ec>
 8007e10:	3101      	adds	r1, #1
 8007e12:	6071      	str	r1, [r6, #4]
 8007e14:	0052      	lsls	r2, r2, #1
 8007e16:	e7a2      	b.n	8007d5e <_dtoa_r+0x24e>
 8007e18:	636f4361 	.word	0x636f4361
 8007e1c:	3fd287a7 	.word	0x3fd287a7
 8007e20:	8b60c8b3 	.word	0x8b60c8b3
 8007e24:	3fc68a28 	.word	0x3fc68a28
 8007e28:	509f79fb 	.word	0x509f79fb
 8007e2c:	3fd34413 	.word	0x3fd34413
 8007e30:	7ff00000 	.word	0x7ff00000
 8007e34:	08009a41 	.word	0x08009a41
 8007e38:	3ff80000 	.word	0x3ff80000
 8007e3c:	08009b00 	.word	0x08009b00
 8007e40:	08009ad8 	.word	0x08009ad8
 8007e44:	08009a6d 	.word	0x08009a6d
 8007e48:	07f1      	lsls	r1, r6, #31
 8007e4a:	d508      	bpl.n	8007e5e <_dtoa_r+0x34e>
 8007e4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007e50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e54:	f7f8 fbd0 	bl	80005f8 <__aeabi_dmul>
 8007e58:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007e5c:	3501      	adds	r5, #1
 8007e5e:	1076      	asrs	r6, r6, #1
 8007e60:	3708      	adds	r7, #8
 8007e62:	2e00      	cmp	r6, #0
 8007e64:	d1f0      	bne.n	8007e48 <_dtoa_r+0x338>
 8007e66:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007e6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e6e:	f7f8 fced 	bl	800084c <__aeabi_ddiv>
 8007e72:	e9cd 0100 	strd	r0, r1, [sp]
 8007e76:	e01a      	b.n	8007eae <_dtoa_r+0x39e>
 8007e78:	2502      	movs	r5, #2
 8007e7a:	e7a3      	b.n	8007dc4 <_dtoa_r+0x2b4>
 8007e7c:	f000 80a0 	beq.w	8007fc0 <_dtoa_r+0x4b0>
 8007e80:	f1ca 0600 	rsb	r6, sl, #0
 8007e84:	4b9f      	ldr	r3, [pc, #636]	; (8008104 <_dtoa_r+0x5f4>)
 8007e86:	4fa0      	ldr	r7, [pc, #640]	; (8008108 <_dtoa_r+0x5f8>)
 8007e88:	f006 020f 	and.w	r2, r6, #15
 8007e8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e94:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007e98:	f7f8 fbae 	bl	80005f8 <__aeabi_dmul>
 8007e9c:	e9cd 0100 	strd	r0, r1, [sp]
 8007ea0:	1136      	asrs	r6, r6, #4
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	2502      	movs	r5, #2
 8007ea6:	2e00      	cmp	r6, #0
 8007ea8:	d17f      	bne.n	8007faa <_dtoa_r+0x49a>
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d1e1      	bne.n	8007e72 <_dtoa_r+0x362>
 8007eae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	f000 8087 	beq.w	8007fc4 <_dtoa_r+0x4b4>
 8007eb6:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	4b93      	ldr	r3, [pc, #588]	; (800810c <_dtoa_r+0x5fc>)
 8007ebe:	4630      	mov	r0, r6
 8007ec0:	4639      	mov	r1, r7
 8007ec2:	f7f8 fe0b 	bl	8000adc <__aeabi_dcmplt>
 8007ec6:	2800      	cmp	r0, #0
 8007ec8:	d07c      	beq.n	8007fc4 <_dtoa_r+0x4b4>
 8007eca:	f1b9 0f00 	cmp.w	r9, #0
 8007ece:	d079      	beq.n	8007fc4 <_dtoa_r+0x4b4>
 8007ed0:	9b02      	ldr	r3, [sp, #8]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	dd35      	ble.n	8007f42 <_dtoa_r+0x432>
 8007ed6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007eda:	9308      	str	r3, [sp, #32]
 8007edc:	4639      	mov	r1, r7
 8007ede:	2200      	movs	r2, #0
 8007ee0:	4b8b      	ldr	r3, [pc, #556]	; (8008110 <_dtoa_r+0x600>)
 8007ee2:	4630      	mov	r0, r6
 8007ee4:	f7f8 fb88 	bl	80005f8 <__aeabi_dmul>
 8007ee8:	e9cd 0100 	strd	r0, r1, [sp]
 8007eec:	9f02      	ldr	r7, [sp, #8]
 8007eee:	3501      	adds	r5, #1
 8007ef0:	4628      	mov	r0, r5
 8007ef2:	f7f8 fb17 	bl	8000524 <__aeabi_i2d>
 8007ef6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007efa:	f7f8 fb7d 	bl	80005f8 <__aeabi_dmul>
 8007efe:	2200      	movs	r2, #0
 8007f00:	4b84      	ldr	r3, [pc, #528]	; (8008114 <_dtoa_r+0x604>)
 8007f02:	f7f8 f9c3 	bl	800028c <__adddf3>
 8007f06:	4605      	mov	r5, r0
 8007f08:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007f0c:	2f00      	cmp	r7, #0
 8007f0e:	d15d      	bne.n	8007fcc <_dtoa_r+0x4bc>
 8007f10:	2200      	movs	r2, #0
 8007f12:	4b81      	ldr	r3, [pc, #516]	; (8008118 <_dtoa_r+0x608>)
 8007f14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f18:	f7f8 f9b6 	bl	8000288 <__aeabi_dsub>
 8007f1c:	462a      	mov	r2, r5
 8007f1e:	4633      	mov	r3, r6
 8007f20:	e9cd 0100 	strd	r0, r1, [sp]
 8007f24:	f7f8 fdf8 	bl	8000b18 <__aeabi_dcmpgt>
 8007f28:	2800      	cmp	r0, #0
 8007f2a:	f040 8288 	bne.w	800843e <_dtoa_r+0x92e>
 8007f2e:	462a      	mov	r2, r5
 8007f30:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007f34:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f38:	f7f8 fdd0 	bl	8000adc <__aeabi_dcmplt>
 8007f3c:	2800      	cmp	r0, #0
 8007f3e:	f040 827c 	bne.w	800843a <_dtoa_r+0x92a>
 8007f42:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007f46:	e9cd 2300 	strd	r2, r3, [sp]
 8007f4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	f2c0 8150 	blt.w	80081f2 <_dtoa_r+0x6e2>
 8007f52:	f1ba 0f0e 	cmp.w	sl, #14
 8007f56:	f300 814c 	bgt.w	80081f2 <_dtoa_r+0x6e2>
 8007f5a:	4b6a      	ldr	r3, [pc, #424]	; (8008104 <_dtoa_r+0x5f4>)
 8007f5c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007f60:	ed93 7b00 	vldr	d7, [r3]
 8007f64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007f6c:	f280 80d8 	bge.w	8008120 <_dtoa_r+0x610>
 8007f70:	f1b9 0f00 	cmp.w	r9, #0
 8007f74:	f300 80d4 	bgt.w	8008120 <_dtoa_r+0x610>
 8007f78:	f040 825e 	bne.w	8008438 <_dtoa_r+0x928>
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	4b66      	ldr	r3, [pc, #408]	; (8008118 <_dtoa_r+0x608>)
 8007f80:	ec51 0b17 	vmov	r0, r1, d7
 8007f84:	f7f8 fb38 	bl	80005f8 <__aeabi_dmul>
 8007f88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f8c:	f7f8 fdba 	bl	8000b04 <__aeabi_dcmpge>
 8007f90:	464f      	mov	r7, r9
 8007f92:	464e      	mov	r6, r9
 8007f94:	2800      	cmp	r0, #0
 8007f96:	f040 8234 	bne.w	8008402 <_dtoa_r+0x8f2>
 8007f9a:	2331      	movs	r3, #49	; 0x31
 8007f9c:	f10b 0501 	add.w	r5, fp, #1
 8007fa0:	f88b 3000 	strb.w	r3, [fp]
 8007fa4:	f10a 0a01 	add.w	sl, sl, #1
 8007fa8:	e22f      	b.n	800840a <_dtoa_r+0x8fa>
 8007faa:	07f2      	lsls	r2, r6, #31
 8007fac:	d505      	bpl.n	8007fba <_dtoa_r+0x4aa>
 8007fae:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007fb2:	f7f8 fb21 	bl	80005f8 <__aeabi_dmul>
 8007fb6:	3501      	adds	r5, #1
 8007fb8:	2301      	movs	r3, #1
 8007fba:	1076      	asrs	r6, r6, #1
 8007fbc:	3708      	adds	r7, #8
 8007fbe:	e772      	b.n	8007ea6 <_dtoa_r+0x396>
 8007fc0:	2502      	movs	r5, #2
 8007fc2:	e774      	b.n	8007eae <_dtoa_r+0x39e>
 8007fc4:	f8cd a020 	str.w	sl, [sp, #32]
 8007fc8:	464f      	mov	r7, r9
 8007fca:	e791      	b.n	8007ef0 <_dtoa_r+0x3e0>
 8007fcc:	4b4d      	ldr	r3, [pc, #308]	; (8008104 <_dtoa_r+0x5f4>)
 8007fce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007fd2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007fd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d047      	beq.n	800806c <_dtoa_r+0x55c>
 8007fdc:	4602      	mov	r2, r0
 8007fde:	460b      	mov	r3, r1
 8007fe0:	2000      	movs	r0, #0
 8007fe2:	494e      	ldr	r1, [pc, #312]	; (800811c <_dtoa_r+0x60c>)
 8007fe4:	f7f8 fc32 	bl	800084c <__aeabi_ddiv>
 8007fe8:	462a      	mov	r2, r5
 8007fea:	4633      	mov	r3, r6
 8007fec:	f7f8 f94c 	bl	8000288 <__aeabi_dsub>
 8007ff0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007ff4:	465d      	mov	r5, fp
 8007ff6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ffa:	f7f8 fdad 	bl	8000b58 <__aeabi_d2iz>
 8007ffe:	4606      	mov	r6, r0
 8008000:	f7f8 fa90 	bl	8000524 <__aeabi_i2d>
 8008004:	4602      	mov	r2, r0
 8008006:	460b      	mov	r3, r1
 8008008:	e9dd 0100 	ldrd	r0, r1, [sp]
 800800c:	f7f8 f93c 	bl	8000288 <__aeabi_dsub>
 8008010:	3630      	adds	r6, #48	; 0x30
 8008012:	f805 6b01 	strb.w	r6, [r5], #1
 8008016:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800801a:	e9cd 0100 	strd	r0, r1, [sp]
 800801e:	f7f8 fd5d 	bl	8000adc <__aeabi_dcmplt>
 8008022:	2800      	cmp	r0, #0
 8008024:	d163      	bne.n	80080ee <_dtoa_r+0x5de>
 8008026:	e9dd 2300 	ldrd	r2, r3, [sp]
 800802a:	2000      	movs	r0, #0
 800802c:	4937      	ldr	r1, [pc, #220]	; (800810c <_dtoa_r+0x5fc>)
 800802e:	f7f8 f92b 	bl	8000288 <__aeabi_dsub>
 8008032:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008036:	f7f8 fd51 	bl	8000adc <__aeabi_dcmplt>
 800803a:	2800      	cmp	r0, #0
 800803c:	f040 80b7 	bne.w	80081ae <_dtoa_r+0x69e>
 8008040:	eba5 030b 	sub.w	r3, r5, fp
 8008044:	429f      	cmp	r7, r3
 8008046:	f77f af7c 	ble.w	8007f42 <_dtoa_r+0x432>
 800804a:	2200      	movs	r2, #0
 800804c:	4b30      	ldr	r3, [pc, #192]	; (8008110 <_dtoa_r+0x600>)
 800804e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008052:	f7f8 fad1 	bl	80005f8 <__aeabi_dmul>
 8008056:	2200      	movs	r2, #0
 8008058:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800805c:	4b2c      	ldr	r3, [pc, #176]	; (8008110 <_dtoa_r+0x600>)
 800805e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008062:	f7f8 fac9 	bl	80005f8 <__aeabi_dmul>
 8008066:	e9cd 0100 	strd	r0, r1, [sp]
 800806a:	e7c4      	b.n	8007ff6 <_dtoa_r+0x4e6>
 800806c:	462a      	mov	r2, r5
 800806e:	4633      	mov	r3, r6
 8008070:	f7f8 fac2 	bl	80005f8 <__aeabi_dmul>
 8008074:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008078:	eb0b 0507 	add.w	r5, fp, r7
 800807c:	465e      	mov	r6, fp
 800807e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008082:	f7f8 fd69 	bl	8000b58 <__aeabi_d2iz>
 8008086:	4607      	mov	r7, r0
 8008088:	f7f8 fa4c 	bl	8000524 <__aeabi_i2d>
 800808c:	3730      	adds	r7, #48	; 0x30
 800808e:	4602      	mov	r2, r0
 8008090:	460b      	mov	r3, r1
 8008092:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008096:	f7f8 f8f7 	bl	8000288 <__aeabi_dsub>
 800809a:	f806 7b01 	strb.w	r7, [r6], #1
 800809e:	42ae      	cmp	r6, r5
 80080a0:	e9cd 0100 	strd	r0, r1, [sp]
 80080a4:	f04f 0200 	mov.w	r2, #0
 80080a8:	d126      	bne.n	80080f8 <_dtoa_r+0x5e8>
 80080aa:	4b1c      	ldr	r3, [pc, #112]	; (800811c <_dtoa_r+0x60c>)
 80080ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80080b0:	f7f8 f8ec 	bl	800028c <__adddf3>
 80080b4:	4602      	mov	r2, r0
 80080b6:	460b      	mov	r3, r1
 80080b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80080bc:	f7f8 fd2c 	bl	8000b18 <__aeabi_dcmpgt>
 80080c0:	2800      	cmp	r0, #0
 80080c2:	d174      	bne.n	80081ae <_dtoa_r+0x69e>
 80080c4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80080c8:	2000      	movs	r0, #0
 80080ca:	4914      	ldr	r1, [pc, #80]	; (800811c <_dtoa_r+0x60c>)
 80080cc:	f7f8 f8dc 	bl	8000288 <__aeabi_dsub>
 80080d0:	4602      	mov	r2, r0
 80080d2:	460b      	mov	r3, r1
 80080d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80080d8:	f7f8 fd00 	bl	8000adc <__aeabi_dcmplt>
 80080dc:	2800      	cmp	r0, #0
 80080de:	f43f af30 	beq.w	8007f42 <_dtoa_r+0x432>
 80080e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80080e6:	2b30      	cmp	r3, #48	; 0x30
 80080e8:	f105 32ff 	add.w	r2, r5, #4294967295
 80080ec:	d002      	beq.n	80080f4 <_dtoa_r+0x5e4>
 80080ee:	f8dd a020 	ldr.w	sl, [sp, #32]
 80080f2:	e04a      	b.n	800818a <_dtoa_r+0x67a>
 80080f4:	4615      	mov	r5, r2
 80080f6:	e7f4      	b.n	80080e2 <_dtoa_r+0x5d2>
 80080f8:	4b05      	ldr	r3, [pc, #20]	; (8008110 <_dtoa_r+0x600>)
 80080fa:	f7f8 fa7d 	bl	80005f8 <__aeabi_dmul>
 80080fe:	e9cd 0100 	strd	r0, r1, [sp]
 8008102:	e7bc      	b.n	800807e <_dtoa_r+0x56e>
 8008104:	08009b00 	.word	0x08009b00
 8008108:	08009ad8 	.word	0x08009ad8
 800810c:	3ff00000 	.word	0x3ff00000
 8008110:	40240000 	.word	0x40240000
 8008114:	401c0000 	.word	0x401c0000
 8008118:	40140000 	.word	0x40140000
 800811c:	3fe00000 	.word	0x3fe00000
 8008120:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008124:	465d      	mov	r5, fp
 8008126:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800812a:	4630      	mov	r0, r6
 800812c:	4639      	mov	r1, r7
 800812e:	f7f8 fb8d 	bl	800084c <__aeabi_ddiv>
 8008132:	f7f8 fd11 	bl	8000b58 <__aeabi_d2iz>
 8008136:	4680      	mov	r8, r0
 8008138:	f7f8 f9f4 	bl	8000524 <__aeabi_i2d>
 800813c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008140:	f7f8 fa5a 	bl	80005f8 <__aeabi_dmul>
 8008144:	4602      	mov	r2, r0
 8008146:	460b      	mov	r3, r1
 8008148:	4630      	mov	r0, r6
 800814a:	4639      	mov	r1, r7
 800814c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008150:	f7f8 f89a 	bl	8000288 <__aeabi_dsub>
 8008154:	f805 6b01 	strb.w	r6, [r5], #1
 8008158:	eba5 060b 	sub.w	r6, r5, fp
 800815c:	45b1      	cmp	r9, r6
 800815e:	4602      	mov	r2, r0
 8008160:	460b      	mov	r3, r1
 8008162:	d139      	bne.n	80081d8 <_dtoa_r+0x6c8>
 8008164:	f7f8 f892 	bl	800028c <__adddf3>
 8008168:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800816c:	4606      	mov	r6, r0
 800816e:	460f      	mov	r7, r1
 8008170:	f7f8 fcd2 	bl	8000b18 <__aeabi_dcmpgt>
 8008174:	b9c8      	cbnz	r0, 80081aa <_dtoa_r+0x69a>
 8008176:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800817a:	4630      	mov	r0, r6
 800817c:	4639      	mov	r1, r7
 800817e:	f7f8 fca3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008182:	b110      	cbz	r0, 800818a <_dtoa_r+0x67a>
 8008184:	f018 0f01 	tst.w	r8, #1
 8008188:	d10f      	bne.n	80081aa <_dtoa_r+0x69a>
 800818a:	9904      	ldr	r1, [sp, #16]
 800818c:	4620      	mov	r0, r4
 800818e:	f000 fcaa 	bl	8008ae6 <_Bfree>
 8008192:	2300      	movs	r3, #0
 8008194:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008196:	702b      	strb	r3, [r5, #0]
 8008198:	f10a 0301 	add.w	r3, sl, #1
 800819c:	6013      	str	r3, [r2, #0]
 800819e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	f000 8241 	beq.w	8008628 <_dtoa_r+0xb18>
 80081a6:	601d      	str	r5, [r3, #0]
 80081a8:	e23e      	b.n	8008628 <_dtoa_r+0xb18>
 80081aa:	f8cd a020 	str.w	sl, [sp, #32]
 80081ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80081b2:	2a39      	cmp	r2, #57	; 0x39
 80081b4:	f105 33ff 	add.w	r3, r5, #4294967295
 80081b8:	d108      	bne.n	80081cc <_dtoa_r+0x6bc>
 80081ba:	459b      	cmp	fp, r3
 80081bc:	d10a      	bne.n	80081d4 <_dtoa_r+0x6c4>
 80081be:	9b08      	ldr	r3, [sp, #32]
 80081c0:	3301      	adds	r3, #1
 80081c2:	9308      	str	r3, [sp, #32]
 80081c4:	2330      	movs	r3, #48	; 0x30
 80081c6:	f88b 3000 	strb.w	r3, [fp]
 80081ca:	465b      	mov	r3, fp
 80081cc:	781a      	ldrb	r2, [r3, #0]
 80081ce:	3201      	adds	r2, #1
 80081d0:	701a      	strb	r2, [r3, #0]
 80081d2:	e78c      	b.n	80080ee <_dtoa_r+0x5de>
 80081d4:	461d      	mov	r5, r3
 80081d6:	e7ea      	b.n	80081ae <_dtoa_r+0x69e>
 80081d8:	2200      	movs	r2, #0
 80081da:	4b9b      	ldr	r3, [pc, #620]	; (8008448 <_dtoa_r+0x938>)
 80081dc:	f7f8 fa0c 	bl	80005f8 <__aeabi_dmul>
 80081e0:	2200      	movs	r2, #0
 80081e2:	2300      	movs	r3, #0
 80081e4:	4606      	mov	r6, r0
 80081e6:	460f      	mov	r7, r1
 80081e8:	f7f8 fc6e 	bl	8000ac8 <__aeabi_dcmpeq>
 80081ec:	2800      	cmp	r0, #0
 80081ee:	d09a      	beq.n	8008126 <_dtoa_r+0x616>
 80081f0:	e7cb      	b.n	800818a <_dtoa_r+0x67a>
 80081f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081f4:	2a00      	cmp	r2, #0
 80081f6:	f000 808b 	beq.w	8008310 <_dtoa_r+0x800>
 80081fa:	9a06      	ldr	r2, [sp, #24]
 80081fc:	2a01      	cmp	r2, #1
 80081fe:	dc6e      	bgt.n	80082de <_dtoa_r+0x7ce>
 8008200:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008202:	2a00      	cmp	r2, #0
 8008204:	d067      	beq.n	80082d6 <_dtoa_r+0x7c6>
 8008206:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800820a:	9f07      	ldr	r7, [sp, #28]
 800820c:	9d05      	ldr	r5, [sp, #20]
 800820e:	9a05      	ldr	r2, [sp, #20]
 8008210:	2101      	movs	r1, #1
 8008212:	441a      	add	r2, r3
 8008214:	4620      	mov	r0, r4
 8008216:	9205      	str	r2, [sp, #20]
 8008218:	4498      	add	r8, r3
 800821a:	f000 fd04 	bl	8008c26 <__i2b>
 800821e:	4606      	mov	r6, r0
 8008220:	2d00      	cmp	r5, #0
 8008222:	dd0c      	ble.n	800823e <_dtoa_r+0x72e>
 8008224:	f1b8 0f00 	cmp.w	r8, #0
 8008228:	dd09      	ble.n	800823e <_dtoa_r+0x72e>
 800822a:	4545      	cmp	r5, r8
 800822c:	9a05      	ldr	r2, [sp, #20]
 800822e:	462b      	mov	r3, r5
 8008230:	bfa8      	it	ge
 8008232:	4643      	movge	r3, r8
 8008234:	1ad2      	subs	r2, r2, r3
 8008236:	9205      	str	r2, [sp, #20]
 8008238:	1aed      	subs	r5, r5, r3
 800823a:	eba8 0803 	sub.w	r8, r8, r3
 800823e:	9b07      	ldr	r3, [sp, #28]
 8008240:	b1eb      	cbz	r3, 800827e <_dtoa_r+0x76e>
 8008242:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008244:	2b00      	cmp	r3, #0
 8008246:	d067      	beq.n	8008318 <_dtoa_r+0x808>
 8008248:	b18f      	cbz	r7, 800826e <_dtoa_r+0x75e>
 800824a:	4631      	mov	r1, r6
 800824c:	463a      	mov	r2, r7
 800824e:	4620      	mov	r0, r4
 8008250:	f000 fd88 	bl	8008d64 <__pow5mult>
 8008254:	9a04      	ldr	r2, [sp, #16]
 8008256:	4601      	mov	r1, r0
 8008258:	4606      	mov	r6, r0
 800825a:	4620      	mov	r0, r4
 800825c:	f000 fcec 	bl	8008c38 <__multiply>
 8008260:	9904      	ldr	r1, [sp, #16]
 8008262:	9008      	str	r0, [sp, #32]
 8008264:	4620      	mov	r0, r4
 8008266:	f000 fc3e 	bl	8008ae6 <_Bfree>
 800826a:	9b08      	ldr	r3, [sp, #32]
 800826c:	9304      	str	r3, [sp, #16]
 800826e:	9b07      	ldr	r3, [sp, #28]
 8008270:	1bda      	subs	r2, r3, r7
 8008272:	d004      	beq.n	800827e <_dtoa_r+0x76e>
 8008274:	9904      	ldr	r1, [sp, #16]
 8008276:	4620      	mov	r0, r4
 8008278:	f000 fd74 	bl	8008d64 <__pow5mult>
 800827c:	9004      	str	r0, [sp, #16]
 800827e:	2101      	movs	r1, #1
 8008280:	4620      	mov	r0, r4
 8008282:	f000 fcd0 	bl	8008c26 <__i2b>
 8008286:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008288:	4607      	mov	r7, r0
 800828a:	2b00      	cmp	r3, #0
 800828c:	f000 81d0 	beq.w	8008630 <_dtoa_r+0xb20>
 8008290:	461a      	mov	r2, r3
 8008292:	4601      	mov	r1, r0
 8008294:	4620      	mov	r0, r4
 8008296:	f000 fd65 	bl	8008d64 <__pow5mult>
 800829a:	9b06      	ldr	r3, [sp, #24]
 800829c:	2b01      	cmp	r3, #1
 800829e:	4607      	mov	r7, r0
 80082a0:	dc40      	bgt.n	8008324 <_dtoa_r+0x814>
 80082a2:	9b00      	ldr	r3, [sp, #0]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d139      	bne.n	800831c <_dtoa_r+0x80c>
 80082a8:	9b01      	ldr	r3, [sp, #4]
 80082aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d136      	bne.n	8008320 <_dtoa_r+0x810>
 80082b2:	9b01      	ldr	r3, [sp, #4]
 80082b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80082b8:	0d1b      	lsrs	r3, r3, #20
 80082ba:	051b      	lsls	r3, r3, #20
 80082bc:	b12b      	cbz	r3, 80082ca <_dtoa_r+0x7ba>
 80082be:	9b05      	ldr	r3, [sp, #20]
 80082c0:	3301      	adds	r3, #1
 80082c2:	9305      	str	r3, [sp, #20]
 80082c4:	f108 0801 	add.w	r8, r8, #1
 80082c8:	2301      	movs	r3, #1
 80082ca:	9307      	str	r3, [sp, #28]
 80082cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d12a      	bne.n	8008328 <_dtoa_r+0x818>
 80082d2:	2001      	movs	r0, #1
 80082d4:	e030      	b.n	8008338 <_dtoa_r+0x828>
 80082d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80082d8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80082dc:	e795      	b.n	800820a <_dtoa_r+0x6fa>
 80082de:	9b07      	ldr	r3, [sp, #28]
 80082e0:	f109 37ff 	add.w	r7, r9, #4294967295
 80082e4:	42bb      	cmp	r3, r7
 80082e6:	bfbf      	itttt	lt
 80082e8:	9b07      	ldrlt	r3, [sp, #28]
 80082ea:	9707      	strlt	r7, [sp, #28]
 80082ec:	1afa      	sublt	r2, r7, r3
 80082ee:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80082f0:	bfbb      	ittet	lt
 80082f2:	189b      	addlt	r3, r3, r2
 80082f4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80082f6:	1bdf      	subge	r7, r3, r7
 80082f8:	2700      	movlt	r7, #0
 80082fa:	f1b9 0f00 	cmp.w	r9, #0
 80082fe:	bfb5      	itete	lt
 8008300:	9b05      	ldrlt	r3, [sp, #20]
 8008302:	9d05      	ldrge	r5, [sp, #20]
 8008304:	eba3 0509 	sublt.w	r5, r3, r9
 8008308:	464b      	movge	r3, r9
 800830a:	bfb8      	it	lt
 800830c:	2300      	movlt	r3, #0
 800830e:	e77e      	b.n	800820e <_dtoa_r+0x6fe>
 8008310:	9f07      	ldr	r7, [sp, #28]
 8008312:	9d05      	ldr	r5, [sp, #20]
 8008314:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008316:	e783      	b.n	8008220 <_dtoa_r+0x710>
 8008318:	9a07      	ldr	r2, [sp, #28]
 800831a:	e7ab      	b.n	8008274 <_dtoa_r+0x764>
 800831c:	2300      	movs	r3, #0
 800831e:	e7d4      	b.n	80082ca <_dtoa_r+0x7ba>
 8008320:	9b00      	ldr	r3, [sp, #0]
 8008322:	e7d2      	b.n	80082ca <_dtoa_r+0x7ba>
 8008324:	2300      	movs	r3, #0
 8008326:	9307      	str	r3, [sp, #28]
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800832e:	6918      	ldr	r0, [r3, #16]
 8008330:	f000 fc2b 	bl	8008b8a <__hi0bits>
 8008334:	f1c0 0020 	rsb	r0, r0, #32
 8008338:	4440      	add	r0, r8
 800833a:	f010 001f 	ands.w	r0, r0, #31
 800833e:	d047      	beq.n	80083d0 <_dtoa_r+0x8c0>
 8008340:	f1c0 0320 	rsb	r3, r0, #32
 8008344:	2b04      	cmp	r3, #4
 8008346:	dd3b      	ble.n	80083c0 <_dtoa_r+0x8b0>
 8008348:	9b05      	ldr	r3, [sp, #20]
 800834a:	f1c0 001c 	rsb	r0, r0, #28
 800834e:	4403      	add	r3, r0
 8008350:	9305      	str	r3, [sp, #20]
 8008352:	4405      	add	r5, r0
 8008354:	4480      	add	r8, r0
 8008356:	9b05      	ldr	r3, [sp, #20]
 8008358:	2b00      	cmp	r3, #0
 800835a:	dd05      	ble.n	8008368 <_dtoa_r+0x858>
 800835c:	461a      	mov	r2, r3
 800835e:	9904      	ldr	r1, [sp, #16]
 8008360:	4620      	mov	r0, r4
 8008362:	f000 fd4d 	bl	8008e00 <__lshift>
 8008366:	9004      	str	r0, [sp, #16]
 8008368:	f1b8 0f00 	cmp.w	r8, #0
 800836c:	dd05      	ble.n	800837a <_dtoa_r+0x86a>
 800836e:	4639      	mov	r1, r7
 8008370:	4642      	mov	r2, r8
 8008372:	4620      	mov	r0, r4
 8008374:	f000 fd44 	bl	8008e00 <__lshift>
 8008378:	4607      	mov	r7, r0
 800837a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800837c:	b353      	cbz	r3, 80083d4 <_dtoa_r+0x8c4>
 800837e:	4639      	mov	r1, r7
 8008380:	9804      	ldr	r0, [sp, #16]
 8008382:	f000 fd91 	bl	8008ea8 <__mcmp>
 8008386:	2800      	cmp	r0, #0
 8008388:	da24      	bge.n	80083d4 <_dtoa_r+0x8c4>
 800838a:	2300      	movs	r3, #0
 800838c:	220a      	movs	r2, #10
 800838e:	9904      	ldr	r1, [sp, #16]
 8008390:	4620      	mov	r0, r4
 8008392:	f000 fbbf 	bl	8008b14 <__multadd>
 8008396:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008398:	9004      	str	r0, [sp, #16]
 800839a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800839e:	2b00      	cmp	r3, #0
 80083a0:	f000 814d 	beq.w	800863e <_dtoa_r+0xb2e>
 80083a4:	2300      	movs	r3, #0
 80083a6:	4631      	mov	r1, r6
 80083a8:	220a      	movs	r2, #10
 80083aa:	4620      	mov	r0, r4
 80083ac:	f000 fbb2 	bl	8008b14 <__multadd>
 80083b0:	9b02      	ldr	r3, [sp, #8]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	4606      	mov	r6, r0
 80083b6:	dc4f      	bgt.n	8008458 <_dtoa_r+0x948>
 80083b8:	9b06      	ldr	r3, [sp, #24]
 80083ba:	2b02      	cmp	r3, #2
 80083bc:	dd4c      	ble.n	8008458 <_dtoa_r+0x948>
 80083be:	e011      	b.n	80083e4 <_dtoa_r+0x8d4>
 80083c0:	d0c9      	beq.n	8008356 <_dtoa_r+0x846>
 80083c2:	9a05      	ldr	r2, [sp, #20]
 80083c4:	331c      	adds	r3, #28
 80083c6:	441a      	add	r2, r3
 80083c8:	9205      	str	r2, [sp, #20]
 80083ca:	441d      	add	r5, r3
 80083cc:	4498      	add	r8, r3
 80083ce:	e7c2      	b.n	8008356 <_dtoa_r+0x846>
 80083d0:	4603      	mov	r3, r0
 80083d2:	e7f6      	b.n	80083c2 <_dtoa_r+0x8b2>
 80083d4:	f1b9 0f00 	cmp.w	r9, #0
 80083d8:	dc38      	bgt.n	800844c <_dtoa_r+0x93c>
 80083da:	9b06      	ldr	r3, [sp, #24]
 80083dc:	2b02      	cmp	r3, #2
 80083de:	dd35      	ble.n	800844c <_dtoa_r+0x93c>
 80083e0:	f8cd 9008 	str.w	r9, [sp, #8]
 80083e4:	9b02      	ldr	r3, [sp, #8]
 80083e6:	b963      	cbnz	r3, 8008402 <_dtoa_r+0x8f2>
 80083e8:	4639      	mov	r1, r7
 80083ea:	2205      	movs	r2, #5
 80083ec:	4620      	mov	r0, r4
 80083ee:	f000 fb91 	bl	8008b14 <__multadd>
 80083f2:	4601      	mov	r1, r0
 80083f4:	4607      	mov	r7, r0
 80083f6:	9804      	ldr	r0, [sp, #16]
 80083f8:	f000 fd56 	bl	8008ea8 <__mcmp>
 80083fc:	2800      	cmp	r0, #0
 80083fe:	f73f adcc 	bgt.w	8007f9a <_dtoa_r+0x48a>
 8008402:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008404:	465d      	mov	r5, fp
 8008406:	ea6f 0a03 	mvn.w	sl, r3
 800840a:	f04f 0900 	mov.w	r9, #0
 800840e:	4639      	mov	r1, r7
 8008410:	4620      	mov	r0, r4
 8008412:	f000 fb68 	bl	8008ae6 <_Bfree>
 8008416:	2e00      	cmp	r6, #0
 8008418:	f43f aeb7 	beq.w	800818a <_dtoa_r+0x67a>
 800841c:	f1b9 0f00 	cmp.w	r9, #0
 8008420:	d005      	beq.n	800842e <_dtoa_r+0x91e>
 8008422:	45b1      	cmp	r9, r6
 8008424:	d003      	beq.n	800842e <_dtoa_r+0x91e>
 8008426:	4649      	mov	r1, r9
 8008428:	4620      	mov	r0, r4
 800842a:	f000 fb5c 	bl	8008ae6 <_Bfree>
 800842e:	4631      	mov	r1, r6
 8008430:	4620      	mov	r0, r4
 8008432:	f000 fb58 	bl	8008ae6 <_Bfree>
 8008436:	e6a8      	b.n	800818a <_dtoa_r+0x67a>
 8008438:	2700      	movs	r7, #0
 800843a:	463e      	mov	r6, r7
 800843c:	e7e1      	b.n	8008402 <_dtoa_r+0x8f2>
 800843e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008442:	463e      	mov	r6, r7
 8008444:	e5a9      	b.n	8007f9a <_dtoa_r+0x48a>
 8008446:	bf00      	nop
 8008448:	40240000 	.word	0x40240000
 800844c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800844e:	f8cd 9008 	str.w	r9, [sp, #8]
 8008452:	2b00      	cmp	r3, #0
 8008454:	f000 80fa 	beq.w	800864c <_dtoa_r+0xb3c>
 8008458:	2d00      	cmp	r5, #0
 800845a:	dd05      	ble.n	8008468 <_dtoa_r+0x958>
 800845c:	4631      	mov	r1, r6
 800845e:	462a      	mov	r2, r5
 8008460:	4620      	mov	r0, r4
 8008462:	f000 fccd 	bl	8008e00 <__lshift>
 8008466:	4606      	mov	r6, r0
 8008468:	9b07      	ldr	r3, [sp, #28]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d04c      	beq.n	8008508 <_dtoa_r+0x9f8>
 800846e:	6871      	ldr	r1, [r6, #4]
 8008470:	4620      	mov	r0, r4
 8008472:	f000 fb04 	bl	8008a7e <_Balloc>
 8008476:	6932      	ldr	r2, [r6, #16]
 8008478:	3202      	adds	r2, #2
 800847a:	4605      	mov	r5, r0
 800847c:	0092      	lsls	r2, r2, #2
 800847e:	f106 010c 	add.w	r1, r6, #12
 8008482:	300c      	adds	r0, #12
 8008484:	f000 faf0 	bl	8008a68 <memcpy>
 8008488:	2201      	movs	r2, #1
 800848a:	4629      	mov	r1, r5
 800848c:	4620      	mov	r0, r4
 800848e:	f000 fcb7 	bl	8008e00 <__lshift>
 8008492:	9b00      	ldr	r3, [sp, #0]
 8008494:	f8cd b014 	str.w	fp, [sp, #20]
 8008498:	f003 0301 	and.w	r3, r3, #1
 800849c:	46b1      	mov	r9, r6
 800849e:	9307      	str	r3, [sp, #28]
 80084a0:	4606      	mov	r6, r0
 80084a2:	4639      	mov	r1, r7
 80084a4:	9804      	ldr	r0, [sp, #16]
 80084a6:	f7ff faa7 	bl	80079f8 <quorem>
 80084aa:	4649      	mov	r1, r9
 80084ac:	4605      	mov	r5, r0
 80084ae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80084b2:	9804      	ldr	r0, [sp, #16]
 80084b4:	f000 fcf8 	bl	8008ea8 <__mcmp>
 80084b8:	4632      	mov	r2, r6
 80084ba:	9000      	str	r0, [sp, #0]
 80084bc:	4639      	mov	r1, r7
 80084be:	4620      	mov	r0, r4
 80084c0:	f000 fd0c 	bl	8008edc <__mdiff>
 80084c4:	68c3      	ldr	r3, [r0, #12]
 80084c6:	4602      	mov	r2, r0
 80084c8:	bb03      	cbnz	r3, 800850c <_dtoa_r+0x9fc>
 80084ca:	4601      	mov	r1, r0
 80084cc:	9008      	str	r0, [sp, #32]
 80084ce:	9804      	ldr	r0, [sp, #16]
 80084d0:	f000 fcea 	bl	8008ea8 <__mcmp>
 80084d4:	9a08      	ldr	r2, [sp, #32]
 80084d6:	4603      	mov	r3, r0
 80084d8:	4611      	mov	r1, r2
 80084da:	4620      	mov	r0, r4
 80084dc:	9308      	str	r3, [sp, #32]
 80084de:	f000 fb02 	bl	8008ae6 <_Bfree>
 80084e2:	9b08      	ldr	r3, [sp, #32]
 80084e4:	b9a3      	cbnz	r3, 8008510 <_dtoa_r+0xa00>
 80084e6:	9a06      	ldr	r2, [sp, #24]
 80084e8:	b992      	cbnz	r2, 8008510 <_dtoa_r+0xa00>
 80084ea:	9a07      	ldr	r2, [sp, #28]
 80084ec:	b982      	cbnz	r2, 8008510 <_dtoa_r+0xa00>
 80084ee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80084f2:	d029      	beq.n	8008548 <_dtoa_r+0xa38>
 80084f4:	9b00      	ldr	r3, [sp, #0]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	dd01      	ble.n	80084fe <_dtoa_r+0x9ee>
 80084fa:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80084fe:	9b05      	ldr	r3, [sp, #20]
 8008500:	1c5d      	adds	r5, r3, #1
 8008502:	f883 8000 	strb.w	r8, [r3]
 8008506:	e782      	b.n	800840e <_dtoa_r+0x8fe>
 8008508:	4630      	mov	r0, r6
 800850a:	e7c2      	b.n	8008492 <_dtoa_r+0x982>
 800850c:	2301      	movs	r3, #1
 800850e:	e7e3      	b.n	80084d8 <_dtoa_r+0x9c8>
 8008510:	9a00      	ldr	r2, [sp, #0]
 8008512:	2a00      	cmp	r2, #0
 8008514:	db04      	blt.n	8008520 <_dtoa_r+0xa10>
 8008516:	d125      	bne.n	8008564 <_dtoa_r+0xa54>
 8008518:	9a06      	ldr	r2, [sp, #24]
 800851a:	bb1a      	cbnz	r2, 8008564 <_dtoa_r+0xa54>
 800851c:	9a07      	ldr	r2, [sp, #28]
 800851e:	bb0a      	cbnz	r2, 8008564 <_dtoa_r+0xa54>
 8008520:	2b00      	cmp	r3, #0
 8008522:	ddec      	ble.n	80084fe <_dtoa_r+0x9ee>
 8008524:	2201      	movs	r2, #1
 8008526:	9904      	ldr	r1, [sp, #16]
 8008528:	4620      	mov	r0, r4
 800852a:	f000 fc69 	bl	8008e00 <__lshift>
 800852e:	4639      	mov	r1, r7
 8008530:	9004      	str	r0, [sp, #16]
 8008532:	f000 fcb9 	bl	8008ea8 <__mcmp>
 8008536:	2800      	cmp	r0, #0
 8008538:	dc03      	bgt.n	8008542 <_dtoa_r+0xa32>
 800853a:	d1e0      	bne.n	80084fe <_dtoa_r+0x9ee>
 800853c:	f018 0f01 	tst.w	r8, #1
 8008540:	d0dd      	beq.n	80084fe <_dtoa_r+0x9ee>
 8008542:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008546:	d1d8      	bne.n	80084fa <_dtoa_r+0x9ea>
 8008548:	9b05      	ldr	r3, [sp, #20]
 800854a:	9a05      	ldr	r2, [sp, #20]
 800854c:	1c5d      	adds	r5, r3, #1
 800854e:	2339      	movs	r3, #57	; 0x39
 8008550:	7013      	strb	r3, [r2, #0]
 8008552:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008556:	2b39      	cmp	r3, #57	; 0x39
 8008558:	f105 32ff 	add.w	r2, r5, #4294967295
 800855c:	d04f      	beq.n	80085fe <_dtoa_r+0xaee>
 800855e:	3301      	adds	r3, #1
 8008560:	7013      	strb	r3, [r2, #0]
 8008562:	e754      	b.n	800840e <_dtoa_r+0x8fe>
 8008564:	9a05      	ldr	r2, [sp, #20]
 8008566:	2b00      	cmp	r3, #0
 8008568:	f102 0501 	add.w	r5, r2, #1
 800856c:	dd06      	ble.n	800857c <_dtoa_r+0xa6c>
 800856e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008572:	d0e9      	beq.n	8008548 <_dtoa_r+0xa38>
 8008574:	f108 0801 	add.w	r8, r8, #1
 8008578:	9b05      	ldr	r3, [sp, #20]
 800857a:	e7c2      	b.n	8008502 <_dtoa_r+0x9f2>
 800857c:	9a02      	ldr	r2, [sp, #8]
 800857e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008582:	eba5 030b 	sub.w	r3, r5, fp
 8008586:	4293      	cmp	r3, r2
 8008588:	d021      	beq.n	80085ce <_dtoa_r+0xabe>
 800858a:	2300      	movs	r3, #0
 800858c:	220a      	movs	r2, #10
 800858e:	9904      	ldr	r1, [sp, #16]
 8008590:	4620      	mov	r0, r4
 8008592:	f000 fabf 	bl	8008b14 <__multadd>
 8008596:	45b1      	cmp	r9, r6
 8008598:	9004      	str	r0, [sp, #16]
 800859a:	f04f 0300 	mov.w	r3, #0
 800859e:	f04f 020a 	mov.w	r2, #10
 80085a2:	4649      	mov	r1, r9
 80085a4:	4620      	mov	r0, r4
 80085a6:	d105      	bne.n	80085b4 <_dtoa_r+0xaa4>
 80085a8:	f000 fab4 	bl	8008b14 <__multadd>
 80085ac:	4681      	mov	r9, r0
 80085ae:	4606      	mov	r6, r0
 80085b0:	9505      	str	r5, [sp, #20]
 80085b2:	e776      	b.n	80084a2 <_dtoa_r+0x992>
 80085b4:	f000 faae 	bl	8008b14 <__multadd>
 80085b8:	4631      	mov	r1, r6
 80085ba:	4681      	mov	r9, r0
 80085bc:	2300      	movs	r3, #0
 80085be:	220a      	movs	r2, #10
 80085c0:	4620      	mov	r0, r4
 80085c2:	f000 faa7 	bl	8008b14 <__multadd>
 80085c6:	4606      	mov	r6, r0
 80085c8:	e7f2      	b.n	80085b0 <_dtoa_r+0xaa0>
 80085ca:	f04f 0900 	mov.w	r9, #0
 80085ce:	2201      	movs	r2, #1
 80085d0:	9904      	ldr	r1, [sp, #16]
 80085d2:	4620      	mov	r0, r4
 80085d4:	f000 fc14 	bl	8008e00 <__lshift>
 80085d8:	4639      	mov	r1, r7
 80085da:	9004      	str	r0, [sp, #16]
 80085dc:	f000 fc64 	bl	8008ea8 <__mcmp>
 80085e0:	2800      	cmp	r0, #0
 80085e2:	dcb6      	bgt.n	8008552 <_dtoa_r+0xa42>
 80085e4:	d102      	bne.n	80085ec <_dtoa_r+0xadc>
 80085e6:	f018 0f01 	tst.w	r8, #1
 80085ea:	d1b2      	bne.n	8008552 <_dtoa_r+0xa42>
 80085ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80085f0:	2b30      	cmp	r3, #48	; 0x30
 80085f2:	f105 32ff 	add.w	r2, r5, #4294967295
 80085f6:	f47f af0a 	bne.w	800840e <_dtoa_r+0x8fe>
 80085fa:	4615      	mov	r5, r2
 80085fc:	e7f6      	b.n	80085ec <_dtoa_r+0xadc>
 80085fe:	4593      	cmp	fp, r2
 8008600:	d105      	bne.n	800860e <_dtoa_r+0xafe>
 8008602:	2331      	movs	r3, #49	; 0x31
 8008604:	f10a 0a01 	add.w	sl, sl, #1
 8008608:	f88b 3000 	strb.w	r3, [fp]
 800860c:	e6ff      	b.n	800840e <_dtoa_r+0x8fe>
 800860e:	4615      	mov	r5, r2
 8008610:	e79f      	b.n	8008552 <_dtoa_r+0xa42>
 8008612:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008678 <_dtoa_r+0xb68>
 8008616:	e007      	b.n	8008628 <_dtoa_r+0xb18>
 8008618:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800861a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800867c <_dtoa_r+0xb6c>
 800861e:	b11b      	cbz	r3, 8008628 <_dtoa_r+0xb18>
 8008620:	f10b 0308 	add.w	r3, fp, #8
 8008624:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008626:	6013      	str	r3, [r2, #0]
 8008628:	4658      	mov	r0, fp
 800862a:	b017      	add	sp, #92	; 0x5c
 800862c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008630:	9b06      	ldr	r3, [sp, #24]
 8008632:	2b01      	cmp	r3, #1
 8008634:	f77f ae35 	ble.w	80082a2 <_dtoa_r+0x792>
 8008638:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800863a:	9307      	str	r3, [sp, #28]
 800863c:	e649      	b.n	80082d2 <_dtoa_r+0x7c2>
 800863e:	9b02      	ldr	r3, [sp, #8]
 8008640:	2b00      	cmp	r3, #0
 8008642:	dc03      	bgt.n	800864c <_dtoa_r+0xb3c>
 8008644:	9b06      	ldr	r3, [sp, #24]
 8008646:	2b02      	cmp	r3, #2
 8008648:	f73f aecc 	bgt.w	80083e4 <_dtoa_r+0x8d4>
 800864c:	465d      	mov	r5, fp
 800864e:	4639      	mov	r1, r7
 8008650:	9804      	ldr	r0, [sp, #16]
 8008652:	f7ff f9d1 	bl	80079f8 <quorem>
 8008656:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800865a:	f805 8b01 	strb.w	r8, [r5], #1
 800865e:	9a02      	ldr	r2, [sp, #8]
 8008660:	eba5 030b 	sub.w	r3, r5, fp
 8008664:	429a      	cmp	r2, r3
 8008666:	ddb0      	ble.n	80085ca <_dtoa_r+0xaba>
 8008668:	2300      	movs	r3, #0
 800866a:	220a      	movs	r2, #10
 800866c:	9904      	ldr	r1, [sp, #16]
 800866e:	4620      	mov	r0, r4
 8008670:	f000 fa50 	bl	8008b14 <__multadd>
 8008674:	9004      	str	r0, [sp, #16]
 8008676:	e7ea      	b.n	800864e <_dtoa_r+0xb3e>
 8008678:	08009a40 	.word	0x08009a40
 800867c:	08009a64 	.word	0x08009a64

08008680 <__sflush_r>:
 8008680:	898a      	ldrh	r2, [r1, #12]
 8008682:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008686:	4605      	mov	r5, r0
 8008688:	0710      	lsls	r0, r2, #28
 800868a:	460c      	mov	r4, r1
 800868c:	d458      	bmi.n	8008740 <__sflush_r+0xc0>
 800868e:	684b      	ldr	r3, [r1, #4]
 8008690:	2b00      	cmp	r3, #0
 8008692:	dc05      	bgt.n	80086a0 <__sflush_r+0x20>
 8008694:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008696:	2b00      	cmp	r3, #0
 8008698:	dc02      	bgt.n	80086a0 <__sflush_r+0x20>
 800869a:	2000      	movs	r0, #0
 800869c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80086a2:	2e00      	cmp	r6, #0
 80086a4:	d0f9      	beq.n	800869a <__sflush_r+0x1a>
 80086a6:	2300      	movs	r3, #0
 80086a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80086ac:	682f      	ldr	r7, [r5, #0]
 80086ae:	6a21      	ldr	r1, [r4, #32]
 80086b0:	602b      	str	r3, [r5, #0]
 80086b2:	d032      	beq.n	800871a <__sflush_r+0x9a>
 80086b4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80086b6:	89a3      	ldrh	r3, [r4, #12]
 80086b8:	075a      	lsls	r2, r3, #29
 80086ba:	d505      	bpl.n	80086c8 <__sflush_r+0x48>
 80086bc:	6863      	ldr	r3, [r4, #4]
 80086be:	1ac0      	subs	r0, r0, r3
 80086c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80086c2:	b10b      	cbz	r3, 80086c8 <__sflush_r+0x48>
 80086c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80086c6:	1ac0      	subs	r0, r0, r3
 80086c8:	2300      	movs	r3, #0
 80086ca:	4602      	mov	r2, r0
 80086cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80086ce:	6a21      	ldr	r1, [r4, #32]
 80086d0:	4628      	mov	r0, r5
 80086d2:	47b0      	blx	r6
 80086d4:	1c43      	adds	r3, r0, #1
 80086d6:	89a3      	ldrh	r3, [r4, #12]
 80086d8:	d106      	bne.n	80086e8 <__sflush_r+0x68>
 80086da:	6829      	ldr	r1, [r5, #0]
 80086dc:	291d      	cmp	r1, #29
 80086de:	d848      	bhi.n	8008772 <__sflush_r+0xf2>
 80086e0:	4a29      	ldr	r2, [pc, #164]	; (8008788 <__sflush_r+0x108>)
 80086e2:	40ca      	lsrs	r2, r1
 80086e4:	07d6      	lsls	r6, r2, #31
 80086e6:	d544      	bpl.n	8008772 <__sflush_r+0xf2>
 80086e8:	2200      	movs	r2, #0
 80086ea:	6062      	str	r2, [r4, #4]
 80086ec:	04d9      	lsls	r1, r3, #19
 80086ee:	6922      	ldr	r2, [r4, #16]
 80086f0:	6022      	str	r2, [r4, #0]
 80086f2:	d504      	bpl.n	80086fe <__sflush_r+0x7e>
 80086f4:	1c42      	adds	r2, r0, #1
 80086f6:	d101      	bne.n	80086fc <__sflush_r+0x7c>
 80086f8:	682b      	ldr	r3, [r5, #0]
 80086fa:	b903      	cbnz	r3, 80086fe <__sflush_r+0x7e>
 80086fc:	6560      	str	r0, [r4, #84]	; 0x54
 80086fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008700:	602f      	str	r7, [r5, #0]
 8008702:	2900      	cmp	r1, #0
 8008704:	d0c9      	beq.n	800869a <__sflush_r+0x1a>
 8008706:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800870a:	4299      	cmp	r1, r3
 800870c:	d002      	beq.n	8008714 <__sflush_r+0x94>
 800870e:	4628      	mov	r0, r5
 8008710:	f000 fc9e 	bl	8009050 <_free_r>
 8008714:	2000      	movs	r0, #0
 8008716:	6360      	str	r0, [r4, #52]	; 0x34
 8008718:	e7c0      	b.n	800869c <__sflush_r+0x1c>
 800871a:	2301      	movs	r3, #1
 800871c:	4628      	mov	r0, r5
 800871e:	47b0      	blx	r6
 8008720:	1c41      	adds	r1, r0, #1
 8008722:	d1c8      	bne.n	80086b6 <__sflush_r+0x36>
 8008724:	682b      	ldr	r3, [r5, #0]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d0c5      	beq.n	80086b6 <__sflush_r+0x36>
 800872a:	2b1d      	cmp	r3, #29
 800872c:	d001      	beq.n	8008732 <__sflush_r+0xb2>
 800872e:	2b16      	cmp	r3, #22
 8008730:	d101      	bne.n	8008736 <__sflush_r+0xb6>
 8008732:	602f      	str	r7, [r5, #0]
 8008734:	e7b1      	b.n	800869a <__sflush_r+0x1a>
 8008736:	89a3      	ldrh	r3, [r4, #12]
 8008738:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800873c:	81a3      	strh	r3, [r4, #12]
 800873e:	e7ad      	b.n	800869c <__sflush_r+0x1c>
 8008740:	690f      	ldr	r7, [r1, #16]
 8008742:	2f00      	cmp	r7, #0
 8008744:	d0a9      	beq.n	800869a <__sflush_r+0x1a>
 8008746:	0793      	lsls	r3, r2, #30
 8008748:	680e      	ldr	r6, [r1, #0]
 800874a:	bf08      	it	eq
 800874c:	694b      	ldreq	r3, [r1, #20]
 800874e:	600f      	str	r7, [r1, #0]
 8008750:	bf18      	it	ne
 8008752:	2300      	movne	r3, #0
 8008754:	eba6 0807 	sub.w	r8, r6, r7
 8008758:	608b      	str	r3, [r1, #8]
 800875a:	f1b8 0f00 	cmp.w	r8, #0
 800875e:	dd9c      	ble.n	800869a <__sflush_r+0x1a>
 8008760:	4643      	mov	r3, r8
 8008762:	463a      	mov	r2, r7
 8008764:	6a21      	ldr	r1, [r4, #32]
 8008766:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008768:	4628      	mov	r0, r5
 800876a:	47b0      	blx	r6
 800876c:	2800      	cmp	r0, #0
 800876e:	dc06      	bgt.n	800877e <__sflush_r+0xfe>
 8008770:	89a3      	ldrh	r3, [r4, #12]
 8008772:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008776:	81a3      	strh	r3, [r4, #12]
 8008778:	f04f 30ff 	mov.w	r0, #4294967295
 800877c:	e78e      	b.n	800869c <__sflush_r+0x1c>
 800877e:	4407      	add	r7, r0
 8008780:	eba8 0800 	sub.w	r8, r8, r0
 8008784:	e7e9      	b.n	800875a <__sflush_r+0xda>
 8008786:	bf00      	nop
 8008788:	20400001 	.word	0x20400001

0800878c <_fflush_r>:
 800878c:	b538      	push	{r3, r4, r5, lr}
 800878e:	690b      	ldr	r3, [r1, #16]
 8008790:	4605      	mov	r5, r0
 8008792:	460c      	mov	r4, r1
 8008794:	b1db      	cbz	r3, 80087ce <_fflush_r+0x42>
 8008796:	b118      	cbz	r0, 80087a0 <_fflush_r+0x14>
 8008798:	6983      	ldr	r3, [r0, #24]
 800879a:	b90b      	cbnz	r3, 80087a0 <_fflush_r+0x14>
 800879c:	f000 f860 	bl	8008860 <__sinit>
 80087a0:	4b0c      	ldr	r3, [pc, #48]	; (80087d4 <_fflush_r+0x48>)
 80087a2:	429c      	cmp	r4, r3
 80087a4:	d109      	bne.n	80087ba <_fflush_r+0x2e>
 80087a6:	686c      	ldr	r4, [r5, #4]
 80087a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087ac:	b17b      	cbz	r3, 80087ce <_fflush_r+0x42>
 80087ae:	4621      	mov	r1, r4
 80087b0:	4628      	mov	r0, r5
 80087b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087b6:	f7ff bf63 	b.w	8008680 <__sflush_r>
 80087ba:	4b07      	ldr	r3, [pc, #28]	; (80087d8 <_fflush_r+0x4c>)
 80087bc:	429c      	cmp	r4, r3
 80087be:	d101      	bne.n	80087c4 <_fflush_r+0x38>
 80087c0:	68ac      	ldr	r4, [r5, #8]
 80087c2:	e7f1      	b.n	80087a8 <_fflush_r+0x1c>
 80087c4:	4b05      	ldr	r3, [pc, #20]	; (80087dc <_fflush_r+0x50>)
 80087c6:	429c      	cmp	r4, r3
 80087c8:	bf08      	it	eq
 80087ca:	68ec      	ldreq	r4, [r5, #12]
 80087cc:	e7ec      	b.n	80087a8 <_fflush_r+0x1c>
 80087ce:	2000      	movs	r0, #0
 80087d0:	bd38      	pop	{r3, r4, r5, pc}
 80087d2:	bf00      	nop
 80087d4:	08009a94 	.word	0x08009a94
 80087d8:	08009ab4 	.word	0x08009ab4
 80087dc:	08009a74 	.word	0x08009a74

080087e0 <std>:
 80087e0:	2300      	movs	r3, #0
 80087e2:	b510      	push	{r4, lr}
 80087e4:	4604      	mov	r4, r0
 80087e6:	e9c0 3300 	strd	r3, r3, [r0]
 80087ea:	6083      	str	r3, [r0, #8]
 80087ec:	8181      	strh	r1, [r0, #12]
 80087ee:	6643      	str	r3, [r0, #100]	; 0x64
 80087f0:	81c2      	strh	r2, [r0, #14]
 80087f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087f6:	6183      	str	r3, [r0, #24]
 80087f8:	4619      	mov	r1, r3
 80087fa:	2208      	movs	r2, #8
 80087fc:	305c      	adds	r0, #92	; 0x5c
 80087fe:	f7fe fb3b 	bl	8006e78 <memset>
 8008802:	4b05      	ldr	r3, [pc, #20]	; (8008818 <std+0x38>)
 8008804:	6263      	str	r3, [r4, #36]	; 0x24
 8008806:	4b05      	ldr	r3, [pc, #20]	; (800881c <std+0x3c>)
 8008808:	62a3      	str	r3, [r4, #40]	; 0x28
 800880a:	4b05      	ldr	r3, [pc, #20]	; (8008820 <std+0x40>)
 800880c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800880e:	4b05      	ldr	r3, [pc, #20]	; (8008824 <std+0x44>)
 8008810:	6224      	str	r4, [r4, #32]
 8008812:	6323      	str	r3, [r4, #48]	; 0x30
 8008814:	bd10      	pop	{r4, pc}
 8008816:	bf00      	nop
 8008818:	080096e5 	.word	0x080096e5
 800881c:	08009707 	.word	0x08009707
 8008820:	0800973f 	.word	0x0800973f
 8008824:	08009763 	.word	0x08009763

08008828 <_cleanup_r>:
 8008828:	4901      	ldr	r1, [pc, #4]	; (8008830 <_cleanup_r+0x8>)
 800882a:	f000 b885 	b.w	8008938 <_fwalk_reent>
 800882e:	bf00      	nop
 8008830:	0800878d 	.word	0x0800878d

08008834 <__sfmoreglue>:
 8008834:	b570      	push	{r4, r5, r6, lr}
 8008836:	1e4a      	subs	r2, r1, #1
 8008838:	2568      	movs	r5, #104	; 0x68
 800883a:	4355      	muls	r5, r2
 800883c:	460e      	mov	r6, r1
 800883e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008842:	f000 fc53 	bl	80090ec <_malloc_r>
 8008846:	4604      	mov	r4, r0
 8008848:	b140      	cbz	r0, 800885c <__sfmoreglue+0x28>
 800884a:	2100      	movs	r1, #0
 800884c:	e9c0 1600 	strd	r1, r6, [r0]
 8008850:	300c      	adds	r0, #12
 8008852:	60a0      	str	r0, [r4, #8]
 8008854:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008858:	f7fe fb0e 	bl	8006e78 <memset>
 800885c:	4620      	mov	r0, r4
 800885e:	bd70      	pop	{r4, r5, r6, pc}

08008860 <__sinit>:
 8008860:	6983      	ldr	r3, [r0, #24]
 8008862:	b510      	push	{r4, lr}
 8008864:	4604      	mov	r4, r0
 8008866:	bb33      	cbnz	r3, 80088b6 <__sinit+0x56>
 8008868:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800886c:	6503      	str	r3, [r0, #80]	; 0x50
 800886e:	4b12      	ldr	r3, [pc, #72]	; (80088b8 <__sinit+0x58>)
 8008870:	4a12      	ldr	r2, [pc, #72]	; (80088bc <__sinit+0x5c>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	6282      	str	r2, [r0, #40]	; 0x28
 8008876:	4298      	cmp	r0, r3
 8008878:	bf04      	itt	eq
 800887a:	2301      	moveq	r3, #1
 800887c:	6183      	streq	r3, [r0, #24]
 800887e:	f000 f81f 	bl	80088c0 <__sfp>
 8008882:	6060      	str	r0, [r4, #4]
 8008884:	4620      	mov	r0, r4
 8008886:	f000 f81b 	bl	80088c0 <__sfp>
 800888a:	60a0      	str	r0, [r4, #8]
 800888c:	4620      	mov	r0, r4
 800888e:	f000 f817 	bl	80088c0 <__sfp>
 8008892:	2200      	movs	r2, #0
 8008894:	60e0      	str	r0, [r4, #12]
 8008896:	2104      	movs	r1, #4
 8008898:	6860      	ldr	r0, [r4, #4]
 800889a:	f7ff ffa1 	bl	80087e0 <std>
 800889e:	2201      	movs	r2, #1
 80088a0:	2109      	movs	r1, #9
 80088a2:	68a0      	ldr	r0, [r4, #8]
 80088a4:	f7ff ff9c 	bl	80087e0 <std>
 80088a8:	2202      	movs	r2, #2
 80088aa:	2112      	movs	r1, #18
 80088ac:	68e0      	ldr	r0, [r4, #12]
 80088ae:	f7ff ff97 	bl	80087e0 <std>
 80088b2:	2301      	movs	r3, #1
 80088b4:	61a3      	str	r3, [r4, #24]
 80088b6:	bd10      	pop	{r4, pc}
 80088b8:	08009a2c 	.word	0x08009a2c
 80088bc:	08008829 	.word	0x08008829

080088c0 <__sfp>:
 80088c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088c2:	4b1b      	ldr	r3, [pc, #108]	; (8008930 <__sfp+0x70>)
 80088c4:	681e      	ldr	r6, [r3, #0]
 80088c6:	69b3      	ldr	r3, [r6, #24]
 80088c8:	4607      	mov	r7, r0
 80088ca:	b913      	cbnz	r3, 80088d2 <__sfp+0x12>
 80088cc:	4630      	mov	r0, r6
 80088ce:	f7ff ffc7 	bl	8008860 <__sinit>
 80088d2:	3648      	adds	r6, #72	; 0x48
 80088d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80088d8:	3b01      	subs	r3, #1
 80088da:	d503      	bpl.n	80088e4 <__sfp+0x24>
 80088dc:	6833      	ldr	r3, [r6, #0]
 80088de:	b133      	cbz	r3, 80088ee <__sfp+0x2e>
 80088e0:	6836      	ldr	r6, [r6, #0]
 80088e2:	e7f7      	b.n	80088d4 <__sfp+0x14>
 80088e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80088e8:	b16d      	cbz	r5, 8008906 <__sfp+0x46>
 80088ea:	3468      	adds	r4, #104	; 0x68
 80088ec:	e7f4      	b.n	80088d8 <__sfp+0x18>
 80088ee:	2104      	movs	r1, #4
 80088f0:	4638      	mov	r0, r7
 80088f2:	f7ff ff9f 	bl	8008834 <__sfmoreglue>
 80088f6:	6030      	str	r0, [r6, #0]
 80088f8:	2800      	cmp	r0, #0
 80088fa:	d1f1      	bne.n	80088e0 <__sfp+0x20>
 80088fc:	230c      	movs	r3, #12
 80088fe:	603b      	str	r3, [r7, #0]
 8008900:	4604      	mov	r4, r0
 8008902:	4620      	mov	r0, r4
 8008904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008906:	4b0b      	ldr	r3, [pc, #44]	; (8008934 <__sfp+0x74>)
 8008908:	6665      	str	r5, [r4, #100]	; 0x64
 800890a:	e9c4 5500 	strd	r5, r5, [r4]
 800890e:	60a5      	str	r5, [r4, #8]
 8008910:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8008914:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008918:	2208      	movs	r2, #8
 800891a:	4629      	mov	r1, r5
 800891c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008920:	f7fe faaa 	bl	8006e78 <memset>
 8008924:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008928:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800892c:	e7e9      	b.n	8008902 <__sfp+0x42>
 800892e:	bf00      	nop
 8008930:	08009a2c 	.word	0x08009a2c
 8008934:	ffff0001 	.word	0xffff0001

08008938 <_fwalk_reent>:
 8008938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800893c:	4680      	mov	r8, r0
 800893e:	4689      	mov	r9, r1
 8008940:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008944:	2600      	movs	r6, #0
 8008946:	b914      	cbnz	r4, 800894e <_fwalk_reent+0x16>
 8008948:	4630      	mov	r0, r6
 800894a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800894e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8008952:	3f01      	subs	r7, #1
 8008954:	d501      	bpl.n	800895a <_fwalk_reent+0x22>
 8008956:	6824      	ldr	r4, [r4, #0]
 8008958:	e7f5      	b.n	8008946 <_fwalk_reent+0xe>
 800895a:	89ab      	ldrh	r3, [r5, #12]
 800895c:	2b01      	cmp	r3, #1
 800895e:	d907      	bls.n	8008970 <_fwalk_reent+0x38>
 8008960:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008964:	3301      	adds	r3, #1
 8008966:	d003      	beq.n	8008970 <_fwalk_reent+0x38>
 8008968:	4629      	mov	r1, r5
 800896a:	4640      	mov	r0, r8
 800896c:	47c8      	blx	r9
 800896e:	4306      	orrs	r6, r0
 8008970:	3568      	adds	r5, #104	; 0x68
 8008972:	e7ee      	b.n	8008952 <_fwalk_reent+0x1a>

08008974 <_localeconv_r>:
 8008974:	4b04      	ldr	r3, [pc, #16]	; (8008988 <_localeconv_r+0x14>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	6a18      	ldr	r0, [r3, #32]
 800897a:	4b04      	ldr	r3, [pc, #16]	; (800898c <_localeconv_r+0x18>)
 800897c:	2800      	cmp	r0, #0
 800897e:	bf08      	it	eq
 8008980:	4618      	moveq	r0, r3
 8008982:	30f0      	adds	r0, #240	; 0xf0
 8008984:	4770      	bx	lr
 8008986:	bf00      	nop
 8008988:	20000028 	.word	0x20000028
 800898c:	2000008c 	.word	0x2000008c

08008990 <__swhatbuf_r>:
 8008990:	b570      	push	{r4, r5, r6, lr}
 8008992:	460e      	mov	r6, r1
 8008994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008998:	2900      	cmp	r1, #0
 800899a:	b096      	sub	sp, #88	; 0x58
 800899c:	4614      	mov	r4, r2
 800899e:	461d      	mov	r5, r3
 80089a0:	da07      	bge.n	80089b2 <__swhatbuf_r+0x22>
 80089a2:	2300      	movs	r3, #0
 80089a4:	602b      	str	r3, [r5, #0]
 80089a6:	89b3      	ldrh	r3, [r6, #12]
 80089a8:	061a      	lsls	r2, r3, #24
 80089aa:	d410      	bmi.n	80089ce <__swhatbuf_r+0x3e>
 80089ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089b0:	e00e      	b.n	80089d0 <__swhatbuf_r+0x40>
 80089b2:	466a      	mov	r2, sp
 80089b4:	f000 fefc 	bl	80097b0 <_fstat_r>
 80089b8:	2800      	cmp	r0, #0
 80089ba:	dbf2      	blt.n	80089a2 <__swhatbuf_r+0x12>
 80089bc:	9a01      	ldr	r2, [sp, #4]
 80089be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80089c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80089c6:	425a      	negs	r2, r3
 80089c8:	415a      	adcs	r2, r3
 80089ca:	602a      	str	r2, [r5, #0]
 80089cc:	e7ee      	b.n	80089ac <__swhatbuf_r+0x1c>
 80089ce:	2340      	movs	r3, #64	; 0x40
 80089d0:	2000      	movs	r0, #0
 80089d2:	6023      	str	r3, [r4, #0]
 80089d4:	b016      	add	sp, #88	; 0x58
 80089d6:	bd70      	pop	{r4, r5, r6, pc}

080089d8 <__smakebuf_r>:
 80089d8:	898b      	ldrh	r3, [r1, #12]
 80089da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80089dc:	079d      	lsls	r5, r3, #30
 80089de:	4606      	mov	r6, r0
 80089e0:	460c      	mov	r4, r1
 80089e2:	d507      	bpl.n	80089f4 <__smakebuf_r+0x1c>
 80089e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80089e8:	6023      	str	r3, [r4, #0]
 80089ea:	6123      	str	r3, [r4, #16]
 80089ec:	2301      	movs	r3, #1
 80089ee:	6163      	str	r3, [r4, #20]
 80089f0:	b002      	add	sp, #8
 80089f2:	bd70      	pop	{r4, r5, r6, pc}
 80089f4:	ab01      	add	r3, sp, #4
 80089f6:	466a      	mov	r2, sp
 80089f8:	f7ff ffca 	bl	8008990 <__swhatbuf_r>
 80089fc:	9900      	ldr	r1, [sp, #0]
 80089fe:	4605      	mov	r5, r0
 8008a00:	4630      	mov	r0, r6
 8008a02:	f000 fb73 	bl	80090ec <_malloc_r>
 8008a06:	b948      	cbnz	r0, 8008a1c <__smakebuf_r+0x44>
 8008a08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a0c:	059a      	lsls	r2, r3, #22
 8008a0e:	d4ef      	bmi.n	80089f0 <__smakebuf_r+0x18>
 8008a10:	f023 0303 	bic.w	r3, r3, #3
 8008a14:	f043 0302 	orr.w	r3, r3, #2
 8008a18:	81a3      	strh	r3, [r4, #12]
 8008a1a:	e7e3      	b.n	80089e4 <__smakebuf_r+0xc>
 8008a1c:	4b0d      	ldr	r3, [pc, #52]	; (8008a54 <__smakebuf_r+0x7c>)
 8008a1e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008a20:	89a3      	ldrh	r3, [r4, #12]
 8008a22:	6020      	str	r0, [r4, #0]
 8008a24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a28:	81a3      	strh	r3, [r4, #12]
 8008a2a:	9b00      	ldr	r3, [sp, #0]
 8008a2c:	6163      	str	r3, [r4, #20]
 8008a2e:	9b01      	ldr	r3, [sp, #4]
 8008a30:	6120      	str	r0, [r4, #16]
 8008a32:	b15b      	cbz	r3, 8008a4c <__smakebuf_r+0x74>
 8008a34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a38:	4630      	mov	r0, r6
 8008a3a:	f000 fecb 	bl	80097d4 <_isatty_r>
 8008a3e:	b128      	cbz	r0, 8008a4c <__smakebuf_r+0x74>
 8008a40:	89a3      	ldrh	r3, [r4, #12]
 8008a42:	f023 0303 	bic.w	r3, r3, #3
 8008a46:	f043 0301 	orr.w	r3, r3, #1
 8008a4a:	81a3      	strh	r3, [r4, #12]
 8008a4c:	89a3      	ldrh	r3, [r4, #12]
 8008a4e:	431d      	orrs	r5, r3
 8008a50:	81a5      	strh	r5, [r4, #12]
 8008a52:	e7cd      	b.n	80089f0 <__smakebuf_r+0x18>
 8008a54:	08008829 	.word	0x08008829

08008a58 <malloc>:
 8008a58:	4b02      	ldr	r3, [pc, #8]	; (8008a64 <malloc+0xc>)
 8008a5a:	4601      	mov	r1, r0
 8008a5c:	6818      	ldr	r0, [r3, #0]
 8008a5e:	f000 bb45 	b.w	80090ec <_malloc_r>
 8008a62:	bf00      	nop
 8008a64:	20000028 	.word	0x20000028

08008a68 <memcpy>:
 8008a68:	b510      	push	{r4, lr}
 8008a6a:	1e43      	subs	r3, r0, #1
 8008a6c:	440a      	add	r2, r1
 8008a6e:	4291      	cmp	r1, r2
 8008a70:	d100      	bne.n	8008a74 <memcpy+0xc>
 8008a72:	bd10      	pop	{r4, pc}
 8008a74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a7c:	e7f7      	b.n	8008a6e <memcpy+0x6>

08008a7e <_Balloc>:
 8008a7e:	b570      	push	{r4, r5, r6, lr}
 8008a80:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008a82:	4604      	mov	r4, r0
 8008a84:	460e      	mov	r6, r1
 8008a86:	b93d      	cbnz	r5, 8008a98 <_Balloc+0x1a>
 8008a88:	2010      	movs	r0, #16
 8008a8a:	f7ff ffe5 	bl	8008a58 <malloc>
 8008a8e:	6260      	str	r0, [r4, #36]	; 0x24
 8008a90:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008a94:	6005      	str	r5, [r0, #0]
 8008a96:	60c5      	str	r5, [r0, #12]
 8008a98:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008a9a:	68eb      	ldr	r3, [r5, #12]
 8008a9c:	b183      	cbz	r3, 8008ac0 <_Balloc+0x42>
 8008a9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008aa0:	68db      	ldr	r3, [r3, #12]
 8008aa2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008aa6:	b9b8      	cbnz	r0, 8008ad8 <_Balloc+0x5a>
 8008aa8:	2101      	movs	r1, #1
 8008aaa:	fa01 f506 	lsl.w	r5, r1, r6
 8008aae:	1d6a      	adds	r2, r5, #5
 8008ab0:	0092      	lsls	r2, r2, #2
 8008ab2:	4620      	mov	r0, r4
 8008ab4:	f000 fabe 	bl	8009034 <_calloc_r>
 8008ab8:	b160      	cbz	r0, 8008ad4 <_Balloc+0x56>
 8008aba:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008abe:	e00e      	b.n	8008ade <_Balloc+0x60>
 8008ac0:	2221      	movs	r2, #33	; 0x21
 8008ac2:	2104      	movs	r1, #4
 8008ac4:	4620      	mov	r0, r4
 8008ac6:	f000 fab5 	bl	8009034 <_calloc_r>
 8008aca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008acc:	60e8      	str	r0, [r5, #12]
 8008ace:	68db      	ldr	r3, [r3, #12]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d1e4      	bne.n	8008a9e <_Balloc+0x20>
 8008ad4:	2000      	movs	r0, #0
 8008ad6:	bd70      	pop	{r4, r5, r6, pc}
 8008ad8:	6802      	ldr	r2, [r0, #0]
 8008ada:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008ade:	2300      	movs	r3, #0
 8008ae0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008ae4:	e7f7      	b.n	8008ad6 <_Balloc+0x58>

08008ae6 <_Bfree>:
 8008ae6:	b570      	push	{r4, r5, r6, lr}
 8008ae8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008aea:	4606      	mov	r6, r0
 8008aec:	460d      	mov	r5, r1
 8008aee:	b93c      	cbnz	r4, 8008b00 <_Bfree+0x1a>
 8008af0:	2010      	movs	r0, #16
 8008af2:	f7ff ffb1 	bl	8008a58 <malloc>
 8008af6:	6270      	str	r0, [r6, #36]	; 0x24
 8008af8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008afc:	6004      	str	r4, [r0, #0]
 8008afe:	60c4      	str	r4, [r0, #12]
 8008b00:	b13d      	cbz	r5, 8008b12 <_Bfree+0x2c>
 8008b02:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008b04:	686a      	ldr	r2, [r5, #4]
 8008b06:	68db      	ldr	r3, [r3, #12]
 8008b08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008b0c:	6029      	str	r1, [r5, #0]
 8008b0e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008b12:	bd70      	pop	{r4, r5, r6, pc}

08008b14 <__multadd>:
 8008b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b18:	690d      	ldr	r5, [r1, #16]
 8008b1a:	461f      	mov	r7, r3
 8008b1c:	4606      	mov	r6, r0
 8008b1e:	460c      	mov	r4, r1
 8008b20:	f101 0c14 	add.w	ip, r1, #20
 8008b24:	2300      	movs	r3, #0
 8008b26:	f8dc 0000 	ldr.w	r0, [ip]
 8008b2a:	b281      	uxth	r1, r0
 8008b2c:	fb02 7101 	mla	r1, r2, r1, r7
 8008b30:	0c0f      	lsrs	r7, r1, #16
 8008b32:	0c00      	lsrs	r0, r0, #16
 8008b34:	fb02 7000 	mla	r0, r2, r0, r7
 8008b38:	b289      	uxth	r1, r1
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008b40:	429d      	cmp	r5, r3
 8008b42:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008b46:	f84c 1b04 	str.w	r1, [ip], #4
 8008b4a:	dcec      	bgt.n	8008b26 <__multadd+0x12>
 8008b4c:	b1d7      	cbz	r7, 8008b84 <__multadd+0x70>
 8008b4e:	68a3      	ldr	r3, [r4, #8]
 8008b50:	42ab      	cmp	r3, r5
 8008b52:	dc12      	bgt.n	8008b7a <__multadd+0x66>
 8008b54:	6861      	ldr	r1, [r4, #4]
 8008b56:	4630      	mov	r0, r6
 8008b58:	3101      	adds	r1, #1
 8008b5a:	f7ff ff90 	bl	8008a7e <_Balloc>
 8008b5e:	6922      	ldr	r2, [r4, #16]
 8008b60:	3202      	adds	r2, #2
 8008b62:	f104 010c 	add.w	r1, r4, #12
 8008b66:	4680      	mov	r8, r0
 8008b68:	0092      	lsls	r2, r2, #2
 8008b6a:	300c      	adds	r0, #12
 8008b6c:	f7ff ff7c 	bl	8008a68 <memcpy>
 8008b70:	4621      	mov	r1, r4
 8008b72:	4630      	mov	r0, r6
 8008b74:	f7ff ffb7 	bl	8008ae6 <_Bfree>
 8008b78:	4644      	mov	r4, r8
 8008b7a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008b7e:	3501      	adds	r5, #1
 8008b80:	615f      	str	r7, [r3, #20]
 8008b82:	6125      	str	r5, [r4, #16]
 8008b84:	4620      	mov	r0, r4
 8008b86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008b8a <__hi0bits>:
 8008b8a:	0c02      	lsrs	r2, r0, #16
 8008b8c:	0412      	lsls	r2, r2, #16
 8008b8e:	4603      	mov	r3, r0
 8008b90:	b9b2      	cbnz	r2, 8008bc0 <__hi0bits+0x36>
 8008b92:	0403      	lsls	r3, r0, #16
 8008b94:	2010      	movs	r0, #16
 8008b96:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008b9a:	bf04      	itt	eq
 8008b9c:	021b      	lsleq	r3, r3, #8
 8008b9e:	3008      	addeq	r0, #8
 8008ba0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008ba4:	bf04      	itt	eq
 8008ba6:	011b      	lsleq	r3, r3, #4
 8008ba8:	3004      	addeq	r0, #4
 8008baa:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008bae:	bf04      	itt	eq
 8008bb0:	009b      	lsleq	r3, r3, #2
 8008bb2:	3002      	addeq	r0, #2
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	db06      	blt.n	8008bc6 <__hi0bits+0x3c>
 8008bb8:	005b      	lsls	r3, r3, #1
 8008bba:	d503      	bpl.n	8008bc4 <__hi0bits+0x3a>
 8008bbc:	3001      	adds	r0, #1
 8008bbe:	4770      	bx	lr
 8008bc0:	2000      	movs	r0, #0
 8008bc2:	e7e8      	b.n	8008b96 <__hi0bits+0xc>
 8008bc4:	2020      	movs	r0, #32
 8008bc6:	4770      	bx	lr

08008bc8 <__lo0bits>:
 8008bc8:	6803      	ldr	r3, [r0, #0]
 8008bca:	f013 0207 	ands.w	r2, r3, #7
 8008bce:	4601      	mov	r1, r0
 8008bd0:	d00b      	beq.n	8008bea <__lo0bits+0x22>
 8008bd2:	07da      	lsls	r2, r3, #31
 8008bd4:	d423      	bmi.n	8008c1e <__lo0bits+0x56>
 8008bd6:	0798      	lsls	r0, r3, #30
 8008bd8:	bf49      	itett	mi
 8008bda:	085b      	lsrmi	r3, r3, #1
 8008bdc:	089b      	lsrpl	r3, r3, #2
 8008bde:	2001      	movmi	r0, #1
 8008be0:	600b      	strmi	r3, [r1, #0]
 8008be2:	bf5c      	itt	pl
 8008be4:	600b      	strpl	r3, [r1, #0]
 8008be6:	2002      	movpl	r0, #2
 8008be8:	4770      	bx	lr
 8008bea:	b298      	uxth	r0, r3
 8008bec:	b9a8      	cbnz	r0, 8008c1a <__lo0bits+0x52>
 8008bee:	0c1b      	lsrs	r3, r3, #16
 8008bf0:	2010      	movs	r0, #16
 8008bf2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008bf6:	bf04      	itt	eq
 8008bf8:	0a1b      	lsreq	r3, r3, #8
 8008bfa:	3008      	addeq	r0, #8
 8008bfc:	071a      	lsls	r2, r3, #28
 8008bfe:	bf04      	itt	eq
 8008c00:	091b      	lsreq	r3, r3, #4
 8008c02:	3004      	addeq	r0, #4
 8008c04:	079a      	lsls	r2, r3, #30
 8008c06:	bf04      	itt	eq
 8008c08:	089b      	lsreq	r3, r3, #2
 8008c0a:	3002      	addeq	r0, #2
 8008c0c:	07da      	lsls	r2, r3, #31
 8008c0e:	d402      	bmi.n	8008c16 <__lo0bits+0x4e>
 8008c10:	085b      	lsrs	r3, r3, #1
 8008c12:	d006      	beq.n	8008c22 <__lo0bits+0x5a>
 8008c14:	3001      	adds	r0, #1
 8008c16:	600b      	str	r3, [r1, #0]
 8008c18:	4770      	bx	lr
 8008c1a:	4610      	mov	r0, r2
 8008c1c:	e7e9      	b.n	8008bf2 <__lo0bits+0x2a>
 8008c1e:	2000      	movs	r0, #0
 8008c20:	4770      	bx	lr
 8008c22:	2020      	movs	r0, #32
 8008c24:	4770      	bx	lr

08008c26 <__i2b>:
 8008c26:	b510      	push	{r4, lr}
 8008c28:	460c      	mov	r4, r1
 8008c2a:	2101      	movs	r1, #1
 8008c2c:	f7ff ff27 	bl	8008a7e <_Balloc>
 8008c30:	2201      	movs	r2, #1
 8008c32:	6144      	str	r4, [r0, #20]
 8008c34:	6102      	str	r2, [r0, #16]
 8008c36:	bd10      	pop	{r4, pc}

08008c38 <__multiply>:
 8008c38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c3c:	4614      	mov	r4, r2
 8008c3e:	690a      	ldr	r2, [r1, #16]
 8008c40:	6923      	ldr	r3, [r4, #16]
 8008c42:	429a      	cmp	r2, r3
 8008c44:	bfb8      	it	lt
 8008c46:	460b      	movlt	r3, r1
 8008c48:	4688      	mov	r8, r1
 8008c4a:	bfbc      	itt	lt
 8008c4c:	46a0      	movlt	r8, r4
 8008c4e:	461c      	movlt	r4, r3
 8008c50:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008c54:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008c58:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c5c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008c60:	eb07 0609 	add.w	r6, r7, r9
 8008c64:	42b3      	cmp	r3, r6
 8008c66:	bfb8      	it	lt
 8008c68:	3101      	addlt	r1, #1
 8008c6a:	f7ff ff08 	bl	8008a7e <_Balloc>
 8008c6e:	f100 0514 	add.w	r5, r0, #20
 8008c72:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008c76:	462b      	mov	r3, r5
 8008c78:	2200      	movs	r2, #0
 8008c7a:	4573      	cmp	r3, lr
 8008c7c:	d316      	bcc.n	8008cac <__multiply+0x74>
 8008c7e:	f104 0214 	add.w	r2, r4, #20
 8008c82:	f108 0114 	add.w	r1, r8, #20
 8008c86:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008c8a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008c8e:	9300      	str	r3, [sp, #0]
 8008c90:	9b00      	ldr	r3, [sp, #0]
 8008c92:	9201      	str	r2, [sp, #4]
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d80c      	bhi.n	8008cb2 <__multiply+0x7a>
 8008c98:	2e00      	cmp	r6, #0
 8008c9a:	dd03      	ble.n	8008ca4 <__multiply+0x6c>
 8008c9c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d05d      	beq.n	8008d60 <__multiply+0x128>
 8008ca4:	6106      	str	r6, [r0, #16]
 8008ca6:	b003      	add	sp, #12
 8008ca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cac:	f843 2b04 	str.w	r2, [r3], #4
 8008cb0:	e7e3      	b.n	8008c7a <__multiply+0x42>
 8008cb2:	f8b2 b000 	ldrh.w	fp, [r2]
 8008cb6:	f1bb 0f00 	cmp.w	fp, #0
 8008cba:	d023      	beq.n	8008d04 <__multiply+0xcc>
 8008cbc:	4689      	mov	r9, r1
 8008cbe:	46ac      	mov	ip, r5
 8008cc0:	f04f 0800 	mov.w	r8, #0
 8008cc4:	f859 4b04 	ldr.w	r4, [r9], #4
 8008cc8:	f8dc a000 	ldr.w	sl, [ip]
 8008ccc:	b2a3      	uxth	r3, r4
 8008cce:	fa1f fa8a 	uxth.w	sl, sl
 8008cd2:	fb0b a303 	mla	r3, fp, r3, sl
 8008cd6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008cda:	f8dc 4000 	ldr.w	r4, [ip]
 8008cde:	4443      	add	r3, r8
 8008ce0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008ce4:	fb0b 840a 	mla	r4, fp, sl, r8
 8008ce8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008cec:	46e2      	mov	sl, ip
 8008cee:	b29b      	uxth	r3, r3
 8008cf0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008cf4:	454f      	cmp	r7, r9
 8008cf6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008cfa:	f84a 3b04 	str.w	r3, [sl], #4
 8008cfe:	d82b      	bhi.n	8008d58 <__multiply+0x120>
 8008d00:	f8cc 8004 	str.w	r8, [ip, #4]
 8008d04:	9b01      	ldr	r3, [sp, #4]
 8008d06:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008d0a:	3204      	adds	r2, #4
 8008d0c:	f1ba 0f00 	cmp.w	sl, #0
 8008d10:	d020      	beq.n	8008d54 <__multiply+0x11c>
 8008d12:	682b      	ldr	r3, [r5, #0]
 8008d14:	4689      	mov	r9, r1
 8008d16:	46a8      	mov	r8, r5
 8008d18:	f04f 0b00 	mov.w	fp, #0
 8008d1c:	f8b9 c000 	ldrh.w	ip, [r9]
 8008d20:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008d24:	fb0a 440c 	mla	r4, sl, ip, r4
 8008d28:	445c      	add	r4, fp
 8008d2a:	46c4      	mov	ip, r8
 8008d2c:	b29b      	uxth	r3, r3
 8008d2e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008d32:	f84c 3b04 	str.w	r3, [ip], #4
 8008d36:	f859 3b04 	ldr.w	r3, [r9], #4
 8008d3a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008d3e:	0c1b      	lsrs	r3, r3, #16
 8008d40:	fb0a b303 	mla	r3, sl, r3, fp
 8008d44:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008d48:	454f      	cmp	r7, r9
 8008d4a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008d4e:	d805      	bhi.n	8008d5c <__multiply+0x124>
 8008d50:	f8c8 3004 	str.w	r3, [r8, #4]
 8008d54:	3504      	adds	r5, #4
 8008d56:	e79b      	b.n	8008c90 <__multiply+0x58>
 8008d58:	46d4      	mov	ip, sl
 8008d5a:	e7b3      	b.n	8008cc4 <__multiply+0x8c>
 8008d5c:	46e0      	mov	r8, ip
 8008d5e:	e7dd      	b.n	8008d1c <__multiply+0xe4>
 8008d60:	3e01      	subs	r6, #1
 8008d62:	e799      	b.n	8008c98 <__multiply+0x60>

08008d64 <__pow5mult>:
 8008d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d68:	4615      	mov	r5, r2
 8008d6a:	f012 0203 	ands.w	r2, r2, #3
 8008d6e:	4606      	mov	r6, r0
 8008d70:	460f      	mov	r7, r1
 8008d72:	d007      	beq.n	8008d84 <__pow5mult+0x20>
 8008d74:	3a01      	subs	r2, #1
 8008d76:	4c21      	ldr	r4, [pc, #132]	; (8008dfc <__pow5mult+0x98>)
 8008d78:	2300      	movs	r3, #0
 8008d7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008d7e:	f7ff fec9 	bl	8008b14 <__multadd>
 8008d82:	4607      	mov	r7, r0
 8008d84:	10ad      	asrs	r5, r5, #2
 8008d86:	d035      	beq.n	8008df4 <__pow5mult+0x90>
 8008d88:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008d8a:	b93c      	cbnz	r4, 8008d9c <__pow5mult+0x38>
 8008d8c:	2010      	movs	r0, #16
 8008d8e:	f7ff fe63 	bl	8008a58 <malloc>
 8008d92:	6270      	str	r0, [r6, #36]	; 0x24
 8008d94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008d98:	6004      	str	r4, [r0, #0]
 8008d9a:	60c4      	str	r4, [r0, #12]
 8008d9c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008da0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008da4:	b94c      	cbnz	r4, 8008dba <__pow5mult+0x56>
 8008da6:	f240 2171 	movw	r1, #625	; 0x271
 8008daa:	4630      	mov	r0, r6
 8008dac:	f7ff ff3b 	bl	8008c26 <__i2b>
 8008db0:	2300      	movs	r3, #0
 8008db2:	f8c8 0008 	str.w	r0, [r8, #8]
 8008db6:	4604      	mov	r4, r0
 8008db8:	6003      	str	r3, [r0, #0]
 8008dba:	f04f 0800 	mov.w	r8, #0
 8008dbe:	07eb      	lsls	r3, r5, #31
 8008dc0:	d50a      	bpl.n	8008dd8 <__pow5mult+0x74>
 8008dc2:	4639      	mov	r1, r7
 8008dc4:	4622      	mov	r2, r4
 8008dc6:	4630      	mov	r0, r6
 8008dc8:	f7ff ff36 	bl	8008c38 <__multiply>
 8008dcc:	4639      	mov	r1, r7
 8008dce:	4681      	mov	r9, r0
 8008dd0:	4630      	mov	r0, r6
 8008dd2:	f7ff fe88 	bl	8008ae6 <_Bfree>
 8008dd6:	464f      	mov	r7, r9
 8008dd8:	106d      	asrs	r5, r5, #1
 8008dda:	d00b      	beq.n	8008df4 <__pow5mult+0x90>
 8008ddc:	6820      	ldr	r0, [r4, #0]
 8008dde:	b938      	cbnz	r0, 8008df0 <__pow5mult+0x8c>
 8008de0:	4622      	mov	r2, r4
 8008de2:	4621      	mov	r1, r4
 8008de4:	4630      	mov	r0, r6
 8008de6:	f7ff ff27 	bl	8008c38 <__multiply>
 8008dea:	6020      	str	r0, [r4, #0]
 8008dec:	f8c0 8000 	str.w	r8, [r0]
 8008df0:	4604      	mov	r4, r0
 8008df2:	e7e4      	b.n	8008dbe <__pow5mult+0x5a>
 8008df4:	4638      	mov	r0, r7
 8008df6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dfa:	bf00      	nop
 8008dfc:	08009bc8 	.word	0x08009bc8

08008e00 <__lshift>:
 8008e00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e04:	460c      	mov	r4, r1
 8008e06:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008e0a:	6923      	ldr	r3, [r4, #16]
 8008e0c:	6849      	ldr	r1, [r1, #4]
 8008e0e:	eb0a 0903 	add.w	r9, sl, r3
 8008e12:	68a3      	ldr	r3, [r4, #8]
 8008e14:	4607      	mov	r7, r0
 8008e16:	4616      	mov	r6, r2
 8008e18:	f109 0501 	add.w	r5, r9, #1
 8008e1c:	42ab      	cmp	r3, r5
 8008e1e:	db32      	blt.n	8008e86 <__lshift+0x86>
 8008e20:	4638      	mov	r0, r7
 8008e22:	f7ff fe2c 	bl	8008a7e <_Balloc>
 8008e26:	2300      	movs	r3, #0
 8008e28:	4680      	mov	r8, r0
 8008e2a:	f100 0114 	add.w	r1, r0, #20
 8008e2e:	461a      	mov	r2, r3
 8008e30:	4553      	cmp	r3, sl
 8008e32:	db2b      	blt.n	8008e8c <__lshift+0x8c>
 8008e34:	6920      	ldr	r0, [r4, #16]
 8008e36:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008e3a:	f104 0314 	add.w	r3, r4, #20
 8008e3e:	f016 021f 	ands.w	r2, r6, #31
 8008e42:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008e46:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008e4a:	d025      	beq.n	8008e98 <__lshift+0x98>
 8008e4c:	f1c2 0e20 	rsb	lr, r2, #32
 8008e50:	2000      	movs	r0, #0
 8008e52:	681e      	ldr	r6, [r3, #0]
 8008e54:	468a      	mov	sl, r1
 8008e56:	4096      	lsls	r6, r2
 8008e58:	4330      	orrs	r0, r6
 8008e5a:	f84a 0b04 	str.w	r0, [sl], #4
 8008e5e:	f853 0b04 	ldr.w	r0, [r3], #4
 8008e62:	459c      	cmp	ip, r3
 8008e64:	fa20 f00e 	lsr.w	r0, r0, lr
 8008e68:	d814      	bhi.n	8008e94 <__lshift+0x94>
 8008e6a:	6048      	str	r0, [r1, #4]
 8008e6c:	b108      	cbz	r0, 8008e72 <__lshift+0x72>
 8008e6e:	f109 0502 	add.w	r5, r9, #2
 8008e72:	3d01      	subs	r5, #1
 8008e74:	4638      	mov	r0, r7
 8008e76:	f8c8 5010 	str.w	r5, [r8, #16]
 8008e7a:	4621      	mov	r1, r4
 8008e7c:	f7ff fe33 	bl	8008ae6 <_Bfree>
 8008e80:	4640      	mov	r0, r8
 8008e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e86:	3101      	adds	r1, #1
 8008e88:	005b      	lsls	r3, r3, #1
 8008e8a:	e7c7      	b.n	8008e1c <__lshift+0x1c>
 8008e8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008e90:	3301      	adds	r3, #1
 8008e92:	e7cd      	b.n	8008e30 <__lshift+0x30>
 8008e94:	4651      	mov	r1, sl
 8008e96:	e7dc      	b.n	8008e52 <__lshift+0x52>
 8008e98:	3904      	subs	r1, #4
 8008e9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e9e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008ea2:	459c      	cmp	ip, r3
 8008ea4:	d8f9      	bhi.n	8008e9a <__lshift+0x9a>
 8008ea6:	e7e4      	b.n	8008e72 <__lshift+0x72>

08008ea8 <__mcmp>:
 8008ea8:	6903      	ldr	r3, [r0, #16]
 8008eaa:	690a      	ldr	r2, [r1, #16]
 8008eac:	1a9b      	subs	r3, r3, r2
 8008eae:	b530      	push	{r4, r5, lr}
 8008eb0:	d10c      	bne.n	8008ecc <__mcmp+0x24>
 8008eb2:	0092      	lsls	r2, r2, #2
 8008eb4:	3014      	adds	r0, #20
 8008eb6:	3114      	adds	r1, #20
 8008eb8:	1884      	adds	r4, r0, r2
 8008eba:	4411      	add	r1, r2
 8008ebc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008ec0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008ec4:	4295      	cmp	r5, r2
 8008ec6:	d003      	beq.n	8008ed0 <__mcmp+0x28>
 8008ec8:	d305      	bcc.n	8008ed6 <__mcmp+0x2e>
 8008eca:	2301      	movs	r3, #1
 8008ecc:	4618      	mov	r0, r3
 8008ece:	bd30      	pop	{r4, r5, pc}
 8008ed0:	42a0      	cmp	r0, r4
 8008ed2:	d3f3      	bcc.n	8008ebc <__mcmp+0x14>
 8008ed4:	e7fa      	b.n	8008ecc <__mcmp+0x24>
 8008ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8008eda:	e7f7      	b.n	8008ecc <__mcmp+0x24>

08008edc <__mdiff>:
 8008edc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ee0:	460d      	mov	r5, r1
 8008ee2:	4607      	mov	r7, r0
 8008ee4:	4611      	mov	r1, r2
 8008ee6:	4628      	mov	r0, r5
 8008ee8:	4614      	mov	r4, r2
 8008eea:	f7ff ffdd 	bl	8008ea8 <__mcmp>
 8008eee:	1e06      	subs	r6, r0, #0
 8008ef0:	d108      	bne.n	8008f04 <__mdiff+0x28>
 8008ef2:	4631      	mov	r1, r6
 8008ef4:	4638      	mov	r0, r7
 8008ef6:	f7ff fdc2 	bl	8008a7e <_Balloc>
 8008efa:	2301      	movs	r3, #1
 8008efc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f04:	bfa4      	itt	ge
 8008f06:	4623      	movge	r3, r4
 8008f08:	462c      	movge	r4, r5
 8008f0a:	4638      	mov	r0, r7
 8008f0c:	6861      	ldr	r1, [r4, #4]
 8008f0e:	bfa6      	itte	ge
 8008f10:	461d      	movge	r5, r3
 8008f12:	2600      	movge	r6, #0
 8008f14:	2601      	movlt	r6, #1
 8008f16:	f7ff fdb2 	bl	8008a7e <_Balloc>
 8008f1a:	692b      	ldr	r3, [r5, #16]
 8008f1c:	60c6      	str	r6, [r0, #12]
 8008f1e:	6926      	ldr	r6, [r4, #16]
 8008f20:	f105 0914 	add.w	r9, r5, #20
 8008f24:	f104 0214 	add.w	r2, r4, #20
 8008f28:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008f2c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008f30:	f100 0514 	add.w	r5, r0, #20
 8008f34:	f04f 0e00 	mov.w	lr, #0
 8008f38:	f852 ab04 	ldr.w	sl, [r2], #4
 8008f3c:	f859 4b04 	ldr.w	r4, [r9], #4
 8008f40:	fa1e f18a 	uxtah	r1, lr, sl
 8008f44:	b2a3      	uxth	r3, r4
 8008f46:	1ac9      	subs	r1, r1, r3
 8008f48:	0c23      	lsrs	r3, r4, #16
 8008f4a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8008f4e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008f52:	b289      	uxth	r1, r1
 8008f54:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8008f58:	45c8      	cmp	r8, r9
 8008f5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008f5e:	4694      	mov	ip, r2
 8008f60:	f845 3b04 	str.w	r3, [r5], #4
 8008f64:	d8e8      	bhi.n	8008f38 <__mdiff+0x5c>
 8008f66:	45bc      	cmp	ip, r7
 8008f68:	d304      	bcc.n	8008f74 <__mdiff+0x98>
 8008f6a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008f6e:	b183      	cbz	r3, 8008f92 <__mdiff+0xb6>
 8008f70:	6106      	str	r6, [r0, #16]
 8008f72:	e7c5      	b.n	8008f00 <__mdiff+0x24>
 8008f74:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008f78:	fa1e f381 	uxtah	r3, lr, r1
 8008f7c:	141a      	asrs	r2, r3, #16
 8008f7e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008f82:	b29b      	uxth	r3, r3
 8008f84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f88:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008f8c:	f845 3b04 	str.w	r3, [r5], #4
 8008f90:	e7e9      	b.n	8008f66 <__mdiff+0x8a>
 8008f92:	3e01      	subs	r6, #1
 8008f94:	e7e9      	b.n	8008f6a <__mdiff+0x8e>

08008f96 <__d2b>:
 8008f96:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008f9a:	460e      	mov	r6, r1
 8008f9c:	2101      	movs	r1, #1
 8008f9e:	ec59 8b10 	vmov	r8, r9, d0
 8008fa2:	4615      	mov	r5, r2
 8008fa4:	f7ff fd6b 	bl	8008a7e <_Balloc>
 8008fa8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008fac:	4607      	mov	r7, r0
 8008fae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008fb2:	bb34      	cbnz	r4, 8009002 <__d2b+0x6c>
 8008fb4:	9301      	str	r3, [sp, #4]
 8008fb6:	f1b8 0300 	subs.w	r3, r8, #0
 8008fba:	d027      	beq.n	800900c <__d2b+0x76>
 8008fbc:	a802      	add	r0, sp, #8
 8008fbe:	f840 3d08 	str.w	r3, [r0, #-8]!
 8008fc2:	f7ff fe01 	bl	8008bc8 <__lo0bits>
 8008fc6:	9900      	ldr	r1, [sp, #0]
 8008fc8:	b1f0      	cbz	r0, 8009008 <__d2b+0x72>
 8008fca:	9a01      	ldr	r2, [sp, #4]
 8008fcc:	f1c0 0320 	rsb	r3, r0, #32
 8008fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008fd4:	430b      	orrs	r3, r1
 8008fd6:	40c2      	lsrs	r2, r0
 8008fd8:	617b      	str	r3, [r7, #20]
 8008fda:	9201      	str	r2, [sp, #4]
 8008fdc:	9b01      	ldr	r3, [sp, #4]
 8008fde:	61bb      	str	r3, [r7, #24]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	bf14      	ite	ne
 8008fe4:	2102      	movne	r1, #2
 8008fe6:	2101      	moveq	r1, #1
 8008fe8:	6139      	str	r1, [r7, #16]
 8008fea:	b1c4      	cbz	r4, 800901e <__d2b+0x88>
 8008fec:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008ff0:	4404      	add	r4, r0
 8008ff2:	6034      	str	r4, [r6, #0]
 8008ff4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008ff8:	6028      	str	r0, [r5, #0]
 8008ffa:	4638      	mov	r0, r7
 8008ffc:	b003      	add	sp, #12
 8008ffe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009002:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009006:	e7d5      	b.n	8008fb4 <__d2b+0x1e>
 8009008:	6179      	str	r1, [r7, #20]
 800900a:	e7e7      	b.n	8008fdc <__d2b+0x46>
 800900c:	a801      	add	r0, sp, #4
 800900e:	f7ff fddb 	bl	8008bc8 <__lo0bits>
 8009012:	9b01      	ldr	r3, [sp, #4]
 8009014:	617b      	str	r3, [r7, #20]
 8009016:	2101      	movs	r1, #1
 8009018:	6139      	str	r1, [r7, #16]
 800901a:	3020      	adds	r0, #32
 800901c:	e7e5      	b.n	8008fea <__d2b+0x54>
 800901e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009022:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009026:	6030      	str	r0, [r6, #0]
 8009028:	6918      	ldr	r0, [r3, #16]
 800902a:	f7ff fdae 	bl	8008b8a <__hi0bits>
 800902e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009032:	e7e1      	b.n	8008ff8 <__d2b+0x62>

08009034 <_calloc_r>:
 8009034:	b538      	push	{r3, r4, r5, lr}
 8009036:	fb02 f401 	mul.w	r4, r2, r1
 800903a:	4621      	mov	r1, r4
 800903c:	f000 f856 	bl	80090ec <_malloc_r>
 8009040:	4605      	mov	r5, r0
 8009042:	b118      	cbz	r0, 800904c <_calloc_r+0x18>
 8009044:	4622      	mov	r2, r4
 8009046:	2100      	movs	r1, #0
 8009048:	f7fd ff16 	bl	8006e78 <memset>
 800904c:	4628      	mov	r0, r5
 800904e:	bd38      	pop	{r3, r4, r5, pc}

08009050 <_free_r>:
 8009050:	b538      	push	{r3, r4, r5, lr}
 8009052:	4605      	mov	r5, r0
 8009054:	2900      	cmp	r1, #0
 8009056:	d045      	beq.n	80090e4 <_free_r+0x94>
 8009058:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800905c:	1f0c      	subs	r4, r1, #4
 800905e:	2b00      	cmp	r3, #0
 8009060:	bfb8      	it	lt
 8009062:	18e4      	addlt	r4, r4, r3
 8009064:	f000 fc03 	bl	800986e <__malloc_lock>
 8009068:	4a1f      	ldr	r2, [pc, #124]	; (80090e8 <_free_r+0x98>)
 800906a:	6813      	ldr	r3, [r2, #0]
 800906c:	4610      	mov	r0, r2
 800906e:	b933      	cbnz	r3, 800907e <_free_r+0x2e>
 8009070:	6063      	str	r3, [r4, #4]
 8009072:	6014      	str	r4, [r2, #0]
 8009074:	4628      	mov	r0, r5
 8009076:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800907a:	f000 bbf9 	b.w	8009870 <__malloc_unlock>
 800907e:	42a3      	cmp	r3, r4
 8009080:	d90c      	bls.n	800909c <_free_r+0x4c>
 8009082:	6821      	ldr	r1, [r4, #0]
 8009084:	1862      	adds	r2, r4, r1
 8009086:	4293      	cmp	r3, r2
 8009088:	bf04      	itt	eq
 800908a:	681a      	ldreq	r2, [r3, #0]
 800908c:	685b      	ldreq	r3, [r3, #4]
 800908e:	6063      	str	r3, [r4, #4]
 8009090:	bf04      	itt	eq
 8009092:	1852      	addeq	r2, r2, r1
 8009094:	6022      	streq	r2, [r4, #0]
 8009096:	6004      	str	r4, [r0, #0]
 8009098:	e7ec      	b.n	8009074 <_free_r+0x24>
 800909a:	4613      	mov	r3, r2
 800909c:	685a      	ldr	r2, [r3, #4]
 800909e:	b10a      	cbz	r2, 80090a4 <_free_r+0x54>
 80090a0:	42a2      	cmp	r2, r4
 80090a2:	d9fa      	bls.n	800909a <_free_r+0x4a>
 80090a4:	6819      	ldr	r1, [r3, #0]
 80090a6:	1858      	adds	r0, r3, r1
 80090a8:	42a0      	cmp	r0, r4
 80090aa:	d10b      	bne.n	80090c4 <_free_r+0x74>
 80090ac:	6820      	ldr	r0, [r4, #0]
 80090ae:	4401      	add	r1, r0
 80090b0:	1858      	adds	r0, r3, r1
 80090b2:	4282      	cmp	r2, r0
 80090b4:	6019      	str	r1, [r3, #0]
 80090b6:	d1dd      	bne.n	8009074 <_free_r+0x24>
 80090b8:	6810      	ldr	r0, [r2, #0]
 80090ba:	6852      	ldr	r2, [r2, #4]
 80090bc:	605a      	str	r2, [r3, #4]
 80090be:	4401      	add	r1, r0
 80090c0:	6019      	str	r1, [r3, #0]
 80090c2:	e7d7      	b.n	8009074 <_free_r+0x24>
 80090c4:	d902      	bls.n	80090cc <_free_r+0x7c>
 80090c6:	230c      	movs	r3, #12
 80090c8:	602b      	str	r3, [r5, #0]
 80090ca:	e7d3      	b.n	8009074 <_free_r+0x24>
 80090cc:	6820      	ldr	r0, [r4, #0]
 80090ce:	1821      	adds	r1, r4, r0
 80090d0:	428a      	cmp	r2, r1
 80090d2:	bf04      	itt	eq
 80090d4:	6811      	ldreq	r1, [r2, #0]
 80090d6:	6852      	ldreq	r2, [r2, #4]
 80090d8:	6062      	str	r2, [r4, #4]
 80090da:	bf04      	itt	eq
 80090dc:	1809      	addeq	r1, r1, r0
 80090de:	6021      	streq	r1, [r4, #0]
 80090e0:	605c      	str	r4, [r3, #4]
 80090e2:	e7c7      	b.n	8009074 <_free_r+0x24>
 80090e4:	bd38      	pop	{r3, r4, r5, pc}
 80090e6:	bf00      	nop
 80090e8:	20000300 	.word	0x20000300

080090ec <_malloc_r>:
 80090ec:	b570      	push	{r4, r5, r6, lr}
 80090ee:	1ccd      	adds	r5, r1, #3
 80090f0:	f025 0503 	bic.w	r5, r5, #3
 80090f4:	3508      	adds	r5, #8
 80090f6:	2d0c      	cmp	r5, #12
 80090f8:	bf38      	it	cc
 80090fa:	250c      	movcc	r5, #12
 80090fc:	2d00      	cmp	r5, #0
 80090fe:	4606      	mov	r6, r0
 8009100:	db01      	blt.n	8009106 <_malloc_r+0x1a>
 8009102:	42a9      	cmp	r1, r5
 8009104:	d903      	bls.n	800910e <_malloc_r+0x22>
 8009106:	230c      	movs	r3, #12
 8009108:	6033      	str	r3, [r6, #0]
 800910a:	2000      	movs	r0, #0
 800910c:	bd70      	pop	{r4, r5, r6, pc}
 800910e:	f000 fbae 	bl	800986e <__malloc_lock>
 8009112:	4a21      	ldr	r2, [pc, #132]	; (8009198 <_malloc_r+0xac>)
 8009114:	6814      	ldr	r4, [r2, #0]
 8009116:	4621      	mov	r1, r4
 8009118:	b991      	cbnz	r1, 8009140 <_malloc_r+0x54>
 800911a:	4c20      	ldr	r4, [pc, #128]	; (800919c <_malloc_r+0xb0>)
 800911c:	6823      	ldr	r3, [r4, #0]
 800911e:	b91b      	cbnz	r3, 8009128 <_malloc_r+0x3c>
 8009120:	4630      	mov	r0, r6
 8009122:	f000 facf 	bl	80096c4 <_sbrk_r>
 8009126:	6020      	str	r0, [r4, #0]
 8009128:	4629      	mov	r1, r5
 800912a:	4630      	mov	r0, r6
 800912c:	f000 faca 	bl	80096c4 <_sbrk_r>
 8009130:	1c43      	adds	r3, r0, #1
 8009132:	d124      	bne.n	800917e <_malloc_r+0x92>
 8009134:	230c      	movs	r3, #12
 8009136:	6033      	str	r3, [r6, #0]
 8009138:	4630      	mov	r0, r6
 800913a:	f000 fb99 	bl	8009870 <__malloc_unlock>
 800913e:	e7e4      	b.n	800910a <_malloc_r+0x1e>
 8009140:	680b      	ldr	r3, [r1, #0]
 8009142:	1b5b      	subs	r3, r3, r5
 8009144:	d418      	bmi.n	8009178 <_malloc_r+0x8c>
 8009146:	2b0b      	cmp	r3, #11
 8009148:	d90f      	bls.n	800916a <_malloc_r+0x7e>
 800914a:	600b      	str	r3, [r1, #0]
 800914c:	50cd      	str	r5, [r1, r3]
 800914e:	18cc      	adds	r4, r1, r3
 8009150:	4630      	mov	r0, r6
 8009152:	f000 fb8d 	bl	8009870 <__malloc_unlock>
 8009156:	f104 000b 	add.w	r0, r4, #11
 800915a:	1d23      	adds	r3, r4, #4
 800915c:	f020 0007 	bic.w	r0, r0, #7
 8009160:	1ac3      	subs	r3, r0, r3
 8009162:	d0d3      	beq.n	800910c <_malloc_r+0x20>
 8009164:	425a      	negs	r2, r3
 8009166:	50e2      	str	r2, [r4, r3]
 8009168:	e7d0      	b.n	800910c <_malloc_r+0x20>
 800916a:	428c      	cmp	r4, r1
 800916c:	684b      	ldr	r3, [r1, #4]
 800916e:	bf16      	itet	ne
 8009170:	6063      	strne	r3, [r4, #4]
 8009172:	6013      	streq	r3, [r2, #0]
 8009174:	460c      	movne	r4, r1
 8009176:	e7eb      	b.n	8009150 <_malloc_r+0x64>
 8009178:	460c      	mov	r4, r1
 800917a:	6849      	ldr	r1, [r1, #4]
 800917c:	e7cc      	b.n	8009118 <_malloc_r+0x2c>
 800917e:	1cc4      	adds	r4, r0, #3
 8009180:	f024 0403 	bic.w	r4, r4, #3
 8009184:	42a0      	cmp	r0, r4
 8009186:	d005      	beq.n	8009194 <_malloc_r+0xa8>
 8009188:	1a21      	subs	r1, r4, r0
 800918a:	4630      	mov	r0, r6
 800918c:	f000 fa9a 	bl	80096c4 <_sbrk_r>
 8009190:	3001      	adds	r0, #1
 8009192:	d0cf      	beq.n	8009134 <_malloc_r+0x48>
 8009194:	6025      	str	r5, [r4, #0]
 8009196:	e7db      	b.n	8009150 <_malloc_r+0x64>
 8009198:	20000300 	.word	0x20000300
 800919c:	20000304 	.word	0x20000304

080091a0 <__ssputs_r>:
 80091a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091a4:	688e      	ldr	r6, [r1, #8]
 80091a6:	429e      	cmp	r6, r3
 80091a8:	4682      	mov	sl, r0
 80091aa:	460c      	mov	r4, r1
 80091ac:	4690      	mov	r8, r2
 80091ae:	4699      	mov	r9, r3
 80091b0:	d837      	bhi.n	8009222 <__ssputs_r+0x82>
 80091b2:	898a      	ldrh	r2, [r1, #12]
 80091b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80091b8:	d031      	beq.n	800921e <__ssputs_r+0x7e>
 80091ba:	6825      	ldr	r5, [r4, #0]
 80091bc:	6909      	ldr	r1, [r1, #16]
 80091be:	1a6f      	subs	r7, r5, r1
 80091c0:	6965      	ldr	r5, [r4, #20]
 80091c2:	2302      	movs	r3, #2
 80091c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80091c8:	fb95 f5f3 	sdiv	r5, r5, r3
 80091cc:	f109 0301 	add.w	r3, r9, #1
 80091d0:	443b      	add	r3, r7
 80091d2:	429d      	cmp	r5, r3
 80091d4:	bf38      	it	cc
 80091d6:	461d      	movcc	r5, r3
 80091d8:	0553      	lsls	r3, r2, #21
 80091da:	d530      	bpl.n	800923e <__ssputs_r+0x9e>
 80091dc:	4629      	mov	r1, r5
 80091de:	f7ff ff85 	bl	80090ec <_malloc_r>
 80091e2:	4606      	mov	r6, r0
 80091e4:	b950      	cbnz	r0, 80091fc <__ssputs_r+0x5c>
 80091e6:	230c      	movs	r3, #12
 80091e8:	f8ca 3000 	str.w	r3, [sl]
 80091ec:	89a3      	ldrh	r3, [r4, #12]
 80091ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091f2:	81a3      	strh	r3, [r4, #12]
 80091f4:	f04f 30ff 	mov.w	r0, #4294967295
 80091f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091fc:	463a      	mov	r2, r7
 80091fe:	6921      	ldr	r1, [r4, #16]
 8009200:	f7ff fc32 	bl	8008a68 <memcpy>
 8009204:	89a3      	ldrh	r3, [r4, #12]
 8009206:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800920a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800920e:	81a3      	strh	r3, [r4, #12]
 8009210:	6126      	str	r6, [r4, #16]
 8009212:	6165      	str	r5, [r4, #20]
 8009214:	443e      	add	r6, r7
 8009216:	1bed      	subs	r5, r5, r7
 8009218:	6026      	str	r6, [r4, #0]
 800921a:	60a5      	str	r5, [r4, #8]
 800921c:	464e      	mov	r6, r9
 800921e:	454e      	cmp	r6, r9
 8009220:	d900      	bls.n	8009224 <__ssputs_r+0x84>
 8009222:	464e      	mov	r6, r9
 8009224:	4632      	mov	r2, r6
 8009226:	4641      	mov	r1, r8
 8009228:	6820      	ldr	r0, [r4, #0]
 800922a:	f000 fb07 	bl	800983c <memmove>
 800922e:	68a3      	ldr	r3, [r4, #8]
 8009230:	1b9b      	subs	r3, r3, r6
 8009232:	60a3      	str	r3, [r4, #8]
 8009234:	6823      	ldr	r3, [r4, #0]
 8009236:	441e      	add	r6, r3
 8009238:	6026      	str	r6, [r4, #0]
 800923a:	2000      	movs	r0, #0
 800923c:	e7dc      	b.n	80091f8 <__ssputs_r+0x58>
 800923e:	462a      	mov	r2, r5
 8009240:	f000 fb17 	bl	8009872 <_realloc_r>
 8009244:	4606      	mov	r6, r0
 8009246:	2800      	cmp	r0, #0
 8009248:	d1e2      	bne.n	8009210 <__ssputs_r+0x70>
 800924a:	6921      	ldr	r1, [r4, #16]
 800924c:	4650      	mov	r0, sl
 800924e:	f7ff feff 	bl	8009050 <_free_r>
 8009252:	e7c8      	b.n	80091e6 <__ssputs_r+0x46>

08009254 <_svfiprintf_r>:
 8009254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009258:	461d      	mov	r5, r3
 800925a:	898b      	ldrh	r3, [r1, #12]
 800925c:	061f      	lsls	r7, r3, #24
 800925e:	b09d      	sub	sp, #116	; 0x74
 8009260:	4680      	mov	r8, r0
 8009262:	460c      	mov	r4, r1
 8009264:	4616      	mov	r6, r2
 8009266:	d50f      	bpl.n	8009288 <_svfiprintf_r+0x34>
 8009268:	690b      	ldr	r3, [r1, #16]
 800926a:	b96b      	cbnz	r3, 8009288 <_svfiprintf_r+0x34>
 800926c:	2140      	movs	r1, #64	; 0x40
 800926e:	f7ff ff3d 	bl	80090ec <_malloc_r>
 8009272:	6020      	str	r0, [r4, #0]
 8009274:	6120      	str	r0, [r4, #16]
 8009276:	b928      	cbnz	r0, 8009284 <_svfiprintf_r+0x30>
 8009278:	230c      	movs	r3, #12
 800927a:	f8c8 3000 	str.w	r3, [r8]
 800927e:	f04f 30ff 	mov.w	r0, #4294967295
 8009282:	e0c8      	b.n	8009416 <_svfiprintf_r+0x1c2>
 8009284:	2340      	movs	r3, #64	; 0x40
 8009286:	6163      	str	r3, [r4, #20]
 8009288:	2300      	movs	r3, #0
 800928a:	9309      	str	r3, [sp, #36]	; 0x24
 800928c:	2320      	movs	r3, #32
 800928e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009292:	2330      	movs	r3, #48	; 0x30
 8009294:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009298:	9503      	str	r5, [sp, #12]
 800929a:	f04f 0b01 	mov.w	fp, #1
 800929e:	4637      	mov	r7, r6
 80092a0:	463d      	mov	r5, r7
 80092a2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80092a6:	b10b      	cbz	r3, 80092ac <_svfiprintf_r+0x58>
 80092a8:	2b25      	cmp	r3, #37	; 0x25
 80092aa:	d13e      	bne.n	800932a <_svfiprintf_r+0xd6>
 80092ac:	ebb7 0a06 	subs.w	sl, r7, r6
 80092b0:	d00b      	beq.n	80092ca <_svfiprintf_r+0x76>
 80092b2:	4653      	mov	r3, sl
 80092b4:	4632      	mov	r2, r6
 80092b6:	4621      	mov	r1, r4
 80092b8:	4640      	mov	r0, r8
 80092ba:	f7ff ff71 	bl	80091a0 <__ssputs_r>
 80092be:	3001      	adds	r0, #1
 80092c0:	f000 80a4 	beq.w	800940c <_svfiprintf_r+0x1b8>
 80092c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092c6:	4453      	add	r3, sl
 80092c8:	9309      	str	r3, [sp, #36]	; 0x24
 80092ca:	783b      	ldrb	r3, [r7, #0]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	f000 809d 	beq.w	800940c <_svfiprintf_r+0x1b8>
 80092d2:	2300      	movs	r3, #0
 80092d4:	f04f 32ff 	mov.w	r2, #4294967295
 80092d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092dc:	9304      	str	r3, [sp, #16]
 80092de:	9307      	str	r3, [sp, #28]
 80092e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80092e4:	931a      	str	r3, [sp, #104]	; 0x68
 80092e6:	462f      	mov	r7, r5
 80092e8:	2205      	movs	r2, #5
 80092ea:	f817 1b01 	ldrb.w	r1, [r7], #1
 80092ee:	4850      	ldr	r0, [pc, #320]	; (8009430 <_svfiprintf_r+0x1dc>)
 80092f0:	f7f6 ff76 	bl	80001e0 <memchr>
 80092f4:	9b04      	ldr	r3, [sp, #16]
 80092f6:	b9d0      	cbnz	r0, 800932e <_svfiprintf_r+0xda>
 80092f8:	06d9      	lsls	r1, r3, #27
 80092fa:	bf44      	itt	mi
 80092fc:	2220      	movmi	r2, #32
 80092fe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009302:	071a      	lsls	r2, r3, #28
 8009304:	bf44      	itt	mi
 8009306:	222b      	movmi	r2, #43	; 0x2b
 8009308:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800930c:	782a      	ldrb	r2, [r5, #0]
 800930e:	2a2a      	cmp	r2, #42	; 0x2a
 8009310:	d015      	beq.n	800933e <_svfiprintf_r+0xea>
 8009312:	9a07      	ldr	r2, [sp, #28]
 8009314:	462f      	mov	r7, r5
 8009316:	2000      	movs	r0, #0
 8009318:	250a      	movs	r5, #10
 800931a:	4639      	mov	r1, r7
 800931c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009320:	3b30      	subs	r3, #48	; 0x30
 8009322:	2b09      	cmp	r3, #9
 8009324:	d94d      	bls.n	80093c2 <_svfiprintf_r+0x16e>
 8009326:	b1b8      	cbz	r0, 8009358 <_svfiprintf_r+0x104>
 8009328:	e00f      	b.n	800934a <_svfiprintf_r+0xf6>
 800932a:	462f      	mov	r7, r5
 800932c:	e7b8      	b.n	80092a0 <_svfiprintf_r+0x4c>
 800932e:	4a40      	ldr	r2, [pc, #256]	; (8009430 <_svfiprintf_r+0x1dc>)
 8009330:	1a80      	subs	r0, r0, r2
 8009332:	fa0b f000 	lsl.w	r0, fp, r0
 8009336:	4318      	orrs	r0, r3
 8009338:	9004      	str	r0, [sp, #16]
 800933a:	463d      	mov	r5, r7
 800933c:	e7d3      	b.n	80092e6 <_svfiprintf_r+0x92>
 800933e:	9a03      	ldr	r2, [sp, #12]
 8009340:	1d11      	adds	r1, r2, #4
 8009342:	6812      	ldr	r2, [r2, #0]
 8009344:	9103      	str	r1, [sp, #12]
 8009346:	2a00      	cmp	r2, #0
 8009348:	db01      	blt.n	800934e <_svfiprintf_r+0xfa>
 800934a:	9207      	str	r2, [sp, #28]
 800934c:	e004      	b.n	8009358 <_svfiprintf_r+0x104>
 800934e:	4252      	negs	r2, r2
 8009350:	f043 0302 	orr.w	r3, r3, #2
 8009354:	9207      	str	r2, [sp, #28]
 8009356:	9304      	str	r3, [sp, #16]
 8009358:	783b      	ldrb	r3, [r7, #0]
 800935a:	2b2e      	cmp	r3, #46	; 0x2e
 800935c:	d10c      	bne.n	8009378 <_svfiprintf_r+0x124>
 800935e:	787b      	ldrb	r3, [r7, #1]
 8009360:	2b2a      	cmp	r3, #42	; 0x2a
 8009362:	d133      	bne.n	80093cc <_svfiprintf_r+0x178>
 8009364:	9b03      	ldr	r3, [sp, #12]
 8009366:	1d1a      	adds	r2, r3, #4
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	9203      	str	r2, [sp, #12]
 800936c:	2b00      	cmp	r3, #0
 800936e:	bfb8      	it	lt
 8009370:	f04f 33ff 	movlt.w	r3, #4294967295
 8009374:	3702      	adds	r7, #2
 8009376:	9305      	str	r3, [sp, #20]
 8009378:	4d2e      	ldr	r5, [pc, #184]	; (8009434 <_svfiprintf_r+0x1e0>)
 800937a:	7839      	ldrb	r1, [r7, #0]
 800937c:	2203      	movs	r2, #3
 800937e:	4628      	mov	r0, r5
 8009380:	f7f6 ff2e 	bl	80001e0 <memchr>
 8009384:	b138      	cbz	r0, 8009396 <_svfiprintf_r+0x142>
 8009386:	2340      	movs	r3, #64	; 0x40
 8009388:	1b40      	subs	r0, r0, r5
 800938a:	fa03 f000 	lsl.w	r0, r3, r0
 800938e:	9b04      	ldr	r3, [sp, #16]
 8009390:	4303      	orrs	r3, r0
 8009392:	3701      	adds	r7, #1
 8009394:	9304      	str	r3, [sp, #16]
 8009396:	7839      	ldrb	r1, [r7, #0]
 8009398:	4827      	ldr	r0, [pc, #156]	; (8009438 <_svfiprintf_r+0x1e4>)
 800939a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800939e:	2206      	movs	r2, #6
 80093a0:	1c7e      	adds	r6, r7, #1
 80093a2:	f7f6 ff1d 	bl	80001e0 <memchr>
 80093a6:	2800      	cmp	r0, #0
 80093a8:	d038      	beq.n	800941c <_svfiprintf_r+0x1c8>
 80093aa:	4b24      	ldr	r3, [pc, #144]	; (800943c <_svfiprintf_r+0x1e8>)
 80093ac:	bb13      	cbnz	r3, 80093f4 <_svfiprintf_r+0x1a0>
 80093ae:	9b03      	ldr	r3, [sp, #12]
 80093b0:	3307      	adds	r3, #7
 80093b2:	f023 0307 	bic.w	r3, r3, #7
 80093b6:	3308      	adds	r3, #8
 80093b8:	9303      	str	r3, [sp, #12]
 80093ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093bc:	444b      	add	r3, r9
 80093be:	9309      	str	r3, [sp, #36]	; 0x24
 80093c0:	e76d      	b.n	800929e <_svfiprintf_r+0x4a>
 80093c2:	fb05 3202 	mla	r2, r5, r2, r3
 80093c6:	2001      	movs	r0, #1
 80093c8:	460f      	mov	r7, r1
 80093ca:	e7a6      	b.n	800931a <_svfiprintf_r+0xc6>
 80093cc:	2300      	movs	r3, #0
 80093ce:	3701      	adds	r7, #1
 80093d0:	9305      	str	r3, [sp, #20]
 80093d2:	4619      	mov	r1, r3
 80093d4:	250a      	movs	r5, #10
 80093d6:	4638      	mov	r0, r7
 80093d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093dc:	3a30      	subs	r2, #48	; 0x30
 80093de:	2a09      	cmp	r2, #9
 80093e0:	d903      	bls.n	80093ea <_svfiprintf_r+0x196>
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d0c8      	beq.n	8009378 <_svfiprintf_r+0x124>
 80093e6:	9105      	str	r1, [sp, #20]
 80093e8:	e7c6      	b.n	8009378 <_svfiprintf_r+0x124>
 80093ea:	fb05 2101 	mla	r1, r5, r1, r2
 80093ee:	2301      	movs	r3, #1
 80093f0:	4607      	mov	r7, r0
 80093f2:	e7f0      	b.n	80093d6 <_svfiprintf_r+0x182>
 80093f4:	ab03      	add	r3, sp, #12
 80093f6:	9300      	str	r3, [sp, #0]
 80093f8:	4622      	mov	r2, r4
 80093fa:	4b11      	ldr	r3, [pc, #68]	; (8009440 <_svfiprintf_r+0x1ec>)
 80093fc:	a904      	add	r1, sp, #16
 80093fe:	4640      	mov	r0, r8
 8009400:	f7fd fdd6 	bl	8006fb0 <_printf_float>
 8009404:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009408:	4681      	mov	r9, r0
 800940a:	d1d6      	bne.n	80093ba <_svfiprintf_r+0x166>
 800940c:	89a3      	ldrh	r3, [r4, #12]
 800940e:	065b      	lsls	r3, r3, #25
 8009410:	f53f af35 	bmi.w	800927e <_svfiprintf_r+0x2a>
 8009414:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009416:	b01d      	add	sp, #116	; 0x74
 8009418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800941c:	ab03      	add	r3, sp, #12
 800941e:	9300      	str	r3, [sp, #0]
 8009420:	4622      	mov	r2, r4
 8009422:	4b07      	ldr	r3, [pc, #28]	; (8009440 <_svfiprintf_r+0x1ec>)
 8009424:	a904      	add	r1, sp, #16
 8009426:	4640      	mov	r0, r8
 8009428:	f7fe f878 	bl	800751c <_printf_i>
 800942c:	e7ea      	b.n	8009404 <_svfiprintf_r+0x1b0>
 800942e:	bf00      	nop
 8009430:	08009bd4 	.word	0x08009bd4
 8009434:	08009bda 	.word	0x08009bda
 8009438:	08009bde 	.word	0x08009bde
 800943c:	08006fb1 	.word	0x08006fb1
 8009440:	080091a1 	.word	0x080091a1

08009444 <__sfputc_r>:
 8009444:	6893      	ldr	r3, [r2, #8]
 8009446:	3b01      	subs	r3, #1
 8009448:	2b00      	cmp	r3, #0
 800944a:	b410      	push	{r4}
 800944c:	6093      	str	r3, [r2, #8]
 800944e:	da08      	bge.n	8009462 <__sfputc_r+0x1e>
 8009450:	6994      	ldr	r4, [r2, #24]
 8009452:	42a3      	cmp	r3, r4
 8009454:	db01      	blt.n	800945a <__sfputc_r+0x16>
 8009456:	290a      	cmp	r1, #10
 8009458:	d103      	bne.n	8009462 <__sfputc_r+0x1e>
 800945a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800945e:	f7fe ba0b 	b.w	8007878 <__swbuf_r>
 8009462:	6813      	ldr	r3, [r2, #0]
 8009464:	1c58      	adds	r0, r3, #1
 8009466:	6010      	str	r0, [r2, #0]
 8009468:	7019      	strb	r1, [r3, #0]
 800946a:	4608      	mov	r0, r1
 800946c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009470:	4770      	bx	lr

08009472 <__sfputs_r>:
 8009472:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009474:	4606      	mov	r6, r0
 8009476:	460f      	mov	r7, r1
 8009478:	4614      	mov	r4, r2
 800947a:	18d5      	adds	r5, r2, r3
 800947c:	42ac      	cmp	r4, r5
 800947e:	d101      	bne.n	8009484 <__sfputs_r+0x12>
 8009480:	2000      	movs	r0, #0
 8009482:	e007      	b.n	8009494 <__sfputs_r+0x22>
 8009484:	463a      	mov	r2, r7
 8009486:	f814 1b01 	ldrb.w	r1, [r4], #1
 800948a:	4630      	mov	r0, r6
 800948c:	f7ff ffda 	bl	8009444 <__sfputc_r>
 8009490:	1c43      	adds	r3, r0, #1
 8009492:	d1f3      	bne.n	800947c <__sfputs_r+0xa>
 8009494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009498 <_vfiprintf_r>:
 8009498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800949c:	460c      	mov	r4, r1
 800949e:	b09d      	sub	sp, #116	; 0x74
 80094a0:	4617      	mov	r7, r2
 80094a2:	461d      	mov	r5, r3
 80094a4:	4606      	mov	r6, r0
 80094a6:	b118      	cbz	r0, 80094b0 <_vfiprintf_r+0x18>
 80094a8:	6983      	ldr	r3, [r0, #24]
 80094aa:	b90b      	cbnz	r3, 80094b0 <_vfiprintf_r+0x18>
 80094ac:	f7ff f9d8 	bl	8008860 <__sinit>
 80094b0:	4b7c      	ldr	r3, [pc, #496]	; (80096a4 <_vfiprintf_r+0x20c>)
 80094b2:	429c      	cmp	r4, r3
 80094b4:	d158      	bne.n	8009568 <_vfiprintf_r+0xd0>
 80094b6:	6874      	ldr	r4, [r6, #4]
 80094b8:	89a3      	ldrh	r3, [r4, #12]
 80094ba:	0718      	lsls	r0, r3, #28
 80094bc:	d55e      	bpl.n	800957c <_vfiprintf_r+0xe4>
 80094be:	6923      	ldr	r3, [r4, #16]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d05b      	beq.n	800957c <_vfiprintf_r+0xe4>
 80094c4:	2300      	movs	r3, #0
 80094c6:	9309      	str	r3, [sp, #36]	; 0x24
 80094c8:	2320      	movs	r3, #32
 80094ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80094ce:	2330      	movs	r3, #48	; 0x30
 80094d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80094d4:	9503      	str	r5, [sp, #12]
 80094d6:	f04f 0b01 	mov.w	fp, #1
 80094da:	46b8      	mov	r8, r7
 80094dc:	4645      	mov	r5, r8
 80094de:	f815 3b01 	ldrb.w	r3, [r5], #1
 80094e2:	b10b      	cbz	r3, 80094e8 <_vfiprintf_r+0x50>
 80094e4:	2b25      	cmp	r3, #37	; 0x25
 80094e6:	d154      	bne.n	8009592 <_vfiprintf_r+0xfa>
 80094e8:	ebb8 0a07 	subs.w	sl, r8, r7
 80094ec:	d00b      	beq.n	8009506 <_vfiprintf_r+0x6e>
 80094ee:	4653      	mov	r3, sl
 80094f0:	463a      	mov	r2, r7
 80094f2:	4621      	mov	r1, r4
 80094f4:	4630      	mov	r0, r6
 80094f6:	f7ff ffbc 	bl	8009472 <__sfputs_r>
 80094fa:	3001      	adds	r0, #1
 80094fc:	f000 80c2 	beq.w	8009684 <_vfiprintf_r+0x1ec>
 8009500:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009502:	4453      	add	r3, sl
 8009504:	9309      	str	r3, [sp, #36]	; 0x24
 8009506:	f898 3000 	ldrb.w	r3, [r8]
 800950a:	2b00      	cmp	r3, #0
 800950c:	f000 80ba 	beq.w	8009684 <_vfiprintf_r+0x1ec>
 8009510:	2300      	movs	r3, #0
 8009512:	f04f 32ff 	mov.w	r2, #4294967295
 8009516:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800951a:	9304      	str	r3, [sp, #16]
 800951c:	9307      	str	r3, [sp, #28]
 800951e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009522:	931a      	str	r3, [sp, #104]	; 0x68
 8009524:	46a8      	mov	r8, r5
 8009526:	2205      	movs	r2, #5
 8009528:	f818 1b01 	ldrb.w	r1, [r8], #1
 800952c:	485e      	ldr	r0, [pc, #376]	; (80096a8 <_vfiprintf_r+0x210>)
 800952e:	f7f6 fe57 	bl	80001e0 <memchr>
 8009532:	9b04      	ldr	r3, [sp, #16]
 8009534:	bb78      	cbnz	r0, 8009596 <_vfiprintf_r+0xfe>
 8009536:	06d9      	lsls	r1, r3, #27
 8009538:	bf44      	itt	mi
 800953a:	2220      	movmi	r2, #32
 800953c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009540:	071a      	lsls	r2, r3, #28
 8009542:	bf44      	itt	mi
 8009544:	222b      	movmi	r2, #43	; 0x2b
 8009546:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800954a:	782a      	ldrb	r2, [r5, #0]
 800954c:	2a2a      	cmp	r2, #42	; 0x2a
 800954e:	d02a      	beq.n	80095a6 <_vfiprintf_r+0x10e>
 8009550:	9a07      	ldr	r2, [sp, #28]
 8009552:	46a8      	mov	r8, r5
 8009554:	2000      	movs	r0, #0
 8009556:	250a      	movs	r5, #10
 8009558:	4641      	mov	r1, r8
 800955a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800955e:	3b30      	subs	r3, #48	; 0x30
 8009560:	2b09      	cmp	r3, #9
 8009562:	d969      	bls.n	8009638 <_vfiprintf_r+0x1a0>
 8009564:	b360      	cbz	r0, 80095c0 <_vfiprintf_r+0x128>
 8009566:	e024      	b.n	80095b2 <_vfiprintf_r+0x11a>
 8009568:	4b50      	ldr	r3, [pc, #320]	; (80096ac <_vfiprintf_r+0x214>)
 800956a:	429c      	cmp	r4, r3
 800956c:	d101      	bne.n	8009572 <_vfiprintf_r+0xda>
 800956e:	68b4      	ldr	r4, [r6, #8]
 8009570:	e7a2      	b.n	80094b8 <_vfiprintf_r+0x20>
 8009572:	4b4f      	ldr	r3, [pc, #316]	; (80096b0 <_vfiprintf_r+0x218>)
 8009574:	429c      	cmp	r4, r3
 8009576:	bf08      	it	eq
 8009578:	68f4      	ldreq	r4, [r6, #12]
 800957a:	e79d      	b.n	80094b8 <_vfiprintf_r+0x20>
 800957c:	4621      	mov	r1, r4
 800957e:	4630      	mov	r0, r6
 8009580:	f7fe f9cc 	bl	800791c <__swsetup_r>
 8009584:	2800      	cmp	r0, #0
 8009586:	d09d      	beq.n	80094c4 <_vfiprintf_r+0x2c>
 8009588:	f04f 30ff 	mov.w	r0, #4294967295
 800958c:	b01d      	add	sp, #116	; 0x74
 800958e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009592:	46a8      	mov	r8, r5
 8009594:	e7a2      	b.n	80094dc <_vfiprintf_r+0x44>
 8009596:	4a44      	ldr	r2, [pc, #272]	; (80096a8 <_vfiprintf_r+0x210>)
 8009598:	1a80      	subs	r0, r0, r2
 800959a:	fa0b f000 	lsl.w	r0, fp, r0
 800959e:	4318      	orrs	r0, r3
 80095a0:	9004      	str	r0, [sp, #16]
 80095a2:	4645      	mov	r5, r8
 80095a4:	e7be      	b.n	8009524 <_vfiprintf_r+0x8c>
 80095a6:	9a03      	ldr	r2, [sp, #12]
 80095a8:	1d11      	adds	r1, r2, #4
 80095aa:	6812      	ldr	r2, [r2, #0]
 80095ac:	9103      	str	r1, [sp, #12]
 80095ae:	2a00      	cmp	r2, #0
 80095b0:	db01      	blt.n	80095b6 <_vfiprintf_r+0x11e>
 80095b2:	9207      	str	r2, [sp, #28]
 80095b4:	e004      	b.n	80095c0 <_vfiprintf_r+0x128>
 80095b6:	4252      	negs	r2, r2
 80095b8:	f043 0302 	orr.w	r3, r3, #2
 80095bc:	9207      	str	r2, [sp, #28]
 80095be:	9304      	str	r3, [sp, #16]
 80095c0:	f898 3000 	ldrb.w	r3, [r8]
 80095c4:	2b2e      	cmp	r3, #46	; 0x2e
 80095c6:	d10e      	bne.n	80095e6 <_vfiprintf_r+0x14e>
 80095c8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80095cc:	2b2a      	cmp	r3, #42	; 0x2a
 80095ce:	d138      	bne.n	8009642 <_vfiprintf_r+0x1aa>
 80095d0:	9b03      	ldr	r3, [sp, #12]
 80095d2:	1d1a      	adds	r2, r3, #4
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	9203      	str	r2, [sp, #12]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	bfb8      	it	lt
 80095dc:	f04f 33ff 	movlt.w	r3, #4294967295
 80095e0:	f108 0802 	add.w	r8, r8, #2
 80095e4:	9305      	str	r3, [sp, #20]
 80095e6:	4d33      	ldr	r5, [pc, #204]	; (80096b4 <_vfiprintf_r+0x21c>)
 80095e8:	f898 1000 	ldrb.w	r1, [r8]
 80095ec:	2203      	movs	r2, #3
 80095ee:	4628      	mov	r0, r5
 80095f0:	f7f6 fdf6 	bl	80001e0 <memchr>
 80095f4:	b140      	cbz	r0, 8009608 <_vfiprintf_r+0x170>
 80095f6:	2340      	movs	r3, #64	; 0x40
 80095f8:	1b40      	subs	r0, r0, r5
 80095fa:	fa03 f000 	lsl.w	r0, r3, r0
 80095fe:	9b04      	ldr	r3, [sp, #16]
 8009600:	4303      	orrs	r3, r0
 8009602:	f108 0801 	add.w	r8, r8, #1
 8009606:	9304      	str	r3, [sp, #16]
 8009608:	f898 1000 	ldrb.w	r1, [r8]
 800960c:	482a      	ldr	r0, [pc, #168]	; (80096b8 <_vfiprintf_r+0x220>)
 800960e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009612:	2206      	movs	r2, #6
 8009614:	f108 0701 	add.w	r7, r8, #1
 8009618:	f7f6 fde2 	bl	80001e0 <memchr>
 800961c:	2800      	cmp	r0, #0
 800961e:	d037      	beq.n	8009690 <_vfiprintf_r+0x1f8>
 8009620:	4b26      	ldr	r3, [pc, #152]	; (80096bc <_vfiprintf_r+0x224>)
 8009622:	bb1b      	cbnz	r3, 800966c <_vfiprintf_r+0x1d4>
 8009624:	9b03      	ldr	r3, [sp, #12]
 8009626:	3307      	adds	r3, #7
 8009628:	f023 0307 	bic.w	r3, r3, #7
 800962c:	3308      	adds	r3, #8
 800962e:	9303      	str	r3, [sp, #12]
 8009630:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009632:	444b      	add	r3, r9
 8009634:	9309      	str	r3, [sp, #36]	; 0x24
 8009636:	e750      	b.n	80094da <_vfiprintf_r+0x42>
 8009638:	fb05 3202 	mla	r2, r5, r2, r3
 800963c:	2001      	movs	r0, #1
 800963e:	4688      	mov	r8, r1
 8009640:	e78a      	b.n	8009558 <_vfiprintf_r+0xc0>
 8009642:	2300      	movs	r3, #0
 8009644:	f108 0801 	add.w	r8, r8, #1
 8009648:	9305      	str	r3, [sp, #20]
 800964a:	4619      	mov	r1, r3
 800964c:	250a      	movs	r5, #10
 800964e:	4640      	mov	r0, r8
 8009650:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009654:	3a30      	subs	r2, #48	; 0x30
 8009656:	2a09      	cmp	r2, #9
 8009658:	d903      	bls.n	8009662 <_vfiprintf_r+0x1ca>
 800965a:	2b00      	cmp	r3, #0
 800965c:	d0c3      	beq.n	80095e6 <_vfiprintf_r+0x14e>
 800965e:	9105      	str	r1, [sp, #20]
 8009660:	e7c1      	b.n	80095e6 <_vfiprintf_r+0x14e>
 8009662:	fb05 2101 	mla	r1, r5, r1, r2
 8009666:	2301      	movs	r3, #1
 8009668:	4680      	mov	r8, r0
 800966a:	e7f0      	b.n	800964e <_vfiprintf_r+0x1b6>
 800966c:	ab03      	add	r3, sp, #12
 800966e:	9300      	str	r3, [sp, #0]
 8009670:	4622      	mov	r2, r4
 8009672:	4b13      	ldr	r3, [pc, #76]	; (80096c0 <_vfiprintf_r+0x228>)
 8009674:	a904      	add	r1, sp, #16
 8009676:	4630      	mov	r0, r6
 8009678:	f7fd fc9a 	bl	8006fb0 <_printf_float>
 800967c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009680:	4681      	mov	r9, r0
 8009682:	d1d5      	bne.n	8009630 <_vfiprintf_r+0x198>
 8009684:	89a3      	ldrh	r3, [r4, #12]
 8009686:	065b      	lsls	r3, r3, #25
 8009688:	f53f af7e 	bmi.w	8009588 <_vfiprintf_r+0xf0>
 800968c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800968e:	e77d      	b.n	800958c <_vfiprintf_r+0xf4>
 8009690:	ab03      	add	r3, sp, #12
 8009692:	9300      	str	r3, [sp, #0]
 8009694:	4622      	mov	r2, r4
 8009696:	4b0a      	ldr	r3, [pc, #40]	; (80096c0 <_vfiprintf_r+0x228>)
 8009698:	a904      	add	r1, sp, #16
 800969a:	4630      	mov	r0, r6
 800969c:	f7fd ff3e 	bl	800751c <_printf_i>
 80096a0:	e7ec      	b.n	800967c <_vfiprintf_r+0x1e4>
 80096a2:	bf00      	nop
 80096a4:	08009a94 	.word	0x08009a94
 80096a8:	08009bd4 	.word	0x08009bd4
 80096ac:	08009ab4 	.word	0x08009ab4
 80096b0:	08009a74 	.word	0x08009a74
 80096b4:	08009bda 	.word	0x08009bda
 80096b8:	08009bde 	.word	0x08009bde
 80096bc:	08006fb1 	.word	0x08006fb1
 80096c0:	08009473 	.word	0x08009473

080096c4 <_sbrk_r>:
 80096c4:	b538      	push	{r3, r4, r5, lr}
 80096c6:	4c06      	ldr	r4, [pc, #24]	; (80096e0 <_sbrk_r+0x1c>)
 80096c8:	2300      	movs	r3, #0
 80096ca:	4605      	mov	r5, r0
 80096cc:	4608      	mov	r0, r1
 80096ce:	6023      	str	r3, [r4, #0]
 80096d0:	f7f8 faca 	bl	8001c68 <_sbrk>
 80096d4:	1c43      	adds	r3, r0, #1
 80096d6:	d102      	bne.n	80096de <_sbrk_r+0x1a>
 80096d8:	6823      	ldr	r3, [r4, #0]
 80096da:	b103      	cbz	r3, 80096de <_sbrk_r+0x1a>
 80096dc:	602b      	str	r3, [r5, #0]
 80096de:	bd38      	pop	{r3, r4, r5, pc}
 80096e0:	2000145c 	.word	0x2000145c

080096e4 <__sread>:
 80096e4:	b510      	push	{r4, lr}
 80096e6:	460c      	mov	r4, r1
 80096e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096ec:	f000 f8e8 	bl	80098c0 <_read_r>
 80096f0:	2800      	cmp	r0, #0
 80096f2:	bfab      	itete	ge
 80096f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80096f6:	89a3      	ldrhlt	r3, [r4, #12]
 80096f8:	181b      	addge	r3, r3, r0
 80096fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80096fe:	bfac      	ite	ge
 8009700:	6563      	strge	r3, [r4, #84]	; 0x54
 8009702:	81a3      	strhlt	r3, [r4, #12]
 8009704:	bd10      	pop	{r4, pc}

08009706 <__swrite>:
 8009706:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800970a:	461f      	mov	r7, r3
 800970c:	898b      	ldrh	r3, [r1, #12]
 800970e:	05db      	lsls	r3, r3, #23
 8009710:	4605      	mov	r5, r0
 8009712:	460c      	mov	r4, r1
 8009714:	4616      	mov	r6, r2
 8009716:	d505      	bpl.n	8009724 <__swrite+0x1e>
 8009718:	2302      	movs	r3, #2
 800971a:	2200      	movs	r2, #0
 800971c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009720:	f000 f868 	bl	80097f4 <_lseek_r>
 8009724:	89a3      	ldrh	r3, [r4, #12]
 8009726:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800972a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800972e:	81a3      	strh	r3, [r4, #12]
 8009730:	4632      	mov	r2, r6
 8009732:	463b      	mov	r3, r7
 8009734:	4628      	mov	r0, r5
 8009736:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800973a:	f000 b817 	b.w	800976c <_write_r>

0800973e <__sseek>:
 800973e:	b510      	push	{r4, lr}
 8009740:	460c      	mov	r4, r1
 8009742:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009746:	f000 f855 	bl	80097f4 <_lseek_r>
 800974a:	1c43      	adds	r3, r0, #1
 800974c:	89a3      	ldrh	r3, [r4, #12]
 800974e:	bf15      	itete	ne
 8009750:	6560      	strne	r0, [r4, #84]	; 0x54
 8009752:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009756:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800975a:	81a3      	strheq	r3, [r4, #12]
 800975c:	bf18      	it	ne
 800975e:	81a3      	strhne	r3, [r4, #12]
 8009760:	bd10      	pop	{r4, pc}

08009762 <__sclose>:
 8009762:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009766:	f000 b813 	b.w	8009790 <_close_r>
	...

0800976c <_write_r>:
 800976c:	b538      	push	{r3, r4, r5, lr}
 800976e:	4c07      	ldr	r4, [pc, #28]	; (800978c <_write_r+0x20>)
 8009770:	4605      	mov	r5, r0
 8009772:	4608      	mov	r0, r1
 8009774:	4611      	mov	r1, r2
 8009776:	2200      	movs	r2, #0
 8009778:	6022      	str	r2, [r4, #0]
 800977a:	461a      	mov	r2, r3
 800977c:	f7f8 fa23 	bl	8001bc6 <_write>
 8009780:	1c43      	adds	r3, r0, #1
 8009782:	d102      	bne.n	800978a <_write_r+0x1e>
 8009784:	6823      	ldr	r3, [r4, #0]
 8009786:	b103      	cbz	r3, 800978a <_write_r+0x1e>
 8009788:	602b      	str	r3, [r5, #0]
 800978a:	bd38      	pop	{r3, r4, r5, pc}
 800978c:	2000145c 	.word	0x2000145c

08009790 <_close_r>:
 8009790:	b538      	push	{r3, r4, r5, lr}
 8009792:	4c06      	ldr	r4, [pc, #24]	; (80097ac <_close_r+0x1c>)
 8009794:	2300      	movs	r3, #0
 8009796:	4605      	mov	r5, r0
 8009798:	4608      	mov	r0, r1
 800979a:	6023      	str	r3, [r4, #0]
 800979c:	f7f8 fa2f 	bl	8001bfe <_close>
 80097a0:	1c43      	adds	r3, r0, #1
 80097a2:	d102      	bne.n	80097aa <_close_r+0x1a>
 80097a4:	6823      	ldr	r3, [r4, #0]
 80097a6:	b103      	cbz	r3, 80097aa <_close_r+0x1a>
 80097a8:	602b      	str	r3, [r5, #0]
 80097aa:	bd38      	pop	{r3, r4, r5, pc}
 80097ac:	2000145c 	.word	0x2000145c

080097b0 <_fstat_r>:
 80097b0:	b538      	push	{r3, r4, r5, lr}
 80097b2:	4c07      	ldr	r4, [pc, #28]	; (80097d0 <_fstat_r+0x20>)
 80097b4:	2300      	movs	r3, #0
 80097b6:	4605      	mov	r5, r0
 80097b8:	4608      	mov	r0, r1
 80097ba:	4611      	mov	r1, r2
 80097bc:	6023      	str	r3, [r4, #0]
 80097be:	f7f8 fa2a 	bl	8001c16 <_fstat>
 80097c2:	1c43      	adds	r3, r0, #1
 80097c4:	d102      	bne.n	80097cc <_fstat_r+0x1c>
 80097c6:	6823      	ldr	r3, [r4, #0]
 80097c8:	b103      	cbz	r3, 80097cc <_fstat_r+0x1c>
 80097ca:	602b      	str	r3, [r5, #0]
 80097cc:	bd38      	pop	{r3, r4, r5, pc}
 80097ce:	bf00      	nop
 80097d0:	2000145c 	.word	0x2000145c

080097d4 <_isatty_r>:
 80097d4:	b538      	push	{r3, r4, r5, lr}
 80097d6:	4c06      	ldr	r4, [pc, #24]	; (80097f0 <_isatty_r+0x1c>)
 80097d8:	2300      	movs	r3, #0
 80097da:	4605      	mov	r5, r0
 80097dc:	4608      	mov	r0, r1
 80097de:	6023      	str	r3, [r4, #0]
 80097e0:	f7f8 fa29 	bl	8001c36 <_isatty>
 80097e4:	1c43      	adds	r3, r0, #1
 80097e6:	d102      	bne.n	80097ee <_isatty_r+0x1a>
 80097e8:	6823      	ldr	r3, [r4, #0]
 80097ea:	b103      	cbz	r3, 80097ee <_isatty_r+0x1a>
 80097ec:	602b      	str	r3, [r5, #0]
 80097ee:	bd38      	pop	{r3, r4, r5, pc}
 80097f0:	2000145c 	.word	0x2000145c

080097f4 <_lseek_r>:
 80097f4:	b538      	push	{r3, r4, r5, lr}
 80097f6:	4c07      	ldr	r4, [pc, #28]	; (8009814 <_lseek_r+0x20>)
 80097f8:	4605      	mov	r5, r0
 80097fa:	4608      	mov	r0, r1
 80097fc:	4611      	mov	r1, r2
 80097fe:	2200      	movs	r2, #0
 8009800:	6022      	str	r2, [r4, #0]
 8009802:	461a      	mov	r2, r3
 8009804:	f7f8 fa22 	bl	8001c4c <_lseek>
 8009808:	1c43      	adds	r3, r0, #1
 800980a:	d102      	bne.n	8009812 <_lseek_r+0x1e>
 800980c:	6823      	ldr	r3, [r4, #0]
 800980e:	b103      	cbz	r3, 8009812 <_lseek_r+0x1e>
 8009810:	602b      	str	r3, [r5, #0]
 8009812:	bd38      	pop	{r3, r4, r5, pc}
 8009814:	2000145c 	.word	0x2000145c

08009818 <__ascii_mbtowc>:
 8009818:	b082      	sub	sp, #8
 800981a:	b901      	cbnz	r1, 800981e <__ascii_mbtowc+0x6>
 800981c:	a901      	add	r1, sp, #4
 800981e:	b142      	cbz	r2, 8009832 <__ascii_mbtowc+0x1a>
 8009820:	b14b      	cbz	r3, 8009836 <__ascii_mbtowc+0x1e>
 8009822:	7813      	ldrb	r3, [r2, #0]
 8009824:	600b      	str	r3, [r1, #0]
 8009826:	7812      	ldrb	r2, [r2, #0]
 8009828:	1c10      	adds	r0, r2, #0
 800982a:	bf18      	it	ne
 800982c:	2001      	movne	r0, #1
 800982e:	b002      	add	sp, #8
 8009830:	4770      	bx	lr
 8009832:	4610      	mov	r0, r2
 8009834:	e7fb      	b.n	800982e <__ascii_mbtowc+0x16>
 8009836:	f06f 0001 	mvn.w	r0, #1
 800983a:	e7f8      	b.n	800982e <__ascii_mbtowc+0x16>

0800983c <memmove>:
 800983c:	4288      	cmp	r0, r1
 800983e:	b510      	push	{r4, lr}
 8009840:	eb01 0302 	add.w	r3, r1, r2
 8009844:	d807      	bhi.n	8009856 <memmove+0x1a>
 8009846:	1e42      	subs	r2, r0, #1
 8009848:	4299      	cmp	r1, r3
 800984a:	d00a      	beq.n	8009862 <memmove+0x26>
 800984c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009850:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009854:	e7f8      	b.n	8009848 <memmove+0xc>
 8009856:	4283      	cmp	r3, r0
 8009858:	d9f5      	bls.n	8009846 <memmove+0xa>
 800985a:	1881      	adds	r1, r0, r2
 800985c:	1ad2      	subs	r2, r2, r3
 800985e:	42d3      	cmn	r3, r2
 8009860:	d100      	bne.n	8009864 <memmove+0x28>
 8009862:	bd10      	pop	{r4, pc}
 8009864:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009868:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800986c:	e7f7      	b.n	800985e <memmove+0x22>

0800986e <__malloc_lock>:
 800986e:	4770      	bx	lr

08009870 <__malloc_unlock>:
 8009870:	4770      	bx	lr

08009872 <_realloc_r>:
 8009872:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009874:	4607      	mov	r7, r0
 8009876:	4614      	mov	r4, r2
 8009878:	460e      	mov	r6, r1
 800987a:	b921      	cbnz	r1, 8009886 <_realloc_r+0x14>
 800987c:	4611      	mov	r1, r2
 800987e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009882:	f7ff bc33 	b.w	80090ec <_malloc_r>
 8009886:	b922      	cbnz	r2, 8009892 <_realloc_r+0x20>
 8009888:	f7ff fbe2 	bl	8009050 <_free_r>
 800988c:	4625      	mov	r5, r4
 800988e:	4628      	mov	r0, r5
 8009890:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009892:	f000 f834 	bl	80098fe <_malloc_usable_size_r>
 8009896:	42a0      	cmp	r0, r4
 8009898:	d20f      	bcs.n	80098ba <_realloc_r+0x48>
 800989a:	4621      	mov	r1, r4
 800989c:	4638      	mov	r0, r7
 800989e:	f7ff fc25 	bl	80090ec <_malloc_r>
 80098a2:	4605      	mov	r5, r0
 80098a4:	2800      	cmp	r0, #0
 80098a6:	d0f2      	beq.n	800988e <_realloc_r+0x1c>
 80098a8:	4631      	mov	r1, r6
 80098aa:	4622      	mov	r2, r4
 80098ac:	f7ff f8dc 	bl	8008a68 <memcpy>
 80098b0:	4631      	mov	r1, r6
 80098b2:	4638      	mov	r0, r7
 80098b4:	f7ff fbcc 	bl	8009050 <_free_r>
 80098b8:	e7e9      	b.n	800988e <_realloc_r+0x1c>
 80098ba:	4635      	mov	r5, r6
 80098bc:	e7e7      	b.n	800988e <_realloc_r+0x1c>
	...

080098c0 <_read_r>:
 80098c0:	b538      	push	{r3, r4, r5, lr}
 80098c2:	4c07      	ldr	r4, [pc, #28]	; (80098e0 <_read_r+0x20>)
 80098c4:	4605      	mov	r5, r0
 80098c6:	4608      	mov	r0, r1
 80098c8:	4611      	mov	r1, r2
 80098ca:	2200      	movs	r2, #0
 80098cc:	6022      	str	r2, [r4, #0]
 80098ce:	461a      	mov	r2, r3
 80098d0:	f7f8 f95c 	bl	8001b8c <_read>
 80098d4:	1c43      	adds	r3, r0, #1
 80098d6:	d102      	bne.n	80098de <_read_r+0x1e>
 80098d8:	6823      	ldr	r3, [r4, #0]
 80098da:	b103      	cbz	r3, 80098de <_read_r+0x1e>
 80098dc:	602b      	str	r3, [r5, #0]
 80098de:	bd38      	pop	{r3, r4, r5, pc}
 80098e0:	2000145c 	.word	0x2000145c

080098e4 <__ascii_wctomb>:
 80098e4:	b149      	cbz	r1, 80098fa <__ascii_wctomb+0x16>
 80098e6:	2aff      	cmp	r2, #255	; 0xff
 80098e8:	bf85      	ittet	hi
 80098ea:	238a      	movhi	r3, #138	; 0x8a
 80098ec:	6003      	strhi	r3, [r0, #0]
 80098ee:	700a      	strbls	r2, [r1, #0]
 80098f0:	f04f 30ff 	movhi.w	r0, #4294967295
 80098f4:	bf98      	it	ls
 80098f6:	2001      	movls	r0, #1
 80098f8:	4770      	bx	lr
 80098fa:	4608      	mov	r0, r1
 80098fc:	4770      	bx	lr

080098fe <_malloc_usable_size_r>:
 80098fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009902:	1f18      	subs	r0, r3, #4
 8009904:	2b00      	cmp	r3, #0
 8009906:	bfbc      	itt	lt
 8009908:	580b      	ldrlt	r3, [r1, r0]
 800990a:	18c0      	addlt	r0, r0, r3
 800990c:	4770      	bx	lr
	...

08009910 <_init>:
 8009910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009912:	bf00      	nop
 8009914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009916:	bc08      	pop	{r3}
 8009918:	469e      	mov	lr, r3
 800991a:	4770      	bx	lr

0800991c <_fini>:
 800991c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800991e:	bf00      	nop
 8009920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009922:	bc08      	pop	{r3}
 8009924:	469e      	mov	lr, r3
 8009926:	4770      	bx	lr
