 module d_flip_flop  (
  input      clk,
  input      reset,
  input [3:0]     d,
  output reg [3:0]    q
);
  
  always @(posedge clk ) begin
    if (reset) begin
      q <= 4'b0000; 
    end 
    else begin
      q <= d;
    end
  end
endmodule
