INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:46:51 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.215ns period=8.430ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.215ns period=8.430ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.430ns  (clk rise@8.430ns - clk rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 2.242ns (30.445%)  route 5.122ns (69.555%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.913 - 8.430 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2483, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X41Y86         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=50, routed)          0.463     1.187    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X40Y85         LUT5 (Prop_lut5_I2_O)        0.043     1.230 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.230    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.476 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.476    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.526 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.526    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.576 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.576    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.626 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.626    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.773 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[3]
                         net (fo=5, routed)           0.372     2.145    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_4
    SLICE_X41Y87         LUT3 (Prop_lut3_I0_O)        0.129     2.274 f  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_8/O
                         net (fo=33, routed)          0.936     3.210    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_3
    SLICE_X22Y80         LUT6 (Prop_lut6_I0_O)        0.129     3.339 f  lsq1/handshake_lsq_lsq1_core/dataReg[16]_i_3/O
                         net (fo=1, routed)           0.430     3.770    lsq1/handshake_lsq_lsq1_core/dataReg[16]_i_3_n_0
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.043     3.813 f  lsq1/handshake_lsq_lsq1_core/dataReg[16]_i_1/O
                         net (fo=2, routed)           0.393     4.205    load2/data_tehb/control/EffSub_c1_reg[16]
    SLICE_X39Y84         LUT3 (Prop_lut3_I2_O)        0.043     4.248 f  load2/data_tehb/control/level4_c1[19]_i_2/O
                         net (fo=6, routed)           0.512     4.760    load2/data_tehb/control/level4_c1[19]_i_2_n_0
    SLICE_X45Y89         LUT3 (Prop_lut3_I2_O)        0.043     4.803 f  load2/data_tehb/control/level4_c1[2]_i_4/O
                         net (fo=5, routed)           0.421     5.225    load2/data_tehb/control/dataReg_reg[15]
    SLICE_X47Y88         LUT6 (Prop_lut6_I5_O)        0.043     5.268 r  load2/data_tehb/control/ltOp_carry__1_i_4/O
                         net (fo=1, routed)           0.250     5.517    addf0/operator/ltOp_carry__2_0[0]
    SLICE_X44Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.793 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.793    addf0/operator/ltOp_carry__1_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.843 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.843    addf0/operator/ltOp_carry__2_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.965 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, routed)          0.364     6.329    addf0/operator/CO[0]
    SLICE_X44Y91         LUT2 (Prop_lut2_I0_O)        0.136     6.465 r  addf0/operator/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.465    addf0/operator/i__carry_i_3_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.214     6.679 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.403     7.082    addf0/operator/RightShifterComponent/O[2]
    SLICE_X45Y92         LUT4 (Prop_lut4_I0_O)        0.126     7.208 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.093     7.301    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X45Y92         LUT5 (Prop_lut5_I0_O)        0.043     7.344 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.107     7.451    load2/data_tehb/control/level4_c1_reg[9]_0
    SLICE_X45Y92         LUT3 (Prop_lut3_I1_O)        0.043     7.494 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.378     7.872    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X44Y91         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.430     8.430 r  
                                                      0.000     8.430 r  clk (IN)
                         net (fo=2483, unset)         0.483     8.913    addf0/operator/RightShifterComponent/clk
    SLICE_X44Y91         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     8.913    
                         clock uncertainty           -0.035     8.877    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.271     8.606    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.606    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                  0.734    




