$date
	Sun Oct 28 08:58:27 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module im_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 32 " address [31:0] $end
$var reg 1 # clk $end
$scope module trial $end
$var wire 32 $ address [31:0] $end
$var wire 1 # clk $end
$var reg 32 % instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100001000010000000000000000010 %
b0 $
0#
b0 "
b100001000010000000000000000010 !
$end
#5
1#
#10
b100001010010100000000000000010 !
b100001010010100000000000000010 %
0#
b100 "
b100 $
#15
1#
#20
b1000010100100000000100000 !
b1000010100100000000100000 %
0#
b1000 "
b1000 $
#25
1#
#30
b100001001010010000000000000001 !
b100001001010010000000000000001 %
0#
b1100 "
b1100 $
#35
1#
#40
0#
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
