# ChipCraft: The Art of Chip Design

This repository contains materials for the course: ["ChipCraft: The Art of Chip Design for Non-Experts"](https://mestcenter.org/training/chipcraft/), offered by the [National Micro-Electronics Security Training Center](https://mestcenter.org/) in partnership with [Efabless](https://efabless.com) and [Redwood EDA](https://redwoodeda.com).

Special thanks also to the [Tiny Tapeout](https://tinytapeout.com/) team and thousands of open-source contributors for making this experience possible.

## Course Materials

 - [Syllabus](https://docs.google.com/document/d/e/2PACX-1vT9sxLEmr5tBJa-iqrIkl3nRzpzeFxQqTq3HO2Ca641V6OKlTUJm3Xs8_QXYUcJNSR9KJfd8P1-gGXK/pub)
 - [Slides](https://docs.google.com/presentation/d/e/2PACX-1vS-X870FJyy7gevhSd2psd8hwL1_3W2rjy0-mIzEDr7QKOiMzueRHcI8IfzGTtL6wUN1MGgFsciAgce/pub?start=false&loop=false&delayms=3000)
 - [Nandgame](https://nandgame.com)
 - [Wokwi Starting Template for Tiny Tapeout](https://wokwi.com/projects/354858054593504257)
 - [Matt Venn's "Microchip Manufacturing - How computer chips get made!" Video](https://www.youtube.com/watch?v=aBDJQ9NYTEU)
 - Starting-point code for:
   - [Calculator](https://mest.makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fefabless%2Fchipcraft---mest-course%2Fmain%2Ftt_um_calc_shell.tlv)
   - [Calculator in Module 4](https://mest.makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fefabless%2Fchipcraft---mest-course%2Fmain%2Ftt_um_calc_module4.tlv)
   - [CPU](https://mest.makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fefabless%2Fchipcraft---mest-course%2Fmain%2Ftt_um_riscv_shell.tlv)
   - [Empty Template for Final Projects](https://mest.makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fefabless%2Fchipcraft---mest-course%2Fmain%2Ftt_um_empty_template.tlv)
   - [Reference designs, other starter templates, and past projects](./reference_designs/README.md)
 - [Reference solutions](https://mest.makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fefabless%2Fchipcraft---mest-course%2Fmain%2Freference_solutions.tlv) (Ctrl-Click for new tab)
 - Handouts
   - [Instructions for Programming Your FPGA and Taping Out Your ASIC](https://docs.google.com/document/d/e/2PACX-1vTCpb11-ZiFI2Xga6pHhZgTvN9GKuUFN9VTemRUJ-y3b5zR1dfbSRG_pTLokr0Cl9_lOpAwFZ21mowQ/pub)
   - [RISC-V Decode Tables](https://docs.google.com/presentation/d/e/2PACX-1vTAavhqbL1q3VkRy5IMeGo0KduYC4boXcRuPcFEBQUfoBmmJh05hM4l_Sonq_WtB742lvJWxooy-Rkt/pub?start=false&loop=false&delayms=3000)
   - [Human CPU Cards](https://docs.google.com/presentation/d/e/2PACX-1vTC-oWp7n1XpPzps6FyRAojMMI1YbHwFh8xmGP6xDu9fCBMn9WDAInwxt5RZGFFYC3SGwtXqMJb9m4J/pub?start=false&loop=false&delayms=3000)

## Communication

 - [Join/Open open-source-silicon.dev Slack workspace](https://join.slack.com/t/open-source-silicon/shared_invite/zt-2hyirm2ro-3Fme4Ua6CXDo89JEYHo5MQ) (use private class channel).
 - Contact instructors:
   - Steve Hoover: [LinkedIn](https://www.linkedin.com/in/steve-hoover-a44b607/), [email](mailto:steve.hoover@redwoodeda.com), [TL-Verilog Slack](https://join.slack.com/t/tl-verilog-users/shared_invite/zt-4fatipnr-dmDgkbzrCe0ZRLOOVm89gA)
   - Mohamed Kassem: [LinkedIn](https://www.linkedin.com/in/mkkassem), [email](mailto:mkk@efabless.com)

## Credits

 - [National Micro-Electronics Security Training Center](https://mestcenter.org/) Offers this and many other courses.
 - [Efabless](https://efabless.com): Delivers this course and the chipIgnite Shuttle program, which, in collaboration with Google and Skywater, provides low-cost silicon tapeouts.
 - [Tiny Tapeout](https://tinytapeout.com/): Enables an ultra-low-cost path to silicon leveraging the chipIgnite Shuttle program including the Wokwi-based design environment, build flows, and boards (designed by [Psychogenic Technologies](https://psychogenic.com/)) that are used in this course.
 - [Redwood EDA](https://redwoodeda.com): Provides course instruction, content, and the Makerchip platform for TL-Verilog-based design.
 - Hundreds of open-source contributors responsible for the open-source EDA tools and flows utilized in this course.
