
5. Printing statistics.

=== FPAddSub_a ===

   Number of wires:                 56
   Number of wire bits:            658
   Number of public wires:          30
   Number of public wire bits:     446
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     $add_32                         4
     $and_1                          4
     $eq_2                           6
     $logic_not_1                    2
     $logic_not_2                    2
     $lt_31                          1
     $mux_23                         2
     $mux_24                         1
     $mux_5                          1
     $mux_8                          1
     $not_32                         2
     $or_1                           3
     $pmux_1                        43
     $pmux_5                         1
     $reduce_and_8                   2
     $reduce_or_2                    2
     $reduce_or_23                   2
     $reduce_or_3                    2

=== FPAddSub_c ===

   Number of wires:                 32
   Number of wire bits:            350
   Number of public wires:          19
   Number of public wire bits:     337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     $add_9                          1
     $eq_2                           6
     $logic_not_1                    1
     $logic_not_2                    2
     $mux_9                          1
     $pmux_1                        62
     $pmux_4                         1
     $reduce_or_2                    2
     $reduce_or_3                    2
     $reduce_or_33                   1
     $reduce_or_7                    1
     $sub_9                          1

=== FPAddSub_d ===

   Number of wires:                 53
   Number of wire bits:            245
   Number of public wires:          28
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add_32                         1
     $add_9                          1
     $and_1                         11
     $logic_not_1                    1
     $mux_1                          2
     $mux_23                         1
     $mux_9                          1
     $not_1                          4
     $or_1                           9
     $reduce_and_8                   1
     $reduce_or_3                    1
     $reduce_or_8                    1
     $xor_1                          2

=== FPAddSub_single ===

   Number of wires:                 30
   Number of wire bits:            420
   Number of public wires:          30
   Number of public wire bits:     420
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $sdff_46                        1
     $sdff_55                        1
     $sdff_69                        1
     FPAddSub_a                      1
     FPAddSub_c                      1
     FPAddSub_d                      1
     FpAddSub_b                      1

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            343
   Number of public wires:          27
   Number of public wire bits:     343
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $sdff_21                        1
     $sdff_23                        1
     $sdff_32                        1
     $sdff_41                        1
     $sdff_58                        1
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add_6                          2
     $and_1                          1
     $mux_10                         1
     $or_1                           1
     $reduce_or_10                   1
     $xor_1                          1

=== FPMult_NormalizeModule ===

   Number of wires:                  9
   Number of wire bits:            119
   Number of public wires:           7
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sub_32                         2
     $sub_6                          1

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    2
     $mul_22                         1
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   1
     $reduce_or_5                    2

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux_11                         2
     $mux_6                          1

=== FpAddSub_b ===

   Number of wires:                 40
   Number of wire bits:            349
   Number of public wires:          12
   Number of public wire bits:     157
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add_33                         1
     $mux_1                          1
     $mux_33                         2
     $mux_5                         26
     $sub_33                         1
     $xor_1                          2

=== fp16_to_fp32 ===

   Number of wires:                 73
   Number of wire bits:            343
   Number of public wires:           5
   Number of public wire bits:      88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     $add_4                          1
     $add_8                          1
     $and_1                         32
     $and_23                         1
     $dlatch_4                       1
     $eq_5                           1
     $logic_not_15                   1
     $logic_not_5                    1
     $mux_23                         1
     $mux_31                         1
     $mux_4                         10
     $mux_8                          2
     $not_1                         12
     $reduce_or_2                    2
     $shl_23                         1
     $sub_32                         1
     $sub_8                          1

=== fp32_to_fp16 ===

   Number of wires:                 14
   Number of wire bits:            136
   Number of public wires:           3
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add_8                          2
     $eq_8                           1
     $ge_8                           1
     $le_8                           1
     $logic_and_1                    1
     $logic_not_31                   1
     $mux_1                          1
     $mux_10                         1
     $mux_15                         1
     $mux_5                          2
     $shr_11                         1
     $sub_8                          1

=== gemm_0_S00_AXI ===

   Number of wires:                172
   Number of wire bits:           3910
   Number of public wires:          73
   Number of public wire bits:    3799
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                146
     $and_1                          2
     $eq_4                          19
     $logic_and_1                   18
     $logic_not_4                    3
     $mux_1                         11
     $mux_4                          4
     $ne_2                           1
     $not_1                          6
     $pmux_1                         2
     $pmux_32                        1
     $pmux_4                         1
     $reduce_and_2                   1
     $reduce_and_3                  29
     $reduce_bool_2                  4
     $reduce_bool_3                  1
     $reduce_bool_4                  1
     $sdff_1                         3
     $sdffe_1                        5
     $sdffe_32                       1
     $sdffe_4                        1
     $sdffe_6                        2
     $sdffe_8                       29
     matmul_20x20_systolic           1

=== matmul_20x20_systolic ===

   Number of wires:                559
   Number of wire bits:          11109
   Number of public wires:         552
   Number of public wire bits:   11071
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add_32                         1
     $eq_8                           1
     $logic_not_8                    2
     $logic_or_1                     1
     $mux_1                          1
     $mux_16                        40
     $not_1                          1
     $sdff_1                         1
     $sdff_8                         1
     output_logic                    1
     systolic_data_setup             1
     systolic_pe_matrix              1

=== output_logic ===

   Number of wires:                542
   Number of wire bits:          39024
   Number of public wires:         434
   Number of public wire bits:   13192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $add_32                         1
     $add_8                          1
     $dffe_8                         1
     $eq_8                           1
     $ge_32                          1
     $mux_1                          6
     $mux_32                         4
     $mux_320                       80
     $mux_8                          5
     $ne_2                           1
     $ne_3                           1
     $not_1                          1
     $or_1                           1
     $reduce_and_2                   1
     $reduce_and_3                   1
     $reduce_bool_2                  1
     $reduce_bool_4                  1
     $reduce_bool_5                  1
     $sdffe_1                        2
     $sdffe_32                       1
     $sdffe_320                     20
     $sub_8                          1

=== processing_element ===

   Number of wires:                  8
   Number of wire bits:             98
   Number of public wires:           8
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdff_16                        2
     seq_mac                         1

=== qadd ===

   Number of wires:                  6
   Number of wire bits:            103
   Number of public wires:           6
   Number of public wire bits:     103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     FPAddSub_single                 1

=== qmult ===

   Number of wires:                  7
   Number of wire bits:             87
   Number of public wires:           7
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     FPMult_16                       1
     fp16_to_fp32                    1

=== seq_mac ===

   Number of wires:                 12
   Number of wire bits:            242
   Number of public wires:          12
   Number of public wire bits:     242
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $sdff_16                        2
     $sdff_32                        2
     fp32_to_fp16                    1
     qadd                            1
     qmult                           1

=== systolic_data_setup ===

   Number of wires:                676
   Number of wire bits:           8547
   Number of public wires:         444
   Number of public wire bits:    7535
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                660
     $add_32                         4
     $add_8                          2
     $and_16                        80
     $dffe_8                         2
     $eq_8                          40
     $ge_32                          4
     $ge_8                           2
     $logic_and_1                   42
     $logic_not_8                    1
     $logic_or_1                    42
     $lt_32                          2
     $mux_1                          2
     $mux_8                          4
     $not_1                         43
     $reduce_bool_2                  2
     $reduce_or_2                    2
     $sdff_16                      380
     $sdff_8                         2
     $sdffe_1                        2
     $sub_8                          2

=== systolic_pe_matrix ===

   Number of wires:               1246
   Number of wire bits:          20484
   Number of public wires:        1246
   Number of public wire bits:   20484
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                401
     $or_1                           1
     processing_element            400

=== design hierarchy ===

   gemm_0_S00_AXI                    1
     matmul_20x20_systolic           1
       output_logic                  1
       systolic_data_setup           1
       systolic_pe_matrix            1
         processing_element        400
           seq_mac                   1
             fp32_to_fp16            1
             qadd                    1
               FPAddSub_single       1
                 FPAddSub_a          1
                 FPAddSub_c          1
                 FPAddSub_d          1
                 FpAddSub_b          1
             qmult                   1
               FPMult_16             1
                 FPMult_ExecuteModule      1
                 FPMult_NormalizeModule      1
                 FPMult_PrepModule      1
                 FPMult_RoundModule      1
               fp16_to_fp32          1

   Number of wires:             169995
   Number of wire bits:         1591874
   Number of public wires:       95549
   Number of public wire bits:  1209281
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             143788
     $add_32                      2006
     $add_33                       400
     $add_4                        400
     $add_6                        800
     $add_8                       1203
     $add_9                        800
     $and_1                      20802
     $and_16                        80
     $and_23                       400
     $dffe_8                         3
     $dlatch_4                     400
     $eq_2                        4800
     $eq_4                          19
     $eq_5                         400
     $eq_8                         442
     $ge_32                          5
     $ge_8                         402
     $le_8                         400
     $logic_and_1                  460
     $logic_not_1                 2400
     $logic_not_15                 400
     $logic_not_2                 1600
     $logic_not_31                 400
     $logic_not_4                    3
     $logic_not_5                  400
     $logic_not_8                    3
     $logic_or_1                    43
     $lt_31                        400
     $lt_32                          2
     $mul_22                       400
     $mux_1                       1620
     $mux_10                       800
     $mux_11                       800
     $mux_15                       400
     $mux_16                        40
     $mux_23                      1600
     $mux_24                       400
     $mux_31                       400
     $mux_32                         4
     $mux_320                       80
     $mux_33                       800
     $mux_4                       4004
     $mux_5                      11600
     $mux_6                        400
     $mux_8                       1209
     $mux_9                        800
     $ne_2                           2
     $ne_3                           1
     $not_1                       6451
     $not_32                       800
     $or_1                        6402
     $pmux_1                     42002
     $pmux_32                        1
     $pmux_4                       401
     $pmux_5                       400
     $reduce_and_2                   2
     $reduce_and_3                  30
     $reduce_and_5                 800
     $reduce_and_8                1200
     $reduce_bool_2                  7
     $reduce_bool_3                  1
     $reduce_bool_4                  2
     $reduce_bool_5                  1
     $reduce_or_10                 800
     $reduce_or_2                 2402
     $reduce_or_23                 800
     $reduce_or_3                 2000
     $reduce_or_33                 400
     $reduce_or_5                  800
     $reduce_or_7                  400
     $reduce_or_8                  400
     $sdff_1                         4
     $sdff_16                     1980
     $sdff_21                      400
     $sdff_23                      400
     $sdff_32                     1200
     $sdff_41                      400
     $sdff_46                      400
     $sdff_55                      400
     $sdff_58                      400
     $sdff_69                      400
     $sdff_8                         3
     $sdffe_1                        9
     $sdffe_32                       2
     $sdffe_320                     20
     $sdffe_4                        1
     $sdffe_6                        2
     $sdffe_8                       29
     $shl_23                       400
     $shr_11                       400
     $sub_32                      1200
     $sub_33                       400
     $sub_6                        400
     $sub_8                        803
     $sub_9                        400
     $xor_1                       2000

