{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 01:08:52 2016 " "Info: Processing started: Wed Apr 13 01:08:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReflexCircuit -c ReflexCircuit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ReflexCircuit -c ReflexCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-behavioral " "Info: Found design unit 1: decoder_7seg-behavioral" {  } { { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/decoder_7seg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Info: Found entity 1: decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/decoder_7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinccounter_nbit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sinccounter_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SincCounter_nbit-behavioral " "Info: Found design unit 1: SincCounter_nbit-behavioral" {  } { { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/SincCounter_nbit.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SincCounter_nbit " "Info: Found entity 1: SincCounter_nbit" {  } { { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/SincCounter_nbit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flip_flop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_flip_flop-behavioral " "Info: Found design unit 1: T_flip_flop-behavioral" {  } { { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/T_flip_flop.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 T_flip_flop " "Info: Found entity 1: T_flip_flop" {  } { { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/T_flip_flop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reflexcircuit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reflexcircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReflexCircuit-behavioral " "Info: Found design unit 1: ReflexCircuit-behavioral" {  } { { "ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ReflexCircuit " "Info: Found entity 1: ReflexCircuit" {  } { { "ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinccounterbcd_nbit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sinccounterbcd_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SincCounterBCD_nbit-behavioral " "Info: Found design unit 1: SincCounterBCD_nbit-behavioral" {  } { { "SincCounterBCD_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/SincCounterBCD_nbit.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SincCounterBCD_nbit " "Info: Found entity 1: SincCounterBCD_nbit" {  } { { "SincCounterBCD_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/SincCounterBCD_nbit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screendriverbcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file screendriverbcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ScreenDriverBCD-behavioral " "Info: Found design unit 1: ScreenDriverBCD-behavioral" {  } { { "ScreenDriverBCD.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ScreenDriverBCD.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ScreenDriverBCD " "Info: Found entity 1: ScreenDriverBCD" {  } { { "ScreenDriverBCD.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ScreenDriverBCD.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-behavioral " "Info: Found design unit 1: Control-behavioral" {  } { { "Control.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/Control.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Info: Found entity 1: Control" {  } { { "Control.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/Control.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReflexCircuit " "Info: Elaborating entity \"ReflexCircuit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SincCounterBCD_nbit SincCounterBCD_nbit:count " "Info: Elaborating entity \"SincCounterBCD_nbit\" for hierarchy \"SincCounterBCD_nbit:count\"" {  } { { "ReflexCircuit.vhd" "count" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SincCounter_nbit SincCounterBCD_nbit:count\|SincCounter_nbit:\\gen_add:0:gen01:S1 " "Info: Elaborating entity \"SincCounter_nbit\" for hierarchy \"SincCounterBCD_nbit:count\|SincCounter_nbit:\\gen_add:0:gen01:S1\"" {  } { { "SincCounterBCD_nbit.vhd" "\\gen_add:0:gen01:S1" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/SincCounterBCD_nbit.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_flip_flop SincCounterBCD_nbit:count\|SincCounter_nbit:\\gen_add:0:gen01:S1\|T_flip_flop:\\gen_add:0:gen01:T0 " "Info: Elaborating entity \"T_flip_flop\" for hierarchy \"SincCounterBCD_nbit:count\|SincCounter_nbit:\\gen_add:0:gen01:S1\|T_flip_flop:\\gen_add:0:gen01:T0\"" {  } { { "SincCounter_nbit.vhd" "\\gen_add:0:gen01:T0" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/SincCounter_nbit.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScreenDriverBCD ScreenDriverBCD:screen " "Info: Elaborating entity \"ScreenDriverBCD\" for hierarchy \"ScreenDriverBCD:screen\"" {  } { { "ReflexCircuit.vhd" "screen" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg ScreenDriverBCD:screen\|decoder_7seg:\\gen01:1:dec01 " "Info: Elaborating entity \"decoder_7seg\" for hierarchy \"ScreenDriverBCD:screen\|decoder_7seg:\\gen01:1:dec01\"" {  } { { "ScreenDriverBCD.vhd" "\\gen01:1:dec01" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ScreenDriverBCD.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:cu " "Info: Elaborating entity \"Control\" for hierarchy \"Control:cu\"" {  } { { "ReflexCircuit.vhd" "cu" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn_ff Control.vhd(39) " "Warning (10492): VHDL Process Statement warning at Control.vhd(39): signal \"resetn_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/Control.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[1\] GND " "Warning (13410): Pin \"ledr\[1\]\" is stuck at GND" {  } { { "ReflexCircuit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/ReflexCircuit/ReflexCircuit.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Info: Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Info: Implemented 30 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Info: Implemented 96 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 01:08:54 2016 " "Info: Processing ended: Wed Apr 13 01:08:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
