-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

-- DATE "11/26/2017 22:15:51"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	FluxoDeDados IS
    PORT (
	CLK : IN std_logic;
	RST_PC : IN std_logic;
	mux_PC : IN std_logic;
	Mux_RtRd : IN std_logic;
	habEscritaReg : IN std_logic;
	mux_RtIm : IN std_logic;
	ULAOPer : IN std_logic_vector(1 DOWNTO 0);
	mux_ULAMem : IN std_logic;
	BEQ : IN std_logic;
	habLeituraMEM : IN std_logic;
	habEscritaMEM : IN std_logic;
	enderecoDisplay : IN std_logic_vector(31 DOWNTO 0);
	habEscritaDisplay : OUT std_logic;
	PCdisplay : OUT std_logic_vector(31 DOWNTO 0);
	OpCode : OUT std_logic_vector(5 DOWNTO 0)
	);
END FluxoDeDados;

-- Design Ports Information
-- habEscritaDisplay	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[2]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[3]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[7]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[8]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[9]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[10]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[11]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[13]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[14]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[15]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[16]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[17]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[18]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[19]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[20]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[21]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[22]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[23]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[24]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[25]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[26]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[27]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[28]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[29]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[30]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCdisplay[31]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OpCode[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OpCode[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OpCode[2]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OpCode[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OpCode[4]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- OpCode[5]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[0]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[1]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[2]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[4]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[6]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[7]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[8]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[9]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[10]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[11]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[12]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[13]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[14]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[15]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[16]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[17]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[18]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[19]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[20]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[21]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[22]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[23]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[24]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[25]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[26]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[27]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[28]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[29]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[30]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoDisplay[31]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RST_PC	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_PC	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOPer[1]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ULAOPer[0]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_RtIm	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BEQ	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- habLeituraMEM	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_ULAMem	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Mux_RtRd	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- habEscritaReg	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- habEscritaMEM	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF FluxoDeDados IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_RST_PC : std_logic;
SIGNAL ww_mux_PC : std_logic;
SIGNAL ww_Mux_RtRd : std_logic;
SIGNAL ww_habEscritaReg : std_logic;
SIGNAL ww_mux_RtIm : std_logic;
SIGNAL ww_ULAOPer : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_mux_ULAMem : std_logic;
SIGNAL ww_BEQ : std_logic;
SIGNAL ww_habLeituraMEM : std_logic;
SIGNAL ww_habEscritaMEM : std_logic;
SIGNAL ww_enderecoDisplay : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_habEscritaDisplay : std_logic;
SIGNAL ww_PCdisplay : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_OpCode : std_logic_vector(5 DOWNTO 0);
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \RST_PC~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \habEscritaDisplay~output_o\ : std_logic;
SIGNAL \PCdisplay[0]~output_o\ : std_logic;
SIGNAL \PCdisplay[1]~output_o\ : std_logic;
SIGNAL \PCdisplay[2]~output_o\ : std_logic;
SIGNAL \PCdisplay[3]~output_o\ : std_logic;
SIGNAL \PCdisplay[4]~output_o\ : std_logic;
SIGNAL \PCdisplay[5]~output_o\ : std_logic;
SIGNAL \PCdisplay[6]~output_o\ : std_logic;
SIGNAL \PCdisplay[7]~output_o\ : std_logic;
SIGNAL \PCdisplay[8]~output_o\ : std_logic;
SIGNAL \PCdisplay[9]~output_o\ : std_logic;
SIGNAL \PCdisplay[10]~output_o\ : std_logic;
SIGNAL \PCdisplay[11]~output_o\ : std_logic;
SIGNAL \PCdisplay[12]~output_o\ : std_logic;
SIGNAL \PCdisplay[13]~output_o\ : std_logic;
SIGNAL \PCdisplay[14]~output_o\ : std_logic;
SIGNAL \PCdisplay[15]~output_o\ : std_logic;
SIGNAL \PCdisplay[16]~output_o\ : std_logic;
SIGNAL \PCdisplay[17]~output_o\ : std_logic;
SIGNAL \PCdisplay[18]~output_o\ : std_logic;
SIGNAL \PCdisplay[19]~output_o\ : std_logic;
SIGNAL \PCdisplay[20]~output_o\ : std_logic;
SIGNAL \PCdisplay[21]~output_o\ : std_logic;
SIGNAL \PCdisplay[22]~output_o\ : std_logic;
SIGNAL \PCdisplay[23]~output_o\ : std_logic;
SIGNAL \PCdisplay[24]~output_o\ : std_logic;
SIGNAL \PCdisplay[25]~output_o\ : std_logic;
SIGNAL \PCdisplay[26]~output_o\ : std_logic;
SIGNAL \PCdisplay[27]~output_o\ : std_logic;
SIGNAL \PCdisplay[28]~output_o\ : std_logic;
SIGNAL \PCdisplay[29]~output_o\ : std_logic;
SIGNAL \PCdisplay[30]~output_o\ : std_logic;
SIGNAL \PCdisplay[31]~output_o\ : std_logic;
SIGNAL \OpCode[0]~output_o\ : std_logic;
SIGNAL \OpCode[1]~output_o\ : std_logic;
SIGNAL \OpCode[2]~output_o\ : std_logic;
SIGNAL \OpCode[3]~output_o\ : std_logic;
SIGNAL \OpCode[4]~output_o\ : std_logic;
SIGNAL \OpCode[5]~output_o\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \CLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \add4toPC|X[2]~1\ : std_logic;
SIGNAL \add4toPC|X[3]~2_combout\ : std_logic;
SIGNAL \add4toPC|X[3]~3\ : std_logic;
SIGNAL \add4toPC|X[4]~5\ : std_logic;
SIGNAL \add4toPC|X[5]~6_combout\ : std_logic;
SIGNAL \BEQ~input_o\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[104]~feeder_combout\ : std_logic;
SIGNAL \add4toPC|X[5]~7\ : std_logic;
SIGNAL \add4toPC|X[6]~8_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[75]~37\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[76]~38_combout\ : std_logic;
SIGNAL \MuxProxPC|X[6]~60_combout\ : std_logic;
SIGNAL \PC|DOUT[6]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \RST_PC~input_o\ : std_logic;
SIGNAL \RST_PC~inputclkctrl_outclk\ : std_logic;
SIGNAL \mux_PC~input_o\ : std_logic;
SIGNAL \PC|DOUT[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[72]~31\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[73]~33\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[74]~35\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[75]~36_combout\ : std_logic;
SIGNAL \MuxProxPC|X[5]~59_combout\ : std_logic;
SIGNAL \PC|DOUT[5]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[74]~34_combout\ : std_logic;
SIGNAL \add4toPC|X[4]~4_combout\ : std_logic;
SIGNAL \MuxProxPC|X[4]~58_combout\ : std_logic;
SIGNAL \PC|DOUT[4]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[73]~32_combout\ : std_logic;
SIGNAL \MuxProxPC|X[3]~57_combout\ : std_logic;
SIGNAL \PC|DOUT[3]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \UC_ULA|ULActrl~1_combout\ : std_logic;
SIGNAL \ULAOPer[0]~input_o\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \UC_ULA|ULActrl[1]~0_combout\ : std_logic;
SIGNAL \ULAOPer[1]~input_o\ : std_logic;
SIGNAL \UC_ULA|ULActrl~2_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \Banco_Regis|Equal0~0_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \Banco_Regis|Equal1~0_combout\ : std_logic;
SIGNAL \Registrador_pipeline2|DOUT[4]~feeder_combout\ : std_logic;
SIGNAL \Mux_RtRd~input_o\ : std_logic;
SIGNAL \muxRt_Rd|X[4]~4_combout\ : std_logic;
SIGNAL \Registrador_pipeline2|DOUT[1]~feeder_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \Registrador_pipeline2|DOUT[22]~feeder_combout\ : std_logic;
SIGNAL \muxRt_Rd|X[1]~1_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[1]~feeder_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \Registrador_pipeline2|DOUT[24]~feeder_combout\ : std_logic;
SIGNAL \Registrador_pipeline2|DOUT[3]~feeder_combout\ : std_logic;
SIGNAL \muxRt_Rd|X[3]~3_combout\ : std_logic;
SIGNAL \Registrador_pipeline2|DOUT[2]~feeder_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \Registrador_pipeline2|DOUT[23]~feeder_combout\ : std_logic;
SIGNAL \muxRt_Rd|X[2]~2_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[2]~feeder_combout\ : std_logic;
SIGNAL \Registrador_pipeline2|DOUT[0]~feeder_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \muxRt_Rd|X[0]~0_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[0]~feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2368_combout\ : std_logic;
SIGNAL \habEscritaReg~input_o\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[106]~feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2369_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~933_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2370_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2371_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~677_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1169_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2372_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2373_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1061_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1170_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~581feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2362_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2363_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~581_q\ : std_logic;
SIGNAL \Banco_Regis|registers~709feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2360_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2361_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~709_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1166_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2358_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2359_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~837_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2364_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2365_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~965_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1167_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2350_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2351_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~901_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2356_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2357_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1029_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2352_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2353_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~773_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2354_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2355_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~645_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1164_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1165_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1168_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2344_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2345_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~869_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2346_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2347_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~613_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1162_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2348_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2349_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~997_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2342_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2343_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~741_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1163_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1171_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~293feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2366_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2377_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~293_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2374_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~261_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2375_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~229_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2376_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~197_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1172_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1173_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2387_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~485_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2388_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~453_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1179_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2389_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~549_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2386_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~517_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1180_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2378_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~357_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2381_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~421_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2379_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~389_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2380_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~325_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1174_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1175_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2382_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~101_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2385_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~165_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2383_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~133_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2384_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~69_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1176_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1177_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1178_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1181_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[31]~2_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[36]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[73]~feeder_combout\ : std_logic;
SIGNAL \habEscritaMEM~input_o\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[102]~feeder_combout\ : std_logic;
SIGNAL \mux_ULAMem~input_o\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[69]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[52]~feeder_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \Registrador_pipeline2|DOUT[18]~feeder_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[13]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[27]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \mux_RtIm~input_o\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[60]~feeder_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[11]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~38_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~39_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~40_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~41_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~904_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1032_q\ : std_logic;
SIGNAL \Banco_Regis|registers~776feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2367_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~776_q\ : std_logic;
SIGNAL \Banco_Regis|registers~648feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~648_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1749_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1750_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~936_q\ : std_logic;
SIGNAL \Banco_Regis|registers~680_q\ : std_logic;
SIGNAL \Banco_Regis|registers~808feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~808_q\ : std_logic;
SIGNAL \Banco_Regis|registers~552feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~552_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1746_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1747_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~968_q\ : std_logic;
SIGNAL \Banco_Regis|registers~840_q\ : std_logic;
SIGNAL \Banco_Regis|registers~584_q\ : std_logic;
SIGNAL \Banco_Regis|registers~712_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1744_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1745_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1748_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~744_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1000_q\ : std_logic;
SIGNAL \Banco_Regis|registers~616_q\ : std_logic;
SIGNAL \Banco_Regis|registers~872_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1742_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1743_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1751_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~456_q\ : std_logic;
SIGNAL \Banco_Regis|registers~424_q\ : std_logic;
SIGNAL \Banco_Regis|registers~488_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1759_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~520feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~520_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1760_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~72feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~72_q\ : std_logic;
SIGNAL \Banco_Regis|registers~40feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~40_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1756_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~136_q\ : std_logic;
SIGNAL \Banco_Regis|registers~104_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1757_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~264_q\ : std_logic;
SIGNAL \Banco_Regis|registers~200_q\ : std_logic;
SIGNAL \Banco_Regis|registers~168_q\ : std_logic;
SIGNAL \Banco_Regis|registers~232_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1754_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1755_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1758_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~360_q\ : std_logic;
SIGNAL \Banco_Regis|registers~296_q\ : std_logic;
SIGNAL \Banco_Regis|registers~328_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1752_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1753_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1761_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[2]~31_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[7]~feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~521feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~521_q\ : std_logic;
SIGNAL \Banco_Regis|registers~489_q\ : std_logic;
SIGNAL \Banco_Regis|registers~425_q\ : std_logic;
SIGNAL \Banco_Regis|registers~457_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1739_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1740_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~169_q\ : std_logic;
SIGNAL \Banco_Regis|registers~201_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1732_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~233_q\ : std_logic;
SIGNAL \Banco_Regis|registers~265_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1733_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~137feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~137_q\ : std_logic;
SIGNAL \Banco_Regis|registers~41_q\ : std_logic;
SIGNAL \Banco_Regis|registers~105_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1736_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~73feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~73_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1737_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~393_q\ : std_logic;
SIGNAL \Banco_Regis|registers~329_q\ : std_logic;
SIGNAL \Banco_Regis|registers~297_q\ : std_logic;
SIGNAL \Banco_Regis|registers~361_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1734_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1735_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1738_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1741_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~777_q\ : std_logic;
SIGNAL \Banco_Regis|registers~649_q\ : std_logic;
SIGNAL \Banco_Regis|registers~905_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1729_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1730_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~713_q\ : std_logic;
SIGNAL \Banco_Regis|registers~969_q\ : std_logic;
SIGNAL \Banco_Regis|registers~585_q\ : std_logic;
SIGNAL \Banco_Regis|registers~841_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1722_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1723_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1001_q\ : std_logic;
SIGNAL \Banco_Regis|registers~873_q\ : std_logic;
SIGNAL \Banco_Regis|registers~617_q\ : std_logic;
SIGNAL \Banco_Regis|registers~745_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1724_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1725_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~937_q\ : std_logic;
SIGNAL \Banco_Regis|registers~809_q\ : std_logic;
SIGNAL \Banco_Regis|registers~553_q\ : std_logic;
SIGNAL \Banco_Regis|registers~681_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1726_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1727_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1728_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1731_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[3]~30_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[8]~feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~458_q\ : std_logic;
SIGNAL \Banco_Regis|registers~522_q\ : std_logic;
SIGNAL \Banco_Regis|registers~426_q\ : std_logic;
SIGNAL \Banco_Regis|registers~490_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1719_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1720_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~42_q\ : std_logic;
SIGNAL \Banco_Regis|registers~74_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1716_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~106feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~106_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1717_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~266_q\ : std_logic;
SIGNAL \Banco_Regis|registers~202_q\ : std_logic;
SIGNAL \Banco_Regis|registers~170_q\ : std_logic;
SIGNAL \Banco_Regis|registers~234_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1714_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1715_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1718_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2392_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~394_q\ : std_logic;
SIGNAL \Banco_Regis|registers~362_q\ : std_logic;
SIGNAL \Banco_Regis|registers~298_q\ : std_logic;
SIGNAL \Banco_Regis|registers~330_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1712_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1713_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1721_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~906_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1034_q\ : std_logic;
SIGNAL \Banco_Regis|registers~778feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~778_q\ : std_logic;
SIGNAL \Banco_Regis|registers~650_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1709_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1710_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~970_q\ : std_logic;
SIGNAL \Banco_Regis|registers~842_q\ : std_logic;
SIGNAL \Banco_Regis|registers~586feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~586_q\ : std_logic;
SIGNAL \Banco_Regis|registers~714_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1704_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1705_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~938_q\ : std_logic;
SIGNAL \Banco_Regis|registers~554_q\ : std_logic;
SIGNAL \Banco_Regis|registers~810_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1706_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~682_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1707_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1708_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~746_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1002_q\ : std_logic;
SIGNAL \Banco_Regis|registers~874_q\ : std_logic;
SIGNAL \Banco_Regis|registers~618_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1702_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1703_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1711_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[4]~29_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[9]~feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~491_q\ : std_logic;
SIGNAL \Banco_Regis|registers~459_q\ : std_logic;
SIGNAL \Banco_Regis|registers~427_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1699_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1700_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~235_q\ : std_logic;
SIGNAL \Banco_Regis|registers~267_q\ : std_logic;
SIGNAL \Banco_Regis|registers~171_q\ : std_logic;
SIGNAL \Banco_Regis|registers~203_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1692_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1693_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~395_q\ : std_logic;
SIGNAL \Banco_Regis|registers~331_q\ : std_logic;
SIGNAL \Banco_Regis|registers~299_q\ : std_logic;
SIGNAL \Banco_Regis|registers~363_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1694_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1695_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~139_q\ : std_logic;
SIGNAL \Banco_Regis|registers~75_q\ : std_logic;
SIGNAL \Banco_Regis|registers~43_q\ : std_logic;
SIGNAL \Banco_Regis|registers~107_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1696_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1697_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1698_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1701_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~715_q\ : std_logic;
SIGNAL \Banco_Regis|registers~971_q\ : std_logic;
SIGNAL \Banco_Regis|registers~587_q\ : std_logic;
SIGNAL \Banco_Regis|registers~843_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1682_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1683_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~939_q\ : std_logic;
SIGNAL \Banco_Regis|registers~811_q\ : std_logic;
SIGNAL \Banco_Regis|registers~555_q\ : std_logic;
SIGNAL \Banco_Regis|registers~683_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1686_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1687_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1003_q\ : std_logic;
SIGNAL \Banco_Regis|registers~875_q\ : std_logic;
SIGNAL \Banco_Regis|registers~619_q\ : std_logic;
SIGNAL \Banco_Regis|registers~747_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1684_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1685_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1688_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~779_q\ : std_logic;
SIGNAL \Banco_Regis|registers~651_q\ : std_logic;
SIGNAL \Banco_Regis|registers~907_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1689_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1035_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1690_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1691_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[5]~28_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[10]~feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~237_q\ : std_logic;
SIGNAL \Banco_Regis|registers~269_q\ : std_logic;
SIGNAL \Banco_Regis|registers~173_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1652_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1653_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~525_q\ : std_logic;
SIGNAL \Banco_Regis|registers~493_q\ : std_logic;
SIGNAL \Banco_Regis|registers~461_q\ : std_logic;
SIGNAL \Banco_Regis|registers~429_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1659_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1660_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~141feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~141_q\ : std_logic;
SIGNAL \Banco_Regis|registers~77feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~77_q\ : std_logic;
SIGNAL \Banco_Regis|registers~45_q\ : std_logic;
SIGNAL \Banco_Regis|registers~109_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1656_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1657_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~301_q\ : std_logic;
SIGNAL \Banco_Regis|registers~365_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1654_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~397feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~397_q\ : std_logic;
SIGNAL \Banco_Regis|registers~333_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1655_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1658_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1661_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~653_q\ : std_logic;
SIGNAL \Banco_Regis|registers~909_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1649_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1037_q\ : std_logic;
SIGNAL \Banco_Regis|registers~781_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1650_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~589_q\ : std_logic;
SIGNAL \Banco_Regis|registers~845_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1642_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~973_q\ : std_logic;
SIGNAL \Banco_Regis|registers~717_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1643_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~941_q\ : std_logic;
SIGNAL \Banco_Regis|registers~557_q\ : std_logic;
SIGNAL \Banco_Regis|registers~685_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1646_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~813_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1647_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1005_q\ : std_logic;
SIGNAL \Banco_Regis|registers~877_q\ : std_logic;
SIGNAL \Banco_Regis|registers~621_q\ : std_logic;
SIGNAL \Banco_Regis|registers~749_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1644_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1645_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1648_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1651_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[7]~26_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~783_q\ : std_logic;
SIGNAL \Banco_Regis|registers~655_q\ : std_logic;
SIGNAL \Banco_Regis|registers~911_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1609_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1610_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~719_q\ : std_logic;
SIGNAL \Banco_Regis|registers~975_q\ : std_logic;
SIGNAL \Banco_Regis|registers~591_q\ : std_logic;
SIGNAL \Banco_Regis|registers~847_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1602_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1603_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~943_q\ : std_logic;
SIGNAL \Banco_Regis|registers~815_q\ : std_logic;
SIGNAL \Banco_Regis|registers~559_q\ : std_logic;
SIGNAL \Banco_Regis|registers~687_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1606_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1607_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1007_q\ : std_logic;
SIGNAL \Banco_Regis|registers~879_q\ : std_logic;
SIGNAL \Banco_Regis|registers~623_q\ : std_logic;
SIGNAL \Banco_Regis|registers~751_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1604_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1605_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1608_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1611_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~527feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~527_q\ : std_logic;
SIGNAL \Banco_Regis|registers~495_q\ : std_logic;
SIGNAL \Banco_Regis|registers~431_q\ : std_logic;
SIGNAL \Banco_Regis|registers~463_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1619_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1620_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~239_q\ : std_logic;
SIGNAL \Banco_Regis|registers~271_q\ : std_logic;
SIGNAL \Banco_Regis|registers~175_q\ : std_logic;
SIGNAL \Banco_Regis|registers~207_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1612_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1613_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~399_q\ : std_logic;
SIGNAL \Banco_Regis|registers~335_q\ : std_logic;
SIGNAL \Banco_Regis|registers~303_q\ : std_logic;
SIGNAL \Banco_Regis|registers~367_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1614_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1615_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~143_q\ : std_logic;
SIGNAL \Banco_Regis|registers~79_q\ : std_logic;
SIGNAL \Banco_Regis|registers~47_q\ : std_logic;
SIGNAL \Banco_Regis|registers~111_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1616_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1617_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1618_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1621_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[9]~24_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[14]~feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~912_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1040_q\ : std_logic;
SIGNAL \Banco_Regis|registers~656_q\ : std_logic;
SIGNAL \Banco_Regis|registers~784_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1589_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1590_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~752_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1008_q\ : std_logic;
SIGNAL \Banco_Regis|registers~624_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1582_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1583_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~976_q\ : std_logic;
SIGNAL \Banco_Regis|registers~848_q\ : std_logic;
SIGNAL \Banco_Regis|registers~592_q\ : std_logic;
SIGNAL \Banco_Regis|registers~720_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1584_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1585_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~944_q\ : std_logic;
SIGNAL \Banco_Regis|registers~688_q\ : std_logic;
SIGNAL \Banco_Regis|registers~560_q\ : std_logic;
SIGNAL \Banco_Regis|registers~816_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1586_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1587_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1588_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1591_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~368_q\ : std_logic;
SIGNAL \Banco_Regis|registers~400_q\ : std_logic;
SIGNAL \Banco_Regis|registers~304_q\ : std_logic;
SIGNAL \Banco_Regis|registers~336_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1592_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1593_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~464_q\ : std_logic;
SIGNAL \Banco_Regis|registers~528_q\ : std_logic;
SIGNAL \Banco_Regis|registers~432_q\ : std_logic;
SIGNAL \Banco_Regis|registers~496_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1599_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1600_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~176_q\ : std_logic;
SIGNAL \Banco_Regis|registers~240_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1594_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~272_q\ : std_logic;
SIGNAL \Banco_Regis|registers~208_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1595_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~144_q\ : std_logic;
SIGNAL \Banco_Regis|registers~112_q\ : std_logic;
SIGNAL \Banco_Regis|registers~48_q\ : std_logic;
SIGNAL \Banco_Regis|registers~80_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1596_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1597_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1598_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1601_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[10]~23_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[15]~feeder_combout\ : std_logic;
SIGNAL \UC_ULA|ULActrl[2]~3_combout\ : std_logic;
SIGNAL \UC_ULA|ULActrl[2]~4_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[44]~feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~754_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1010_q\ : std_logic;
SIGNAL \Banco_Regis|registers~882_q\ : std_logic;
SIGNAL \Banco_Regis|registers~626_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1542_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1543_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~914_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1042_q\ : std_logic;
SIGNAL \Banco_Regis|registers~786feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~786_q\ : std_logic;
SIGNAL \Banco_Regis|registers~658_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1549_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1550_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~946_q\ : std_logic;
SIGNAL \Banco_Regis|registers~690_q\ : std_logic;
SIGNAL \Banco_Regis|registers~562feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~562_q\ : std_logic;
SIGNAL \Banco_Regis|registers~818_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1546_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1547_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~594_q\ : std_logic;
SIGNAL \Banco_Regis|registers~722_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1544_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~850_q\ : std_logic;
SIGNAL \Banco_Regis|registers~978_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1545_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1548_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1551_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~434_q\ : std_logic;
SIGNAL \Banco_Regis|registers~498_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1559_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~530_q\ : std_logic;
SIGNAL \Banco_Regis|registers~466_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1560_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~370_q\ : std_logic;
SIGNAL \Banco_Regis|registers~306feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~306_q\ : std_logic;
SIGNAL \Banco_Regis|registers~338_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1552_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1553_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~146_q\ : std_logic;
SIGNAL \Banco_Regis|registers~114_q\ : std_logic;
SIGNAL \Banco_Regis|registers~50_q\ : std_logic;
SIGNAL \Banco_Regis|registers~82feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~82_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1556_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1557_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~274_q\ : std_logic;
SIGNAL \Banco_Regis|registers~210_q\ : std_logic;
SIGNAL \Banco_Regis|registers~178feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~178_q\ : std_logic;
SIGNAL \Banco_Regis|registers~242feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~242_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1554_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1555_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1558_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1561_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[12]~21_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[17]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[48]~feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~472_q\ : std_logic;
SIGNAL \Banco_Regis|registers~440_q\ : std_logic;
SIGNAL \Banco_Regis|registers~504_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1439_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1440_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~280_q\ : std_logic;
SIGNAL \Banco_Regis|registers~216_q\ : std_logic;
SIGNAL \Banco_Regis|registers~184_q\ : std_logic;
SIGNAL \Banco_Regis|registers~248_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1434_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1435_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~56_q\ : std_logic;
SIGNAL \Banco_Regis|registers~88_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1436_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~152_q\ : std_logic;
SIGNAL \Banco_Regis|registers~120_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1437_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1438_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~376_q\ : std_logic;
SIGNAL \Banco_Regis|registers~408_q\ : std_logic;
SIGNAL \Banco_Regis|registers~312_q\ : std_logic;
SIGNAL \Banco_Regis|registers~344_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1432_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1433_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1441_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~920feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~920_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1048_q\ : std_logic;
SIGNAL \Banco_Regis|registers~664_q\ : std_logic;
SIGNAL \Banco_Regis|registers~792_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1429_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1430_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~760_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1016_q\ : std_logic;
SIGNAL \Banco_Regis|registers~632_q\ : std_logic;
SIGNAL \Banco_Regis|registers~888_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1422_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1423_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~984_q\ : std_logic;
SIGNAL \Banco_Regis|registers~856_q\ : std_logic;
SIGNAL \Banco_Regis|registers~600_q\ : std_logic;
SIGNAL \Banco_Regis|registers~728_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1424_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1425_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~952_q\ : std_logic;
SIGNAL \Banco_Regis|registers~696_q\ : std_logic;
SIGNAL \Banco_Regis|registers~568_q\ : std_logic;
SIGNAL \Banco_Regis|registers~824_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1426_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1427_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1428_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1431_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[18]~15_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[23]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[47]~feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~468_q\ : std_logic;
SIGNAL \Banco_Regis|registers~532feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~532_q\ : std_logic;
SIGNAL \Banco_Regis|registers~436_q\ : std_logic;
SIGNAL \Banco_Regis|registers~500_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1519_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1520_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~308_q\ : std_logic;
SIGNAL \Banco_Regis|registers~340_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1512_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~404_q\ : std_logic;
SIGNAL \Banco_Regis|registers~372_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1513_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~116feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~116_q\ : std_logic;
SIGNAL \Banco_Regis|registers~52feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~52_q\ : std_logic;
SIGNAL \Banco_Regis|registers~84_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1516_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1517_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~276_q\ : std_logic;
SIGNAL \Banco_Regis|registers~212_q\ : std_logic;
SIGNAL \Banco_Regis|registers~244feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~244_q\ : std_logic;
SIGNAL \Banco_Regis|registers~180_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1514_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1515_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1518_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1521_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~916_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1044_q\ : std_logic;
SIGNAL \Banco_Regis|registers~660_q\ : std_logic;
SIGNAL \Banco_Regis|registers~788_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1509_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1510_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~756_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1012_q\ : std_logic;
SIGNAL \Banco_Regis|registers~884_q\ : std_logic;
SIGNAL \Banco_Regis|registers~628_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1502_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1503_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~596_q\ : std_logic;
SIGNAL \Banco_Regis|registers~724_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1504_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~980_q\ : std_logic;
SIGNAL \Banco_Regis|registers~852_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1505_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~948_q\ : std_logic;
SIGNAL \Banco_Regis|registers~564_q\ : std_logic;
SIGNAL \Banco_Regis|registers~820_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1506_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~692_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1507_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1508_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1511_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[14]~19_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~789_q\ : std_logic;
SIGNAL \Banco_Regis|registers~661_q\ : std_logic;
SIGNAL \Banco_Regis|registers~917_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1489_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1045_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1490_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~725_q\ : std_logic;
SIGNAL \Banco_Regis|registers~597_q\ : std_logic;
SIGNAL \Banco_Regis|registers~853_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1482_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1483_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~629_q\ : std_logic;
SIGNAL \Banco_Regis|registers~757_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1484_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~885_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1013_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1485_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~821_q\ : std_logic;
SIGNAL \Banco_Regis|registers~949_q\ : std_logic;
SIGNAL \Banco_Regis|registers~565_q\ : std_logic;
SIGNAL \Banco_Regis|registers~693_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1486_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1487_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1488_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1491_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~533feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~533_q\ : std_logic;
SIGNAL \Banco_Regis|registers~501_q\ : std_logic;
SIGNAL \Banco_Regis|registers~469_q\ : std_logic;
SIGNAL \Banco_Regis|registers~437_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1499_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1500_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~181_q\ : std_logic;
SIGNAL \Banco_Regis|registers~213_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1492_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~245feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~245_q\ : std_logic;
SIGNAL \Banco_Regis|registers~277_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1493_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~149_q\ : std_logic;
SIGNAL \Banco_Regis|registers~85_q\ : std_logic;
SIGNAL \Banco_Regis|registers~53_q\ : std_logic;
SIGNAL \Banco_Regis|registers~117_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1496_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1497_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~309_q\ : std_logic;
SIGNAL \Banco_Regis|registers~373_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1494_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~405_q\ : std_logic;
SIGNAL \Banco_Regis|registers~341_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1495_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1498_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1501_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[15]~18_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[20]~feeder_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[21]~feeder_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[27]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[56]~feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~537_q\ : std_logic;
SIGNAL \Banco_Regis|registers~505_q\ : std_logic;
SIGNAL \Banco_Regis|registers~441_q\ : std_logic;
SIGNAL \Banco_Regis|registers~473_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1419_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1420_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~249_q\ : std_logic;
SIGNAL \Banco_Regis|registers~281_q\ : std_logic;
SIGNAL \Banco_Regis|registers~185_q\ : std_logic;
SIGNAL \Banco_Regis|registers~217_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1412_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1413_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~345feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~345_q\ : std_logic;
SIGNAL \Banco_Regis|registers~313_q\ : std_logic;
SIGNAL \Banco_Regis|registers~377_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1414_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~409_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1415_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~153_q\ : std_logic;
SIGNAL \Banco_Regis|registers~89_q\ : std_logic;
SIGNAL \Banco_Regis|registers~57_q\ : std_logic;
SIGNAL \Banco_Regis|registers~121_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1416_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1417_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1418_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1421_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~665_q\ : std_logic;
SIGNAL \Banco_Regis|registers~921_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1409_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~793_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1410_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~729_q\ : std_logic;
SIGNAL \Banco_Regis|registers~985_q\ : std_logic;
SIGNAL \Banco_Regis|registers~601_q\ : std_logic;
SIGNAL \Banco_Regis|registers~857_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1402_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1403_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1017_q\ : std_logic;
SIGNAL \Banco_Regis|registers~889_q\ : std_logic;
SIGNAL \Banco_Regis|registers~633_q\ : std_logic;
SIGNAL \Banco_Regis|registers~761_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1404_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1405_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~953_q\ : std_logic;
SIGNAL \Banco_Regis|registers~825_q\ : std_logic;
SIGNAL \Banco_Regis|registers~569_q\ : std_logic;
SIGNAL \Banco_Regis|registers~697_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1406_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1407_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1408_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1411_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[19]~14_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[24]~feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~58_q\ : std_logic;
SIGNAL \Banco_Regis|registers~90_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1396_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~154_q\ : std_logic;
SIGNAL \Banco_Regis|registers~122_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1397_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~282_q\ : std_logic;
SIGNAL \Banco_Regis|registers~218_q\ : std_logic;
SIGNAL \Banco_Regis|registers~186_q\ : std_logic;
SIGNAL \Banco_Regis|registers~250_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1394_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1395_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1398_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~442_q\ : std_logic;
SIGNAL \Banco_Regis|registers~506_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1399_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~538feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~538_q\ : std_logic;
SIGNAL \Banco_Regis|registers~474_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1400_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~378_q\ : std_logic;
SIGNAL \Banco_Regis|registers~314_q\ : std_logic;
SIGNAL \Banco_Regis|registers~346_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1392_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1393_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1401_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~922_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1050_q\ : std_logic;
SIGNAL \Banco_Regis|registers~666_q\ : std_logic;
SIGNAL \Banco_Regis|registers~794_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1389_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1390_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~762_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1018_q\ : std_logic;
SIGNAL \Banco_Regis|registers~634_q\ : std_logic;
SIGNAL \Banco_Regis|registers~890_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1382_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1383_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~954_q\ : std_logic;
SIGNAL \Banco_Regis|registers~826_q\ : std_logic;
SIGNAL \Banco_Regis|registers~570_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1386_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~698_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1387_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~986_q\ : std_logic;
SIGNAL \Banco_Regis|registers~858_q\ : std_logic;
SIGNAL \Banco_Regis|registers~602_q\ : std_logic;
SIGNAL \Banco_Regis|registers~730_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1384_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1385_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1388_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1391_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[20]~13_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[25]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[53]~feeder_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[27]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[58]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[57]~feeder_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[29]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[63]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[64]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[66]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[65]~feeder_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[34]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[68]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[67]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[70]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[69]~feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~772_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1028_q\ : std_logic;
SIGNAL \Banco_Regis|registers~644_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1182_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1183_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~932feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~932_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1060_q\ : std_logic;
SIGNAL \Banco_Regis|registers~804_q\ : std_logic;
SIGNAL \Banco_Regis|registers~676_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1189_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1190_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~964_q\ : std_logic;
SIGNAL \Banco_Regis|registers~708_q\ : std_logic;
SIGNAL \Banco_Regis|registers~836feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~836_q\ : std_logic;
SIGNAL \Banco_Regis|registers~580feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~580_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1186_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1187_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~996_q\ : std_logic;
SIGNAL \Banco_Regis|registers~612_q\ : std_logic;
SIGNAL \Banco_Regis|registers~740_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1184_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~868_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1185_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1188_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1191_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~548_q\ : std_logic;
SIGNAL \Banco_Regis|registers~484_q\ : std_logic;
SIGNAL \Banco_Regis|registers~452_q\ : std_logic;
SIGNAL \Banco_Regis|registers~516_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1199_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1200_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~388_q\ : std_logic;
SIGNAL \Banco_Regis|registers~420_q\ : std_logic;
SIGNAL \Banco_Regis|registers~324feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~324_q\ : std_logic;
SIGNAL \Banco_Regis|registers~356_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1192_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1193_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~292_q\ : std_logic;
SIGNAL \Banco_Regis|registers~228_q\ : std_logic;
SIGNAL \Banco_Regis|registers~196_q\ : std_logic;
SIGNAL \Banco_Regis|registers~260_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1194_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1195_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~164_q\ : std_logic;
SIGNAL \Banco_Regis|registers~132_q\ : std_logic;
SIGNAL \Banco_Regis|registers~68_q\ : std_logic;
SIGNAL \Banco_Regis|registers~100_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1196_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1197_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1198_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1201_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[30]~3_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \Mem_dados|Memoria~46_combout\ : std_logic;
SIGNAL \habLeituraMEM~input_o\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[103]~feeder_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[29]~4_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~515_q\ : std_logic;
SIGNAL \Banco_Regis|registers~483_q\ : std_logic;
SIGNAL \Banco_Regis|registers~451_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1219_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~547_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1220_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~259_q\ : std_logic;
SIGNAL \Banco_Regis|registers~291_q\ : std_logic;
SIGNAL \Banco_Regis|registers~195_q\ : std_logic;
SIGNAL \Banco_Regis|registers~227_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1212_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1213_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~163feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~163_q\ : std_logic;
SIGNAL \Banco_Regis|registers~99_q\ : std_logic;
SIGNAL \Banco_Regis|registers~67_q\ : std_logic;
SIGNAL \Banco_Regis|registers~131_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1216_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1217_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~419feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~419_q\ : std_logic;
SIGNAL \Banco_Regis|registers~355_q\ : std_logic;
SIGNAL \Banco_Regis|registers~323_q\ : std_logic;
SIGNAL \Banco_Regis|registers~387_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1214_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1215_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1218_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1221_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~675_q\ : std_logic;
SIGNAL \Banco_Regis|registers~931_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1209_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~803_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1059_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1210_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~739_q\ : std_logic;
SIGNAL \Banco_Regis|registers~995_q\ : std_logic;
SIGNAL \Banco_Regis|registers~611_q\ : std_logic;
SIGNAL \Banco_Regis|registers~867_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1202_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1203_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~963_q\ : std_logic;
SIGNAL \Banco_Regis|registers~835_q\ : std_logic;
SIGNAL \Banco_Regis|registers~579_q\ : std_logic;
SIGNAL \Banco_Regis|registers~707_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1206_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1207_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1027_q\ : std_logic;
SIGNAL \Banco_Regis|registers~899_q\ : std_logic;
SIGNAL \Banco_Regis|registers~643_q\ : std_logic;
SIGNAL \Banco_Regis|registers~771_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1204_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1205_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1208_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1211_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[29]~4_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \Mem_dados|Memoria~47_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[28]~5_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~642_q\ : std_logic;
SIGNAL \Banco_Regis|registers~898_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1222_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~770_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1026_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1223_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~930_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1058_q\ : std_logic;
SIGNAL \Banco_Regis|registers~802_q\ : std_logic;
SIGNAL \Banco_Regis|registers~674_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1229_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1230_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~994_q\ : std_logic;
SIGNAL \Banco_Regis|registers~866_q\ : std_logic;
SIGNAL \Banco_Regis|registers~610_q\ : std_logic;
SIGNAL \Banco_Regis|registers~738_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1224_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1225_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~962_q\ : std_logic;
SIGNAL \Banco_Regis|registers~578_q\ : std_logic;
SIGNAL \Banco_Regis|registers~834_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1226_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~706_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1227_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1228_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1231_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~386_q\ : std_logic;
SIGNAL \Banco_Regis|registers~418_q\ : std_logic;
SIGNAL \Banco_Regis|registers~322_q\ : std_logic;
SIGNAL \Banco_Regis|registers~354_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1232_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1233_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~482_q\ : std_logic;
SIGNAL \Banco_Regis|registers~546_q\ : std_logic;
SIGNAL \Banco_Regis|registers~450_q\ : std_logic;
SIGNAL \Banco_Regis|registers~514_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1239_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1240_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~194_q\ : std_logic;
SIGNAL \Banco_Regis|registers~258_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1234_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~226_q\ : std_logic;
SIGNAL \Banco_Regis|registers~290_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1235_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~162_q\ : std_logic;
SIGNAL \Banco_Regis|registers~130feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~130_q\ : std_logic;
SIGNAL \Banco_Regis|registers~66_q\ : std_logic;
SIGNAL \Banco_Regis|registers~98_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1236_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1237_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1238_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1241_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[28]~5_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[33]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \Mem_dados|Memoria~48_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[32]~feeder_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[27]~6_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~257_q\ : std_logic;
SIGNAL \Banco_Regis|registers~193_q\ : std_logic;
SIGNAL \Banco_Regis|registers~225_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1252_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~289_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1253_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~513_q\ : std_logic;
SIGNAL \Banco_Regis|registers~481_q\ : std_logic;
SIGNAL \Banco_Regis|registers~449_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1259_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~545feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~545_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1260_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~417feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~417_q\ : std_logic;
SIGNAL \Banco_Regis|registers~353_q\ : std_logic;
SIGNAL \Banco_Regis|registers~321_q\ : std_logic;
SIGNAL \Banco_Regis|registers~385_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1254_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1255_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~161_q\ : std_logic;
SIGNAL \Banco_Regis|registers~97_q\ : std_logic;
SIGNAL \Banco_Regis|registers~65_q\ : std_logic;
SIGNAL \Banco_Regis|registers~129_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1256_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1257_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1258_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1261_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~801_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1057_q\ : std_logic;
SIGNAL \Banco_Regis|registers~673_q\ : std_logic;
SIGNAL \Banco_Regis|registers~929_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1249_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1250_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~609_q\ : std_logic;
SIGNAL \Banco_Regis|registers~865_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1242_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~993_q\ : std_logic;
SIGNAL \Banco_Regis|registers~737_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1243_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~577_q\ : std_logic;
SIGNAL \Banco_Regis|registers~705feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~705_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1246_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~961_q\ : std_logic;
SIGNAL \Banco_Regis|registers~833_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1247_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1025_q\ : std_logic;
SIGNAL \Banco_Regis|registers~897_q\ : std_logic;
SIGNAL \Banco_Regis|registers~641_q\ : std_logic;
SIGNAL \Banco_Regis|registers~769_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1244_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1245_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1248_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1251_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[27]~6_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \Mem_dados|Memoria~49_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[26]~7_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~480_q\ : std_logic;
SIGNAL \Banco_Regis|registers~544_q\ : std_logic;
SIGNAL \Banco_Regis|registers~448_q\ : std_logic;
SIGNAL \Banco_Regis|registers~512_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1279_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1280_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~384_q\ : std_logic;
SIGNAL \Banco_Regis|registers~416_q\ : std_logic;
SIGNAL \Banco_Regis|registers~320_q\ : std_logic;
SIGNAL \Banco_Regis|registers~352_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1272_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1273_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~288_q\ : std_logic;
SIGNAL \Banco_Regis|registers~224_q\ : std_logic;
SIGNAL \Banco_Regis|registers~192_q\ : std_logic;
SIGNAL \Banco_Regis|registers~256_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1274_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1275_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~128feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~128_q\ : std_logic;
SIGNAL \Banco_Regis|registers~160_q\ : std_logic;
SIGNAL \Banco_Regis|registers~64feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~64_q\ : std_logic;
SIGNAL \Banco_Regis|registers~96_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1276_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1277_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1278_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1281_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~768_q\ : std_logic;
SIGNAL \Banco_Regis|registers~640_q\ : std_logic;
SIGNAL \Banco_Regis|registers~896_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1262_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1024_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1263_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~928_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1056_q\ : std_logic;
SIGNAL \Banco_Regis|registers~800_q\ : std_logic;
SIGNAL \Banco_Regis|registers~672_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1269_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1270_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~960_q\ : std_logic;
SIGNAL \Banco_Regis|registers~704_q\ : std_logic;
SIGNAL \Banco_Regis|registers~832feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~832_q\ : std_logic;
SIGNAL \Banco_Regis|registers~576_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1266_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1267_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~992_q\ : std_logic;
SIGNAL \Banco_Regis|registers~864_q\ : std_logic;
SIGNAL \Banco_Regis|registers~608_q\ : std_logic;
SIGNAL \Banco_Regis|registers~736_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1264_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1265_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1268_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1271_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[26]~7_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[72]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[71]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~45_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[72]~30_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[35]~feeder_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[30]~3_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~900_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1762_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1763_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1769_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1770_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1766_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1767_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1764_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1765_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1768_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1771_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1772_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1773_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1776_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1777_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1774_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1775_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1778_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1779_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1780_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1781_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[30]~3_combout\ : std_logic;
SIGNAL \muxAntesULA|X[30]~2_combout\ : std_logic;
SIGNAL \muxAntesULA|X[29]~3_combout\ : std_logic;
SIGNAL \muxAntesULA|X[28]~4_combout\ : std_logic;
SIGNAL \muxAntesULA|X[27]~5_combout\ : std_logic;
SIGNAL \muxAntesULA|X[26]~6_combout\ : std_logic;
SIGNAL \muxAntesULA|X[25]~7_combout\ : std_logic;
SIGNAL \muxAntesULA|X[23]~9_combout\ : std_logic;
SIGNAL \muxAntesULA|X[21]~11_combout\ : std_logic;
SIGNAL \muxAntesULA|X[20]~12_combout\ : std_logic;
SIGNAL \muxAntesULA|X[19]~13_combout\ : std_logic;
SIGNAL \muxAntesULA|X[18]~14_combout\ : std_logic;
SIGNAL \muxAntesULA|X[17]~15_combout\ : std_logic;
SIGNAL \muxAntesULA|X[15]~17_combout\ : std_logic;
SIGNAL \muxAntesULA|X[14]~18_combout\ : std_logic;
SIGNAL \muxAntesULA|X[13]~19_combout\ : std_logic;
SIGNAL \muxAntesULA|X[12]~20_combout\ : std_logic;
SIGNAL \muxAntesULA|X[11]~21_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \Registrador_pipeline2|DOUT[20]~feeder_combout\ : std_logic;
SIGNAL \muxAntesULA|X[10]~22_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \Registrador_pipeline2|DOUT[19]~feeder_combout\ : std_logic;
SIGNAL \muxAntesULA|X[9]~23_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \Registrador_pipeline2|DOUT[17]~feeder_combout\ : std_logic;
SIGNAL \muxAntesULA|X[7]~25_combout\ : std_logic;
SIGNAL \muxAntesULA|X[5]~27_combout\ : std_logic;
SIGNAL \muxAntesULA|X[4]~28_combout\ : std_logic;
SIGNAL \muxAntesULA|X[3]~29_combout\ : std_logic;
SIGNAL \muxAntesULA|X[2]~30_combout\ : std_logic;
SIGNAL \muxAntesULA|X[1]~0_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~0_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~2\ : std_logic;
SIGNAL \ALU|Bnot|Add0~4\ : std_logic;
SIGNAL \ALU|Bnot|Add0~6\ : std_logic;
SIGNAL \ALU|Bnot|Add0~8\ : std_logic;
SIGNAL \ALU|Bnot|Add0~10\ : std_logic;
SIGNAL \ALU|Bnot|Add0~12\ : std_logic;
SIGNAL \ALU|Bnot|Add0~14\ : std_logic;
SIGNAL \ALU|Bnot|Add0~16\ : std_logic;
SIGNAL \ALU|Bnot|Add0~18\ : std_logic;
SIGNAL \ALU|Bnot|Add0~20\ : std_logic;
SIGNAL \ALU|Bnot|Add0~22\ : std_logic;
SIGNAL \ALU|Bnot|Add0~24\ : std_logic;
SIGNAL \ALU|Bnot|Add0~26\ : std_logic;
SIGNAL \ALU|Bnot|Add0~28\ : std_logic;
SIGNAL \ALU|Bnot|Add0~30\ : std_logic;
SIGNAL \ALU|Bnot|Add0~32\ : std_logic;
SIGNAL \ALU|Bnot|Add0~34\ : std_logic;
SIGNAL \ALU|Bnot|Add0~36\ : std_logic;
SIGNAL \ALU|Bnot|Add0~38\ : std_logic;
SIGNAL \ALU|Bnot|Add0~40\ : std_logic;
SIGNAL \ALU|Bnot|Add0~42\ : std_logic;
SIGNAL \ALU|Bnot|Add0~44\ : std_logic;
SIGNAL \ALU|Bnot|Add0~46\ : std_logic;
SIGNAL \ALU|Bnot|Add0~48\ : std_logic;
SIGNAL \ALU|Bnot|Add0~50\ : std_logic;
SIGNAL \ALU|Bnot|Add0~52\ : std_logic;
SIGNAL \ALU|Bnot|Add0~54\ : std_logic;
SIGNAL \ALU|Bnot|Add0~56\ : std_logic;
SIGNAL \ALU|Bnot|Add0~58\ : std_logic;
SIGNAL \ALU|Bnot|Add0~60\ : std_logic;
SIGNAL \ALU|Bnot|Add0~61_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~59_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1782_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1783_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1789_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1790_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1784_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1785_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1786_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1787_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1788_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1791_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1796_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1797_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1794_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1795_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1798_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1799_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1800_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1792_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1793_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1801_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[29]~4_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1809_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1810_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1802_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1803_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1806_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1807_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1804_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1805_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1808_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1811_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1812_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1813_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1816_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1817_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1814_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1815_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1818_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1819_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1820_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1821_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[28]~5_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~57_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1829_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1830_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1826_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1827_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1824_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1825_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1828_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1822_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1823_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1831_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1832_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1833_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1839_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1840_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1836_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1837_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1834_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1835_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1838_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1841_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[27]~6_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~55_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1852_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1853_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1854_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1855_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1856_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1857_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1858_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1859_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1860_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1861_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1849_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1850_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1842_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1843_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1846_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1847_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1844_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1845_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1848_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1851_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[26]~7_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~53_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~991_q\ : std_logic;
SIGNAL \Banco_Regis|registers~735_q\ : std_logic;
SIGNAL \Banco_Regis|registers~863_q\ : std_logic;
SIGNAL \Banco_Regis|registers~607_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1862_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1863_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~927_q\ : std_logic;
SIGNAL \Banco_Regis|registers~671_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1869_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1055_q\ : std_logic;
SIGNAL \Banco_Regis|registers~799_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1870_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~895_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1023_q\ : std_logic;
SIGNAL \Banco_Regis|registers~767_q\ : std_logic;
SIGNAL \Banco_Regis|registers~639_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1864_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1865_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~831_q\ : std_logic;
SIGNAL \Banco_Regis|registers~959_q\ : std_logic;
SIGNAL \Banco_Regis|registers~703_q\ : std_logic;
SIGNAL \Banco_Regis|registers~575_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1866_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1867_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1868_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1871_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~351_q\ : std_logic;
SIGNAL \Banco_Regis|registers~415_q\ : std_logic;
SIGNAL \Banco_Regis|registers~383_q\ : std_logic;
SIGNAL \Banco_Regis|registers~319_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1874_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1875_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~95_q\ : std_logic;
SIGNAL \Banco_Regis|registers~159_q\ : std_logic;
SIGNAL \Banco_Regis|registers~127_q\ : std_logic;
SIGNAL \Banco_Regis|registers~63_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1876_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1877_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1878_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~287_q\ : std_logic;
SIGNAL \Banco_Regis|registers~223_q\ : std_logic;
SIGNAL \Banco_Regis|registers~191_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1872_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~255feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~255_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1873_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~479_q\ : std_logic;
SIGNAL \Banco_Regis|registers~447_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1879_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~511_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1880_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1881_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[25]~8_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~51_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1022_q\ : std_logic;
SIGNAL \Banco_Regis|registers~766_q\ : std_logic;
SIGNAL \Banco_Regis|registers~894_q\ : std_logic;
SIGNAL \Banco_Regis|registers~638_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1882_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1883_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1054_q\ : std_logic;
SIGNAL \Banco_Regis|registers~670feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~670_q\ : std_logic;
SIGNAL \Banco_Regis|registers~798feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~798_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1889_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1890_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~862_q\ : std_logic;
SIGNAL \Banco_Regis|registers~990_q\ : std_logic;
SIGNAL \Banco_Regis|registers~734_q\ : std_logic;
SIGNAL \Banco_Regis|registers~606_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1884_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1885_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~830_q\ : std_logic;
SIGNAL \Banco_Regis|registers~574_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1886_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~702_q\ : std_logic;
SIGNAL \Banco_Regis|registers~958_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1887_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1888_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1891_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~542_q\ : std_logic;
SIGNAL \Banco_Regis|registers~478_q\ : std_logic;
SIGNAL \Banco_Regis|registers~510_q\ : std_logic;
SIGNAL \Banco_Regis|registers~446feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~446_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1899_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1900_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~414_q\ : std_logic;
SIGNAL \Banco_Regis|registers~350_q\ : std_logic;
SIGNAL \Banco_Regis|registers~318_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1892_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~382_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1893_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~126_q\ : std_logic;
SIGNAL \Banco_Regis|registers~158_q\ : std_logic;
SIGNAL \Banco_Regis|registers~94_q\ : std_logic;
SIGNAL \Banco_Regis|registers~62_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1896_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1897_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~254_q\ : std_logic;
SIGNAL \Banco_Regis|registers~190_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1894_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~222_q\ : std_logic;
SIGNAL \Banco_Regis|registers~286_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1895_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1898_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1901_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[24]~9_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~47_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1053_q\ : std_logic;
SIGNAL \Banco_Regis|registers~797_q\ : std_logic;
SIGNAL \Banco_Regis|registers~925_q\ : std_logic;
SIGNAL \Banco_Regis|registers~669_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1909_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1910_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~861_q\ : std_logic;
SIGNAL \Banco_Regis|registers~605_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1902_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~733_q\ : std_logic;
SIGNAL \Banco_Regis|registers~989_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1903_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~765_q\ : std_logic;
SIGNAL \Banco_Regis|registers~637_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1904_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~893_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1021_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1905_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~829_q\ : std_logic;
SIGNAL \Banco_Regis|registers~957_q\ : std_logic;
SIGNAL \Banco_Regis|registers~701_q\ : std_logic;
SIGNAL \Banco_Regis|registers~573_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1906_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1907_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1908_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1911_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~541feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~541_q\ : std_logic;
SIGNAL \Banco_Regis|registers~509_q\ : std_logic;
SIGNAL \Banco_Regis|registers~477_q\ : std_logic;
SIGNAL \Banco_Regis|registers~445_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1919_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1920_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~285_q\ : std_logic;
SIGNAL \Banco_Regis|registers~221_q\ : std_logic;
SIGNAL \Banco_Regis|registers~189_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1912_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1913_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~93_q\ : std_logic;
SIGNAL \Banco_Regis|registers~157_q\ : std_logic;
SIGNAL \Banco_Regis|registers~125_q\ : std_logic;
SIGNAL \Banco_Regis|registers~61_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1916_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1917_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~349_q\ : std_logic;
SIGNAL \Banco_Regis|registers~413_q\ : std_logic;
SIGNAL \Banco_Regis|registers~381_q\ : std_logic;
SIGNAL \Banco_Regis|registers~317_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1914_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1915_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1918_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1921_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[23]~10_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1052_q\ : std_logic;
SIGNAL \Banco_Regis|registers~924_q\ : std_logic;
SIGNAL \Banco_Regis|registers~796_q\ : std_logic;
SIGNAL \Banco_Regis|registers~668_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1929_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1930_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1020_q\ : std_logic;
SIGNAL \Banco_Regis|registers~764_q\ : std_logic;
SIGNAL \Banco_Regis|registers~892_q\ : std_logic;
SIGNAL \Banco_Regis|registers~636_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1922_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1923_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~828_q\ : std_logic;
SIGNAL \Banco_Regis|registers~572_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1926_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~700_q\ : std_logic;
SIGNAL \Banco_Regis|registers~956_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1927_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~732_q\ : std_logic;
SIGNAL \Banco_Regis|registers~604_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1924_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~860_q\ : std_logic;
SIGNAL \Banco_Regis|registers~988_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1925_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1928_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1931_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~540_q\ : std_logic;
SIGNAL \Banco_Regis|registers~476_q\ : std_logic;
SIGNAL \Banco_Regis|registers~508_q\ : std_logic;
SIGNAL \Banco_Regis|registers~444_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1939_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1940_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~252_q\ : std_logic;
SIGNAL \Banco_Regis|registers~188_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1934_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~220_q\ : std_logic;
SIGNAL \Banco_Regis|registers~284_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1935_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~124_q\ : std_logic;
SIGNAL \Banco_Regis|registers~92_q\ : std_logic;
SIGNAL \Banco_Regis|registers~60_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1936_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1937_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1938_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~412_q\ : std_logic;
SIGNAL \Banco_Regis|registers~380_q\ : std_logic;
SIGNAL \Banco_Regis|registers~348_q\ : std_logic;
SIGNAL \Banco_Regis|registers~316_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1932_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1933_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1941_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[22]~11_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~43_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~923_q\ : std_logic;
SIGNAL \Banco_Regis|registers~667_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1949_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~795_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1051_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1950_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~987_q\ : std_logic;
SIGNAL \Banco_Regis|registers~859_q\ : std_logic;
SIGNAL \Banco_Regis|registers~603_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1942_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1943_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~699_q\ : std_logic;
SIGNAL \Banco_Regis|registers~571_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1946_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~827_q\ : std_logic;
SIGNAL \Banco_Regis|registers~955_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1947_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~891_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1019_q\ : std_logic;
SIGNAL \Banco_Regis|registers~763_q\ : std_logic;
SIGNAL \Banco_Regis|registers~635_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1944_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1945_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1948_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1951_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~219_q\ : std_logic;
SIGNAL \Banco_Regis|registers~187_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1952_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~251_q\ : std_logic;
SIGNAL \Banco_Regis|registers~283_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1953_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~539feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~539_q\ : std_logic;
SIGNAL \Banco_Regis|registers~475_q\ : std_logic;
SIGNAL \Banco_Regis|registers~443_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1959_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~507_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1960_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~91_q\ : std_logic;
SIGNAL \Banco_Regis|registers~155_q\ : std_logic;
SIGNAL \Banco_Regis|registers~123_q\ : std_logic;
SIGNAL \Banco_Regis|registers~59_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1956_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1957_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~347_q\ : std_logic;
SIGNAL \Banco_Regis|registers~411_q\ : std_logic;
SIGNAL \Banco_Regis|registers~379_q\ : std_logic;
SIGNAL \Banco_Regis|registers~315_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1954_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1955_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1958_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1961_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[21]~12_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~41_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~39_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~37_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~35_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~983_q\ : std_logic;
SIGNAL \Banco_Regis|registers~727_q\ : std_logic;
SIGNAL \Banco_Regis|registers~855_q\ : std_logic;
SIGNAL \Banco_Regis|registers~599_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2022_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2023_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~887_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1015_q\ : std_logic;
SIGNAL \Banco_Regis|registers~759_q\ : std_logic;
SIGNAL \Banco_Regis|registers~631_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2024_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2025_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~823feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~823_q\ : std_logic;
SIGNAL \Banco_Regis|registers~951_q\ : std_logic;
SIGNAL \Banco_Regis|registers~695_q\ : std_logic;
SIGNAL \Banco_Regis|registers~567_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2026_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2027_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2028_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~919_q\ : std_logic;
SIGNAL \Banco_Regis|registers~663_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2029_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~791_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1047_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2030_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2031_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~535_q\ : std_logic;
SIGNAL \Banco_Regis|registers~439_q\ : std_logic;
SIGNAL \Banco_Regis|registers~471feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~471_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2039_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2040_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~183feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~183_q\ : std_logic;
SIGNAL \Banco_Regis|registers~215_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2032_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~279_q\ : std_logic;
SIGNAL \Banco_Regis|registers~247_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2033_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~343_q\ : std_logic;
SIGNAL \Banco_Regis|registers~407_q\ : std_logic;
SIGNAL \Banco_Regis|registers~375_q\ : std_logic;
SIGNAL \Banco_Regis|registers~311_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2034_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2035_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~87_q\ : std_logic;
SIGNAL \Banco_Regis|registers~151_q\ : std_logic;
SIGNAL \Banco_Regis|registers~119feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~119_q\ : std_logic;
SIGNAL \Banco_Regis|registers~55_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2036_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2037_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2038_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2041_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[17]~16_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1046_q\ : std_logic;
SIGNAL \Banco_Regis|registers~662_q\ : std_logic;
SIGNAL \Banco_Regis|registers~790_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2049_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2050_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1014_q\ : std_logic;
SIGNAL \Banco_Regis|registers~758_q\ : std_logic;
SIGNAL \Banco_Regis|registers~886_q\ : std_logic;
SIGNAL \Banco_Regis|registers~630_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2042_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2043_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~854_q\ : std_logic;
SIGNAL \Banco_Regis|registers~982_q\ : std_logic;
SIGNAL \Banco_Regis|registers~726_q\ : std_logic;
SIGNAL \Banco_Regis|registers~598_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2044_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2045_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~694_q\ : std_logic;
SIGNAL \Banco_Regis|registers~950_q\ : std_logic;
SIGNAL \Banco_Regis|registers~822_q\ : std_logic;
SIGNAL \Banco_Regis|registers~566_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2046_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2047_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2048_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2051_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~534_q\ : std_logic;
SIGNAL \Banco_Regis|registers~470_q\ : std_logic;
SIGNAL \Banco_Regis|registers~502_q\ : std_logic;
SIGNAL \Banco_Regis|registers~438_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2059_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2060_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~406_q\ : std_logic;
SIGNAL \Banco_Regis|registers~374_q\ : std_logic;
SIGNAL \Banco_Regis|registers~342_q\ : std_logic;
SIGNAL \Banco_Regis|registers~310_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2052_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2053_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~150_q\ : std_logic;
SIGNAL \Banco_Regis|registers~118feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~118_q\ : std_logic;
SIGNAL \Banco_Regis|registers~86_q\ : std_logic;
SIGNAL \Banco_Regis|registers~54_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2056_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2057_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~214_q\ : std_logic;
SIGNAL \Banco_Regis|registers~278_q\ : std_logic;
SIGNAL \Banco_Regis|registers~246_q\ : std_logic;
SIGNAL \Banco_Regis|registers~182_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2054_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2055_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2058_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2061_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[16]~17_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~31_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~29_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~27_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~83_q\ : std_logic;
SIGNAL \Banco_Regis|registers~147_q\ : std_logic;
SIGNAL \Banco_Regis|registers~115feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~115_q\ : std_logic;
SIGNAL \Banco_Regis|registers~51_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2116_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2117_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~339_q\ : std_logic;
SIGNAL \Banco_Regis|registers~403feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~403_q\ : std_logic;
SIGNAL \Banco_Regis|registers~371_q\ : std_logic;
SIGNAL \Banco_Regis|registers~307_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2114_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2115_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2118_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~531feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~531_q\ : std_logic;
SIGNAL \Banco_Regis|registers~499feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~499_q\ : std_logic;
SIGNAL \Banco_Regis|registers~467_q\ : std_logic;
SIGNAL \Banco_Regis|registers~435_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2119_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2120_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~275_q\ : std_logic;
SIGNAL \Banco_Regis|registers~243_q\ : std_logic;
SIGNAL \Banco_Regis|registers~211_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2112_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2113_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2121_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1043_q\ : std_logic;
SIGNAL \Banco_Regis|registers~787_q\ : std_logic;
SIGNAL \Banco_Regis|registers~915_q\ : std_logic;
SIGNAL \Banco_Regis|registers~659_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2109_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2110_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~819_q\ : std_logic;
SIGNAL \Banco_Regis|registers~947_q\ : std_logic;
SIGNAL \Banco_Regis|registers~563_q\ : std_logic;
SIGNAL \Banco_Regis|registers~691_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2106_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2107_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~755_q\ : std_logic;
SIGNAL \Banco_Regis|registers~627_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2104_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1011_q\ : std_logic;
SIGNAL \Banco_Regis|registers~883_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2105_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2108_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~851_q\ : std_logic;
SIGNAL \Banco_Regis|registers~595_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2102_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~979_q\ : std_logic;
SIGNAL \Banco_Regis|registers~723_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2103_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2111_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[13]~20_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~25_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1041feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1041_q\ : std_logic;
SIGNAL \Banco_Regis|registers~785_q\ : std_logic;
SIGNAL \Banco_Regis|registers~913_q\ : std_logic;
SIGNAL \Banco_Regis|registers~657_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2149_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2150_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~753_q\ : std_logic;
SIGNAL \Banco_Regis|registers~625_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2144_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~881_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1009_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2145_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~817_q\ : std_logic;
SIGNAL \Banco_Regis|registers~561_q\ : std_logic;
SIGNAL \Banco_Regis|registers~689_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2146_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~945_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2147_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2148_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~849_q\ : std_logic;
SIGNAL \Banco_Regis|registers~593_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2142_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~721_q\ : std_logic;
SIGNAL \Banco_Regis|registers~977_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2143_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2151_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~529_q\ : std_logic;
SIGNAL \Banco_Regis|registers~497_q\ : std_logic;
SIGNAL \Banco_Regis|registers~465_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2159_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2160_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~209_q\ : std_logic;
SIGNAL \Banco_Regis|registers~177_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2152_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~241_q\ : std_logic;
SIGNAL \Banco_Regis|registers~273_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2153_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~401feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~401_q\ : std_logic;
SIGNAL \Banco_Regis|registers~337_q\ : std_logic;
SIGNAL \Banco_Regis|registers~305feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~305_q\ : std_logic;
SIGNAL \Banco_Regis|registers~369_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2154_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2155_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~81_q\ : std_logic;
SIGNAL \Banco_Regis|registers~145_q\ : std_logic;
SIGNAL \Banco_Regis|registers~113_q\ : std_logic;
SIGNAL \Banco_Regis|registers~49_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2156_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2157_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2158_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2161_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[11]~22_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~23_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~21_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~19_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~878_q\ : std_logic;
SIGNAL \Banco_Regis|registers~622_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2202_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1006_q\ : std_logic;
SIGNAL \Banco_Regis|registers~750_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2203_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~558_q\ : std_logic;
SIGNAL \Banco_Regis|registers~814_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2206_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~686_q\ : std_logic;
SIGNAL \Banco_Regis|registers~942_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2207_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~846_q\ : std_logic;
SIGNAL \Banco_Regis|registers~718_q\ : std_logic;
SIGNAL \Banco_Regis|registers~590_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2204_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2205_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2208_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~910feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~910_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1038feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1038_q\ : std_logic;
SIGNAL \Banco_Regis|registers~782_q\ : std_logic;
SIGNAL \Banco_Regis|registers~654_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2209_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2210_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2211_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~110feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~110_q\ : std_logic;
SIGNAL \Banco_Regis|registers~142_q\ : std_logic;
SIGNAL \Banco_Regis|registers~78_q\ : std_logic;
SIGNAL \Banco_Regis|registers~46_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2216_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2217_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~206_q\ : std_logic;
SIGNAL \Banco_Regis|registers~270_q\ : std_logic;
SIGNAL \Banco_Regis|registers~174feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~174_q\ : std_logic;
SIGNAL \Banco_Regis|registers~238_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2214_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2215_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2218_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~398_q\ : std_logic;
SIGNAL \Banco_Regis|registers~366_q\ : std_logic;
SIGNAL \Banco_Regis|registers~334_q\ : std_logic;
SIGNAL \Banco_Regis|registers~302_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2212_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2213_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~526_q\ : std_logic;
SIGNAL \Banco_Regis|registers~462_q\ : std_logic;
SIGNAL \Banco_Regis|registers~494_q\ : std_logic;
SIGNAL \Banco_Regis|registers~430_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2219_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2220_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2221_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[8]~25_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~15_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1004_q\ : std_logic;
SIGNAL \Banco_Regis|registers~748_q\ : std_logic;
SIGNAL \Banco_Regis|registers~876_q\ : std_logic;
SIGNAL \Banco_Regis|registers~620_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2242_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2243_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1036_q\ : std_logic;
SIGNAL \Banco_Regis|registers~780_q\ : std_logic;
SIGNAL \Banco_Regis|registers~652_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2249_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~908_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2250_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~844_q\ : std_logic;
SIGNAL \Banco_Regis|registers~972feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~972_q\ : std_logic;
SIGNAL \Banco_Regis|registers~716_q\ : std_logic;
SIGNAL \Banco_Regis|registers~588_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2244_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2245_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~812_q\ : std_logic;
SIGNAL \Banco_Regis|registers~556_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2246_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~940_q\ : std_logic;
SIGNAL \Banco_Regis|registers~684_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2247_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2248_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2251_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~396_q\ : std_logic;
SIGNAL \Banco_Regis|registers~364_q\ : std_logic;
SIGNAL \Banco_Regis|registers~332_q\ : std_logic;
SIGNAL \Banco_Regis|registers~300_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2252_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2253_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~524_q\ : std_logic;
SIGNAL \Banco_Regis|registers~428_q\ : std_logic;
SIGNAL \Banco_Regis|registers~492_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2259_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2260_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~236_q\ : std_logic;
SIGNAL \Banco_Regis|registers~172_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2254_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~204_q\ : std_logic;
SIGNAL \Banco_Regis|registers~268_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2255_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~108_q\ : std_logic;
SIGNAL \Banco_Regis|registers~140_q\ : std_logic;
SIGNAL \Banco_Regis|registers~76_q\ : std_logic;
SIGNAL \Banco_Regis|registers~44_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2256_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2257_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2258_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2261_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[6]~27_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~11_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~9_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~7_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~5_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~3_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~743feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~743_q\ : std_logic;
SIGNAL \Banco_Regis|registers~999_q\ : std_logic;
SIGNAL \Banco_Regis|registers~615_q\ : std_logic;
SIGNAL \Banco_Regis|registers~871feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~871_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1102_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1103_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~903_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1031_q\ : std_logic;
SIGNAL \Banco_Regis|registers~775_q\ : std_logic;
SIGNAL \Banco_Regis|registers~647_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1109_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1110_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~839_q\ : std_logic;
SIGNAL \Banco_Regis|registers~967_q\ : std_logic;
SIGNAL \Banco_Regis|registers~583_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1104_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1105_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~679_q\ : std_logic;
SIGNAL \Banco_Regis|registers~935_q\ : std_logic;
SIGNAL \Banco_Regis|registers~807_q\ : std_logic;
SIGNAL \Banco_Regis|registers~551_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1106_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1107_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1108_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1111_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~519feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~519_q\ : std_logic;
SIGNAL \Banco_Regis|registers~487_q\ : std_logic;
SIGNAL \Banco_Regis|registers~423_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1119_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~455_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1120_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~103_q\ : std_logic;
SIGNAL \Banco_Regis|registers~135feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~135_q\ : std_logic;
SIGNAL \Banco_Regis|registers~71_q\ : std_logic;
SIGNAL \Banco_Regis|registers~39_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1116_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1117_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~199_q\ : std_logic;
SIGNAL \Banco_Regis|registers~263_q\ : std_logic;
SIGNAL \Banco_Regis|registers~231_q\ : std_logic;
SIGNAL \Banco_Regis|registers~167_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1114_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1115_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1118_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~391feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~391_q\ : std_logic;
SIGNAL \Banco_Regis|registers~359_q\ : std_logic;
SIGNAL \Banco_Regis|registers~295_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2390_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~327_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1112_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1113_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1121_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[1]~0_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~1_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~518feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~518_q\ : std_logic;
SIGNAL \Banco_Regis|registers~486_q\ : std_logic;
SIGNAL \Banco_Regis|registers~454_q\ : std_logic;
SIGNAL \Banco_Regis|registers~422_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1139_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1140_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~262_q\ : std_logic;
SIGNAL \Banco_Regis|registers~230_q\ : std_logic;
SIGNAL \Banco_Regis|registers~166_q\ : std_logic;
SIGNAL \Banco_Regis|registers~198_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1132_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1133_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~70_q\ : std_logic;
SIGNAL \Banco_Regis|registers~134_q\ : std_logic;
SIGNAL \Banco_Regis|registers~102_q\ : std_logic;
SIGNAL \Banco_Regis|registers~38_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1136_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1137_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2391_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~294_q\ : std_logic;
SIGNAL \Banco_Regis|registers~358_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1134_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~326_q\ : std_logic;
SIGNAL \Banco_Regis|registers~390_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1135_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1138_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1141_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~774_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1030_q\ : std_logic;
SIGNAL \Banco_Regis|registers~902_q\ : std_logic;
SIGNAL \Banco_Regis|registers~646_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1129_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1130_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~806_q\ : std_logic;
SIGNAL \Banco_Regis|registers~934_q\ : std_logic;
SIGNAL \Banco_Regis|registers~678_q\ : std_logic;
SIGNAL \Banco_Regis|registers~550feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~550_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1126_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1127_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~870_q\ : std_logic;
SIGNAL \Banco_Regis|registers~742_q\ : std_logic;
SIGNAL \Banco_Regis|registers~614_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1124_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1125_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1128_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~966_q\ : std_logic;
SIGNAL \Banco_Regis|registers~710_q\ : std_logic;
SIGNAL \Banco_Regis|registers~582_q\ : std_logic;
SIGNAL \Banco_Regis|registers~838_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1122_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1123_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1131_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[0]~1_combout\ : std_logic;
SIGNAL \ALU|somaSub[0]~1\ : std_logic;
SIGNAL \ALU|somaSub[1]~3\ : std_logic;
SIGNAL \ALU|somaSub[2]~5\ : std_logic;
SIGNAL \ALU|somaSub[3]~7\ : std_logic;
SIGNAL \ALU|somaSub[4]~9\ : std_logic;
SIGNAL \ALU|somaSub[5]~11\ : std_logic;
SIGNAL \ALU|somaSub[6]~13\ : std_logic;
SIGNAL \ALU|somaSub[7]~15\ : std_logic;
SIGNAL \ALU|somaSub[8]~17\ : std_logic;
SIGNAL \ALU|somaSub[9]~19\ : std_logic;
SIGNAL \ALU|somaSub[10]~21\ : std_logic;
SIGNAL \ALU|somaSub[11]~23\ : std_logic;
SIGNAL \ALU|somaSub[12]~25\ : std_logic;
SIGNAL \ALU|somaSub[13]~27\ : std_logic;
SIGNAL \ALU|somaSub[14]~29\ : std_logic;
SIGNAL \ALU|somaSub[15]~31\ : std_logic;
SIGNAL \ALU|somaSub[16]~33\ : std_logic;
SIGNAL \ALU|somaSub[17]~35\ : std_logic;
SIGNAL \ALU|somaSub[18]~37\ : std_logic;
SIGNAL \ALU|somaSub[19]~39\ : std_logic;
SIGNAL \ALU|somaSub[20]~41\ : std_logic;
SIGNAL \ALU|somaSub[21]~43\ : std_logic;
SIGNAL \ALU|somaSub[22]~45\ : std_logic;
SIGNAL \ALU|somaSub[23]~47\ : std_logic;
SIGNAL \ALU|somaSub[24]~49\ : std_logic;
SIGNAL \ALU|somaSub[25]~51\ : std_logic;
SIGNAL \ALU|somaSub[26]~53\ : std_logic;
SIGNAL \ALU|somaSub[27]~55\ : std_logic;
SIGNAL \ALU|somaSub[28]~57\ : std_logic;
SIGNAL \ALU|somaSub[29]~59\ : std_logic;
SIGNAL \ALU|somaSub[30]~60_combout\ : std_logic;
SIGNAL \ALU|opmux|X[30]~63_combout\ : std_logic;
SIGNAL \ALU|opmux|X[30]~64_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[30]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[61]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[62]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~50_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[25]~8_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~543feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~543_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1299_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1300_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1296_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1297_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1294_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1295_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1298_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1292_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1293_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1301_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1282_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1283_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1289_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1290_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1286_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1287_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1284_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1285_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1288_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1291_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[25]~8_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \Mem_dados|Memoria~52_combout\ : std_logic;
SIGNAL \ALU|opmux|X[28]~59_combout\ : std_logic;
SIGNAL \ALU|somaSub[28]~56_combout\ : std_logic;
SIGNAL \ALU|opmux|X[28]~60_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[28]~feeder_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[23]~10_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~253_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1332_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1333_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1339_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1340_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1336_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1337_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1334_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1335_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1338_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1341_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1329_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1330_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1322_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1323_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1324_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1325_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1326_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1327_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1328_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1331_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[23]~10_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[28]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[54]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~54_combout\ : std_logic;
SIGNAL \ALU|opmux|X[26]~55_combout\ : std_logic;
SIGNAL \ALU|somaSub[26]~52_combout\ : std_logic;
SIGNAL \ALU|opmux|X[26]~56_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[21]~12_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~731_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1362_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1363_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1369_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1370_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1364_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1365_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1366_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1367_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1368_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1371_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1372_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1373_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1379_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1380_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1376_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1377_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1374_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1375_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1378_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1381_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[21]~12_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[55]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~53_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[22]~11_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~156_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1356_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1357_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1354_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1355_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1358_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1359_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1360_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1352_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1353_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1361_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1349_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1350_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1342_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1343_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1344_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1345_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1346_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1347_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1348_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1351_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[22]~11_combout\ : std_logic;
SIGNAL \muxAntesULA|X[22]~10_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~45_combout\ : std_logic;
SIGNAL \ALU|somaSub[22]~44_combout\ : std_logic;
SIGNAL \ALU|opmux|X[22]~47_combout\ : std_logic;
SIGNAL \ALU|opmux|X[22]~48_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[22]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[45]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[46]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~58_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[17]~16_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~503_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1459_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1460_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1452_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1453_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1456_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1457_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1454_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1455_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1458_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1461_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1444_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1445_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1446_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1447_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1448_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1449_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1450_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1442_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1443_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1451_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[17]~16_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[22]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \Mem_dados|Memoria~57_combout\ : std_logic;
SIGNAL \ALU|opmux|X[23]~45_combout\ : std_logic;
SIGNAL \ALU|somaSub[23]~46_combout\ : std_logic;
SIGNAL \ALU|opmux|X[23]~46_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[23]~feeder_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[18]~15_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~536_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2019_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2020_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2014_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2015_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2016_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2017_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2018_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2012_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2013_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2021_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2009_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2010_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2002_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2003_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2006_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2007_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2004_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2005_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2008_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2011_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[18]~15_combout\ : std_logic;
SIGNAL \ALU|opmux|X[18]~39_combout\ : std_logic;
SIGNAL \ALU|somaSub[18]~36_combout\ : std_logic;
SIGNAL \ALU|opmux|X[18]~40_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[18]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[37]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~62_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[13]~20_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~179feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~179_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1532_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1533_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1539_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1540_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1536_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1537_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1534_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1535_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1538_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1541_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1529_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1530_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1522_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1523_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1526_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1527_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1524_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1525_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1528_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1531_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[13]~20_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[43]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~59_combout\ : std_logic;
SIGNAL \ALU|somaSub[21]~42_combout\ : std_logic;
SIGNAL \ALU|opmux|X[21]~41_combout\ : std_logic;
SIGNAL \ALU|opmux|X[21]~42_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[16]~17_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~918_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1469_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1470_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1462_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1463_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1466_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1467_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1464_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1465_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1468_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1471_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1479_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1480_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1474_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1475_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1476_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1477_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1478_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1472_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1473_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1481_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[16]~17_combout\ : std_logic;
SIGNAL \muxAntesULA|X[16]~16_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~33_combout\ : std_logic;
SIGNAL \ALU|somaSub[16]~32_combout\ : std_logic;
SIGNAL \ALU|opmux|X[16]~35_combout\ : std_logic;
SIGNAL \ALU|opmux|X[16]~36_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[16]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[33]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \Mem_dados|Memoria~64_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[11]~22_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~433feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~433_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1579_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1580_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1572_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1573_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1574_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1575_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1576_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1577_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1578_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1581_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1564_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1565_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1566_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1567_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1568_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1562_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1563_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1569_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1570_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1571_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[11]~22_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[16]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~42_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[1]~0_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~711feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~711_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1062_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1063_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1069_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1070_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1064_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1065_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1066_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1067_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1068_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1071_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1072_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1073_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1079_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1080_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1076_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1077_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1074_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1075_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1078_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1081_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[1]~0_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[6]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \Mem_dados|Memoria~69_combout\ : std_logic;
SIGNAL \ALU|opmux|X[11]~21_combout\ : std_logic;
SIGNAL \ALU|somaSub[11]~22_combout\ : std_logic;
SIGNAL \ALU|opmux|X[11]~22_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[6]~27_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~460_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1679_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1680_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1672_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1673_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1674_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1675_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1676_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1677_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1678_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1681_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1669_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1670_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1662_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1663_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1664_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1665_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1666_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1667_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1668_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1671_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[6]~27_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \Registrador_pipeline2|DOUT[16]~feeder_combout\ : std_logic;
SIGNAL \muxAntesULA|X[6]~26_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~13_combout\ : std_logic;
SIGNAL \ALU|opmux|X[6]~15_combout\ : std_logic;
SIGNAL \ALU|somaSub[6]~12_combout\ : std_logic;
SIGNAL \ALU|opmux|X[6]~16_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[43]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[59]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~51_combout\ : std_logic;
SIGNAL \ALU|opmux|X[29]~57_combout\ : std_logic;
SIGNAL \ALU|somaSub[29]~58_combout\ : std_logic;
SIGNAL \ALU|opmux|X[29]~58_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[24]~9_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~926feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~926_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1309_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1310_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1302_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1303_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1306_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1307_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1304_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1305_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1308_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1311_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1319_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1320_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1312_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1313_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1314_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1315_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1316_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1317_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1318_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1321_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[24]~9_combout\ : std_logic;
SIGNAL \muxAntesULA|X[24]~8_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~49_combout\ : std_logic;
SIGNAL \ALU|somaSub[24]~48_combout\ : std_logic;
SIGNAL \ALU|opmux|X[24]~51_combout\ : std_logic;
SIGNAL \ALU|opmux|X[24]~52_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[49]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[50]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~56_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[19]~14_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1049_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1989_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1990_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1986_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1987_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1984_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1985_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1988_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1982_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1983_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1991_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1992_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1993_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1999_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2000_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1996_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1997_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1994_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1995_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1998_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2001_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[19]~14_combout\ : std_logic;
SIGNAL \ALU|opmux|X[19]~37_combout\ : std_logic;
SIGNAL \ALU|somaSub[19]~38_combout\ : std_logic;
SIGNAL \ALU|opmux|X[19]~38_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[39]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \Mem_dados|Memoria~61_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[14]~19_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~148feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~148_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2096_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2097_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2094_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2095_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2098_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2092_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2093_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2099_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2100_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2101_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2089_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2090_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2082_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2083_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2086_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2087_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2084_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2085_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2088_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2091_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[14]~19_combout\ : std_logic;
SIGNAL \ALU|somaSub[14]~28_combout\ : std_logic;
SIGNAL \ALU|opmux|X[14]~31_combout\ : std_logic;
SIGNAL \ALU|opmux|X[14]~32_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[29]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \Mem_dados|Memoria~66_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[9]~24_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1039feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1039_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2189_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2190_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2186_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2187_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2184_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2185_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2188_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2182_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2183_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2191_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2199_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2200_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2192_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2193_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2196_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2197_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2194_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2195_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2198_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2201_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[9]~24_combout\ : std_logic;
SIGNAL \ALU|opmux|X[9]~17_combout\ : std_logic;
SIGNAL \ALU|somaSub[9]~18_combout\ : std_logic;
SIGNAL \ALU|opmux|X[9]~18_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[9]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[19]~0_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~71_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[4]~29_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~138feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~138_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2296_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2297_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2294_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2295_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2298_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2299_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2300_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2292_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2293_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2301_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2289_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2290_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2286_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2287_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2284_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2285_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2288_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2282_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2283_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2291_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[4]~29_combout\ : std_logic;
SIGNAL \ALU|opmux|X[4]~11_combout\ : std_logic;
SIGNAL \ALU|somaSub[4]~8_combout\ : std_logic;
SIGNAL \ALU|opmux|X[4]~12_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[41]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \Mem_dados|Memoria~67_combout\ : std_logic;
SIGNAL \ALU|opmux|X[13]~25_combout\ : std_logic;
SIGNAL \ALU|somaSub[13]~26_combout\ : std_logic;
SIGNAL \ALU|opmux|X[13]~26_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[13]~feeder_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[8]~25_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~974_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1624_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1625_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1626_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1627_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1628_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1622_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1623_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1629_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1630_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1631_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1636_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1637_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1634_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1635_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1638_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1632_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1633_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1639_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1640_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1641_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[8]~25_combout\ : std_logic;
SIGNAL \muxAntesULA|X[8]~24_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~17_combout\ : std_logic;
SIGNAL \ALU|somaSub[8]~16_combout\ : std_logic;
SIGNAL \ALU|opmux|X[8]~19_combout\ : std_logic;
SIGNAL \ALU|opmux|X[8]~20_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[8]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \Mem_dados|Memoria~72_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[3]~30_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1033_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2309_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2310_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2302_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2303_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2306_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2307_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2304_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2305_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2308_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2311_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2312_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2313_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2319_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2320_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2316_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2317_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2314_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2315_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2318_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2321_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[3]~30_combout\ : std_logic;
SIGNAL \ALU|opmux|X[3]~5_combout\ : std_logic;
SIGNAL \ALU|somaSub[3]~6_combout\ : std_logic;
SIGNAL \ALU|opmux|X[3]~6_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[40]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~63_combout\ : std_logic;
SIGNAL \ALU|somaSub[17]~34_combout\ : std_logic;
SIGNAL \ALU|opmux|X[17]~33_combout\ : std_logic;
SIGNAL \ALU|opmux|X[17]~34_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[12]~21_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~402_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2132_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2133_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2139_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2140_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2134_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2135_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2136_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2137_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2138_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2141_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2129_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2130_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2122_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2123_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2126_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2127_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2124_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2125_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2128_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2131_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[12]~21_combout\ : std_logic;
SIGNAL \ALU|somaSub[12]~24_combout\ : std_logic;
SIGNAL \ALU|opmux|X[12]~27_combout\ : std_logic;
SIGNAL \ALU|opmux|X[12]~28_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[25]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \Mem_dados|Memoria~68_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[7]~26_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~205_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2232_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2233_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2239_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2240_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2234_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2235_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2236_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2237_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2238_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2241_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2229_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2230_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2222_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2223_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2226_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2227_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2224_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2225_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2228_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2231_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[7]~26_combout\ : std_logic;
SIGNAL \ALU|opmux|X[7]~13_combout\ : std_logic;
SIGNAL \ALU|somaSub[7]~14_combout\ : std_logic;
SIGNAL \ALU|opmux|X[7]~14_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~73_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[2]~31_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~392_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2332_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2333_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2336_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2337_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2334_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2335_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2338_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2339_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2340_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2341_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2322_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2323_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2329_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2330_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2324_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2325_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2326_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2327_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2328_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2331_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[2]~31_combout\ : std_logic;
SIGNAL \ALU|somaSub[2]~4_combout\ : std_logic;
SIGNAL \ALU|opmux|X[2]~7_combout\ : std_logic;
SIGNAL \ALU|opmux|X[2]~8_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[39]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[51]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~55_combout\ : std_logic;
SIGNAL \ALU|opmux|X[25]~49_combout\ : std_logic;
SIGNAL \ALU|somaSub[25]~50_combout\ : std_logic;
SIGNAL \ALU|opmux|X[25]~50_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[20]~13_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~410_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1972_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1973_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1979_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1980_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1974_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1975_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1976_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1977_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1978_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1981_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1969_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1970_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1962_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1963_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1966_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1967_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1964_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1965_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1968_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1971_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[20]~13_combout\ : std_logic;
SIGNAL \ALU|opmux|X[20]~43_combout\ : std_logic;
SIGNAL \ALU|somaSub[20]~40_combout\ : std_logic;
SIGNAL \ALU|opmux|X[20]~44_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[41]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[42]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~60_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[15]~18_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~981_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2062_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2063_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2064_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2065_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2066_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2067_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2068_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2069_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2070_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2071_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2079_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2080_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2072_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2073_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2076_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2077_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2074_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2075_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2078_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2081_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[15]~18_combout\ : std_logic;
SIGNAL \ALU|opmux|X[15]~29_combout\ : std_logic;
SIGNAL \ALU|somaSub[15]~30_combout\ : std_logic;
SIGNAL \ALU|opmux|X[15]~30_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[15]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~65_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[10]~23_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~880_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2162_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2163_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2169_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2170_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2166_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2167_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2164_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2165_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2168_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2171_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2176_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2177_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2174_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2175_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2178_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2179_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2180_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2172_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2173_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2181_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[10]~23_combout\ : std_logic;
SIGNAL \ALU|opmux|X[10]~23_combout\ : std_logic;
SIGNAL \ALU|somaSub[10]~20_combout\ : std_logic;
SIGNAL \ALU|opmux|X[10]~24_combout\ : std_logic;
SIGNAL \Registrador_pipeline4|DOUT[10]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \Mem_dados|Memoria~70_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[5]~28_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~523feeder_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~523_q\ : std_logic;
SIGNAL \Banco_Regis|registers~2279_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2280_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2272_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2273_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2274_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2275_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2276_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2277_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2278_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2281_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2262_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2263_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2269_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2270_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2266_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2267_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2264_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2265_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2268_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~2271_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[5]~28_combout\ : std_logic;
SIGNAL \ALU|opmux|X[5]~9_combout\ : std_logic;
SIGNAL \ALU|somaSub[5]~10_combout\ : std_logic;
SIGNAL \ALU|opmux|X[5]~10_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~43_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[0]~1_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~998_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1082_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1083_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1089_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1090_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1086_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1087_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1084_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1085_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1088_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1091_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1094_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1095_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1096_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1097_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1098_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1099_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1100_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1092_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1093_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1101_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg2[0]~1_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[5]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \Mem_dados|Memoria_rtl_0_bypass[74]~feeder_combout\ : std_logic;
SIGNAL \Mem_dados|Memoria~44_combout\ : std_logic;
SIGNAL \muxDepoisULA|X[31]~2_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~805_q\ : std_logic;
SIGNAL \Banco_Regis|registers~1149_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1150_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1144_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1145_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1146_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1147_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1148_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1142_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1143_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1151_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1152_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1153_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1159_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1160_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1154_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1155_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1156_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1157_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1158_combout\ : std_logic;
SIGNAL \Banco_Regis|registers~1161_combout\ : std_logic;
SIGNAL \Banco_Regis|DadoLidoReg1[31]~2_combout\ : std_logic;
SIGNAL \muxAntesULA|X[31]~1_combout\ : std_logic;
SIGNAL \ALU|Bnot|Add0~62\ : std_logic;
SIGNAL \ALU|Bnot|Add0~63_combout\ : std_logic;
SIGNAL \ALU|opmux|X[31]~61_combout\ : std_logic;
SIGNAL \ALU|somaSub[30]~61\ : std_logic;
SIGNAL \ALU|somaSub[31]~62_combout\ : std_logic;
SIGNAL \ALU|opmux|X[31]~62_combout\ : std_logic;
SIGNAL \ALU|somaSub[0]~0_combout\ : std_logic;
SIGNAL \ALU|opmux|X[0]~3_combout\ : std_logic;
SIGNAL \ALU|opmux|X[0]~2_combout\ : std_logic;
SIGNAL \ALU|opmux|X[0]~4_combout\ : std_logic;
SIGNAL \ALU|norZero|Equal0~9_combout\ : std_logic;
SIGNAL \ALU|norZero|Equal0~5_combout\ : std_logic;
SIGNAL \ALU|opmux|X[1]~0_combout\ : std_logic;
SIGNAL \ALU|somaSub[1]~2_combout\ : std_logic;
SIGNAL \ALU|opmux|X[1]~1_combout\ : std_logic;
SIGNAL \ALU|norZero|Equal0~0_combout\ : std_logic;
SIGNAL \ALU|norZero|Equal0~1_combout\ : std_logic;
SIGNAL \ALU|norZero|Equal0~2_combout\ : std_logic;
SIGNAL \ALU|norZero|Equal0~3_combout\ : std_logic;
SIGNAL \ALU|norZero|Equal0~4_combout\ : std_logic;
SIGNAL \ALU|norZero|Equal0~6_combout\ : std_logic;
SIGNAL \ALU|norZero|Equal0~7_combout\ : std_logic;
SIGNAL \ALU|norZero|Equal0~8_combout\ : std_logic;
SIGNAL \ALU|norZero|Equal0~10_combout\ : std_logic;
SIGNAL \add4toPC|X[2]~0_combout\ : std_logic;
SIGNAL \MuxProxPC|X[2]~56_combout\ : std_logic;
SIGNAL \PC|DOUT[2]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \UC_ULA|ULActrl[1]~5_combout\ : std_logic;
SIGNAL \UC_ULA|ULActrl[1]~6_combout\ : std_logic;
SIGNAL \ALU|opmux|X[27]~53_combout\ : std_logic;
SIGNAL \ALU|somaSub[27]~54_combout\ : std_logic;
SIGNAL \ALU|opmux|X[27]~54_combout\ : std_logic;
SIGNAL \enderecoDisplay[27]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[26]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~16_combout\ : std_logic;
SIGNAL \enderecoDisplay[31]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[30]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~18_combout\ : std_logic;
SIGNAL \enderecoDisplay[29]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[28]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~17_combout\ : std_logic;
SIGNAL \enderecoDisplay[24]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[25]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~15_combout\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~19_combout\ : std_logic;
SIGNAL \enderecoDisplay[16]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[17]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~10_combout\ : std_logic;
SIGNAL \enderecoDisplay[21]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[20]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~12_combout\ : std_logic;
SIGNAL \enderecoDisplay[23]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[22]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~13_combout\ : std_logic;
SIGNAL \enderecoDisplay[18]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[19]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~11_combout\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~14_combout\ : std_logic;
SIGNAL \enderecoDisplay[8]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[9]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~5_combout\ : std_logic;
SIGNAL \enderecoDisplay[15]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[14]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~8_combout\ : std_logic;
SIGNAL \enderecoDisplay[10]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[11]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~6_combout\ : std_logic;
SIGNAL \enderecoDisplay[12]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[13]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~7_combout\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~9_combout\ : std_logic;
SIGNAL \enderecoDisplay[7]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[6]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~3_combout\ : std_logic;
SIGNAL \enderecoDisplay[1]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[0]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~0_combout\ : std_logic;
SIGNAL \enderecoDisplay[2]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[3]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~1_combout\ : std_logic;
SIGNAL \enderecoDisplay[4]~input_o\ : std_logic;
SIGNAL \enderecoDisplay[5]~input_o\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~2_combout\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~4_combout\ : std_logic;
SIGNAL \comparadorDisplay|Equal0~20_combout\ : std_logic;
SIGNAL \PC|DOUT[0]~_Duplicate_2_q\ : std_logic;
SIGNAL \MuxBEQ|X[0]~0_combout\ : std_logic;
SIGNAL \PC|DOUT[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \PC|DOUT[2]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[3]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[4]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[5]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[6]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[76]~39\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[77]~40_combout\ : std_logic;
SIGNAL \PC|DOUT[7]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[6]~9\ : std_logic;
SIGNAL \add4toPC|X[7]~10_combout\ : std_logic;
SIGNAL \MuxProxPC|X[7]~61_combout\ : std_logic;
SIGNAL \PC|DOUT[7]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[77]~41\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[78]~42_combout\ : std_logic;
SIGNAL \PC|DOUT[8]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[7]~11\ : std_logic;
SIGNAL \add4toPC|X[8]~12_combout\ : std_logic;
SIGNAL \MuxProxPC|X[8]~62_combout\ : std_logic;
SIGNAL \PC|DOUT[8]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[78]~43\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[79]~44_combout\ : std_logic;
SIGNAL \PC|DOUT[9]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[8]~13\ : std_logic;
SIGNAL \add4toPC|X[9]~14_combout\ : std_logic;
SIGNAL \MuxProxPC|X[9]~63_combout\ : std_logic;
SIGNAL \PC|DOUT[9]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[79]~45\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[80]~46_combout\ : std_logic;
SIGNAL \PC|DOUT[10]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[9]~15\ : std_logic;
SIGNAL \add4toPC|X[10]~16_combout\ : std_logic;
SIGNAL \MuxProxPC|X[10]~64_combout\ : std_logic;
SIGNAL \PC|DOUT[10]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[80]~47\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[81]~48_combout\ : std_logic;
SIGNAL \PC|DOUT[11]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[10]~17\ : std_logic;
SIGNAL \add4toPC|X[11]~18_combout\ : std_logic;
SIGNAL \MuxProxPC|X[11]~65_combout\ : std_logic;
SIGNAL \PC|DOUT[11]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[81]~49\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[82]~50_combout\ : std_logic;
SIGNAL \PC|DOUT[12]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[11]~19\ : std_logic;
SIGNAL \add4toPC|X[12]~20_combout\ : std_logic;
SIGNAL \MuxProxPC|X[12]~66_combout\ : std_logic;
SIGNAL \PC|DOUT[12]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[82]~51\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[83]~52_combout\ : std_logic;
SIGNAL \PC|DOUT[13]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[12]~21\ : std_logic;
SIGNAL \add4toPC|X[13]~22_combout\ : std_logic;
SIGNAL \MuxProxPC|X[13]~67_combout\ : std_logic;
SIGNAL \PC|DOUT[13]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[83]~53\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[84]~54_combout\ : std_logic;
SIGNAL \PC|DOUT[14]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[13]~23\ : std_logic;
SIGNAL \add4toPC|X[14]~24_combout\ : std_logic;
SIGNAL \MuxProxPC|X[14]~68_combout\ : std_logic;
SIGNAL \PC|DOUT[14]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[84]~55\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[85]~56_combout\ : std_logic;
SIGNAL \PC|DOUT[15]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[14]~25\ : std_logic;
SIGNAL \add4toPC|X[15]~26_combout\ : std_logic;
SIGNAL \MuxProxPC|X[15]~69_combout\ : std_logic;
SIGNAL \PC|DOUT[15]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[16]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[16]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[15]~27\ : std_logic;
SIGNAL \add4toPC|X[16]~28_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[85]~57\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[86]~58_combout\ : std_logic;
SIGNAL \MuxProxPC|X[16]~70_combout\ : std_logic;
SIGNAL \PC|DOUT[16]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[17]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[17]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[16]~29\ : std_logic;
SIGNAL \add4toPC|X[17]~30_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[86]~59\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[87]~60_combout\ : std_logic;
SIGNAL \MuxProxPC|X[17]~71_combout\ : std_logic;
SIGNAL \PC|DOUT[17]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[87]~61\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[88]~62_combout\ : std_logic;
SIGNAL \PC|DOUT[18]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[18]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[17]~31\ : std_logic;
SIGNAL \add4toPC|X[18]~32_combout\ : std_logic;
SIGNAL \MuxProxPC|X[18]~72_combout\ : std_logic;
SIGNAL \PC|DOUT[18]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[19]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[19]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[18]~33\ : std_logic;
SIGNAL \add4toPC|X[19]~34_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[88]~63\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[89]~64_combout\ : std_logic;
SIGNAL \MuxProxPC|X[19]~73_combout\ : std_logic;
SIGNAL \PC|DOUT[19]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[89]~65\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[90]~66_combout\ : std_logic;
SIGNAL \PC|DOUT[20]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[20]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[19]~35\ : std_logic;
SIGNAL \add4toPC|X[20]~36_combout\ : std_logic;
SIGNAL \MuxProxPC|X[20]~74_combout\ : std_logic;
SIGNAL \PC|DOUT[20]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[90]~67\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[91]~68_combout\ : std_logic;
SIGNAL \PC|DOUT[21]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[21]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[20]~37\ : std_logic;
SIGNAL \add4toPC|X[21]~38_combout\ : std_logic;
SIGNAL \MuxProxPC|X[21]~75_combout\ : std_logic;
SIGNAL \PC|DOUT[21]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[91]~69\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[92]~70_combout\ : std_logic;
SIGNAL \PC|DOUT[22]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[22]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[21]~39\ : std_logic;
SIGNAL \add4toPC|X[22]~40_combout\ : std_logic;
SIGNAL \MuxProxPC|X[22]~76_combout\ : std_logic;
SIGNAL \PC|DOUT[22]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[92]~71\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[93]~72_combout\ : std_logic;
SIGNAL \PC|DOUT[23]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[23]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[22]~41\ : std_logic;
SIGNAL \add4toPC|X[23]~42_combout\ : std_logic;
SIGNAL \MuxProxPC|X[23]~77_combout\ : std_logic;
SIGNAL \PC|DOUT[23]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[93]~73\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[94]~74_combout\ : std_logic;
SIGNAL \PC|DOUT[24]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[24]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[23]~43\ : std_logic;
SIGNAL \add4toPC|X[24]~44_combout\ : std_logic;
SIGNAL \MuxProxPC|X[24]~78_combout\ : std_logic;
SIGNAL \PC|DOUT[24]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \PC|DOUT[25]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[25]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[24]~45\ : std_logic;
SIGNAL \add4toPC|X[25]~46_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[94]~75\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[95]~76_combout\ : std_logic;
SIGNAL \MuxProxPC|X[25]~79_combout\ : std_logic;
SIGNAL \PC|DOUT[25]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[95]~77\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[96]~78_combout\ : std_logic;
SIGNAL \PC|DOUT[26]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[26]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[25]~47\ : std_logic;
SIGNAL \add4toPC|X[26]~48_combout\ : std_logic;
SIGNAL \MuxProxPC|X[26]~80_combout\ : std_logic;
SIGNAL \PC|DOUT[26]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[96]~79\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[97]~80_combout\ : std_logic;
SIGNAL \PC|DOUT[27]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \PC|DOUT[27]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[26]~49\ : std_logic;
SIGNAL \add4toPC|X[27]~50_combout\ : std_logic;
SIGNAL \MuxProxPC|X[27]~81_combout\ : std_logic;
SIGNAL \PC|DOUT[27]~SLOAD_MUX_combout\ : std_logic;
SIGNAL \AndBEQ~combout\ : std_logic;
SIGNAL \PC|DOUT[28]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[27]~51\ : std_logic;
SIGNAL \add4toPC|X[28]~52_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[97]~81\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[98]~82_combout\ : std_logic;
SIGNAL \MuxProxPC|X[28]~52_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[98]~83\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[99]~84_combout\ : std_logic;
SIGNAL \PC|DOUT[29]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[28]~53\ : std_logic;
SIGNAL \add4toPC|X[29]~54_combout\ : std_logic;
SIGNAL \MuxProxPC|X[29]~53_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[99]~85\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[100]~86_combout\ : std_logic;
SIGNAL \PC|DOUT[30]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[29]~55\ : std_logic;
SIGNAL \add4toPC|X[30]~56_combout\ : std_logic;
SIGNAL \MuxProxPC|X[30]~54_combout\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[100]~87\ : std_logic;
SIGNAL \Registrador_pipeline3|DOUT[101]~88_combout\ : std_logic;
SIGNAL \PC|DOUT[31]~_Duplicate_1_q\ : std_logic;
SIGNAL \add4toPC|X[30]~57\ : std_logic;
SIGNAL \add4toPC|X[31]~58_combout\ : std_logic;
SIGNAL \MuxProxPC|X[31]~55_combout\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \PC|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Registrador_pipeline2|DOUT\ : std_logic_vector(146 DOWNTO 0);
SIGNAL \Mem_dados|Memoria_rtl_0_bypass\ : std_logic_vector(0 TO 74);
SIGNAL \Registrador_pipeline4|DOUT\ : std_logic_vector(70 DOWNTO 0);
SIGNAL \Registrador_pipeline3|DOUT\ : std_logic_vector(106 DOWNTO 0);
SIGNAL \ALT_INV_RST_PC~inputclkctrl_outclk\ : std_logic;
SIGNAL \Registrador_pipeline3|ALT_INV_DOUT\ : std_logic_vector(103 DOWNTO 103);

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLK <= CLK;
ww_RST_PC <= RST_PC;
ww_mux_PC <= mux_PC;
ww_Mux_RtRd <= Mux_RtRd;
ww_habEscritaReg <= habEscritaReg;
ww_mux_RtIm <= mux_RtIm;
ww_ULAOPer <= ULAOPer;
ww_mux_ULAMem <= mux_ULAMem;
ww_BEQ <= BEQ;
ww_habLeituraMEM <= habLeituraMEM;
ww_habEscritaMEM <= habEscritaMEM;
ww_enderecoDisplay <= enderecoDisplay;
habEscritaDisplay <= ww_habEscritaDisplay;
PCdisplay <= ww_PCdisplay;
OpCode <= ww_OpCode;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\PC|DOUT[6]~_Duplicate_1_q\ & \PC|DOUT[5]~_Duplicate_1_q\ & \PC|DOUT[4]~_Duplicate_1_q\ & \PC|DOUT[3]~_Duplicate_1_q\ & \PC|DOUT[2]~_Duplicate_1_q\);

\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a1\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a2\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a3\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a4\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a5\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a6\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a7\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a8\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a9\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a10\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a11\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a12\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a13\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a14\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a15\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a26\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a27\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a28\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a29\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a30\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31\ <= \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);

\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \Registrador_pipeline3|DOUT\(36) & \Registrador_pipeline3|DOUT\(35) & \Registrador_pipeline3|DOUT\(34) & \Registrador_pipeline3|DOUT\(33) & 
\Registrador_pipeline3|DOUT\(32) & \Registrador_pipeline3|DOUT\(31) & \Registrador_pipeline3|DOUT\(30) & \Registrador_pipeline3|DOUT\(29) & \Registrador_pipeline3|DOUT\(28) & \Registrador_pipeline3|DOUT\(27) & \Registrador_pipeline3|DOUT\(26) & 
\Registrador_pipeline3|DOUT\(25) & \Registrador_pipeline3|DOUT\(24) & \Registrador_pipeline3|DOUT\(23) & \Registrador_pipeline3|DOUT\(22) & \Registrador_pipeline3|DOUT\(21) & \Registrador_pipeline3|DOUT\(20) & \Registrador_pipeline3|DOUT\(19) & 
\Registrador_pipeline3|DOUT\(18) & \Registrador_pipeline3|DOUT\(17) & \Registrador_pipeline3|DOUT\(16) & \Registrador_pipeline3|DOUT\(15) & \Registrador_pipeline3|DOUT\(14) & \Registrador_pipeline3|DOUT\(13) & \Registrador_pipeline3|DOUT\(12) & 
\Registrador_pipeline3|DOUT\(11) & \Registrador_pipeline3|DOUT\(10) & \Registrador_pipeline3|DOUT\(9) & \Registrador_pipeline3|DOUT\(8) & \Registrador_pipeline3|DOUT\(7) & \Registrador_pipeline3|DOUT\(6) & \Registrador_pipeline3|DOUT\(5));

\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Registrador_pipeline3|DOUT\(43) & \Registrador_pipeline3|DOUT\(42) & \Registrador_pipeline3|DOUT\(41) & \Registrador_pipeline3|DOUT\(40) & \Registrador_pipeline3|DOUT\(39));

\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\ALU|opmux|X[6]~16_combout\ & \ALU|opmux|X[5]~10_combout\ & \ALU|opmux|X[4]~12_combout\ & \ALU|opmux|X[3]~6_combout\ & \ALU|opmux|X[2]~8_combout\);

\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a1\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a2\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a3\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a4\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a5\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a6\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a7\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a8\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a9\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a10\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a11\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a12\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a13\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a14\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a15\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a16\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a17\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a18\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a19\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a20\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a21\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a22\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a23\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a24\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a25\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a26\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a27\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a28\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a29\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a30\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a31\ <= \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\RST_PC~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RST_PC~input_o\);

\CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK~input_o\);
\ALT_INV_RST_PC~inputclkctrl_outclk\ <= NOT \RST_PC~inputclkctrl_outclk\;
\Registrador_pipeline3|ALT_INV_DOUT\(103) <= NOT \Registrador_pipeline3|DOUT\(103);
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X107_Y73_N16
\habEscritaDisplay~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comparadorDisplay|Equal0~20_combout\,
	devoe => ww_devoe,
	o => \habEscritaDisplay~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\PCdisplay[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(0),
	devoe => ww_devoe,
	o => \PCdisplay[0]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\PCdisplay[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT[0]~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => \PCdisplay[1]~output_o\);

-- Location: IOOBUF_X81_Y73_N2
\PCdisplay[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(2),
	devoe => ww_devoe,
	o => \PCdisplay[2]~output_o\);

-- Location: IOOBUF_X79_Y73_N9
\PCdisplay[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(3),
	devoe => ww_devoe,
	o => \PCdisplay[3]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\PCdisplay[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(4),
	devoe => ww_devoe,
	o => \PCdisplay[4]~output_o\);

-- Location: IOOBUF_X60_Y73_N9
\PCdisplay[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(5),
	devoe => ww_devoe,
	o => \PCdisplay[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\PCdisplay[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(6),
	devoe => ww_devoe,
	o => \PCdisplay[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\PCdisplay[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(7),
	devoe => ww_devoe,
	o => \PCdisplay[7]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\PCdisplay[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(8),
	devoe => ww_devoe,
	o => \PCdisplay[8]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\PCdisplay[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(9),
	devoe => ww_devoe,
	o => \PCdisplay[9]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\PCdisplay[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(10),
	devoe => ww_devoe,
	o => \PCdisplay[10]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\PCdisplay[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(11),
	devoe => ww_devoe,
	o => \PCdisplay[11]~output_o\);

-- Location: IOOBUF_X58_Y73_N16
\PCdisplay[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(12),
	devoe => ww_devoe,
	o => \PCdisplay[12]~output_o\);

-- Location: IOOBUF_X83_Y73_N16
\PCdisplay[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(13),
	devoe => ww_devoe,
	o => \PCdisplay[13]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\PCdisplay[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(14),
	devoe => ww_devoe,
	o => \PCdisplay[14]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\PCdisplay[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(15),
	devoe => ww_devoe,
	o => \PCdisplay[15]~output_o\);

-- Location: IOOBUF_X58_Y73_N23
\PCdisplay[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(16),
	devoe => ww_devoe,
	o => \PCdisplay[16]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\PCdisplay[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(17),
	devoe => ww_devoe,
	o => \PCdisplay[17]~output_o\);

-- Location: IOOBUF_X60_Y73_N2
\PCdisplay[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(18),
	devoe => ww_devoe,
	o => \PCdisplay[18]~output_o\);

-- Location: IOOBUF_X81_Y73_N23
\PCdisplay[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(19),
	devoe => ww_devoe,
	o => \PCdisplay[19]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\PCdisplay[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(20),
	devoe => ww_devoe,
	o => \PCdisplay[20]~output_o\);

-- Location: IOOBUF_X81_Y73_N16
\PCdisplay[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(21),
	devoe => ww_devoe,
	o => \PCdisplay[21]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\PCdisplay[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(22),
	devoe => ww_devoe,
	o => \PCdisplay[22]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\PCdisplay[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(23),
	devoe => ww_devoe,
	o => \PCdisplay[23]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\PCdisplay[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(24),
	devoe => ww_devoe,
	o => \PCdisplay[24]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\PCdisplay[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(25),
	devoe => ww_devoe,
	o => \PCdisplay[25]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\PCdisplay[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(26),
	devoe => ww_devoe,
	o => \PCdisplay[26]~output_o\);

-- Location: IOOBUF_X79_Y73_N2
\PCdisplay[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(27),
	devoe => ww_devoe,
	o => \PCdisplay[27]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\PCdisplay[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(28),
	devoe => ww_devoe,
	o => \PCdisplay[28]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\PCdisplay[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(29),
	devoe => ww_devoe,
	o => \PCdisplay[29]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\PCdisplay[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(30),
	devoe => ww_devoe,
	o => \PCdisplay[30]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\PCdisplay[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|DOUT\(31),
	devoe => ww_devoe,
	o => \PCdisplay[31]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\OpCode[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a26\,
	devoe => ww_devoe,
	o => \OpCode[0]~output_o\);

-- Location: IOOBUF_X49_Y73_N23
\OpCode[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a27\,
	devoe => ww_devoe,
	o => \OpCode[1]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\OpCode[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a28\,
	devoe => ww_devoe,
	o => \OpCode[2]~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\OpCode[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a29\,
	devoe => ww_devoe,
	o => \OpCode[3]~output_o\);

-- Location: IOOBUF_X45_Y73_N9
\OpCode[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a30\,
	devoe => ww_devoe,
	o => \OpCode[4]~output_o\);

-- Location: IOOBUF_X47_Y73_N16
\OpCode[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a31\,
	devoe => ww_devoe,
	o => \OpCode[5]~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: CLKCTRL_G2
\CLK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~inputclkctrl_outclk\);

-- Location: LCCOMB_X75_Y70_N2
\add4toPC|X[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[2]~0_combout\ = \PC|DOUT[2]~_Duplicate_1_q\ $ (VCC)
-- \add4toPC|X[2]~1\ = CARRY(\PC|DOUT[2]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[2]~_Duplicate_1_q\,
	datad => VCC,
	combout => \add4toPC|X[2]~0_combout\,
	cout => \add4toPC|X[2]~1\);

-- Location: LCCOMB_X75_Y70_N4
\add4toPC|X[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[3]~2_combout\ = (\PC|DOUT[3]~_Duplicate_1_q\ & (!\add4toPC|X[2]~1\)) # (!\PC|DOUT[3]~_Duplicate_1_q\ & ((\add4toPC|X[2]~1\) # (GND)))
-- \add4toPC|X[3]~3\ = CARRY((!\add4toPC|X[2]~1\) # (!\PC|DOUT[3]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[3]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[2]~1\,
	combout => \add4toPC|X[3]~2_combout\,
	cout => \add4toPC|X[3]~3\);

-- Location: LCCOMB_X75_Y70_N6
\add4toPC|X[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[4]~4_combout\ = (\PC|DOUT[4]~_Duplicate_1_q\ & (\add4toPC|X[3]~3\ $ (GND))) # (!\PC|DOUT[4]~_Duplicate_1_q\ & (!\add4toPC|X[3]~3\ & VCC))
-- \add4toPC|X[4]~5\ = CARRY((\PC|DOUT[4]~_Duplicate_1_q\ & !\add4toPC|X[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[4]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[3]~3\,
	combout => \add4toPC|X[4]~4_combout\,
	cout => \add4toPC|X[4]~5\);

-- Location: LCCOMB_X75_Y70_N8
\add4toPC|X[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[5]~6_combout\ = (\PC|DOUT[5]~_Duplicate_1_q\ & (!\add4toPC|X[4]~5\)) # (!\PC|DOUT[5]~_Duplicate_1_q\ & ((\add4toPC|X[4]~5\) # (GND)))
-- \add4toPC|X[5]~7\ = CARRY((!\add4toPC|X[4]~5\) # (!\PC|DOUT[5]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[5]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[4]~5\,
	combout => \add4toPC|X[5]~6_combout\,
	cout => \add4toPC|X[5]~7\);

-- Location: IOIBUF_X62_Y73_N22
\BEQ~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BEQ,
	o => \BEQ~input_o\);

-- Location: FF_X62_Y73_N24
\Registrador_pipeline2|DOUT[144]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \BEQ~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(144));

-- Location: LCCOMB_X74_Y70_N14
\Registrador_pipeline3|DOUT[104]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[104]~feeder_combout\ = \Registrador_pipeline2|DOUT\(144)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(144),
	combout => \Registrador_pipeline3|DOUT[104]~feeder_combout\);

-- Location: FF_X74_Y70_N15
\Registrador_pipeline3|DOUT[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[104]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(104));

-- Location: LCCOMB_X75_Y70_N10
\add4toPC|X[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[6]~8_combout\ = (\PC|DOUT[6]~_Duplicate_1_q\ & (\add4toPC|X[5]~7\ $ (GND))) # (!\PC|DOUT[6]~_Duplicate_1_q\ & (!\add4toPC|X[5]~7\ & VCC))
-- \add4toPC|X[6]~9\ = CARRY((\PC|DOUT[6]~_Duplicate_1_q\ & !\add4toPC|X[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[6]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[5]~7\,
	combout => \add4toPC|X[6]~8_combout\,
	cout => \add4toPC|X[6]~9\);

-- Location: M9K_X78_Y65_N0
\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AD6A0000001095020000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_QuartusPrimeProject.ram0_InstructionMemory_d1968ec4.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "InstructionMemory:Mem_Inst|altsyncram:MemoriaDeInstrucao_rtl_0|altsyncram_cs91:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 5,
	port_b_data_width => 36,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	portaaddr => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X83_Y71_N7
\Registrador_pipeline2|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(14));

-- Location: LCCOMB_X80_Y71_N8
\Registrador_pipeline3|DOUT[75]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[75]~36_combout\ = (\Registrador_pipeline2|DOUT\(13) & ((\Registrador_pipeline2|DOUT\(41) & (\Registrador_pipeline3|DOUT[74]~35\ & VCC)) # (!\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline3|DOUT[74]~35\)))) # 
-- (!\Registrador_pipeline2|DOUT\(13) & ((\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline3|DOUT[74]~35\)) # (!\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline3|DOUT[74]~35\) # (GND)))))
-- \Registrador_pipeline3|DOUT[75]~37\ = CARRY((\Registrador_pipeline2|DOUT\(13) & (!\Registrador_pipeline2|DOUT\(41) & !\Registrador_pipeline3|DOUT[74]~35\)) # (!\Registrador_pipeline2|DOUT\(13) & ((!\Registrador_pipeline3|DOUT[74]~35\) # 
-- (!\Registrador_pipeline2|DOUT\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(13),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[74]~35\,
	combout => \Registrador_pipeline3|DOUT[75]~36_combout\,
	cout => \Registrador_pipeline3|DOUT[75]~37\);

-- Location: LCCOMB_X80_Y71_N10
\Registrador_pipeline3|DOUT[76]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[76]~38_combout\ = ((\Registrador_pipeline2|DOUT\(14) $ (\Registrador_pipeline2|DOUT\(41) $ (!\Registrador_pipeline3|DOUT[75]~37\)))) # (GND)
-- \Registrador_pipeline3|DOUT[76]~39\ = CARRY((\Registrador_pipeline2|DOUT\(14) & ((\Registrador_pipeline2|DOUT\(41)) # (!\Registrador_pipeline3|DOUT[75]~37\))) # (!\Registrador_pipeline2|DOUT\(14) & (\Registrador_pipeline2|DOUT\(41) & 
-- !\Registrador_pipeline3|DOUT[75]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(14),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[75]~37\,
	combout => \Registrador_pipeline3|DOUT[76]~38_combout\,
	cout => \Registrador_pipeline3|DOUT[76]~39\);

-- Location: FF_X80_Y71_N11
\Registrador_pipeline3|DOUT[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[76]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(76));

-- Location: LCCOMB_X76_Y70_N24
\MuxProxPC|X[6]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[6]~60_combout\ = (\Registrador_pipeline3|DOUT\(104) & ((\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(76)))) # (!\Registrador_pipeline3|DOUT\(69) & (\add4toPC|X[6]~8_combout\)))) # (!\Registrador_pipeline3|DOUT\(104) & 
-- (\add4toPC|X[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|X[6]~8_combout\,
	datab => \Registrador_pipeline3|DOUT\(104),
	datac => \Registrador_pipeline3|DOUT\(76),
	datad => \Registrador_pipeline3|DOUT\(69),
	combout => \MuxProxPC|X[6]~60_combout\);

-- Location: LCCOMB_X76_Y70_N4
\PC|DOUT[6]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[6]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[6]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[6]~60_combout\,
	combout => \PC|DOUT[6]~_Duplicate_1feeder_combout\);

-- Location: IOIBUF_X0_Y36_N15
\RST_PC~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RST_PC,
	o => \RST_PC~input_o\);

-- Location: CLKCTRL_G4
\RST_PC~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RST_PC~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RST_PC~inputclkctrl_outclk\);

-- Location: IOIBUF_X54_Y73_N1
\mux_PC~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mux_PC,
	o => \mux_PC~input_o\);

-- Location: FF_X76_Y70_N5
\PC|DOUT[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[6]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a4\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[6]~_Duplicate_1_q\);

-- Location: FF_X83_Y71_N3
\Registrador_pipeline2|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0~portadataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(10));

-- Location: LCCOMB_X80_Y71_N2
\Registrador_pipeline3|DOUT[72]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[72]~30_combout\ = (\Registrador_pipeline2|DOUT\(10) & (\Registrador_pipeline2|DOUT\(41) $ (VCC))) # (!\Registrador_pipeline2|DOUT\(10) & (\Registrador_pipeline2|DOUT\(41) & VCC))
-- \Registrador_pipeline3|DOUT[72]~31\ = CARRY((\Registrador_pipeline2|DOUT\(10) & \Registrador_pipeline2|DOUT\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(10),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => VCC,
	combout => \Registrador_pipeline3|DOUT[72]~30_combout\,
	cout => \Registrador_pipeline3|DOUT[72]~31\);

-- Location: LCCOMB_X80_Y71_N4
\Registrador_pipeline3|DOUT[73]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[73]~32_combout\ = (\Registrador_pipeline2|DOUT\(11) & ((\Registrador_pipeline2|DOUT\(41) & (\Registrador_pipeline3|DOUT[72]~31\ & VCC)) # (!\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline3|DOUT[72]~31\)))) # 
-- (!\Registrador_pipeline2|DOUT\(11) & ((\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline3|DOUT[72]~31\)) # (!\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline3|DOUT[72]~31\) # (GND)))))
-- \Registrador_pipeline3|DOUT[73]~33\ = CARRY((\Registrador_pipeline2|DOUT\(11) & (!\Registrador_pipeline2|DOUT\(41) & !\Registrador_pipeline3|DOUT[72]~31\)) # (!\Registrador_pipeline2|DOUT\(11) & ((!\Registrador_pipeline3|DOUT[72]~31\) # 
-- (!\Registrador_pipeline2|DOUT\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(11),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[72]~31\,
	combout => \Registrador_pipeline3|DOUT[73]~32_combout\,
	cout => \Registrador_pipeline3|DOUT[73]~33\);

-- Location: LCCOMB_X80_Y71_N6
\Registrador_pipeline3|DOUT[74]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[74]~34_combout\ = ((\Registrador_pipeline2|DOUT\(12) $ (\Registrador_pipeline2|DOUT\(41) $ (!\Registrador_pipeline3|DOUT[73]~33\)))) # (GND)
-- \Registrador_pipeline3|DOUT[74]~35\ = CARRY((\Registrador_pipeline2|DOUT\(12) & ((\Registrador_pipeline2|DOUT\(41)) # (!\Registrador_pipeline3|DOUT[73]~33\))) # (!\Registrador_pipeline2|DOUT\(12) & (\Registrador_pipeline2|DOUT\(41) & 
-- !\Registrador_pipeline3|DOUT[73]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(12),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[73]~33\,
	combout => \Registrador_pipeline3|DOUT[74]~34_combout\,
	cout => \Registrador_pipeline3|DOUT[74]~35\);

-- Location: FF_X80_Y71_N9
\Registrador_pipeline3|DOUT[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[75]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(75));

-- Location: LCCOMB_X76_Y69_N0
\MuxProxPC|X[5]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[5]~59_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & ((\Registrador_pipeline3|DOUT\(75)))) # (!\Registrador_pipeline3|DOUT\(104) & (\add4toPC|X[5]~6_combout\)))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (\add4toPC|X[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(69),
	datab => \add4toPC|X[5]~6_combout\,
	datac => \Registrador_pipeline3|DOUT\(104),
	datad => \Registrador_pipeline3|DOUT\(75),
	combout => \MuxProxPC|X[5]~59_combout\);

-- Location: LCCOMB_X76_Y69_N30
\PC|DOUT[5]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[5]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[5]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[5]~59_combout\,
	combout => \PC|DOUT[5]~_Duplicate_1feeder_combout\);

-- Location: FF_X76_Y69_N31
\PC|DOUT[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[5]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a3\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[5]~_Duplicate_1_q\);

-- Location: FF_X83_Y70_N17
\Registrador_pipeline2|DOUT[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(41));

-- Location: FF_X80_Y71_N7
\Registrador_pipeline3|DOUT[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[74]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(74));

-- Location: LCCOMB_X76_Y70_N30
\MuxProxPC|X[4]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[4]~58_combout\ = (\Registrador_pipeline3|DOUT\(104) & ((\Registrador_pipeline3|DOUT\(69) & (\Registrador_pipeline3|DOUT\(74))) # (!\Registrador_pipeline3|DOUT\(69) & ((\add4toPC|X[4]~4_combout\))))) # (!\Registrador_pipeline3|DOUT\(104) & 
-- (((\add4toPC|X[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(74),
	datab => \add4toPC|X[4]~4_combout\,
	datac => \Registrador_pipeline3|DOUT\(104),
	datad => \Registrador_pipeline3|DOUT\(69),
	combout => \MuxProxPC|X[4]~58_combout\);

-- Location: LCCOMB_X76_Y69_N12
\PC|DOUT[4]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[4]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[4]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxProxPC|X[4]~58_combout\,
	combout => \PC|DOUT[4]~_Duplicate_1feeder_combout\);

-- Location: FF_X76_Y69_N13
\PC|DOUT[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[4]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a2\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[4]~_Duplicate_1_q\);

-- Location: FF_X83_Y71_N13
\Registrador_pipeline2|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(11));

-- Location: FF_X80_Y71_N5
\Registrador_pipeline3|DOUT[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[73]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(73));

-- Location: LCCOMB_X79_Y69_N24
\MuxProxPC|X[3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[3]~57_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & ((\Registrador_pipeline3|DOUT\(73)))) # (!\Registrador_pipeline3|DOUT\(104) & (\add4toPC|X[3]~2_combout\)))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (\add4toPC|X[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(69),
	datab => \add4toPC|X[3]~2_combout\,
	datac => \Registrador_pipeline3|DOUT\(73),
	datad => \Registrador_pipeline3|DOUT\(104),
	combout => \MuxProxPC|X[3]~57_combout\);

-- Location: LCCOMB_X79_Y69_N10
\PC|DOUT[3]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[3]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[3]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[3]~57_combout\,
	combout => \PC|DOUT[3]~_Duplicate_1feeder_combout\);

-- Location: FF_X79_Y69_N11
\PC|DOUT[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[3]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a1\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[3]~_Duplicate_1_q\);

-- Location: FF_X83_Y71_N5
\Registrador_pipeline2|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(12));

-- Location: LCCOMB_X83_Y71_N2
\UC_ULA|ULActrl~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl~1_combout\ = (\Registrador_pipeline2|DOUT\(13) & (!\Registrador_pipeline2|DOUT\(12) & (!\Registrador_pipeline2|DOUT\(10) & \Registrador_pipeline2|DOUT\(11)))) # (!\Registrador_pipeline2|DOUT\(13) & (\Registrador_pipeline2|DOUT\(12) & 
-- (\Registrador_pipeline2|DOUT\(10) & !\Registrador_pipeline2|DOUT\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(13),
	datab => \Registrador_pipeline2|DOUT\(12),
	datac => \Registrador_pipeline2|DOUT\(10),
	datad => \Registrador_pipeline2|DOUT\(11),
	combout => \UC_ULA|ULActrl~1_combout\);

-- Location: IOIBUF_X83_Y73_N8
\ULAOPer[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ULAOPer(0),
	o => \ULAOPer[0]~input_o\);

-- Location: FF_X83_Y73_N10
\Registrador_pipeline2|DOUT[139]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ULAOPer[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(139));

-- Location: FF_X83_Y71_N21
\Registrador_pipeline2|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(15));

-- Location: LCCOMB_X83_Y71_N4
\UC_ULA|ULActrl[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl[1]~0_combout\ = (!\Registrador_pipeline2|DOUT\(14) & (!\Registrador_pipeline2|DOUT\(139) & \Registrador_pipeline2|DOUT\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(14),
	datab => \Registrador_pipeline2|DOUT\(139),
	datad => \Registrador_pipeline2|DOUT\(15),
	combout => \UC_ULA|ULActrl[1]~0_combout\);

-- Location: IOIBUF_X83_Y73_N22
\ULAOPer[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ULAOPer(1),
	o => \ULAOPer[1]~input_o\);

-- Location: FF_X83_Y73_N24
\Registrador_pipeline2|DOUT[140]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ULAOPer[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(140));

-- Location: LCCOMB_X83_Y71_N20
\UC_ULA|ULActrl~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl~2_combout\ = (\UC_ULA|ULActrl~1_combout\ & (\UC_ULA|ULActrl[1]~0_combout\ & \Registrador_pipeline2|DOUT\(140)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~1_combout\,
	datab => \UC_ULA|ULActrl[1]~0_combout\,
	datad => \Registrador_pipeline2|DOUT\(140),
	combout => \UC_ULA|ULActrl~2_combout\);

-- Location: LCCOMB_X82_Y64_N22
\Banco_Regis|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|Equal0~0_combout\ = (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|Equal0~0_combout\);

-- Location: LCCOMB_X79_Y69_N26
\Banco_Regis|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|Equal1~0_combout\ = (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|Equal1~0_combout\);

-- Location: LCCOMB_X81_Y67_N2
\Registrador_pipeline2|DOUT[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline2|DOUT[4]~feeder_combout\ = \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	combout => \Registrador_pipeline2|DOUT[4]~feeder_combout\);

-- Location: FF_X81_Y67_N3
\Registrador_pipeline2|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline2|DOUT[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(4));

-- Location: IOIBUF_X102_Y73_N1
\Mux_RtRd~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Mux_RtRd,
	o => \Mux_RtRd~input_o\);

-- Location: FF_X102_Y73_N3
\Registrador_pipeline2|DOUT[141]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mux_RtRd~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(141));

-- Location: LCCOMB_X81_Y67_N12
\muxRt_Rd|X[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRt_Rd|X[4]~4_combout\ = (\Registrador_pipeline2|DOUT\(141) & (\Registrador_pipeline2|DOUT\(41))) # (!\Registrador_pipeline2|DOUT\(141) & ((\Registrador_pipeline2|DOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(41),
	datab => \Registrador_pipeline2|DOUT\(4),
	datad => \Registrador_pipeline2|DOUT\(141),
	combout => \muxRt_Rd|X[4]~4_combout\);

-- Location: FF_X81_Y67_N13
\Registrador_pipeline3|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxRt_Rd|X[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(4));

-- Location: FF_X88_Y64_N27
\Registrador_pipeline4|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(4));

-- Location: LCCOMB_X85_Y69_N26
\Registrador_pipeline2|DOUT[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline2|DOUT[1]~feeder_combout\ = \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Registrador_pipeline2|DOUT[1]~feeder_combout\);

-- Location: FF_X85_Y69_N27
\Registrador_pipeline2|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline2|DOUT[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(1));

-- Location: LCCOMB_X85_Y69_N22
\Registrador_pipeline2|DOUT[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline2|DOUT[22]~feeder_combout\ = \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a12\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a12\,
	combout => \Registrador_pipeline2|DOUT[22]~feeder_combout\);

-- Location: FF_X85_Y69_N23
\Registrador_pipeline2|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline2|DOUT[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(22));

-- Location: LCCOMB_X85_Y69_N8
\muxRt_Rd|X[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRt_Rd|X[1]~1_combout\ = (\Registrador_pipeline2|DOUT\(141) & ((\Registrador_pipeline2|DOUT\(22)))) # (!\Registrador_pipeline2|DOUT\(141) & (\Registrador_pipeline2|DOUT\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(1),
	datac => \Registrador_pipeline2|DOUT\(22),
	datad => \Registrador_pipeline2|DOUT\(141),
	combout => \muxRt_Rd|X[1]~1_combout\);

-- Location: FF_X85_Y69_N9
\Registrador_pipeline3|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxRt_Rd|X[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(1));

-- Location: LCCOMB_X88_Y64_N14
\Registrador_pipeline4|DOUT[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[1]~feeder_combout\ = \Registrador_pipeline3|DOUT\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline3|DOUT\(1),
	combout => \Registrador_pipeline4|DOUT[1]~feeder_combout\);

-- Location: FF_X88_Y64_N15
\Registrador_pipeline4|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(1));

-- Location: LCCOMB_X83_Y69_N8
\Registrador_pipeline2|DOUT[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline2|DOUT[24]~feeder_combout\ = \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a14\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a14\,
	combout => \Registrador_pipeline2|DOUT[24]~feeder_combout\);

-- Location: FF_X83_Y69_N9
\Registrador_pipeline2|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline2|DOUT[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(24));

-- Location: LCCOMB_X83_Y69_N20
\Registrador_pipeline2|DOUT[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline2|DOUT[3]~feeder_combout\ = \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Registrador_pipeline2|DOUT[3]~feeder_combout\);

-- Location: FF_X83_Y69_N21
\Registrador_pipeline2|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline2|DOUT[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(3));

-- Location: LCCOMB_X83_Y69_N6
\muxRt_Rd|X[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRt_Rd|X[3]~3_combout\ = (\Registrador_pipeline2|DOUT\(141) & (\Registrador_pipeline2|DOUT\(24))) # (!\Registrador_pipeline2|DOUT\(141) & ((\Registrador_pipeline2|DOUT\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline2|DOUT\(141),
	datac => \Registrador_pipeline2|DOUT\(24),
	datad => \Registrador_pipeline2|DOUT\(3),
	combout => \muxRt_Rd|X[3]~3_combout\);

-- Location: FF_X83_Y69_N7
\Registrador_pipeline3|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxRt_Rd|X[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(3));

-- Location: FF_X88_Y64_N11
\Registrador_pipeline4|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(3));

-- Location: LCCOMB_X83_Y67_N26
\Registrador_pipeline2|DOUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline2|DOUT[2]~feeder_combout\ = \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Registrador_pipeline2|DOUT[2]~feeder_combout\);

-- Location: FF_X83_Y67_N27
\Registrador_pipeline2|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline2|DOUT[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(2));

-- Location: LCCOMB_X81_Y71_N2
\Registrador_pipeline2|DOUT[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline2|DOUT[23]~feeder_combout\ = \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a13\,
	combout => \Registrador_pipeline2|DOUT[23]~feeder_combout\);

-- Location: FF_X81_Y71_N3
\Registrador_pipeline2|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline2|DOUT[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(23));

-- Location: LCCOMB_X83_Y67_N14
\muxRt_Rd|X[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRt_Rd|X[2]~2_combout\ = (\Registrador_pipeline2|DOUT\(141) & ((\Registrador_pipeline2|DOUT\(23)))) # (!\Registrador_pipeline2|DOUT\(141) & (\Registrador_pipeline2|DOUT\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(2),
	datac => \Registrador_pipeline2|DOUT\(23),
	datad => \Registrador_pipeline2|DOUT\(141),
	combout => \muxRt_Rd|X[2]~2_combout\);

-- Location: FF_X83_Y67_N15
\Registrador_pipeline3|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxRt_Rd|X[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(2));

-- Location: LCCOMB_X88_Y64_N18
\Registrador_pipeline4|DOUT[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[2]~feeder_combout\ = \Registrador_pipeline3|DOUT\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(2),
	combout => \Registrador_pipeline4|DOUT[2]~feeder_combout\);

-- Location: FF_X88_Y64_N19
\Registrador_pipeline4|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(2));

-- Location: LCCOMB_X82_Y70_N28
\Registrador_pipeline2|DOUT[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline2|DOUT[0]~feeder_combout\ = \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Registrador_pipeline2|DOUT[0]~feeder_combout\);

-- Location: FF_X82_Y70_N29
\Registrador_pipeline2|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline2|DOUT[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(0));

-- Location: FF_X83_Y70_N3
\Registrador_pipeline2|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(21));

-- Location: LCCOMB_X83_Y70_N26
\muxRt_Rd|X[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxRt_Rd|X[0]~0_combout\ = (\Registrador_pipeline2|DOUT\(141) & ((\Registrador_pipeline2|DOUT\(21)))) # (!\Registrador_pipeline2|DOUT\(141) & (\Registrador_pipeline2|DOUT\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline2|DOUT\(0),
	datac => \Registrador_pipeline2|DOUT\(141),
	datad => \Registrador_pipeline2|DOUT\(21),
	combout => \muxRt_Rd|X[0]~0_combout\);

-- Location: FF_X83_Y70_N27
\Registrador_pipeline3|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxRt_Rd|X[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(0));

-- Location: LCCOMB_X88_Y64_N20
\Registrador_pipeline4|DOUT[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[0]~feeder_combout\ = \Registrador_pipeline3|DOUT\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline3|DOUT\(0),
	combout => \Registrador_pipeline4|DOUT[0]~feeder_combout\);

-- Location: FF_X88_Y64_N21
\Registrador_pipeline4|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(0));

-- Location: LCCOMB_X74_Y64_N30
\Banco_Regis|registers~2368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2368_combout\ = (\Registrador_pipeline4|DOUT\(1) & (\Registrador_pipeline4|DOUT\(3) & (!\Registrador_pipeline4|DOUT\(2) & \Registrador_pipeline4|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(3),
	datac => \Registrador_pipeline4|DOUT\(2),
	datad => \Registrador_pipeline4|DOUT\(0),
	combout => \Banco_Regis|registers~2368_combout\);

-- Location: IOIBUF_X115_Y64_N1
\habEscritaReg~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_habEscritaReg,
	o => \habEscritaReg~input_o\);

-- Location: FF_X115_Y64_N3
\Registrador_pipeline2|DOUT[146]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \habEscritaReg~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(146));

-- Location: LCCOMB_X88_Y64_N8
\Registrador_pipeline3|DOUT[106]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[106]~feeder_combout\ = \Registrador_pipeline2|DOUT\(146)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(146),
	combout => \Registrador_pipeline3|DOUT[106]~feeder_combout\);

-- Location: FF_X88_Y64_N9
\Registrador_pipeline3|DOUT[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[106]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(106));

-- Location: FF_X88_Y64_N3
\Registrador_pipeline4|DOUT[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(106),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(70));

-- Location: LCCOMB_X74_Y64_N8
\Banco_Regis|registers~2369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2369_combout\ = (\Registrador_pipeline4|DOUT\(4) & (\Banco_Regis|registers~2368_combout\ & \Registrador_pipeline4|DOUT\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(4),
	datac => \Banco_Regis|registers~2368_combout\,
	datad => \Registrador_pipeline4|DOUT\(70),
	combout => \Banco_Regis|registers~2369_combout\);

-- Location: FF_X75_Y66_N1
\Banco_Regis|registers~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~933_q\);

-- Location: LCCOMB_X81_Y61_N26
\Banco_Regis|registers~2370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2370_combout\ = (\Registrador_pipeline4|DOUT\(1) & (!\Registrador_pipeline4|DOUT\(2) & (!\Registrador_pipeline4|DOUT\(3) & \Registrador_pipeline4|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(2),
	datac => \Registrador_pipeline4|DOUT\(3),
	datad => \Registrador_pipeline4|DOUT\(0),
	combout => \Banco_Regis|registers~2370_combout\);

-- Location: LCCOMB_X81_Y61_N28
\Banco_Regis|registers~2371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2371_combout\ = (\Registrador_pipeline4|DOUT\(4) & (\Banco_Regis|registers~2370_combout\ & \Registrador_pipeline4|DOUT\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(4),
	datac => \Banco_Regis|registers~2370_combout\,
	datad => \Registrador_pipeline4|DOUT\(70),
	combout => \Banco_Regis|registers~2371_combout\);

-- Location: FF_X74_Y66_N11
\Banco_Regis|registers~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~677_q\);

-- Location: LCCOMB_X74_Y66_N10
\Banco_Regis|registers~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1169_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~933_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~677_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~933_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~677_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1169_combout\);

-- Location: LCCOMB_X88_Y64_N10
\Banco_Regis|registers~2372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2372_combout\ = (\Registrador_pipeline4|DOUT\(1) & (\Registrador_pipeline4|DOUT\(2) & (\Registrador_pipeline4|DOUT\(3) & \Registrador_pipeline4|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(2),
	datac => \Registrador_pipeline4|DOUT\(3),
	datad => \Registrador_pipeline4|DOUT\(0),
	combout => \Banco_Regis|registers~2372_combout\);

-- Location: LCCOMB_X88_Y64_N28
\Banco_Regis|registers~2373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2373_combout\ = (\Registrador_pipeline4|DOUT\(70) & (\Registrador_pipeline4|DOUT\(4) & \Banco_Regis|registers~2372_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(70),
	datac => \Registrador_pipeline4|DOUT\(4),
	datad => \Banco_Regis|registers~2372_combout\,
	combout => \Banco_Regis|registers~2373_combout\);

-- Location: FF_X75_Y66_N11
\Banco_Regis|registers~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1061_q\);

-- Location: LCCOMB_X74_Y66_N8
\Banco_Regis|registers~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1170_combout\ = (\Banco_Regis|registers~1169_combout\ & ((\Banco_Regis|registers~1061_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1169_combout\ & 
-- (((\Banco_Regis|registers~805_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1169_combout\,
	datab => \Banco_Regis|registers~1061_q\,
	datac => \Banco_Regis|registers~805_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1170_combout\);

-- Location: LCCOMB_X77_Y63_N10
\Banco_Regis|registers~581feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~581feeder_combout\ = \muxDepoisULA|X[31]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[31]~2_combout\,
	combout => \Banco_Regis|registers~581feeder_combout\);

-- Location: LCCOMB_X74_Y64_N20
\Banco_Regis|registers~2362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2362_combout\ = (!\Registrador_pipeline4|DOUT\(1) & (!\Registrador_pipeline4|DOUT\(3) & (!\Registrador_pipeline4|DOUT\(2) & !\Registrador_pipeline4|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(3),
	datac => \Registrador_pipeline4|DOUT\(2),
	datad => \Registrador_pipeline4|DOUT\(0),
	combout => \Banco_Regis|registers~2362_combout\);

-- Location: LCCOMB_X76_Y64_N30
\Banco_Regis|registers~2363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2363_combout\ = (\Registrador_pipeline4|DOUT\(4) & (\Banco_Regis|registers~2362_combout\ & \Registrador_pipeline4|DOUT\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(4),
	datac => \Banco_Regis|registers~2362_combout\,
	datad => \Registrador_pipeline4|DOUT\(70),
	combout => \Banco_Regis|registers~2363_combout\);

-- Location: FF_X77_Y63_N11
\Banco_Regis|registers~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~581feeder_combout\,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~581_q\);

-- Location: LCCOMB_X77_Y63_N24
\Banco_Regis|registers~709feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~709feeder_combout\ = \muxDepoisULA|X[31]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[31]~2_combout\,
	combout => \Banco_Regis|registers~709feeder_combout\);

-- Location: LCCOMB_X74_Y64_N12
\Banco_Regis|registers~2360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2360_combout\ = (!\Registrador_pipeline4|DOUT\(1) & (!\Registrador_pipeline4|DOUT\(3) & (\Registrador_pipeline4|DOUT\(2) & !\Registrador_pipeline4|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(3),
	datac => \Registrador_pipeline4|DOUT\(2),
	datad => \Registrador_pipeline4|DOUT\(0),
	combout => \Banco_Regis|registers~2360_combout\);

-- Location: LCCOMB_X74_Y64_N14
\Banco_Regis|registers~2361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2361_combout\ = (\Registrador_pipeline4|DOUT\(70) & (\Registrador_pipeline4|DOUT\(4) & \Banco_Regis|registers~2360_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(70),
	datac => \Registrador_pipeline4|DOUT\(4),
	datad => \Banco_Regis|registers~2360_combout\,
	combout => \Banco_Regis|registers~2361_combout\);

-- Location: FF_X77_Y63_N25
\Banco_Regis|registers~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~709feeder_combout\,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~709_q\);

-- Location: LCCOMB_X77_Y64_N6
\Banco_Regis|registers~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1166_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~709_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~581_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~581_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~709_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1166_combout\);

-- Location: LCCOMB_X74_Y64_N16
\Banco_Regis|registers~2358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2358_combout\ = (!\Registrador_pipeline4|DOUT\(1) & (\Registrador_pipeline4|DOUT\(3) & (!\Registrador_pipeline4|DOUT\(2) & !\Registrador_pipeline4|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(3),
	datac => \Registrador_pipeline4|DOUT\(2),
	datad => \Registrador_pipeline4|DOUT\(0),
	combout => \Banco_Regis|registers~2358_combout\);

-- Location: LCCOMB_X74_Y64_N10
\Banco_Regis|registers~2359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2359_combout\ = (\Registrador_pipeline4|DOUT\(70) & (\Registrador_pipeline4|DOUT\(4) & \Banco_Regis|registers~2358_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(70),
	datac => \Registrador_pipeline4|DOUT\(4),
	datad => \Banco_Regis|registers~2358_combout\,
	combout => \Banco_Regis|registers~2359_combout\);

-- Location: FF_X77_Y64_N29
\Banco_Regis|registers~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~837_q\);

-- Location: LCCOMB_X74_Y64_N18
\Banco_Regis|registers~2364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2364_combout\ = (!\Registrador_pipeline4|DOUT\(1) & (\Registrador_pipeline4|DOUT\(3) & (\Registrador_pipeline4|DOUT\(2) & !\Registrador_pipeline4|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(3),
	datac => \Registrador_pipeline4|DOUT\(2),
	datad => \Registrador_pipeline4|DOUT\(0),
	combout => \Banco_Regis|registers~2364_combout\);

-- Location: LCCOMB_X76_Y64_N12
\Banco_Regis|registers~2365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2365_combout\ = (\Registrador_pipeline4|DOUT\(70) & (\Registrador_pipeline4|DOUT\(4) & \Banco_Regis|registers~2364_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(70),
	datab => \Registrador_pipeline4|DOUT\(4),
	datac => \Banco_Regis|registers~2364_combout\,
	combout => \Banco_Regis|registers~2365_combout\);

-- Location: FF_X77_Y64_N25
\Banco_Regis|registers~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~965_q\);

-- Location: LCCOMB_X77_Y64_N24
\Banco_Regis|registers~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1167_combout\ = (\Banco_Regis|registers~1166_combout\ & (((\Banco_Regis|registers~965_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Banco_Regis|registers~1166_combout\ & 
-- (\Banco_Regis|registers~837_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1166_combout\,
	datab => \Banco_Regis|registers~837_q\,
	datac => \Banco_Regis|registers~965_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1167_combout\);

-- Location: LCCOMB_X81_Y61_N4
\Banco_Regis|registers~2350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2350_combout\ = (\Registrador_pipeline4|DOUT\(1) & (!\Registrador_pipeline4|DOUT\(2) & (\Registrador_pipeline4|DOUT\(3) & !\Registrador_pipeline4|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(2),
	datac => \Registrador_pipeline4|DOUT\(3),
	datad => \Registrador_pipeline4|DOUT\(0),
	combout => \Banco_Regis|registers~2350_combout\);

-- Location: LCCOMB_X81_Y61_N2
\Banco_Regis|registers~2351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2351_combout\ = (\Registrador_pipeline4|DOUT\(4) & (\Banco_Regis|registers~2350_combout\ & \Registrador_pipeline4|DOUT\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(4),
	datac => \Banco_Regis|registers~2350_combout\,
	datad => \Registrador_pipeline4|DOUT\(70),
	combout => \Banco_Regis|registers~2351_combout\);

-- Location: FF_X80_Y61_N29
\Banco_Regis|registers~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~901_q\);

-- Location: LCCOMB_X74_Y64_N24
\Banco_Regis|registers~2356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2356_combout\ = (\Registrador_pipeline4|DOUT\(1) & (\Registrador_pipeline4|DOUT\(3) & (\Registrador_pipeline4|DOUT\(2) & !\Registrador_pipeline4|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(3),
	datac => \Registrador_pipeline4|DOUT\(2),
	datad => \Registrador_pipeline4|DOUT\(0),
	combout => \Banco_Regis|registers~2356_combout\);

-- Location: LCCOMB_X74_Y64_N26
\Banco_Regis|registers~2357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2357_combout\ = (\Registrador_pipeline4|DOUT\(70) & (\Registrador_pipeline4|DOUT\(4) & \Banco_Regis|registers~2356_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(70),
	datac => \Registrador_pipeline4|DOUT\(4),
	datad => \Banco_Regis|registers~2356_combout\,
	combout => \Banco_Regis|registers~2357_combout\);

-- Location: FF_X80_Y61_N3
\Banco_Regis|registers~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1029_q\);

-- Location: LCCOMB_X81_Y61_N8
\Banco_Regis|registers~2352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2352_combout\ = (\Registrador_pipeline4|DOUT\(1) & (\Registrador_pipeline4|DOUT\(2) & (!\Registrador_pipeline4|DOUT\(3) & !\Registrador_pipeline4|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(2),
	datac => \Registrador_pipeline4|DOUT\(3),
	datad => \Registrador_pipeline4|DOUT\(0),
	combout => \Banco_Regis|registers~2352_combout\);

-- Location: LCCOMB_X83_Y61_N10
\Banco_Regis|registers~2353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2353_combout\ = (\Registrador_pipeline4|DOUT\(4) & (\Banco_Regis|registers~2352_combout\ & \Registrador_pipeline4|DOUT\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(4),
	datac => \Banco_Regis|registers~2352_combout\,
	datad => \Registrador_pipeline4|DOUT\(70),
	combout => \Banco_Regis|registers~2353_combout\);

-- Location: FF_X79_Y61_N1
\Banco_Regis|registers~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~773_q\);

-- Location: LCCOMB_X81_Y61_N30
\Banco_Regis|registers~2354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2354_combout\ = (\Registrador_pipeline4|DOUT\(1) & (!\Registrador_pipeline4|DOUT\(2) & (!\Registrador_pipeline4|DOUT\(3) & !\Registrador_pipeline4|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(2),
	datac => \Registrador_pipeline4|DOUT\(3),
	datad => \Registrador_pipeline4|DOUT\(0),
	combout => \Banco_Regis|registers~2354_combout\);

-- Location: LCCOMB_X81_Y61_N0
\Banco_Regis|registers~2355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2355_combout\ = (\Registrador_pipeline4|DOUT\(4) & (\Banco_Regis|registers~2354_combout\ & \Registrador_pipeline4|DOUT\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(4),
	datac => \Banco_Regis|registers~2354_combout\,
	datad => \Registrador_pipeline4|DOUT\(70),
	combout => \Banco_Regis|registers~2355_combout\);

-- Location: FF_X79_Y61_N23
\Banco_Regis|registers~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~645_q\);

-- Location: LCCOMB_X79_Y61_N22
\Banco_Regis|registers~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1164_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~773_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~645_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~773_q\,
	datac => \Banco_Regis|registers~645_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1164_combout\);

-- Location: LCCOMB_X80_Y61_N2
\Banco_Regis|registers~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1165_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1164_combout\ & ((\Banco_Regis|registers~1029_q\))) # (!\Banco_Regis|registers~1164_combout\ & 
-- (\Banco_Regis|registers~901_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~901_q\,
	datac => \Banco_Regis|registers~1029_q\,
	datad => \Banco_Regis|registers~1164_combout\,
	combout => \Banco_Regis|registers~1165_combout\);

-- Location: LCCOMB_X79_Y64_N8
\Banco_Regis|registers~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1168_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\) # (\Banco_Regis|registers~1165_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1167_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~1167_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datad => \Banco_Regis|registers~1165_combout\,
	combout => \Banco_Regis|registers~1168_combout\);

-- Location: LCCOMB_X88_Y64_N12
\Banco_Regis|registers~2344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2344_combout\ = (!\Registrador_pipeline4|DOUT\(1) & (\Registrador_pipeline4|DOUT\(0) & (\Registrador_pipeline4|DOUT\(3) & !\Registrador_pipeline4|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(0),
	datac => \Registrador_pipeline4|DOUT\(3),
	datad => \Registrador_pipeline4|DOUT\(2),
	combout => \Banco_Regis|registers~2344_combout\);

-- Location: LCCOMB_X88_Y64_N4
\Banco_Regis|registers~2345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2345_combout\ = (\Registrador_pipeline4|DOUT\(70) & (\Registrador_pipeline4|DOUT\(4) & \Banco_Regis|registers~2344_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(70),
	datac => \Registrador_pipeline4|DOUT\(4),
	datad => \Banco_Regis|registers~2344_combout\,
	combout => \Banco_Regis|registers~2345_combout\);

-- Location: FF_X86_Y67_N25
\Banco_Regis|registers~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~869_q\);

-- Location: LCCOMB_X88_Y64_N24
\Banco_Regis|registers~2346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2346_combout\ = (!\Registrador_pipeline4|DOUT\(1) & (\Registrador_pipeline4|DOUT\(0) & (!\Registrador_pipeline4|DOUT\(3) & !\Registrador_pipeline4|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(0),
	datac => \Registrador_pipeline4|DOUT\(3),
	datad => \Registrador_pipeline4|DOUT\(2),
	combout => \Banco_Regis|registers~2346_combout\);

-- Location: LCCOMB_X88_Y64_N30
\Banco_Regis|registers~2347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2347_combout\ = (\Registrador_pipeline4|DOUT\(70) & (\Registrador_pipeline4|DOUT\(4) & \Banco_Regis|registers~2346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(70),
	datac => \Registrador_pipeline4|DOUT\(4),
	datad => \Banco_Regis|registers~2346_combout\,
	combout => \Banco_Regis|registers~2347_combout\);

-- Location: FF_X87_Y67_N11
\Banco_Regis|registers~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~613_q\);

-- Location: LCCOMB_X87_Y67_N10
\Banco_Regis|registers~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1162_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~869_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~613_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~869_q\,
	datac => \Banco_Regis|registers~613_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1162_combout\);

-- Location: LCCOMB_X81_Y61_N6
\Banco_Regis|registers~2348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2348_combout\ = (!\Registrador_pipeline4|DOUT\(1) & (\Registrador_pipeline4|DOUT\(2) & (\Registrador_pipeline4|DOUT\(3) & \Registrador_pipeline4|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(2),
	datac => \Registrador_pipeline4|DOUT\(3),
	datad => \Registrador_pipeline4|DOUT\(0),
	combout => \Banco_Regis|registers~2348_combout\);

-- Location: LCCOMB_X83_Y61_N20
\Banco_Regis|registers~2349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2349_combout\ = (\Registrador_pipeline4|DOUT\(4) & (\Banco_Regis|registers~2348_combout\ & \Registrador_pipeline4|DOUT\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(4),
	datac => \Banco_Regis|registers~2348_combout\,
	datad => \Registrador_pipeline4|DOUT\(70),
	combout => \Banco_Regis|registers~2349_combout\);

-- Location: FF_X86_Y67_N27
\Banco_Regis|registers~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~997_q\);

-- Location: LCCOMB_X88_Y64_N0
\Banco_Regis|registers~2342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2342_combout\ = (!\Registrador_pipeline4|DOUT\(1) & (\Registrador_pipeline4|DOUT\(0) & (!\Registrador_pipeline4|DOUT\(3) & \Registrador_pipeline4|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(0),
	datac => \Registrador_pipeline4|DOUT\(3),
	datad => \Registrador_pipeline4|DOUT\(2),
	combout => \Banco_Regis|registers~2342_combout\);

-- Location: LCCOMB_X88_Y64_N26
\Banco_Regis|registers~2343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2343_combout\ = (\Registrador_pipeline4|DOUT\(70) & (\Registrador_pipeline4|DOUT\(4) & \Banco_Regis|registers~2342_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(70),
	datac => \Registrador_pipeline4|DOUT\(4),
	datad => \Banco_Regis|registers~2342_combout\,
	combout => \Banco_Regis|registers~2343_combout\);

-- Location: FF_X87_Y67_N9
\Banco_Regis|registers~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~741_q\);

-- Location: LCCOMB_X87_Y67_N8
\Banco_Regis|registers~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1163_combout\ = (\Banco_Regis|registers~1162_combout\ & ((\Banco_Regis|registers~997_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1162_combout\ & 
-- (((\Banco_Regis|registers~741_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1162_combout\,
	datab => \Banco_Regis|registers~997_q\,
	datac => \Banco_Regis|registers~741_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1163_combout\);

-- Location: LCCOMB_X79_Y67_N8
\Banco_Regis|registers~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1171_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1168_combout\ & (\Banco_Regis|registers~1170_combout\)) # (!\Banco_Regis|registers~1168_combout\ & 
-- ((\Banco_Regis|registers~1163_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1170_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1168_combout\,
	datad => \Banco_Regis|registers~1163_combout\,
	combout => \Banco_Regis|registers~1171_combout\);

-- Location: LCCOMB_X80_Y65_N24
\Banco_Regis|registers~293feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~293feeder_combout\ = \muxDepoisULA|X[31]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[31]~2_combout\,
	combout => \Banco_Regis|registers~293feeder_combout\);

-- Location: LCCOMB_X74_Y64_N4
\Banco_Regis|registers~2366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2366_combout\ = (\Registrador_pipeline4|DOUT\(1) & (!\Registrador_pipeline4|DOUT\(3) & (\Registrador_pipeline4|DOUT\(2) & \Registrador_pipeline4|DOUT\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(1),
	datab => \Registrador_pipeline4|DOUT\(3),
	datac => \Registrador_pipeline4|DOUT\(2),
	datad => \Registrador_pipeline4|DOUT\(0),
	combout => \Banco_Regis|registers~2366_combout\);

-- Location: LCCOMB_X76_Y64_N28
\Banco_Regis|registers~2377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2377_combout\ = (\Banco_Regis|registers~2366_combout\ & (!\Registrador_pipeline4|DOUT\(4) & \Registrador_pipeline4|DOUT\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2366_combout\,
	datab => \Registrador_pipeline4|DOUT\(4),
	datad => \Registrador_pipeline4|DOUT\(70),
	combout => \Banco_Regis|registers~2377_combout\);

-- Location: FF_X80_Y65_N25
\Banco_Regis|registers~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~293feeder_combout\,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~293_q\);

-- Location: LCCOMB_X83_Y61_N0
\Banco_Regis|registers~2374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2374_combout\ = (!\Registrador_pipeline4|DOUT\(4) & (\Banco_Regis|registers~2352_combout\ & \Registrador_pipeline4|DOUT\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(4),
	datac => \Banco_Regis|registers~2352_combout\,
	datad => \Registrador_pipeline4|DOUT\(70),
	combout => \Banco_Regis|registers~2374_combout\);

-- Location: FF_X80_Y64_N9
\Banco_Regis|registers~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~261_q\);

-- Location: LCCOMB_X88_Y64_N16
\Banco_Regis|registers~2375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2375_combout\ = (\Registrador_pipeline4|DOUT\(70) & (!\Registrador_pipeline4|DOUT\(4) & \Banco_Regis|registers~2342_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(70),
	datac => \Registrador_pipeline4|DOUT\(4),
	datad => \Banco_Regis|registers~2342_combout\,
	combout => \Banco_Regis|registers~2375_combout\);

-- Location: FF_X80_Y64_N11
\Banco_Regis|registers~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~229_q\);

-- Location: LCCOMB_X74_Y64_N2
\Banco_Regis|registers~2376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2376_combout\ = (\Registrador_pipeline4|DOUT\(70) & (!\Registrador_pipeline4|DOUT\(4) & \Banco_Regis|registers~2360_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(70),
	datac => \Registrador_pipeline4|DOUT\(4),
	datad => \Banco_Regis|registers~2360_combout\,
	combout => \Banco_Regis|registers~2376_combout\);

-- Location: FF_X81_Y64_N3
\Banco_Regis|registers~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~197_q\);

-- Location: LCCOMB_X81_Y64_N2
\Banco_Regis|registers~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1172_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~229_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~197_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~229_q\,
	datac => \Banco_Regis|registers~197_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1172_combout\);

-- Location: LCCOMB_X80_Y64_N8
\Banco_Regis|registers~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1173_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1172_combout\ & (\Banco_Regis|registers~293_q\)) # (!\Banco_Regis|registers~1172_combout\ & 
-- ((\Banco_Regis|registers~261_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~293_q\,
	datac => \Banco_Regis|registers~261_q\,
	datad => \Banco_Regis|registers~1172_combout\,
	combout => \Banco_Regis|registers~1173_combout\);

-- Location: LCCOMB_X81_Y61_N14
\Banco_Regis|registers~2387\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2387_combout\ = (\Registrador_pipeline4|DOUT\(70) & (!\Registrador_pipeline4|DOUT\(4) & \Banco_Regis|registers~2348_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(70),
	datab => \Registrador_pipeline4|DOUT\(4),
	datad => \Banco_Regis|registers~2348_combout\,
	combout => \Banco_Regis|registers~2387_combout\);

-- Location: FF_X81_Y64_N21
\Banco_Regis|registers~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~485_q\);

-- Location: LCCOMB_X76_Y64_N16
\Banco_Regis|registers~2388\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2388_combout\ = (!\Registrador_pipeline4|DOUT\(4) & (\Banco_Regis|registers~2364_combout\ & \Registrador_pipeline4|DOUT\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(4),
	datac => \Banco_Regis|registers~2364_combout\,
	datad => \Registrador_pipeline4|DOUT\(70),
	combout => \Banco_Regis|registers~2388_combout\);

-- Location: FF_X77_Y68_N13
\Banco_Regis|registers~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~453_q\);

-- Location: LCCOMB_X77_Y68_N12
\Banco_Regis|registers~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1179_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~485_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~453_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~485_q\,
	datac => \Banco_Regis|registers~453_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1179_combout\);

-- Location: LCCOMB_X88_Y64_N2
\Banco_Regis|registers~2389\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2389_combout\ = (!\Registrador_pipeline4|DOUT\(4) & (\Registrador_pipeline4|DOUT\(70) & \Banco_Regis|registers~2372_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(4),
	datac => \Registrador_pipeline4|DOUT\(70),
	datad => \Banco_Regis|registers~2372_combout\,
	combout => \Banco_Regis|registers~2389_combout\);

-- Location: FF_X75_Y68_N21
\Banco_Regis|registers~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~549_q\);

-- Location: LCCOMB_X74_Y64_N22
\Banco_Regis|registers~2386\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2386_combout\ = (\Registrador_pipeline4|DOUT\(70) & (!\Registrador_pipeline4|DOUT\(4) & \Banco_Regis|registers~2356_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(70),
	datac => \Registrador_pipeline4|DOUT\(4),
	datad => \Banco_Regis|registers~2356_combout\,
	combout => \Banco_Regis|registers~2386_combout\);

-- Location: FF_X77_Y68_N31
\Banco_Regis|registers~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~517_q\);

-- Location: LCCOMB_X77_Y68_N30
\Banco_Regis|registers~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1180_combout\ = (\Banco_Regis|registers~1179_combout\ & ((\Banco_Regis|registers~549_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1179_combout\ & 
-- (((\Banco_Regis|registers~517_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1179_combout\,
	datab => \Banco_Regis|registers~549_q\,
	datac => \Banco_Regis|registers~517_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1180_combout\);

-- Location: LCCOMB_X88_Y64_N22
\Banco_Regis|registers~2378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2378_combout\ = (\Registrador_pipeline4|DOUT\(70) & (!\Registrador_pipeline4|DOUT\(4) & \Banco_Regis|registers~2344_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(70),
	datac => \Registrador_pipeline4|DOUT\(4),
	datad => \Banco_Regis|registers~2344_combout\,
	combout => \Banco_Regis|registers~2378_combout\);

-- Location: FF_X85_Y62_N5
\Banco_Regis|registers~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~357_q\);

-- Location: LCCOMB_X81_Y61_N12
\Banco_Regis|registers~2381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2381_combout\ = (!\Registrador_pipeline4|DOUT\(4) & (\Banco_Regis|registers~2368_combout\ & \Registrador_pipeline4|DOUT\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(4),
	datac => \Banco_Regis|registers~2368_combout\,
	datad => \Registrador_pipeline4|DOUT\(70),
	combout => \Banco_Regis|registers~2381_combout\);

-- Location: FF_X85_Y62_N11
\Banco_Regis|registers~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~421_q\);

-- Location: LCCOMB_X81_Y61_N22
\Banco_Regis|registers~2379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2379_combout\ = (!\Registrador_pipeline4|DOUT\(4) & (\Banco_Regis|registers~2350_combout\ & \Registrador_pipeline4|DOUT\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(4),
	datac => \Banco_Regis|registers~2350_combout\,
	datad => \Registrador_pipeline4|DOUT\(70),
	combout => \Banco_Regis|registers~2379_combout\);

-- Location: FF_X82_Y62_N21
\Banco_Regis|registers~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~389_q\);

-- Location: LCCOMB_X74_Y64_N28
\Banco_Regis|registers~2380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2380_combout\ = (\Registrador_pipeline4|DOUT\(70) & (!\Registrador_pipeline4|DOUT\(4) & \Banco_Regis|registers~2358_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(70),
	datac => \Registrador_pipeline4|DOUT\(4),
	datad => \Banco_Regis|registers~2358_combout\,
	combout => \Banco_Regis|registers~2380_combout\);

-- Location: FF_X82_Y62_N15
\Banco_Regis|registers~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~325_q\);

-- Location: LCCOMB_X82_Y62_N14
\Banco_Regis|registers~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1174_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~389_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~325_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~389_q\,
	datac => \Banco_Regis|registers~325_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1174_combout\);

-- Location: LCCOMB_X85_Y62_N10
\Banco_Regis|registers~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1175_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1174_combout\ & ((\Banco_Regis|registers~421_q\))) # (!\Banco_Regis|registers~1174_combout\ & 
-- (\Banco_Regis|registers~357_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~357_q\,
	datac => \Banco_Regis|registers~421_q\,
	datad => \Banco_Regis|registers~1174_combout\,
	combout => \Banco_Regis|registers~1175_combout\);

-- Location: LCCOMB_X88_Y64_N6
\Banco_Regis|registers~2382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2382_combout\ = (\Registrador_pipeline4|DOUT\(70) & (!\Registrador_pipeline4|DOUT\(4) & \Banco_Regis|registers~2346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(70),
	datac => \Registrador_pipeline4|DOUT\(4),
	datad => \Banco_Regis|registers~2346_combout\,
	combout => \Banco_Regis|registers~2382_combout\);

-- Location: FF_X86_Y65_N5
\Banco_Regis|registers~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~101_q\);

-- Location: LCCOMB_X81_Y61_N16
\Banco_Regis|registers~2385\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2385_combout\ = (!\Registrador_pipeline4|DOUT\(4) & (\Banco_Regis|registers~2370_combout\ & \Registrador_pipeline4|DOUT\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(4),
	datac => \Banco_Regis|registers~2370_combout\,
	datad => \Registrador_pipeline4|DOUT\(70),
	combout => \Banco_Regis|registers~2385_combout\);

-- Location: FF_X86_Y65_N3
\Banco_Regis|registers~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~165_q\);

-- Location: LCCOMB_X81_Y61_N18
\Banco_Regis|registers~2383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2383_combout\ = (!\Registrador_pipeline4|DOUT\(4) & (\Banco_Regis|registers~2354_combout\ & \Registrador_pipeline4|DOUT\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(4),
	datac => \Banco_Regis|registers~2354_combout\,
	datad => \Registrador_pipeline4|DOUT\(70),
	combout => \Banco_Regis|registers~2383_combout\);

-- Location: FF_X87_Y65_N29
\Banco_Regis|registers~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~133_q\);

-- Location: LCCOMB_X76_Y64_N14
\Banco_Regis|registers~2384\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2384_combout\ = (\Registrador_pipeline4|DOUT\(70) & (\Banco_Regis|registers~2362_combout\ & !\Registrador_pipeline4|DOUT\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(70),
	datac => \Banco_Regis|registers~2362_combout\,
	datad => \Registrador_pipeline4|DOUT\(4),
	combout => \Banco_Regis|registers~2384_combout\);

-- Location: FF_X87_Y65_N3
\Banco_Regis|registers~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~69_q\);

-- Location: LCCOMB_X87_Y65_N2
\Banco_Regis|registers~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1176_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~133_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~69_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~133_q\,
	datac => \Banco_Regis|registers~69_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1176_combout\);

-- Location: LCCOMB_X86_Y65_N2
\Banco_Regis|registers~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1177_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1176_combout\ & ((\Banco_Regis|registers~165_q\))) # (!\Banco_Regis|registers~1176_combout\ & 
-- (\Banco_Regis|registers~101_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~101_q\,
	datac => \Banco_Regis|registers~165_q\,
	datad => \Banco_Regis|registers~1176_combout\,
	combout => \Banco_Regis|registers~1177_combout\);

-- Location: LCCOMB_X86_Y65_N8
\Banco_Regis|registers~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1178_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1175_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1177_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1175_combout\,
	datad => \Banco_Regis|registers~1177_combout\,
	combout => \Banco_Regis|registers~1178_combout\);

-- Location: LCCOMB_X79_Y67_N10
\Banco_Regis|registers~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1181_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1178_combout\ & ((\Banco_Regis|registers~1180_combout\))) # (!\Banco_Regis|registers~1178_combout\ & 
-- (\Banco_Regis|registers~1173_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~1173_combout\,
	datac => \Banco_Regis|registers~1180_combout\,
	datad => \Banco_Regis|registers~1178_combout\,
	combout => \Banco_Regis|registers~1181_combout\);

-- Location: LCCOMB_X79_Y67_N16
\Banco_Regis|DadoLidoReg2[31]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[31]~2_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1171_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & ((\Banco_Regis|registers~1181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1171_combout\,
	datad => \Banco_Regis|registers~1181_combout\,
	combout => \Banco_Regis|DadoLidoReg2[31]~2_combout\);

-- Location: FF_X79_Y67_N17
\Registrador_pipeline2|DOUT[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(73));

-- Location: LCCOMB_X79_Y67_N24
\Registrador_pipeline3|DOUT[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[36]~feeder_combout\ = \Registrador_pipeline2|DOUT\(73)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(73),
	combout => \Registrador_pipeline3|DOUT[36]~feeder_combout\);

-- Location: FF_X79_Y67_N25
\Registrador_pipeline3|DOUT[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(36));

-- Location: LCCOMB_X79_Y71_N26
\Mem_dados|Memoria_rtl_0_bypass[73]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[73]~feeder_combout\ = \Registrador_pipeline3|DOUT\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(36),
	combout => \Mem_dados|Memoria_rtl_0_bypass[73]~feeder_combout\);

-- Location: FF_X79_Y71_N27
\Mem_dados|Memoria_rtl_0_bypass[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[73]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(73));

-- Location: IOIBUF_X98_Y73_N22
\habEscritaMEM~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_habEscritaMEM,
	o => \habEscritaMEM~input_o\);

-- Location: FF_X98_Y73_N24
\Registrador_pipeline2|DOUT[142]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \habEscritaMEM~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(142));

-- Location: LCCOMB_X90_Y71_N4
\Registrador_pipeline3|DOUT[102]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[102]~feeder_combout\ = \Registrador_pipeline2|DOUT\(142)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(142),
	combout => \Registrador_pipeline3|DOUT[102]~feeder_combout\);

-- Location: FF_X90_Y71_N5
\Registrador_pipeline3|DOUT[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[102]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(102));

-- Location: IOIBUF_X85_Y73_N8
\mux_ULAMem~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mux_ULAMem,
	o => \mux_ULAMem~input_o\);

-- Location: FF_X85_Y73_N10
\Registrador_pipeline2|DOUT[145]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \mux_ULAMem~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(145));

-- Location: FF_X81_Y71_N1
\Registrador_pipeline3|DOUT[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline2|DOUT\(145),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(105));

-- Location: LCCOMB_X81_Y71_N8
\Registrador_pipeline4|DOUT[69]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[69]~feeder_combout\ = \Registrador_pipeline3|DOUT\(105)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(105),
	combout => \Registrador_pipeline4|DOUT[69]~feeder_combout\);

-- Location: FF_X81_Y71_N9
\Registrador_pipeline4|DOUT[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[69]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(69));

-- Location: LCCOMB_X76_Y71_N0
\Mem_dados|Memoria_rtl_0_bypass[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[52]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[52]~feeder_combout\);

-- Location: FF_X76_Y71_N1
\Mem_dados|Memoria_rtl_0_bypass[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(52));

-- Location: LCCOMB_X81_Y69_N26
\Registrador_pipeline2|DOUT[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline2|DOUT[18]~feeder_combout\ = \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a8\,
	combout => \Registrador_pipeline2|DOUT[18]~feeder_combout\);

-- Location: FF_X81_Y69_N27
\Registrador_pipeline2|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline2|DOUT[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(18));

-- Location: LCCOMB_X79_Y72_N0
\Registrador_pipeline3|DOUT[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[13]~feeder_combout\ = \Registrador_pipeline2|DOUT\(50)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline2|DOUT\(50),
	combout => \Registrador_pipeline3|DOUT[13]~feeder_combout\);

-- Location: FF_X79_Y72_N1
\Registrador_pipeline3|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(13));

-- Location: LCCOMB_X79_Y72_N4
\Mem_dados|Memoria_rtl_0_bypass[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[27]~feeder_combout\ = \Registrador_pipeline3|DOUT\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(13),
	combout => \Mem_dados|Memoria_rtl_0_bypass[27]~feeder_combout\);

-- Location: FF_X79_Y72_N5
\Mem_dados|Memoria_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(27));

-- Location: LCCOMB_X79_Y72_N18
\Mem_dados|Memoria_rtl_0_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[28]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X79_Y72_N19
\Mem_dados|Memoria_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(28));

-- Location: IOIBUF_X83_Y73_N1
\mux_RtIm~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_mux_RtIm,
	o => \mux_RtIm~input_o\);

-- Location: FF_X83_Y73_N3
\Registrador_pipeline2|DOUT[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \mux_RtIm~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(138));

-- Location: LCCOMB_X77_Y71_N6
\Mem_dados|Memoria_rtl_0_bypass[60]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[60]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[60]~feeder_combout\);

-- Location: FF_X77_Y71_N7
\Mem_dados|Memoria_rtl_0_bypass[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(60));

-- Location: LCCOMB_X77_Y72_N30
\Registrador_pipeline3|DOUT[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[11]~feeder_combout\ = \Registrador_pipeline2|DOUT\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(48),
	combout => \Registrador_pipeline3|DOUT[11]~feeder_combout\);

-- Location: FF_X77_Y72_N31
\Registrador_pipeline3|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(11));

-- Location: FF_X77_Y72_N21
\Mem_dados|Memoria_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(23));

-- Location: LCCOMB_X81_Y71_N10
\Mem_dados|Memoria_rtl_0_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[3]~feeder_combout\ = \Registrador_pipeline3|DOUT\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(40),
	combout => \Mem_dados|Memoria_rtl_0_bypass[3]~feeder_combout\);

-- Location: FF_X81_Y71_N11
\Mem_dados|Memoria_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(3));

-- Location: FF_X87_Y71_N17
\Mem_dados|Memoria_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(4));

-- Location: FF_X82_Y71_N13
\Mem_dados|Memoria_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(39),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(1));

-- Location: FF_X86_Y71_N15
\Mem_dados|Memoria_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(2));

-- Location: LCCOMB_X82_Y71_N12
\Mem_dados|Memoria~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~38_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(3) & (\Mem_dados|Memoria_rtl_0_bypass\(4) & (\Mem_dados|Memoria_rtl_0_bypass\(1) $ (!\Mem_dados|Memoria_rtl_0_bypass\(2))))) # (!\Mem_dados|Memoria_rtl_0_bypass\(3) & 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(4) & (\Mem_dados|Memoria_rtl_0_bypass\(1) $ (!\Mem_dados|Memoria_rtl_0_bypass\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(3),
	datab => \Mem_dados|Memoria_rtl_0_bypass\(4),
	datac => \Mem_dados|Memoria_rtl_0_bypass\(1),
	datad => \Mem_dados|Memoria_rtl_0_bypass\(2),
	combout => \Mem_dados|Memoria~38_combout\);

-- Location: LCCOMB_X82_Y71_N28
\Mem_dados|Memoria_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[7]~feeder_combout\ = \Registrador_pipeline3|DOUT\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(42),
	combout => \Mem_dados|Memoria_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X82_Y71_N29
\Mem_dados|Memoria_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(7));

-- Location: FF_X82_Y71_N15
\Mem_dados|Memoria_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(8));

-- Location: FF_X82_Y71_N25
\Mem_dados|Memoria_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(41),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(5));

-- Location: FF_X82_Y71_N19
\Mem_dados|Memoria_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[4]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(6));

-- Location: LCCOMB_X82_Y71_N24
\Mem_dados|Memoria~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~39_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(7) & (\Mem_dados|Memoria_rtl_0_bypass\(8) & (\Mem_dados|Memoria_rtl_0_bypass\(5) $ (!\Mem_dados|Memoria_rtl_0_bypass\(6))))) # (!\Mem_dados|Memoria_rtl_0_bypass\(7) & 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(8) & (\Mem_dados|Memoria_rtl_0_bypass\(5) $ (!\Mem_dados|Memoria_rtl_0_bypass\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(7),
	datab => \Mem_dados|Memoria_rtl_0_bypass\(8),
	datac => \Mem_dados|Memoria_rtl_0_bypass\(5),
	datad => \Mem_dados|Memoria_rtl_0_bypass\(6),
	combout => \Mem_dados|Memoria~39_combout\);

-- Location: FF_X82_Y71_N7
\Mem_dados|Memoria_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(102),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(0));

-- Location: FF_X82_Y71_N17
\Mem_dados|Memoria_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(43),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(9));

-- Location: FF_X87_Y71_N23
\Mem_dados|Memoria_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(10));

-- Location: LCCOMB_X82_Y71_N16
\Mem_dados|Memoria~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~40_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(0) & (\Mem_dados|Memoria_rtl_0_bypass\(9) $ (!\Mem_dados|Memoria_rtl_0_bypass\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(0),
	datac => \Mem_dados|Memoria_rtl_0_bypass\(9),
	datad => \Mem_dados|Memoria_rtl_0_bypass\(10),
	combout => \Mem_dados|Memoria~40_combout\);

-- Location: LCCOMB_X82_Y71_N10
\Mem_dados|Memoria~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~41_combout\ = (\Mem_dados|Memoria~38_combout\ & (\Mem_dados|Memoria~39_combout\ & \Mem_dados|Memoria~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~38_combout\,
	datab => \Mem_dados|Memoria~39_combout\,
	datad => \Mem_dados|Memoria~40_combout\,
	combout => \Mem_dados|Memoria~41_combout\);

-- Location: LCCOMB_X79_Y72_N20
\Mem_dados|Memoria_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X79_Y72_N21
\Mem_dados|Memoria_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(24));

-- Location: FF_X81_Y71_N7
\Registrador_pipeline4|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(43),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(6));

-- Location: FF_X75_Y67_N21
\Banco_Regis|registers~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~904_q\);

-- Location: FF_X75_Y67_N5
\Banco_Regis|registers~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1032_q\);

-- Location: LCCOMB_X74_Y67_N16
\Banco_Regis|registers~776feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~776feeder_combout\ = \muxDepoisULA|X[2]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[2]~31_combout\,
	combout => \Banco_Regis|registers~776feeder_combout\);

-- Location: LCCOMB_X76_Y64_N26
\Banco_Regis|registers~2367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2367_combout\ = (\Banco_Regis|registers~2366_combout\ & (\Registrador_pipeline4|DOUT\(4) & \Registrador_pipeline4|DOUT\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2366_combout\,
	datab => \Registrador_pipeline4|DOUT\(4),
	datad => \Registrador_pipeline4|DOUT\(70),
	combout => \Banco_Regis|registers~2367_combout\);

-- Location: FF_X74_Y67_N17
\Banco_Regis|registers~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~776feeder_combout\,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~776_q\);

-- Location: LCCOMB_X74_Y67_N30
\Banco_Regis|registers~648feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~648feeder_combout\ = \muxDepoisULA|X[2]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[2]~31_combout\,
	combout => \Banco_Regis|registers~648feeder_combout\);

-- Location: FF_X74_Y67_N31
\Banco_Regis|registers~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~648feeder_combout\,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~648_q\);

-- Location: LCCOMB_X75_Y67_N6
\Banco_Regis|registers~1749\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1749_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~776_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~648_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~776_q\,
	datab => \Banco_Regis|registers~648_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1749_combout\);

-- Location: LCCOMB_X75_Y67_N4
\Banco_Regis|registers~1750\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1750_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1749_combout\ & ((\Banco_Regis|registers~1032_q\))) # (!\Banco_Regis|registers~1749_combout\ & 
-- (\Banco_Regis|registers~904_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1749_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~904_q\,
	datac => \Banco_Regis|registers~1032_q\,
	datad => \Banco_Regis|registers~1749_combout\,
	combout => \Banco_Regis|registers~1750_combout\);

-- Location: FF_X74_Y65_N17
\Banco_Regis|registers~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~936_q\);

-- Location: FF_X74_Y65_N21
\Banco_Regis|registers~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~680_q\);

-- Location: LCCOMB_X75_Y65_N6
\Banco_Regis|registers~808feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~808feeder_combout\ = \muxDepoisULA|X[2]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[2]~31_combout\,
	combout => \Banco_Regis|registers~808feeder_combout\);

-- Location: FF_X75_Y65_N7
\Banco_Regis|registers~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~808feeder_combout\,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~808_q\);

-- Location: LCCOMB_X75_Y65_N12
\Banco_Regis|registers~552feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~552feeder_combout\ = \muxDepoisULA|X[2]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[2]~31_combout\,
	combout => \Banco_Regis|registers~552feeder_combout\);

-- Location: FF_X75_Y65_N13
\Banco_Regis|registers~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~552feeder_combout\,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~552_q\);

-- Location: LCCOMB_X74_Y65_N2
\Banco_Regis|registers~1746\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1746_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~808_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~552_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~808_q\,
	datac => \Banco_Regis|registers~552_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1746_combout\);

-- Location: LCCOMB_X74_Y65_N20
\Banco_Regis|registers~1747\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1747_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1746_combout\ & (\Banco_Regis|registers~936_q\)) # (!\Banco_Regis|registers~1746_combout\ & 
-- ((\Banco_Regis|registers~680_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1746_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~936_q\,
	datac => \Banco_Regis|registers~680_q\,
	datad => \Banco_Regis|registers~1746_combout\,
	combout => \Banco_Regis|registers~1747_combout\);

-- Location: FF_X85_Y66_N31
\Banco_Regis|registers~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~968_q\);

-- Location: FF_X85_Y66_N1
\Banco_Regis|registers~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~840_q\);

-- Location: FF_X86_Y66_N19
\Banco_Regis|registers~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~584_q\);

-- Location: FF_X86_Y66_N17
\Banco_Regis|registers~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~712_q\);

-- Location: LCCOMB_X86_Y66_N16
\Banco_Regis|registers~1744\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1744_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~712_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~584_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~584_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~712_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1744_combout\);

-- Location: LCCOMB_X85_Y66_N0
\Banco_Regis|registers~1745\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1745_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1744_combout\ & (\Banco_Regis|registers~968_q\)) # (!\Banco_Regis|registers~1744_combout\ & 
-- ((\Banco_Regis|registers~840_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1744_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~968_q\,
	datac => \Banco_Regis|registers~840_q\,
	datad => \Banco_Regis|registers~1744_combout\,
	combout => \Banco_Regis|registers~1745_combout\);

-- Location: LCCOMB_X79_Y67_N26
\Banco_Regis|registers~1748\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1748_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # (\Banco_Regis|registers~1745_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~1747_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1747_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datad => \Banco_Regis|registers~1745_combout\,
	combout => \Banco_Regis|registers~1748_combout\);

-- Location: FF_X84_Y61_N25
\Banco_Regis|registers~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~744_q\);

-- Location: FF_X85_Y61_N15
\Banco_Regis|registers~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1000_q\);

-- Location: FF_X84_Y61_N31
\Banco_Regis|registers~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~616_q\);

-- Location: FF_X85_Y61_N17
\Banco_Regis|registers~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~872_q\);

-- Location: LCCOMB_X85_Y61_N16
\Banco_Regis|registers~1742\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1742_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~872_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~616_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~616_q\,
	datac => \Banco_Regis|registers~872_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1742_combout\);

-- Location: LCCOMB_X85_Y61_N14
\Banco_Regis|registers~1743\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1743_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1742_combout\ & ((\Banco_Regis|registers~1000_q\))) # (!\Banco_Regis|registers~1742_combout\ & 
-- (\Banco_Regis|registers~744_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1742_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~744_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1000_q\,
	datad => \Banco_Regis|registers~1742_combout\,
	combout => \Banco_Regis|registers~1743_combout\);

-- Location: LCCOMB_X79_Y67_N4
\Banco_Regis|registers~1751\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1751_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1748_combout\ & (\Banco_Regis|registers~1750_combout\)) # (!\Banco_Regis|registers~1748_combout\ & 
-- ((\Banco_Regis|registers~1743_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1748_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1750_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1748_combout\,
	datad => \Banco_Regis|registers~1743_combout\,
	combout => \Banco_Regis|registers~1751_combout\);

-- Location: FF_X79_Y67_N21
\Banco_Regis|registers~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~456_q\);

-- Location: FF_X79_Y68_N31
\Banco_Regis|registers~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~424_q\);

-- Location: FF_X79_Y68_N5
\Banco_Regis|registers~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~488_q\);

-- Location: LCCOMB_X79_Y68_N4
\Banco_Regis|registers~1759\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1759_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~488_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~424_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~424_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~488_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1759_combout\);

-- Location: LCCOMB_X80_Y69_N18
\Banco_Regis|registers~520feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~520feeder_combout\ = \muxDepoisULA|X[2]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[2]~31_combout\,
	combout => \Banco_Regis|registers~520feeder_combout\);

-- Location: FF_X80_Y69_N19
\Banco_Regis|registers~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~520feeder_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~520_q\);

-- Location: LCCOMB_X79_Y67_N6
\Banco_Regis|registers~1760\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1760_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1759_combout\ & ((\Banco_Regis|registers~520_q\))) # (!\Banco_Regis|registers~1759_combout\ & 
-- (\Banco_Regis|registers~456_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1759_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~456_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1759_combout\,
	datad => \Banco_Regis|registers~520_q\,
	combout => \Banco_Regis|registers~1760_combout\);

-- Location: LCCOMB_X83_Y63_N16
\Banco_Regis|registers~72feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~72feeder_combout\ = \muxDepoisULA|X[2]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[2]~31_combout\,
	combout => \Banco_Regis|registers~72feeder_combout\);

-- Location: FF_X83_Y63_N17
\Banco_Regis|registers~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~72feeder_combout\,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~72_q\);

-- Location: LCCOMB_X82_Y63_N20
\Banco_Regis|registers~40feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~40feeder_combout\ = \muxDepoisULA|X[2]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[2]~31_combout\,
	combout => \Banco_Regis|registers~40feeder_combout\);

-- Location: FF_X82_Y63_N21
\Banco_Regis|registers~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~40feeder_combout\,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~40_q\);

-- Location: LCCOMB_X79_Y66_N22
\Banco_Regis|registers~1756\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1756_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~72_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~40_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~72_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datad => \Banco_Regis|registers~40_q\,
	combout => \Banco_Regis|registers~1756_combout\);

-- Location: FF_X79_Y66_N9
\Banco_Regis|registers~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~136_q\);

-- Location: FF_X79_Y66_N17
\Banco_Regis|registers~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~104_q\);

-- Location: LCCOMB_X79_Y66_N16
\Banco_Regis|registers~1757\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1757_combout\ = (\Banco_Regis|registers~1756_combout\ & ((\Banco_Regis|registers~136_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1756_combout\ & 
-- (((\Banco_Regis|registers~104_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1756_combout\,
	datab => \Banco_Regis|registers~136_q\,
	datac => \Banco_Regis|registers~104_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1757_combout\);

-- Location: FF_X80_Y65_N1
\Banco_Regis|registers~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~264_q\);

-- Location: FF_X82_Y65_N13
\Banco_Regis|registers~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~200_q\);

-- Location: FF_X81_Y65_N7
\Banco_Regis|registers~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~168_q\);

-- Location: FF_X81_Y65_N25
\Banco_Regis|registers~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~232_q\);

-- Location: LCCOMB_X81_Y65_N24
\Banco_Regis|registers~1754\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1754_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~232_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~168_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~168_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~232_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1754_combout\);

-- Location: LCCOMB_X82_Y65_N12
\Banco_Regis|registers~1755\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1755_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1754_combout\ & (\Banco_Regis|registers~264_q\)) # (!\Banco_Regis|registers~1754_combout\ & 
-- ((\Banco_Regis|registers~200_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1754_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~264_q\,
	datac => \Banco_Regis|registers~200_q\,
	datad => \Banco_Regis|registers~1754_combout\,
	combout => \Banco_Regis|registers~1755_combout\);

-- Location: LCCOMB_X79_Y67_N14
\Banco_Regis|registers~1758\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1758_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~1755_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1757_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1757_combout\,
	datad => \Banco_Regis|registers~1755_combout\,
	combout => \Banco_Regis|registers~1758_combout\);

-- Location: FF_X82_Y62_N1
\Banco_Regis|registers~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~360_q\);

-- Location: FF_X82_Y62_N7
\Banco_Regis|registers~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~296_q\);

-- Location: FF_X85_Y62_N29
\Banco_Regis|registers~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~328_q\);

-- Location: LCCOMB_X85_Y62_N28
\Banco_Regis|registers~1752\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1752_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~328_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~296_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~296_q\,
	datac => \Banco_Regis|registers~328_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1752_combout\);

-- Location: LCCOMB_X85_Y62_N6
\Banco_Regis|registers~1753\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1753_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1752_combout\ & ((\Banco_Regis|registers~392_q\))) # (!\Banco_Regis|registers~1752_combout\ & 
-- (\Banco_Regis|registers~360_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~360_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~392_q\,
	datad => \Banco_Regis|registers~1752_combout\,
	combout => \Banco_Regis|registers~1753_combout\);

-- Location: LCCOMB_X79_Y67_N12
\Banco_Regis|registers~1761\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1761_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1758_combout\ & (\Banco_Regis|registers~1760_combout\)) # (!\Banco_Regis|registers~1758_combout\ & 
-- ((\Banco_Regis|registers~1753_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1758_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1760_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1758_combout\,
	datad => \Banco_Regis|registers~1753_combout\,
	combout => \Banco_Regis|registers~1761_combout\);

-- Location: LCCOMB_X79_Y67_N30
\Banco_Regis|DadoLidoReg2[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[2]~31_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1751_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & ((\Banco_Regis|registers~1761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1751_combout\,
	datad => \Banco_Regis|registers~1761_combout\,
	combout => \Banco_Regis|DadoLidoReg2[2]~31_combout\);

-- Location: FF_X79_Y67_N31
\Registrador_pipeline2|DOUT[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(44));

-- Location: LCCOMB_X79_Y72_N30
\Registrador_pipeline3|DOUT[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[7]~feeder_combout\ = \Registrador_pipeline2|DOUT\(44)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline2|DOUT\(44),
	combout => \Registrador_pipeline3|DOUT[7]~feeder_combout\);

-- Location: FF_X79_Y72_N31
\Registrador_pipeline3|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(7));

-- Location: LCCOMB_X82_Y72_N2
\Banco_Regis|registers~521feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~521feeder_combout\ = \muxDepoisULA|X[3]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[3]~30_combout\,
	combout => \Banco_Regis|registers~521feeder_combout\);

-- Location: FF_X82_Y72_N3
\Banco_Regis|registers~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~521feeder_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~521_q\);

-- Location: FF_X82_Y68_N11
\Banco_Regis|registers~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~489_q\);

-- Location: FF_X81_Y68_N15
\Banco_Regis|registers~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~425_q\);

-- Location: FF_X81_Y68_N21
\Banco_Regis|registers~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~457_q\);

-- Location: LCCOMB_X81_Y68_N20
\Banco_Regis|registers~1739\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1739_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~457_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~425_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~425_q\,
	datac => \Banco_Regis|registers~457_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1739_combout\);

-- Location: LCCOMB_X84_Y68_N24
\Banco_Regis|registers~1740\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1740_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1739_combout\ & (\Banco_Regis|registers~521_q\)) # (!\Banco_Regis|registers~1739_combout\ & 
-- ((\Banco_Regis|registers~489_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~521_q\,
	datab => \Banco_Regis|registers~489_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datad => \Banco_Regis|registers~1739_combout\,
	combout => \Banco_Regis|registers~1740_combout\);

-- Location: FF_X83_Y65_N21
\Banco_Regis|registers~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~169_q\);

-- Location: FF_X82_Y65_N21
\Banco_Regis|registers~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~201_q\);

-- Location: LCCOMB_X82_Y65_N20
\Banco_Regis|registers~1732\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1732_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~201_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~169_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~169_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~201_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1732_combout\);

-- Location: FF_X84_Y65_N27
\Banco_Regis|registers~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~233_q\);

-- Location: FF_X82_Y65_N27
\Banco_Regis|registers~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~265_q\);

-- Location: LCCOMB_X82_Y65_N26
\Banco_Regis|registers~1733\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1733_combout\ = (\Banco_Regis|registers~1732_combout\ & (((\Banco_Regis|registers~265_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1732_combout\ & 
-- (\Banco_Regis|registers~233_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1732_combout\,
	datab => \Banco_Regis|registers~233_q\,
	datac => \Banco_Regis|registers~265_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1733_combout\);

-- Location: LCCOMB_X86_Y68_N14
\Banco_Regis|registers~137feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~137feeder_combout\ = \muxDepoisULA|X[3]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[3]~30_combout\,
	combout => \Banco_Regis|registers~137feeder_combout\);

-- Location: FF_X86_Y68_N15
\Banco_Regis|registers~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~137feeder_combout\,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~137_q\);

-- Location: FF_X84_Y66_N5
\Banco_Regis|registers~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~41_q\);

-- Location: FF_X84_Y66_N31
\Banco_Regis|registers~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~105_q\);

-- Location: LCCOMB_X84_Y66_N30
\Banco_Regis|registers~1736\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1736_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~105_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~41_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~41_q\,
	datac => \Banco_Regis|registers~105_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1736_combout\);

-- Location: LCCOMB_X86_Y68_N28
\Banco_Regis|registers~73feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~73feeder_combout\ = \muxDepoisULA|X[3]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[3]~30_combout\,
	combout => \Banco_Regis|registers~73feeder_combout\);

-- Location: FF_X86_Y68_N29
\Banco_Regis|registers~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~73feeder_combout\,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~73_q\);

-- Location: LCCOMB_X84_Y68_N8
\Banco_Regis|registers~1737\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1737_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1736_combout\ & (\Banco_Regis|registers~137_q\)) # (!\Banco_Regis|registers~1736_combout\ & 
-- ((\Banco_Regis|registers~73_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1736_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~137_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1736_combout\,
	datad => \Banco_Regis|registers~73_q\,
	combout => \Banco_Regis|registers~1737_combout\);

-- Location: FF_X85_Y62_N3
\Banco_Regis|registers~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~393_q\);

-- Location: FF_X85_Y62_N13
\Banco_Regis|registers~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~329_q\);

-- Location: FF_X81_Y62_N9
\Banco_Regis|registers~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~297_q\);

-- Location: FF_X81_Y62_N15
\Banco_Regis|registers~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~361_q\);

-- Location: LCCOMB_X81_Y62_N14
\Banco_Regis|registers~1734\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1734_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~361_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~297_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~297_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~361_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1734_combout\);

-- Location: LCCOMB_X85_Y62_N12
\Banco_Regis|registers~1735\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1735_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1734_combout\ & (\Banco_Regis|registers~393_q\)) # (!\Banco_Regis|registers~1734_combout\ & 
-- ((\Banco_Regis|registers~329_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1734_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~393_q\,
	datac => \Banco_Regis|registers~329_q\,
	datad => \Banco_Regis|registers~1734_combout\,
	combout => \Banco_Regis|registers~1735_combout\);

-- Location: LCCOMB_X84_Y68_N2
\Banco_Regis|registers~1738\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1738_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\) # ((\Banco_Regis|registers~1735_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~1737_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1737_combout\,
	datad => \Banco_Regis|registers~1735_combout\,
	combout => \Banco_Regis|registers~1738_combout\);

-- Location: LCCOMB_X84_Y68_N10
\Banco_Regis|registers~1741\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1741_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1738_combout\ & (\Banco_Regis|registers~1740_combout\)) # (!\Banco_Regis|registers~1738_combout\ & 
-- ((\Banco_Regis|registers~1733_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1738_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~1740_combout\,
	datac => \Banco_Regis|registers~1733_combout\,
	datad => \Banco_Regis|registers~1738_combout\,
	combout => \Banco_Regis|registers~1741_combout\);

-- Location: FF_X79_Y63_N21
\Banco_Regis|registers~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~777_q\);

-- Location: FF_X75_Y64_N7
\Banco_Regis|registers~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~649_q\);

-- Location: FF_X75_Y66_N29
\Banco_Regis|registers~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~905_q\);

-- Location: LCCOMB_X75_Y66_N28
\Banco_Regis|registers~1729\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1729_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~905_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~649_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~649_q\,
	datac => \Banco_Regis|registers~905_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1729_combout\);

-- Location: LCCOMB_X75_Y66_N6
\Banco_Regis|registers~1730\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1730_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1729_combout\ & ((\Banco_Regis|registers~1033_q\))) # (!\Banco_Regis|registers~1729_combout\ & 
-- (\Banco_Regis|registers~777_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~777_q\,
	datac => \Banco_Regis|registers~1033_q\,
	datad => \Banco_Regis|registers~1729_combout\,
	combout => \Banco_Regis|registers~1730_combout\);

-- Location: FF_X87_Y66_N5
\Banco_Regis|registers~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~713_q\);

-- Location: FF_X88_Y66_N31
\Banco_Regis|registers~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~969_q\);

-- Location: FF_X87_Y66_N7
\Banco_Regis|registers~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~585_q\);

-- Location: FF_X88_Y66_N21
\Banco_Regis|registers~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~841_q\);

-- Location: LCCOMB_X88_Y66_N20
\Banco_Regis|registers~1722\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1722_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~841_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~585_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~585_q\,
	datac => \Banco_Regis|registers~841_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1722_combout\);

-- Location: LCCOMB_X88_Y66_N30
\Banco_Regis|registers~1723\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1723_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1722_combout\ & ((\Banco_Regis|registers~969_q\))) # (!\Banco_Regis|registers~1722_combout\ & 
-- (\Banco_Regis|registers~713_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1722_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~713_q\,
	datac => \Banco_Regis|registers~969_q\,
	datad => \Banco_Regis|registers~1722_combout\,
	combout => \Banco_Regis|registers~1723_combout\);

-- Location: FF_X80_Y62_N3
\Banco_Regis|registers~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1001_q\);

-- Location: FF_X80_Y62_N25
\Banco_Regis|registers~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~873_q\);

-- Location: FF_X79_Y62_N19
\Banco_Regis|registers~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~617_q\);

-- Location: FF_X79_Y62_N9
\Banco_Regis|registers~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~745_q\);

-- Location: LCCOMB_X79_Y62_N8
\Banco_Regis|registers~1724\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1724_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~745_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~617_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~617_q\,
	datac => \Banco_Regis|registers~745_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1724_combout\);

-- Location: LCCOMB_X80_Y62_N24
\Banco_Regis|registers~1725\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1725_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1724_combout\ & (\Banco_Regis|registers~1001_q\)) # (!\Banco_Regis|registers~1724_combout\ & 
-- ((\Banco_Regis|registers~873_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1001_q\,
	datac => \Banco_Regis|registers~873_q\,
	datad => \Banco_Regis|registers~1724_combout\,
	combout => \Banco_Regis|registers~1725_combout\);

-- Location: FF_X76_Y67_N3
\Banco_Regis|registers~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~937_q\);

-- Location: FF_X76_Y67_N13
\Banco_Regis|registers~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~809_q\);

-- Location: FF_X77_Y67_N27
\Banco_Regis|registers~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~553_q\);

-- Location: FF_X77_Y67_N5
\Banco_Regis|registers~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~681_q\);

-- Location: LCCOMB_X77_Y67_N4
\Banco_Regis|registers~1726\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1726_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~681_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~553_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~553_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~681_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1726_combout\);

-- Location: LCCOMB_X76_Y67_N12
\Banco_Regis|registers~1727\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1727_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1726_combout\ & (\Banco_Regis|registers~937_q\)) # (!\Banco_Regis|registers~1726_combout\ & 
-- ((\Banco_Regis|registers~809_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~937_q\,
	datac => \Banco_Regis|registers~809_q\,
	datad => \Banco_Regis|registers~1726_combout\,
	combout => \Banco_Regis|registers~1727_combout\);

-- Location: LCCOMB_X84_Y66_N10
\Banco_Regis|registers~1728\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1728_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1725_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1727_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1725_combout\,
	datad => \Banco_Regis|registers~1727_combout\,
	combout => \Banco_Regis|registers~1728_combout\);

-- Location: LCCOMB_X84_Y66_N12
\Banco_Regis|registers~1731\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1731_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1728_combout\ & (\Banco_Regis|registers~1730_combout\)) # (!\Banco_Regis|registers~1728_combout\ & 
-- ((\Banco_Regis|registers~1723_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1728_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1730_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1723_combout\,
	datad => \Banco_Regis|registers~1728_combout\,
	combout => \Banco_Regis|registers~1731_combout\);

-- Location: LCCOMB_X83_Y71_N28
\Banco_Regis|DadoLidoReg2[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[3]~30_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1731_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & (\Banco_Regis|registers~1741_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1741_combout\,
	datad => \Banco_Regis|registers~1731_combout\,
	combout => \Banco_Regis|DadoLidoReg2[3]~30_combout\);

-- Location: FF_X83_Y71_N29
\Registrador_pipeline2|DOUT[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(45));

-- Location: LCCOMB_X80_Y71_N0
\Registrador_pipeline3|DOUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[8]~feeder_combout\ = \Registrador_pipeline2|DOUT\(45)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(45),
	combout => \Registrador_pipeline3|DOUT[8]~feeder_combout\);

-- Location: FF_X80_Y71_N1
\Registrador_pipeline3|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(8));

-- Location: FF_X81_Y68_N19
\Banco_Regis|registers~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~458_q\);

-- Location: FF_X80_Y69_N21
\Banco_Regis|registers~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~522_q\);

-- Location: FF_X80_Y68_N23
\Banco_Regis|registers~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~426_q\);

-- Location: FF_X80_Y68_N17
\Banco_Regis|registers~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~490_q\);

-- Location: LCCOMB_X80_Y68_N16
\Banco_Regis|registers~1719\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1719_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~490_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~426_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~426_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~490_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1719_combout\);

-- Location: LCCOMB_X83_Y68_N30
\Banco_Regis|registers~1720\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1720_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1719_combout\ & ((\Banco_Regis|registers~522_q\))) # (!\Banco_Regis|registers~1719_combout\ & 
-- (\Banco_Regis|registers~458_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~458_q\,
	datac => \Banco_Regis|registers~522_q\,
	datad => \Banco_Regis|registers~1719_combout\,
	combout => \Banco_Regis|registers~1720_combout\);

-- Location: FF_X79_Y64_N29
\Banco_Regis|registers~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~42_q\);

-- Location: FF_X79_Y64_N11
\Banco_Regis|registers~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~74_q\);

-- Location: LCCOMB_X79_Y64_N10
\Banco_Regis|registers~1716\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1716_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~74_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~42_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~42_q\,
	datac => \Banco_Regis|registers~74_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1716_combout\);

-- Location: LCCOMB_X85_Y64_N0
\Banco_Regis|registers~106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~106feeder_combout\ = \muxDepoisULA|X[4]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[4]~29_combout\,
	combout => \Banco_Regis|registers~106feeder_combout\);

-- Location: FF_X85_Y64_N1
\Banco_Regis|registers~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~106feeder_combout\,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~106_q\);

-- Location: LCCOMB_X82_Y64_N10
\Banco_Regis|registers~1717\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1717_combout\ = (\Banco_Regis|registers~1716_combout\ & (((\Banco_Regis|registers~138_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))) # (!\Banco_Regis|registers~1716_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~106_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1716_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~106_q\,
	datad => \Banco_Regis|registers~138_q\,
	combout => \Banco_Regis|registers~1717_combout\);

-- Location: FF_X85_Y65_N19
\Banco_Regis|registers~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~266_q\);

-- Location: FF_X85_Y65_N9
\Banco_Regis|registers~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~202_q\);

-- Location: FF_X84_Y65_N25
\Banco_Regis|registers~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~170_q\);

-- Location: FF_X84_Y65_N19
\Banco_Regis|registers~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~234_q\);

-- Location: LCCOMB_X84_Y65_N18
\Banco_Regis|registers~1714\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1714_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~234_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~170_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~170_q\,
	datac => \Banco_Regis|registers~234_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1714_combout\);

-- Location: LCCOMB_X85_Y65_N8
\Banco_Regis|registers~1715\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1715_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1714_combout\ & (\Banco_Regis|registers~266_q\)) # (!\Banco_Regis|registers~1714_combout\ & 
-- ((\Banco_Regis|registers~202_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~266_q\,
	datac => \Banco_Regis|registers~202_q\,
	datad => \Banco_Regis|registers~1714_combout\,
	combout => \Banco_Regis|registers~1715_combout\);

-- Location: LCCOMB_X83_Y67_N30
\Banco_Regis|registers~1718\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1718_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~1715_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1717_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1717_combout\,
	datad => \Banco_Regis|registers~1715_combout\,
	combout => \Banco_Regis|registers~1718_combout\);

-- Location: LCCOMB_X83_Y62_N18
\Banco_Regis|registers~2392\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2392_combout\ = !\muxDepoisULA|X[4]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[4]~29_combout\,
	combout => \Banco_Regis|registers~2392_combout\);

-- Location: FF_X83_Y62_N19
\Banco_Regis|registers~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~2392_combout\,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~394_q\);

-- Location: FF_X82_Y62_N25
\Banco_Regis|registers~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~362_q\);

-- Location: FF_X82_Y62_N3
\Banco_Regis|registers~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~298_q\);

-- Location: FF_X83_Y62_N1
\Banco_Regis|registers~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~330_q\);

-- Location: LCCOMB_X83_Y62_N0
\Banco_Regis|registers~1712\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1712_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~330_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~298_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~298_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~330_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1712_combout\);

-- Location: LCCOMB_X83_Y67_N16
\Banco_Regis|registers~1713\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1713_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1712_combout\ & (!\Banco_Regis|registers~394_q\)) # (!\Banco_Regis|registers~1712_combout\ & 
-- ((\Banco_Regis|registers~362_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1712_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~394_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~362_q\,
	datad => \Banco_Regis|registers~1712_combout\,
	combout => \Banco_Regis|registers~1713_combout\);

-- Location: LCCOMB_X83_Y67_N20
\Banco_Regis|registers~1721\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1721_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1718_combout\ & (\Banco_Regis|registers~1720_combout\)) # (!\Banco_Regis|registers~1718_combout\ & 
-- ((\Banco_Regis|registers~1713_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1720_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1718_combout\,
	datad => \Banco_Regis|registers~1713_combout\,
	combout => \Banco_Regis|registers~1721_combout\);

-- Location: FF_X75_Y67_N31
\Banco_Regis|registers~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~906_q\);

-- Location: FF_X75_Y67_N23
\Banco_Regis|registers~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1034_q\);

-- Location: LCCOMB_X74_Y67_N24
\Banco_Regis|registers~778feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~778feeder_combout\ = \muxDepoisULA|X[4]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[4]~29_combout\,
	combout => \Banco_Regis|registers~778feeder_combout\);

-- Location: FF_X74_Y67_N25
\Banco_Regis|registers~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~778feeder_combout\,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~778_q\);

-- Location: FF_X74_Y67_N19
\Banco_Regis|registers~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~650_q\);

-- Location: LCCOMB_X75_Y67_N12
\Banco_Regis|registers~1709\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1709_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~778_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~650_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~778_q\,
	datab => \Banco_Regis|registers~650_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1709_combout\);

-- Location: LCCOMB_X75_Y67_N22
\Banco_Regis|registers~1710\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1710_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1709_combout\ & ((\Banco_Regis|registers~1034_q\))) # (!\Banco_Regis|registers~1709_combout\ & 
-- (\Banco_Regis|registers~906_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~906_q\,
	datac => \Banco_Regis|registers~1034_q\,
	datad => \Banco_Regis|registers~1709_combout\,
	combout => \Banco_Regis|registers~1710_combout\);

-- Location: FF_X84_Y67_N23
\Banco_Regis|registers~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~970_q\);

-- Location: FF_X84_Y67_N13
\Banco_Regis|registers~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~842_q\);

-- Location: LCCOMB_X87_Y67_N14
\Banco_Regis|registers~586feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~586feeder_combout\ = \muxDepoisULA|X[4]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[4]~29_combout\,
	combout => \Banco_Regis|registers~586feeder_combout\);

-- Location: FF_X87_Y67_N15
\Banco_Regis|registers~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~586feeder_combout\,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~586_q\);

-- Location: FF_X87_Y67_N25
\Banco_Regis|registers~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~714_q\);

-- Location: LCCOMB_X87_Y67_N24
\Banco_Regis|registers~1704\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1704_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~714_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~586_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~586_q\,
	datac => \Banco_Regis|registers~714_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1704_combout\);

-- Location: LCCOMB_X84_Y67_N12
\Banco_Regis|registers~1705\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1705_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1704_combout\ & (\Banco_Regis|registers~970_q\)) # (!\Banco_Regis|registers~1704_combout\ & 
-- ((\Banco_Regis|registers~842_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1704_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~970_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~842_q\,
	datad => \Banco_Regis|registers~1704_combout\,
	combout => \Banco_Regis|registers~1705_combout\);

-- Location: FF_X76_Y66_N27
\Banco_Regis|registers~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~938_q\);

-- Location: FF_X76_Y65_N31
\Banco_Regis|registers~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~554_q\);

-- Location: FF_X76_Y65_N17
\Banco_Regis|registers~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~810_q\);

-- Location: LCCOMB_X76_Y65_N16
\Banco_Regis|registers~1706\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1706_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~810_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~554_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~554_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~810_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1706_combout\);

-- Location: FF_X76_Y66_N1
\Banco_Regis|registers~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~682_q\);

-- Location: LCCOMB_X76_Y66_N0
\Banco_Regis|registers~1707\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1707_combout\ = (\Banco_Regis|registers~1706_combout\ & ((\Banco_Regis|registers~938_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1706_combout\ & 
-- (((\Banco_Regis|registers~682_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~938_q\,
	datab => \Banco_Regis|registers~1706_combout\,
	datac => \Banco_Regis|registers~682_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1707_combout\);

-- Location: LCCOMB_X83_Y67_N8
\Banco_Regis|registers~1708\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1708_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # ((\Banco_Regis|registers~1705_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1705_combout\,
	datad => \Banco_Regis|registers~1707_combout\,
	combout => \Banco_Regis|registers~1708_combout\);

-- Location: FF_X84_Y61_N21
\Banco_Regis|registers~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~746_q\);

-- Location: FF_X85_Y61_N27
\Banco_Regis|registers~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1002_q\);

-- Location: FF_X85_Y61_N1
\Banco_Regis|registers~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~874_q\);

-- Location: FF_X84_Y61_N23
\Banco_Regis|registers~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[4]~29_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~618_q\);

-- Location: LCCOMB_X85_Y61_N0
\Banco_Regis|registers~1702\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1702_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\) # ((\Banco_Regis|registers~874_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~618_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~874_q\,
	datad => \Banco_Regis|registers~618_q\,
	combout => \Banco_Regis|registers~1702_combout\);

-- Location: LCCOMB_X85_Y61_N26
\Banco_Regis|registers~1703\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1703_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1702_combout\ & ((\Banco_Regis|registers~1002_q\))) # (!\Banco_Regis|registers~1702_combout\ & 
-- (\Banco_Regis|registers~746_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1702_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~746_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1002_q\,
	datad => \Banco_Regis|registers~1702_combout\,
	combout => \Banco_Regis|registers~1703_combout\);

-- Location: LCCOMB_X83_Y67_N10
\Banco_Regis|registers~1711\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1711_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1708_combout\ & (\Banco_Regis|registers~1710_combout\)) # (!\Banco_Regis|registers~1708_combout\ & 
-- ((\Banco_Regis|registers~1703_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1708_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1710_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1708_combout\,
	datad => \Banco_Regis|registers~1703_combout\,
	combout => \Banco_Regis|registers~1711_combout\);

-- Location: LCCOMB_X83_Y67_N18
\Banco_Regis|DadoLidoReg2[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[4]~29_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1711_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (\Banco_Regis|registers~1721_combout\ & (!\Banco_Regis|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|registers~1721_combout\,
	datac => \Banco_Regis|Equal1~0_combout\,
	datad => \Banco_Regis|registers~1711_combout\,
	combout => \Banco_Regis|DadoLidoReg2[4]~29_combout\);

-- Location: FF_X83_Y67_N19
\Registrador_pipeline2|DOUT[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(46));

-- Location: LCCOMB_X83_Y67_N24
\Registrador_pipeline3|DOUT[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[9]~feeder_combout\ = \Registrador_pipeline2|DOUT\(46)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(46),
	combout => \Registrador_pipeline3|DOUT[9]~feeder_combout\);

-- Location: FF_X83_Y67_N25
\Registrador_pipeline3|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(9));

-- Location: FF_X82_Y68_N23
\Banco_Regis|registers~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~491_q\);

-- Location: FF_X81_Y68_N23
\Banco_Regis|registers~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~459_q\);

-- Location: FF_X81_Y68_N29
\Banco_Regis|registers~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~427_q\);

-- Location: LCCOMB_X81_Y68_N22
\Banco_Regis|registers~1699\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1699_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # ((\Banco_Regis|registers~459_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~427_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~459_q\,
	datad => \Banco_Regis|registers~427_q\,
	combout => \Banco_Regis|registers~1699_combout\);

-- Location: LCCOMB_X82_Y68_N28
\Banco_Regis|registers~1700\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1700_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1699_combout\ & ((\Banco_Regis|registers~523_q\))) # (!\Banco_Regis|registers~1699_combout\ & 
-- (\Banco_Regis|registers~491_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~491_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~523_q\,
	datad => \Banco_Regis|registers~1699_combout\,
	combout => \Banco_Regis|registers~1700_combout\);

-- Location: FF_X84_Y64_N15
\Banco_Regis|registers~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~235_q\);

-- Location: FF_X85_Y68_N9
\Banco_Regis|registers~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~267_q\);

-- Location: FF_X81_Y64_N13
\Banco_Regis|registers~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~171_q\);

-- Location: FF_X80_Y64_N25
\Banco_Regis|registers~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~203_q\);

-- Location: LCCOMB_X80_Y64_N24
\Banco_Regis|registers~1692\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1692_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~203_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~171_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~171_q\,
	datac => \Banco_Regis|registers~203_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1692_combout\);

-- Location: LCCOMB_X85_Y68_N8
\Banco_Regis|registers~1693\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1693_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1692_combout\ & ((\Banco_Regis|registers~267_q\))) # (!\Banco_Regis|registers~1692_combout\ & 
-- (\Banco_Regis|registers~235_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~235_q\,
	datac => \Banco_Regis|registers~267_q\,
	datad => \Banco_Regis|registers~1692_combout\,
	combout => \Banco_Regis|registers~1693_combout\);

-- Location: FF_X85_Y62_N15
\Banco_Regis|registers~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~395_q\);

-- Location: FF_X85_Y62_N25
\Banco_Regis|registers~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~331_q\);

-- Location: FF_X81_Y62_N21
\Banco_Regis|registers~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~299_q\);

-- Location: FF_X81_Y62_N27
\Banco_Regis|registers~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~363_q\);

-- Location: LCCOMB_X81_Y62_N26
\Banco_Regis|registers~1694\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1694_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~363_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~299_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~299_q\,
	datac => \Banco_Regis|registers~363_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1694_combout\);

-- Location: LCCOMB_X85_Y62_N24
\Banco_Regis|registers~1695\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1695_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1694_combout\ & (\Banco_Regis|registers~395_q\)) # (!\Banco_Regis|registers~1694_combout\ & 
-- ((\Banco_Regis|registers~331_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1694_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~395_q\,
	datac => \Banco_Regis|registers~331_q\,
	datad => \Banco_Regis|registers~1694_combout\,
	combout => \Banco_Regis|registers~1695_combout\);

-- Location: FF_X86_Y64_N19
\Banco_Regis|registers~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~139_q\);

-- Location: FF_X86_Y64_N17
\Banco_Regis|registers~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~75_q\);

-- Location: FF_X87_Y65_N7
\Banco_Regis|registers~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~43_q\);

-- Location: FF_X87_Y65_N13
\Banco_Regis|registers~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~107_q\);

-- Location: LCCOMB_X87_Y65_N12
\Banco_Regis|registers~1696\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1696_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~107_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~43_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~43_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~107_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1696_combout\);

-- Location: LCCOMB_X86_Y64_N16
\Banco_Regis|registers~1697\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1697_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1696_combout\ & (\Banco_Regis|registers~139_q\)) # (!\Banco_Regis|registers~1696_combout\ & 
-- ((\Banco_Regis|registers~75_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~139_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~75_q\,
	datad => \Banco_Regis|registers~1696_combout\,
	combout => \Banco_Regis|registers~1697_combout\);

-- Location: LCCOMB_X85_Y68_N18
\Banco_Regis|registers~1698\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1698_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1695_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1697_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1695_combout\,
	datad => \Banco_Regis|registers~1697_combout\,
	combout => \Banco_Regis|registers~1698_combout\);

-- Location: LCCOMB_X85_Y68_N12
\Banco_Regis|registers~1701\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1701_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1698_combout\ & (\Banco_Regis|registers~1700_combout\)) # (!\Banco_Regis|registers~1698_combout\ & 
-- ((\Banco_Regis|registers~1693_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1698_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~1700_combout\,
	datac => \Banco_Regis|registers~1693_combout\,
	datad => \Banco_Regis|registers~1698_combout\,
	combout => \Banco_Regis|registers~1701_combout\);

-- Location: FF_X87_Y66_N17
\Banco_Regis|registers~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~715_q\);

-- Location: FF_X88_Y66_N23
\Banco_Regis|registers~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~971_q\);

-- Location: FF_X87_Y66_N15
\Banco_Regis|registers~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~587_q\);

-- Location: FF_X88_Y66_N25
\Banco_Regis|registers~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~843_q\);

-- Location: LCCOMB_X88_Y66_N24
\Banco_Regis|registers~1682\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1682_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~843_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~587_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~587_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~843_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1682_combout\);

-- Location: LCCOMB_X88_Y66_N22
\Banco_Regis|registers~1683\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1683_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1682_combout\ & ((\Banco_Regis|registers~971_q\))) # (!\Banco_Regis|registers~1682_combout\ & 
-- (\Banco_Regis|registers~715_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~715_q\,
	datac => \Banco_Regis|registers~971_q\,
	datad => \Banco_Regis|registers~1682_combout\,
	combout => \Banco_Regis|registers~1683_combout\);

-- Location: FF_X77_Y64_N5
\Banco_Regis|registers~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~939_q\);

-- Location: FF_X77_Y64_N15
\Banco_Regis|registers~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~811_q\);

-- Location: FF_X77_Y67_N23
\Banco_Regis|registers~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~555_q\);

-- Location: FF_X77_Y67_N9
\Banco_Regis|registers~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~683_q\);

-- Location: LCCOMB_X77_Y67_N8
\Banco_Regis|registers~1686\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1686_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~683_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~555_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~555_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~683_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1686_combout\);

-- Location: LCCOMB_X77_Y64_N14
\Banco_Regis|registers~1687\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1687_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1686_combout\ & (\Banco_Regis|registers~939_q\)) # (!\Banco_Regis|registers~1686_combout\ & 
-- ((\Banco_Regis|registers~811_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~939_q\,
	datac => \Banco_Regis|registers~811_q\,
	datad => \Banco_Regis|registers~1686_combout\,
	combout => \Banco_Regis|registers~1687_combout\);

-- Location: FF_X80_Y62_N23
\Banco_Regis|registers~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1003_q\);

-- Location: FF_X80_Y62_N29
\Banco_Regis|registers~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~875_q\);

-- Location: FF_X79_Y62_N3
\Banco_Regis|registers~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~619_q\);

-- Location: FF_X79_Y62_N25
\Banco_Regis|registers~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~747_q\);

-- Location: LCCOMB_X79_Y62_N24
\Banco_Regis|registers~1684\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1684_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~747_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~619_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~619_q\,
	datac => \Banco_Regis|registers~747_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1684_combout\);

-- Location: LCCOMB_X80_Y62_N28
\Banco_Regis|registers~1685\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1685_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1684_combout\ & (\Banco_Regis|registers~1003_q\)) # (!\Banco_Regis|registers~1684_combout\ & 
-- ((\Banco_Regis|registers~875_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1003_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~875_q\,
	datad => \Banco_Regis|registers~1684_combout\,
	combout => \Banco_Regis|registers~1685_combout\);

-- Location: LCCOMB_X84_Y68_N22
\Banco_Regis|registers~1688\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1688_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1685_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~1687_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datad => \Banco_Regis|registers~1685_combout\,
	combout => \Banco_Regis|registers~1688_combout\);

-- Location: FF_X76_Y64_N5
\Banco_Regis|registers~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~779_q\);

-- Location: FF_X75_Y64_N29
\Banco_Regis|registers~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~651_q\);

-- Location: FF_X75_Y64_N27
\Banco_Regis|registers~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~907_q\);

-- Location: LCCOMB_X75_Y64_N26
\Banco_Regis|registers~1689\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1689_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~907_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~651_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~651_q\,
	datac => \Banco_Regis|registers~907_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1689_combout\);

-- Location: FF_X84_Y68_N29
\Banco_Regis|registers~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[5]~28_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1035_q\);

-- Location: LCCOMB_X84_Y68_N28
\Banco_Regis|registers~1690\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1690_combout\ = (\Banco_Regis|registers~1689_combout\ & (((\Banco_Regis|registers~1035_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1689_combout\ & 
-- (\Banco_Regis|registers~779_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~779_q\,
	datab => \Banco_Regis|registers~1689_combout\,
	datac => \Banco_Regis|registers~1035_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1690_combout\);

-- Location: LCCOMB_X84_Y68_N18
\Banco_Regis|registers~1691\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1691_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1688_combout\ & ((\Banco_Regis|registers~1690_combout\))) # (!\Banco_Regis|registers~1688_combout\ & 
-- (\Banco_Regis|registers~1683_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1688_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1683_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1688_combout\,
	datad => \Banco_Regis|registers~1690_combout\,
	combout => \Banco_Regis|registers~1691_combout\);

-- Location: LCCOMB_X84_Y68_N26
\Banco_Regis|DadoLidoReg2[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[5]~28_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1691_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & (\Banco_Regis|registers~1701_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1701_combout\,
	datad => \Banco_Regis|registers~1691_combout\,
	combout => \Banco_Regis|DadoLidoReg2[5]~28_combout\);

-- Location: FF_X84_Y68_N27
\Registrador_pipeline2|DOUT[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(47));

-- Location: LCCOMB_X81_Y72_N30
\Registrador_pipeline3|DOUT[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[10]~feeder_combout\ = \Registrador_pipeline2|DOUT\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(47),
	combout => \Registrador_pipeline3|DOUT[10]~feeder_combout\);

-- Location: FF_X81_Y72_N31
\Registrador_pipeline3|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(10));

-- Location: FF_X81_Y65_N1
\Banco_Regis|registers~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~237_q\);

-- Location: FF_X82_Y65_N15
\Banco_Regis|registers~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~269_q\);

-- Location: FF_X81_Y65_N15
\Banco_Regis|registers~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~173_q\);

-- Location: LCCOMB_X82_Y65_N0
\Banco_Regis|registers~1652\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1652_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~205_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~173_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~173_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~205_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1652_combout\);

-- Location: LCCOMB_X82_Y65_N14
\Banco_Regis|registers~1653\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1653_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1652_combout\ & ((\Banco_Regis|registers~269_q\))) # (!\Banco_Regis|registers~1652_combout\ & 
-- (\Banco_Regis|registers~237_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~237_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~269_q\,
	datad => \Banco_Regis|registers~1652_combout\,
	combout => \Banco_Regis|registers~1653_combout\);

-- Location: FF_X75_Y68_N5
\Banco_Regis|registers~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~525_q\);

-- Location: FF_X82_Y68_N31
\Banco_Regis|registers~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~493_q\);

-- Location: FF_X81_Y68_N3
\Banco_Regis|registers~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~461_q\);

-- Location: FF_X81_Y68_N13
\Banco_Regis|registers~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~429_q\);

-- Location: LCCOMB_X81_Y68_N2
\Banco_Regis|registers~1659\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1659_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # ((\Banco_Regis|registers~461_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~429_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~461_q\,
	datad => \Banco_Regis|registers~429_q\,
	combout => \Banco_Regis|registers~1659_combout\);

-- Location: LCCOMB_X82_Y68_N8
\Banco_Regis|registers~1660\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1660_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1659_combout\ & (\Banco_Regis|registers~525_q\)) # (!\Banco_Regis|registers~1659_combout\ & 
-- ((\Banco_Regis|registers~493_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~525_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~493_q\,
	datad => \Banco_Regis|registers~1659_combout\,
	combout => \Banco_Regis|registers~1660_combout\);

-- Location: LCCOMB_X79_Y66_N18
\Banco_Regis|registers~141feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~141feeder_combout\ = \muxDepoisULA|X[7]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[7]~26_combout\,
	combout => \Banco_Regis|registers~141feeder_combout\);

-- Location: FF_X79_Y66_N19
\Banco_Regis|registers~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~141feeder_combout\,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~141_q\);

-- Location: LCCOMB_X83_Y63_N6
\Banco_Regis|registers~77feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~77feeder_combout\ = \muxDepoisULA|X[7]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[7]~26_combout\,
	combout => \Banco_Regis|registers~77feeder_combout\);

-- Location: FF_X83_Y63_N7
\Banco_Regis|registers~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~77feeder_combout\,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~77_q\);

-- Location: FF_X84_Y66_N9
\Banco_Regis|registers~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~45_q\);

-- Location: FF_X84_Y66_N19
\Banco_Regis|registers~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~109_q\);

-- Location: LCCOMB_X84_Y66_N18
\Banco_Regis|registers~1656\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1656_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~109_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~45_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~45_q\,
	datac => \Banco_Regis|registers~109_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1656_combout\);

-- Location: LCCOMB_X81_Y66_N16
\Banco_Regis|registers~1657\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1657_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1656_combout\ & (\Banco_Regis|registers~141_q\)) # (!\Banco_Regis|registers~1656_combout\ & 
-- ((\Banco_Regis|registers~77_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~141_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~77_q\,
	datad => \Banco_Regis|registers~1656_combout\,
	combout => \Banco_Regis|registers~1657_combout\);

-- Location: FF_X81_Y62_N1
\Banco_Regis|registers~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~301_q\);

-- Location: FF_X81_Y62_N11
\Banco_Regis|registers~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~365_q\);

-- Location: LCCOMB_X81_Y62_N10
\Banco_Regis|registers~1654\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1654_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~365_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~301_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~301_q\,
	datac => \Banco_Regis|registers~365_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1654_combout\);

-- Location: LCCOMB_X84_Y63_N18
\Banco_Regis|registers~397feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~397feeder_combout\ = \muxDepoisULA|X[7]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[7]~26_combout\,
	combout => \Banco_Regis|registers~397feeder_combout\);

-- Location: FF_X84_Y63_N19
\Banco_Regis|registers~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~397feeder_combout\,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~397_q\);

-- Location: FF_X83_Y63_N5
\Banco_Regis|registers~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~333_q\);

-- Location: LCCOMB_X83_Y63_N4
\Banco_Regis|registers~1655\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1655_combout\ = (\Banco_Regis|registers~1654_combout\ & ((\Banco_Regis|registers~397_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Banco_Regis|registers~1654_combout\ & 
-- (((\Banco_Regis|registers~333_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1654_combout\,
	datab => \Banco_Regis|registers~397_q\,
	datac => \Banco_Regis|registers~333_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1655_combout\);

-- Location: LCCOMB_X82_Y67_N16
\Banco_Regis|registers~1658\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1658_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1655_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~1657_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datad => \Banco_Regis|registers~1655_combout\,
	combout => \Banco_Regis|registers~1658_combout\);

-- Location: LCCOMB_X82_Y67_N22
\Banco_Regis|registers~1661\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1661_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1658_combout\ & ((\Banco_Regis|registers~1660_combout\))) # (!\Banco_Regis|registers~1658_combout\ & 
-- (\Banco_Regis|registers~1653_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~1653_combout\,
	datac => \Banco_Regis|registers~1660_combout\,
	datad => \Banco_Regis|registers~1658_combout\,
	combout => \Banco_Regis|registers~1661_combout\);

-- Location: FF_X75_Y64_N9
\Banco_Regis|registers~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~653_q\);

-- Location: FF_X75_Y64_N15
\Banco_Regis|registers~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~909_q\);

-- Location: LCCOMB_X75_Y64_N14
\Banco_Regis|registers~1649\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1649_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~909_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~653_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~653_q\,
	datac => \Banco_Regis|registers~909_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1649_combout\);

-- Location: FF_X76_Y64_N11
\Banco_Regis|registers~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1037_q\);

-- Location: FF_X76_Y64_N25
\Banco_Regis|registers~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~781_q\);

-- Location: LCCOMB_X76_Y64_N10
\Banco_Regis|registers~1650\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1650_combout\ = (\Banco_Regis|registers~1649_combout\ & (((\Banco_Regis|registers~1037_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))) # (!\Banco_Regis|registers~1649_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~781_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1649_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1037_q\,
	datad => \Banco_Regis|registers~781_q\,
	combout => \Banco_Regis|registers~1650_combout\);

-- Location: FF_X87_Y66_N3
\Banco_Regis|registers~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~589_q\);

-- Location: FF_X88_Y66_N29
\Banco_Regis|registers~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~845_q\);

-- Location: LCCOMB_X88_Y66_N28
\Banco_Regis|registers~1642\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1642_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~845_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~589_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~589_q\,
	datac => \Banco_Regis|registers~845_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1642_combout\);

-- Location: FF_X88_Y66_N15
\Banco_Regis|registers~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~973_q\);

-- Location: FF_X87_Y66_N9
\Banco_Regis|registers~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~717_q\);

-- Location: LCCOMB_X88_Y66_N14
\Banco_Regis|registers~1643\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1643_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1642_combout\ & (\Banco_Regis|registers~973_q\)) # (!\Banco_Regis|registers~1642_combout\ & 
-- ((\Banco_Regis|registers~717_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~1642_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~1642_combout\,
	datac => \Banco_Regis|registers~973_q\,
	datad => \Banco_Regis|registers~717_q\,
	combout => \Banco_Regis|registers~1643_combout\);

-- Location: FF_X76_Y67_N31
\Banco_Regis|registers~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~941_q\);

-- Location: FF_X77_Y67_N3
\Banco_Regis|registers~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~557_q\);

-- Location: FF_X77_Y67_N1
\Banco_Regis|registers~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~685_q\);

-- Location: LCCOMB_X77_Y67_N0
\Banco_Regis|registers~1646\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1646_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~685_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~557_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~557_q\,
	datac => \Banco_Regis|registers~685_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1646_combout\);

-- Location: FF_X76_Y67_N29
\Banco_Regis|registers~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~813_q\);

-- Location: LCCOMB_X76_Y67_N28
\Banco_Regis|registers~1647\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1647_combout\ = (\Banco_Regis|registers~1646_combout\ & ((\Banco_Regis|registers~941_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Banco_Regis|registers~1646_combout\ & 
-- (((\Banco_Regis|registers~813_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~941_q\,
	datab => \Banco_Regis|registers~1646_combout\,
	datac => \Banco_Regis|registers~813_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1647_combout\);

-- Location: FF_X80_Y62_N19
\Banco_Regis|registers~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1005_q\);

-- Location: FF_X80_Y62_N1
\Banco_Regis|registers~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~877_q\);

-- Location: FF_X79_Y62_N31
\Banco_Regis|registers~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~621_q\);

-- Location: FF_X79_Y62_N29
\Banco_Regis|registers~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~749_q\);

-- Location: LCCOMB_X79_Y62_N28
\Banco_Regis|registers~1644\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1644_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~749_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~621_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~621_q\,
	datac => \Banco_Regis|registers~749_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1644_combout\);

-- Location: LCCOMB_X80_Y62_N0
\Banco_Regis|registers~1645\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1645_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1644_combout\ & (\Banco_Regis|registers~1005_q\)) # (!\Banco_Regis|registers~1644_combout\ & 
-- ((\Banco_Regis|registers~877_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1005_q\,
	datac => \Banco_Regis|registers~877_q\,
	datad => \Banco_Regis|registers~1644_combout\,
	combout => \Banco_Regis|registers~1645_combout\);

-- Location: LCCOMB_X82_Y67_N20
\Banco_Regis|registers~1648\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1648_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\) # (\Banco_Regis|registers~1645_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1647_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~1647_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datad => \Banco_Regis|registers~1645_combout\,
	combout => \Banco_Regis|registers~1648_combout\);

-- Location: LCCOMB_X82_Y67_N10
\Banco_Regis|registers~1651\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1651_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1648_combout\ & (\Banco_Regis|registers~1650_combout\)) # (!\Banco_Regis|registers~1648_combout\ & 
-- ((\Banco_Regis|registers~1643_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1650_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1643_combout\,
	datad => \Banco_Regis|registers~1648_combout\,
	combout => \Banco_Regis|registers~1651_combout\);

-- Location: LCCOMB_X82_Y67_N26
\Banco_Regis|DadoLidoReg2[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[7]~26_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1651_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & (\Banco_Regis|registers~1661_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1661_combout\,
	datad => \Banco_Regis|registers~1651_combout\,
	combout => \Banco_Regis|DadoLidoReg2[7]~26_combout\);

-- Location: FF_X82_Y67_N27
\Registrador_pipeline2|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(49));

-- Location: FF_X82_Y67_N9
\Registrador_pipeline3|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline2|DOUT\(49),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(12));

-- Location: FF_X76_Y64_N1
\Banco_Regis|registers~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~783_q\);

-- Location: FF_X75_Y64_N19
\Banco_Regis|registers~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~655_q\);

-- Location: FF_X75_Y64_N13
\Banco_Regis|registers~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~911_q\);

-- Location: LCCOMB_X75_Y64_N12
\Banco_Regis|registers~1609\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1609_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~911_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~655_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~655_q\,
	datac => \Banco_Regis|registers~911_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1609_combout\);

-- Location: LCCOMB_X75_Y64_N24
\Banco_Regis|registers~1610\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1610_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1609_combout\ & (\Banco_Regis|registers~1039_q\)) # (!\Banco_Regis|registers~1609_combout\ & 
-- ((\Banco_Regis|registers~783_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1039_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~783_q\,
	datad => \Banco_Regis|registers~1609_combout\,
	combout => \Banco_Regis|registers~1610_combout\);

-- Location: FF_X87_Y66_N29
\Banco_Regis|registers~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~719_q\);

-- Location: FF_X88_Y66_N7
\Banco_Regis|registers~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~975_q\);

-- Location: FF_X87_Y66_N31
\Banco_Regis|registers~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~591_q\);

-- Location: FF_X88_Y66_N13
\Banco_Regis|registers~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~847_q\);

-- Location: LCCOMB_X88_Y66_N12
\Banco_Regis|registers~1602\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1602_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~847_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~591_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~591_q\,
	datac => \Banco_Regis|registers~847_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1602_combout\);

-- Location: LCCOMB_X88_Y66_N6
\Banco_Regis|registers~1603\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1603_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1602_combout\ & ((\Banco_Regis|registers~975_q\))) # (!\Banco_Regis|registers~1602_combout\ & 
-- (\Banco_Regis|registers~719_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~719_q\,
	datac => \Banco_Regis|registers~975_q\,
	datad => \Banco_Regis|registers~1602_combout\,
	combout => \Banco_Regis|registers~1603_combout\);

-- Location: FF_X77_Y64_N9
\Banco_Regis|registers~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~943_q\);

-- Location: FF_X77_Y64_N19
\Banco_Regis|registers~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~815_q\);

-- Location: FF_X77_Y67_N7
\Banco_Regis|registers~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~559_q\);

-- Location: FF_X77_Y67_N21
\Banco_Regis|registers~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~687_q\);

-- Location: LCCOMB_X77_Y67_N20
\Banco_Regis|registers~1606\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1606_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~687_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~559_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~559_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~687_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1606_combout\);

-- Location: LCCOMB_X77_Y64_N18
\Banco_Regis|registers~1607\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1607_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1606_combout\ & (\Banco_Regis|registers~943_q\)) # (!\Banco_Regis|registers~1606_combout\ & 
-- ((\Banco_Regis|registers~815_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~943_q\,
	datac => \Banco_Regis|registers~815_q\,
	datad => \Banco_Regis|registers~1606_combout\,
	combout => \Banco_Regis|registers~1607_combout\);

-- Location: FF_X80_Y62_N11
\Banco_Regis|registers~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1007_q\);

-- Location: FF_X80_Y62_N5
\Banco_Regis|registers~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~879_q\);

-- Location: FF_X79_Y62_N15
\Banco_Regis|registers~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~623_q\);

-- Location: FF_X79_Y62_N13
\Banco_Regis|registers~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~751_q\);

-- Location: LCCOMB_X79_Y62_N12
\Banco_Regis|registers~1604\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1604_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~751_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~623_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~623_q\,
	datac => \Banco_Regis|registers~751_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1604_combout\);

-- Location: LCCOMB_X80_Y62_N4
\Banco_Regis|registers~1605\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1605_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1604_combout\ & (\Banco_Regis|registers~1007_q\)) # (!\Banco_Regis|registers~1604_combout\ & 
-- ((\Banco_Regis|registers~879_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1007_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~879_q\,
	datad => \Banco_Regis|registers~1604_combout\,
	combout => \Banco_Regis|registers~1605_combout\);

-- Location: LCCOMB_X83_Y68_N28
\Banco_Regis|registers~1608\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1608_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\) # (\Banco_Regis|registers~1605_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1607_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~1607_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datad => \Banco_Regis|registers~1605_combout\,
	combout => \Banco_Regis|registers~1608_combout\);

-- Location: LCCOMB_X83_Y68_N4
\Banco_Regis|registers~1611\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1611_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1608_combout\ & (\Banco_Regis|registers~1610_combout\)) # (!\Banco_Regis|registers~1608_combout\ & 
-- ((\Banco_Regis|registers~1603_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~1610_combout\,
	datac => \Banco_Regis|registers~1603_combout\,
	datad => \Banco_Regis|registers~1608_combout\,
	combout => \Banco_Regis|registers~1611_combout\);

-- Location: LCCOMB_X82_Y72_N6
\Banco_Regis|registers~527feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~527feeder_combout\ = \muxDepoisULA|X[9]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[9]~24_combout\,
	combout => \Banco_Regis|registers~527feeder_combout\);

-- Location: FF_X82_Y72_N7
\Banco_Regis|registers~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~527feeder_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~527_q\);

-- Location: FF_X82_Y68_N5
\Banco_Regis|registers~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~495_q\);

-- Location: FF_X79_Y68_N27
\Banco_Regis|registers~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~431_q\);

-- Location: FF_X79_Y67_N1
\Banco_Regis|registers~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~463_q\);

-- Location: LCCOMB_X79_Y67_N0
\Banco_Regis|registers~1619\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1619_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~463_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~431_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~431_q\,
	datac => \Banco_Regis|registers~463_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1619_combout\);

-- Location: LCCOMB_X83_Y68_N10
\Banco_Regis|registers~1620\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1620_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1619_combout\ & (\Banco_Regis|registers~527_q\)) # (!\Banco_Regis|registers~1619_combout\ & 
-- ((\Banco_Regis|registers~495_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~527_q\,
	datac => \Banco_Regis|registers~495_q\,
	datad => \Banco_Regis|registers~1619_combout\,
	combout => \Banco_Regis|registers~1620_combout\);

-- Location: FF_X82_Y68_N27
\Banco_Regis|registers~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~239_q\);

-- Location: FF_X83_Y68_N23
\Banco_Regis|registers~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~271_q\);

-- Location: FF_X81_Y64_N11
\Banco_Regis|registers~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~175_q\);

-- Location: FF_X80_Y64_N3
\Banco_Regis|registers~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~207_q\);

-- Location: LCCOMB_X80_Y64_N2
\Banco_Regis|registers~1612\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1612_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~207_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~175_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~175_q\,
	datac => \Banco_Regis|registers~207_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1612_combout\);

-- Location: LCCOMB_X83_Y68_N22
\Banco_Regis|registers~1613\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1613_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1612_combout\ & ((\Banco_Regis|registers~271_q\))) # (!\Banco_Regis|registers~1612_combout\ & 
-- (\Banco_Regis|registers~239_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~239_q\,
	datac => \Banco_Regis|registers~271_q\,
	datad => \Banco_Regis|registers~1612_combout\,
	combout => \Banco_Regis|registers~1613_combout\);

-- Location: FF_X85_Y62_N27
\Banco_Regis|registers~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~399_q\);

-- Location: FF_X85_Y62_N9
\Banco_Regis|registers~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~335_q\);

-- Location: FF_X81_Y62_N25
\Banco_Regis|registers~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~303_q\);

-- Location: FF_X81_Y62_N31
\Banco_Regis|registers~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~367_q\);

-- Location: LCCOMB_X81_Y62_N30
\Banco_Regis|registers~1614\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1614_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~367_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~303_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~303_q\,
	datac => \Banco_Regis|registers~367_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1614_combout\);

-- Location: LCCOMB_X85_Y62_N8
\Banco_Regis|registers~1615\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1615_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1614_combout\ & (\Banco_Regis|registers~399_q\)) # (!\Banco_Regis|registers~1614_combout\ & 
-- ((\Banco_Regis|registers~335_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~399_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~335_q\,
	datad => \Banco_Regis|registers~1614_combout\,
	combout => \Banco_Regis|registers~1615_combout\);

-- Location: FF_X83_Y66_N27
\Banco_Regis|registers~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~143_q\);

-- Location: FF_X83_Y66_N9
\Banco_Regis|registers~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~79_q\);

-- Location: FF_X84_Y66_N29
\Banco_Regis|registers~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~47_q\);

-- Location: FF_X84_Y66_N7
\Banco_Regis|registers~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[9]~24_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~111_q\);

-- Location: LCCOMB_X84_Y66_N6
\Banco_Regis|registers~1616\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1616_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~111_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~47_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~47_q\,
	datac => \Banco_Regis|registers~111_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1616_combout\);

-- Location: LCCOMB_X83_Y66_N8
\Banco_Regis|registers~1617\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1617_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1616_combout\ & (\Banco_Regis|registers~143_q\)) # (!\Banco_Regis|registers~1616_combout\ & 
-- ((\Banco_Regis|registers~79_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~143_q\,
	datac => \Banco_Regis|registers~79_q\,
	datad => \Banco_Regis|registers~1616_combout\,
	combout => \Banco_Regis|registers~1617_combout\);

-- Location: LCCOMB_X83_Y68_N18
\Banco_Regis|registers~1618\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1618_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\) # ((\Banco_Regis|registers~1615_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1615_combout\,
	datad => \Banco_Regis|registers~1617_combout\,
	combout => \Banco_Regis|registers~1618_combout\);

-- Location: LCCOMB_X83_Y68_N16
\Banco_Regis|registers~1621\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1621_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1618_combout\ & (\Banco_Regis|registers~1620_combout\)) # (!\Banco_Regis|registers~1618_combout\ & 
-- ((\Banco_Regis|registers~1613_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1620_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1613_combout\,
	datad => \Banco_Regis|registers~1618_combout\,
	combout => \Banco_Regis|registers~1621_combout\);

-- Location: LCCOMB_X83_Y68_N6
\Banco_Regis|DadoLidoReg2[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[9]~24_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1611_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & ((\Banco_Regis|registers~1621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal1~0_combout\,
	datab => \Banco_Regis|registers~1611_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datad => \Banco_Regis|registers~1621_combout\,
	combout => \Banco_Regis|DadoLidoReg2[9]~24_combout\);

-- Location: FF_X83_Y68_N7
\Registrador_pipeline2|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(51));

-- Location: LCCOMB_X81_Y72_N28
\Registrador_pipeline3|DOUT[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[14]~feeder_combout\ = \Registrador_pipeline2|DOUT\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(51),
	combout => \Registrador_pipeline3|DOUT[14]~feeder_combout\);

-- Location: FF_X81_Y72_N29
\Registrador_pipeline3|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(14));

-- Location: FF_X75_Y67_N15
\Banco_Regis|registers~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~912_q\);

-- Location: FF_X75_Y67_N29
\Banco_Regis|registers~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1040_q\);

-- Location: FF_X74_Y67_N15
\Banco_Regis|registers~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~656_q\);

-- Location: FF_X74_Y67_N13
\Banco_Regis|registers~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~784_q\);

-- Location: LCCOMB_X74_Y67_N12
\Banco_Regis|registers~1589\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1589_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~784_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~656_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~656_q\,
	datac => \Banco_Regis|registers~784_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1589_combout\);

-- Location: LCCOMB_X75_Y67_N28
\Banco_Regis|registers~1590\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1590_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1589_combout\ & ((\Banco_Regis|registers~1040_q\))) # (!\Banco_Regis|registers~1589_combout\ & 
-- (\Banco_Regis|registers~912_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~912_q\,
	datac => \Banco_Regis|registers~1040_q\,
	datad => \Banco_Regis|registers~1589_combout\,
	combout => \Banco_Regis|registers~1590_combout\);

-- Location: FF_X84_Y61_N17
\Banco_Regis|registers~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~752_q\);

-- Location: FF_X85_Y61_N23
\Banco_Regis|registers~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1008_q\);

-- Location: FF_X84_Y61_N27
\Banco_Regis|registers~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~624_q\);

-- Location: LCCOMB_X85_Y61_N20
\Banco_Regis|registers~1582\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1582_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\) # ((\Banco_Regis|registers~880_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~624_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~880_q\,
	datad => \Banco_Regis|registers~624_q\,
	combout => \Banco_Regis|registers~1582_combout\);

-- Location: LCCOMB_X85_Y61_N22
\Banco_Regis|registers~1583\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1583_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1582_combout\ & ((\Banco_Regis|registers~1008_q\))) # (!\Banco_Regis|registers~1582_combout\ & 
-- (\Banco_Regis|registers~752_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~752_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1008_q\,
	datad => \Banco_Regis|registers~1582_combout\,
	combout => \Banco_Regis|registers~1583_combout\);

-- Location: FF_X85_Y66_N23
\Banco_Regis|registers~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~976_q\);

-- Location: FF_X85_Y66_N17
\Banco_Regis|registers~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~848_q\);

-- Location: FF_X86_Y66_N7
\Banco_Regis|registers~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~592_q\);

-- Location: FF_X86_Y66_N5
\Banco_Regis|registers~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~720_q\);

-- Location: LCCOMB_X86_Y66_N4
\Banco_Regis|registers~1584\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1584_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~720_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~592_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~592_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~720_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1584_combout\);

-- Location: LCCOMB_X85_Y66_N16
\Banco_Regis|registers~1585\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1585_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1584_combout\ & (\Banco_Regis|registers~976_q\)) # (!\Banco_Regis|registers~1584_combout\ & 
-- ((\Banco_Regis|registers~848_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~976_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~848_q\,
	datad => \Banco_Regis|registers~1584_combout\,
	combout => \Banco_Regis|registers~1585_combout\);

-- Location: FF_X76_Y66_N15
\Banco_Regis|registers~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~944_q\);

-- Location: FF_X76_Y66_N29
\Banco_Regis|registers~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~688_q\);

-- Location: FF_X75_Y65_N5
\Banco_Regis|registers~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~560_q\);

-- Location: FF_X75_Y65_N15
\Banco_Regis|registers~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~816_q\);

-- Location: LCCOMB_X75_Y65_N14
\Banco_Regis|registers~1586\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1586_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~816_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~560_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~560_q\,
	datac => \Banco_Regis|registers~816_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1586_combout\);

-- Location: LCCOMB_X76_Y66_N28
\Banco_Regis|registers~1587\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1587_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1586_combout\ & (\Banco_Regis|registers~944_q\)) # (!\Banco_Regis|registers~1586_combout\ & 
-- ((\Banco_Regis|registers~688_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~944_q\,
	datac => \Banco_Regis|registers~688_q\,
	datad => \Banco_Regis|registers~1586_combout\,
	combout => \Banco_Regis|registers~1587_combout\);

-- Location: LCCOMB_X83_Y69_N24
\Banco_Regis|registers~1588\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1588_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # ((\Banco_Regis|registers~1585_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1585_combout\,
	datad => \Banco_Regis|registers~1587_combout\,
	combout => \Banco_Regis|registers~1588_combout\);

-- Location: LCCOMB_X83_Y69_N14
\Banco_Regis|registers~1591\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1591_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1588_combout\ & (\Banco_Regis|registers~1590_combout\)) # (!\Banco_Regis|registers~1588_combout\ & 
-- ((\Banco_Regis|registers~1583_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1590_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1583_combout\,
	datad => \Banco_Regis|registers~1588_combout\,
	combout => \Banco_Regis|registers~1591_combout\);

-- Location: FF_X84_Y62_N11
\Banco_Regis|registers~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~368_q\);

-- Location: FF_X83_Y62_N31
\Banco_Regis|registers~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~400_q\);

-- Location: FF_X84_Y62_N21
\Banco_Regis|registers~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~304_q\);

-- Location: FF_X83_Y62_N13
\Banco_Regis|registers~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~336_q\);

-- Location: LCCOMB_X83_Y62_N12
\Banco_Regis|registers~1592\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1592_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~336_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~304_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~304_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~336_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1592_combout\);

-- Location: LCCOMB_X83_Y62_N30
\Banco_Regis|registers~1593\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1593_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1592_combout\ & ((\Banco_Regis|registers~400_q\))) # (!\Banco_Regis|registers~1592_combout\ & 
-- (\Banco_Regis|registers~368_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~368_q\,
	datac => \Banco_Regis|registers~400_q\,
	datad => \Banco_Regis|registers~1592_combout\,
	combout => \Banco_Regis|registers~1593_combout\);

-- Location: FF_X80_Y69_N25
\Banco_Regis|registers~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~464_q\);

-- Location: FF_X80_Y69_N11
\Banco_Regis|registers~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~528_q\);

-- Location: FF_X77_Y68_N3
\Banco_Regis|registers~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~432_q\);

-- Location: FF_X77_Y69_N13
\Banco_Regis|registers~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~496_q\);

-- Location: LCCOMB_X77_Y69_N12
\Banco_Regis|registers~1599\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1599_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~496_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~432_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~432_q\,
	datac => \Banco_Regis|registers~496_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1599_combout\);

-- Location: LCCOMB_X80_Y69_N10
\Banco_Regis|registers~1600\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1600_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1599_combout\ & ((\Banco_Regis|registers~528_q\))) # (!\Banco_Regis|registers~1599_combout\ & 
-- (\Banco_Regis|registers~464_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~464_q\,
	datac => \Banco_Regis|registers~528_q\,
	datad => \Banco_Regis|registers~1599_combout\,
	combout => \Banco_Regis|registers~1600_combout\);

-- Location: FF_X81_Y65_N13
\Banco_Regis|registers~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~176_q\);

-- Location: FF_X81_Y65_N27
\Banco_Regis|registers~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~240_q\);

-- Location: LCCOMB_X81_Y65_N26
\Banco_Regis|registers~1594\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1594_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~240_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~176_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~176_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~240_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1594_combout\);

-- Location: FF_X82_Y65_N3
\Banco_Regis|registers~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~272_q\);

-- Location: FF_X82_Y65_N5
\Banco_Regis|registers~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~208_q\);

-- Location: LCCOMB_X82_Y65_N4
\Banco_Regis|registers~1595\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1595_combout\ = (\Banco_Regis|registers~1594_combout\ & ((\Banco_Regis|registers~272_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Banco_Regis|registers~1594_combout\ & 
-- (((\Banco_Regis|registers~208_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1594_combout\,
	datab => \Banco_Regis|registers~272_q\,
	datac => \Banco_Regis|registers~208_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1595_combout\);

-- Location: FF_X81_Y63_N17
\Banco_Regis|registers~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~144_q\);

-- Location: FF_X81_Y63_N23
\Banco_Regis|registers~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~112_q\);

-- Location: FF_X82_Y61_N3
\Banco_Regis|registers~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~48_q\);

-- Location: FF_X82_Y61_N1
\Banco_Regis|registers~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~80_q\);

-- Location: LCCOMB_X82_Y61_N0
\Banco_Regis|registers~1596\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1596_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~80_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~48_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~48_q\,
	datac => \Banco_Regis|registers~80_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1596_combout\);

-- Location: LCCOMB_X81_Y63_N22
\Banco_Regis|registers~1597\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1597_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1596_combout\ & (\Banco_Regis|registers~144_q\)) # (!\Banco_Regis|registers~1596_combout\ & 
-- ((\Banco_Regis|registers~112_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~144_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~112_q\,
	datad => \Banco_Regis|registers~1596_combout\,
	combout => \Banco_Regis|registers~1597_combout\);

-- Location: LCCOMB_X82_Y69_N14
\Banco_Regis|registers~1598\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1598_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~1595_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1595_combout\,
	datad => \Banco_Regis|registers~1597_combout\,
	combout => \Banco_Regis|registers~1598_combout\);

-- Location: LCCOMB_X83_Y69_N12
\Banco_Regis|registers~1601\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1601_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1598_combout\ & ((\Banco_Regis|registers~1600_combout\))) # (!\Banco_Regis|registers~1598_combout\ & 
-- (\Banco_Regis|registers~1593_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1593_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1600_combout\,
	datad => \Banco_Regis|registers~1598_combout\,
	combout => \Banco_Regis|registers~1601_combout\);

-- Location: LCCOMB_X83_Y69_N10
\Banco_Regis|DadoLidoReg2[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[10]~23_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1591_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & ((\Banco_Regis|registers~1601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1591_combout\,
	datad => \Banco_Regis|registers~1601_combout\,
	combout => \Banco_Regis|DadoLidoReg2[10]~23_combout\);

-- Location: FF_X83_Y69_N11
\Registrador_pipeline2|DOUT[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[10]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(52));

-- Location: LCCOMB_X79_Y72_N26
\Registrador_pipeline3|DOUT[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[15]~feeder_combout\ = \Registrador_pipeline2|DOUT\(52)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(52),
	combout => \Registrador_pipeline3|DOUT[15]~feeder_combout\);

-- Location: FF_X79_Y72_N27
\Registrador_pipeline3|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(15));

-- Location: LCCOMB_X83_Y71_N8
\UC_ULA|ULActrl[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl[2]~3_combout\ = (!\Registrador_pipeline2|DOUT\(14) & (!\Registrador_pipeline2|DOUT\(10) & (!\Registrador_pipeline2|DOUT\(12) & \Registrador_pipeline2|DOUT\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(14),
	datab => \Registrador_pipeline2|DOUT\(10),
	datac => \Registrador_pipeline2|DOUT\(12),
	datad => \Registrador_pipeline2|DOUT\(15),
	combout => \UC_ULA|ULActrl[2]~3_combout\);

-- Location: LCCOMB_X83_Y71_N18
\UC_ULA|ULActrl[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl[2]~4_combout\ = (\Registrador_pipeline2|DOUT\(139) & (((!\Registrador_pipeline2|DOUT\(140))))) # (!\Registrador_pipeline2|DOUT\(139) & (\Registrador_pipeline2|DOUT\(11) & (\UC_ULA|ULActrl[2]~3_combout\ & 
-- \Registrador_pipeline2|DOUT\(140))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(11),
	datab => \UC_ULA|ULActrl[2]~3_combout\,
	datac => \Registrador_pipeline2|DOUT\(139),
	datad => \Registrador_pipeline2|DOUT\(140),
	combout => \UC_ULA|ULActrl[2]~4_combout\);

-- Location: LCCOMB_X79_Y70_N12
\Mem_dados|Memoria_rtl_0_bypass[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[44]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[44]~feeder_combout\);

-- Location: FF_X79_Y70_N13
\Mem_dados|Memoria_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(44));

-- Location: FF_X84_Y61_N5
\Banco_Regis|registers~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~754_q\);

-- Location: FF_X85_Y61_N31
\Banco_Regis|registers~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1010_q\);

-- Location: FF_X85_Y61_N29
\Banco_Regis|registers~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~882_q\);

-- Location: FF_X84_Y61_N3
\Banco_Regis|registers~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~626_q\);

-- Location: LCCOMB_X85_Y61_N28
\Banco_Regis|registers~1542\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1542_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\) # ((\Banco_Regis|registers~882_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~626_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~882_q\,
	datad => \Banco_Regis|registers~626_q\,
	combout => \Banco_Regis|registers~1542_combout\);

-- Location: LCCOMB_X85_Y61_N30
\Banco_Regis|registers~1543\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1543_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1542_combout\ & ((\Banco_Regis|registers~1010_q\))) # (!\Banco_Regis|registers~1542_combout\ & 
-- (\Banco_Regis|registers~754_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~754_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1010_q\,
	datad => \Banco_Regis|registers~1542_combout\,
	combout => \Banco_Regis|registers~1543_combout\);

-- Location: FF_X75_Y67_N9
\Banco_Regis|registers~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~914_q\);

-- Location: FF_X75_Y67_N25
\Banco_Regis|registers~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1042_q\);

-- Location: LCCOMB_X74_Y67_N0
\Banco_Regis|registers~786feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~786feeder_combout\ = \muxDepoisULA|X[12]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[12]~21_combout\,
	combout => \Banco_Regis|registers~786feeder_combout\);

-- Location: FF_X74_Y67_N1
\Banco_Regis|registers~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~786feeder_combout\,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~786_q\);

-- Location: FF_X74_Y67_N23
\Banco_Regis|registers~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~658_q\);

-- Location: LCCOMB_X75_Y67_N18
\Banco_Regis|registers~1549\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1549_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~786_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~658_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~786_q\,
	datab => \Banco_Regis|registers~658_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1549_combout\);

-- Location: LCCOMB_X75_Y67_N24
\Banco_Regis|registers~1550\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1550_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1549_combout\ & ((\Banco_Regis|registers~1042_q\))) # (!\Banco_Regis|registers~1549_combout\ & 
-- (\Banco_Regis|registers~914_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~914_q\,
	datac => \Banco_Regis|registers~1042_q\,
	datad => \Banco_Regis|registers~1549_combout\,
	combout => \Banco_Regis|registers~1550_combout\);

-- Location: FF_X77_Y65_N3
\Banco_Regis|registers~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~946_q\);

-- Location: FF_X77_Y65_N29
\Banco_Regis|registers~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~690_q\);

-- Location: LCCOMB_X76_Y65_N26
\Banco_Regis|registers~562feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~562feeder_combout\ = \muxDepoisULA|X[12]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[12]~21_combout\,
	combout => \Banco_Regis|registers~562feeder_combout\);

-- Location: FF_X76_Y65_N27
\Banco_Regis|registers~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~562feeder_combout\,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~562_q\);

-- Location: FF_X76_Y65_N9
\Banco_Regis|registers~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~818_q\);

-- Location: LCCOMB_X76_Y65_N8
\Banco_Regis|registers~1546\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1546_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~818_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~562_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~562_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~818_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1546_combout\);

-- Location: LCCOMB_X77_Y65_N28
\Banco_Regis|registers~1547\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1547_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1546_combout\ & (\Banco_Regis|registers~946_q\)) # (!\Banco_Regis|registers~1546_combout\ & 
-- ((\Banco_Regis|registers~690_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~946_q\,
	datac => \Banco_Regis|registers~690_q\,
	datad => \Banco_Regis|registers~1546_combout\,
	combout => \Banco_Regis|registers~1547_combout\);

-- Location: FF_X86_Y66_N27
\Banco_Regis|registers~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~594_q\);

-- Location: FF_X86_Y66_N13
\Banco_Regis|registers~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~722_q\);

-- Location: LCCOMB_X86_Y66_N12
\Banco_Regis|registers~1544\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1544_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~722_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~594_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~594_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~722_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1544_combout\);

-- Location: FF_X85_Y66_N25
\Banco_Regis|registers~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~850_q\);

-- Location: FF_X85_Y66_N11
\Banco_Regis|registers~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~978_q\);

-- Location: LCCOMB_X85_Y66_N24
\Banco_Regis|registers~1545\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1545_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1544_combout\ & ((\Banco_Regis|registers~978_q\))) # (!\Banco_Regis|registers~1544_combout\ & 
-- (\Banco_Regis|registers~850_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1544_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1544_combout\,
	datac => \Banco_Regis|registers~850_q\,
	datad => \Banco_Regis|registers~978_q\,
	combout => \Banco_Regis|registers~1545_combout\);

-- Location: LCCOMB_X85_Y69_N16
\Banco_Regis|registers~1548\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1548_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1545_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~1547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1547_combout\,
	datad => \Banco_Regis|registers~1545_combout\,
	combout => \Banco_Regis|registers~1548_combout\);

-- Location: LCCOMB_X85_Y69_N18
\Banco_Regis|registers~1551\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1551_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1548_combout\ & ((\Banco_Regis|registers~1550_combout\))) # (!\Banco_Regis|registers~1548_combout\ & 
-- (\Banco_Regis|registers~1543_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~1543_combout\,
	datac => \Banco_Regis|registers~1550_combout\,
	datad => \Banco_Regis|registers~1548_combout\,
	combout => \Banco_Regis|registers~1551_combout\);

-- Location: FF_X79_Y68_N1
\Banco_Regis|registers~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~434_q\);

-- Location: FF_X79_Y68_N3
\Banco_Regis|registers~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~498_q\);

-- Location: LCCOMB_X79_Y68_N2
\Banco_Regis|registers~1559\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1559_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~498_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~434_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~434_q\,
	datac => \Banco_Regis|registers~498_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1559_combout\);

-- Location: FF_X80_Y69_N15
\Banco_Regis|registers~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~530_q\);

-- Location: FF_X80_Y69_N13
\Banco_Regis|registers~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~466_q\);

-- Location: LCCOMB_X80_Y69_N14
\Banco_Regis|registers~1560\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1560_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1559_combout\ & (\Banco_Regis|registers~530_q\)) # (!\Banco_Regis|registers~1559_combout\ & 
-- ((\Banco_Regis|registers~466_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~1559_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~1559_combout\,
	datac => \Banco_Regis|registers~530_q\,
	datad => \Banco_Regis|registers~466_q\,
	combout => \Banco_Regis|registers~1560_combout\);

-- Location: FF_X84_Y63_N17
\Banco_Regis|registers~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~370_q\);

-- Location: LCCOMB_X77_Y62_N0
\Banco_Regis|registers~306feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~306feeder_combout\ = \muxDepoisULA|X[12]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[12]~21_combout\,
	combout => \Banco_Regis|registers~306feeder_combout\);

-- Location: FF_X77_Y62_N1
\Banco_Regis|registers~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~306feeder_combout\,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~306_q\);

-- Location: FF_X83_Y63_N27
\Banco_Regis|registers~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~338_q\);

-- Location: LCCOMB_X83_Y63_N26
\Banco_Regis|registers~1552\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1552_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~338_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~306_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~306_q\,
	datac => \Banco_Regis|registers~338_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1552_combout\);

-- Location: LCCOMB_X84_Y63_N30
\Banco_Regis|registers~1553\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1553_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1552_combout\ & ((\Banco_Regis|registers~402_q\))) # (!\Banco_Regis|registers~1552_combout\ & 
-- (\Banco_Regis|registers~370_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~370_q\,
	datac => \Banco_Regis|registers~402_q\,
	datad => \Banco_Regis|registers~1552_combout\,
	combout => \Banco_Regis|registers~1553_combout\);

-- Location: FF_X81_Y63_N29
\Banco_Regis|registers~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~146_q\);

-- Location: FF_X81_Y63_N15
\Banco_Regis|registers~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~114_q\);

-- Location: FF_X82_Y61_N29
\Banco_Regis|registers~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~50_q\);

-- Location: LCCOMB_X82_Y61_N18
\Banco_Regis|registers~82feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~82feeder_combout\ = \muxDepoisULA|X[12]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[12]~21_combout\,
	combout => \Banco_Regis|registers~82feeder_combout\);

-- Location: FF_X82_Y61_N19
\Banco_Regis|registers~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~82feeder_combout\,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~82_q\);

-- Location: LCCOMB_X82_Y61_N30
\Banco_Regis|registers~1556\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1556_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # (\Banco_Regis|registers~82_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~50_q\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~50_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datad => \Banco_Regis|registers~82_q\,
	combout => \Banco_Regis|registers~1556_combout\);

-- Location: LCCOMB_X81_Y63_N14
\Banco_Regis|registers~1557\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1557_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1556_combout\ & (\Banco_Regis|registers~146_q\)) # (!\Banco_Regis|registers~1556_combout\ & 
-- ((\Banco_Regis|registers~114_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~146_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~114_q\,
	datad => \Banco_Regis|registers~1556_combout\,
	combout => \Banco_Regis|registers~1557_combout\);

-- Location: FF_X80_Y65_N31
\Banco_Regis|registers~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~274_q\);

-- Location: FF_X80_Y65_N27
\Banco_Regis|registers~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~210_q\);

-- Location: LCCOMB_X81_Y64_N22
\Banco_Regis|registers~178feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~178feeder_combout\ = \muxDepoisULA|X[12]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[12]~21_combout\,
	combout => \Banco_Regis|registers~178feeder_combout\);

-- Location: FF_X81_Y64_N23
\Banco_Regis|registers~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~178feeder_combout\,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~178_q\);

-- Location: LCCOMB_X82_Y68_N14
\Banco_Regis|registers~242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~242feeder_combout\ = \muxDepoisULA|X[12]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[12]~21_combout\,
	combout => \Banco_Regis|registers~242feeder_combout\);

-- Location: FF_X82_Y68_N15
\Banco_Regis|registers~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~242feeder_combout\,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~242_q\);

-- Location: LCCOMB_X80_Y65_N12
\Banco_Regis|registers~1554\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1554_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~242_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~178_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~178_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datad => \Banco_Regis|registers~242_q\,
	combout => \Banco_Regis|registers~1554_combout\);

-- Location: LCCOMB_X80_Y65_N26
\Banco_Regis|registers~1555\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1555_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1554_combout\ & (\Banco_Regis|registers~274_q\)) # (!\Banco_Regis|registers~1554_combout\ & 
-- ((\Banco_Regis|registers~210_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~274_q\,
	datac => \Banco_Regis|registers~210_q\,
	datad => \Banco_Regis|registers~1554_combout\,
	combout => \Banco_Regis|registers~1555_combout\);

-- Location: LCCOMB_X85_Y69_N12
\Banco_Regis|registers~1558\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1558_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~1555_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1557_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1557_combout\,
	datad => \Banco_Regis|registers~1555_combout\,
	combout => \Banco_Regis|registers~1558_combout\);

-- Location: LCCOMB_X85_Y69_N10
\Banco_Regis|registers~1561\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1561_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1558_combout\ & (\Banco_Regis|registers~1560_combout\)) # (!\Banco_Regis|registers~1558_combout\ & 
-- ((\Banco_Regis|registers~1553_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1560_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1553_combout\,
	datad => \Banco_Regis|registers~1558_combout\,
	combout => \Banco_Regis|registers~1561_combout\);

-- Location: LCCOMB_X85_Y69_N20
\Banco_Regis|DadoLidoReg2[12]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[12]~21_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (\Banco_Regis|registers~1551_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (((!\Banco_Regis|Equal1~0_combout\ & \Banco_Regis|registers~1561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|registers~1551_combout\,
	datac => \Banco_Regis|Equal1~0_combout\,
	datad => \Banco_Regis|registers~1561_combout\,
	combout => \Banco_Regis|DadoLidoReg2[12]~21_combout\);

-- Location: FF_X85_Y69_N21
\Registrador_pipeline2|DOUT[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(54));

-- Location: LCCOMB_X80_Y72_N30
\Registrador_pipeline3|DOUT[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[17]~feeder_combout\ = \Registrador_pipeline2|DOUT\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(54),
	combout => \Registrador_pipeline3|DOUT[17]~feeder_combout\);

-- Location: FF_X80_Y72_N31
\Registrador_pipeline3|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(17));

-- Location: LCCOMB_X74_Y68_N28
\Mem_dados|Memoria_rtl_0_bypass[48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[48]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[48]~feeder_combout\);

-- Location: FF_X74_Y68_N29
\Mem_dados|Memoria_rtl_0_bypass[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(48));

-- Location: FF_X76_Y68_N11
\Banco_Regis|registers~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~472_q\);

-- Location: FF_X77_Y68_N5
\Banco_Regis|registers~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~440_q\);

-- Location: FF_X76_Y68_N17
\Banco_Regis|registers~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~504_q\);

-- Location: LCCOMB_X76_Y68_N16
\Banco_Regis|registers~1439\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1439_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~504_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~440_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~440_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~504_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1439_combout\);

-- Location: LCCOMB_X75_Y68_N16
\Banco_Regis|registers~1440\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1440_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1439_combout\ & ((\Banco_Regis|registers~536_q\))) # (!\Banco_Regis|registers~1439_combout\ & 
-- (\Banco_Regis|registers~472_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~472_q\,
	datac => \Banco_Regis|registers~536_q\,
	datad => \Banco_Regis|registers~1439_combout\,
	combout => \Banco_Regis|registers~1440_combout\);

-- Location: FF_X85_Y65_N3
\Banco_Regis|registers~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~280_q\);

-- Location: FF_X85_Y65_N13
\Banco_Regis|registers~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~216_q\);

-- Location: FF_X84_Y65_N29
\Banco_Regis|registers~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~184_q\);

-- Location: FF_X84_Y65_N31
\Banco_Regis|registers~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~248_q\);

-- Location: LCCOMB_X84_Y65_N30
\Banco_Regis|registers~1434\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1434_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~248_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~184_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~184_q\,
	datac => \Banco_Regis|registers~248_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1434_combout\);

-- Location: LCCOMB_X85_Y65_N12
\Banco_Regis|registers~1435\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1435_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1434_combout\ & (\Banco_Regis|registers~280_q\)) # (!\Banco_Regis|registers~1434_combout\ & 
-- ((\Banco_Regis|registers~216_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~280_q\,
	datac => \Banco_Regis|registers~216_q\,
	datad => \Banco_Regis|registers~1434_combout\,
	combout => \Banco_Regis|registers~1435_combout\);

-- Location: FF_X79_Y64_N1
\Banco_Regis|registers~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~56_q\);

-- Location: FF_X79_Y64_N7
\Banco_Regis|registers~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~88_q\);

-- Location: LCCOMB_X79_Y64_N6
\Banco_Regis|registers~1436\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1436_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~88_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~56_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~56_q\,
	datac => \Banco_Regis|registers~88_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1436_combout\);

-- Location: FF_X79_Y65_N15
\Banco_Regis|registers~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~152_q\);

-- Location: FF_X79_Y65_N21
\Banco_Regis|registers~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~120_q\);

-- Location: LCCOMB_X79_Y65_N20
\Banco_Regis|registers~1437\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1437_combout\ = (\Banco_Regis|registers~1436_combout\ & ((\Banco_Regis|registers~152_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1436_combout\ & 
-- (((\Banco_Regis|registers~120_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1436_combout\,
	datab => \Banco_Regis|registers~152_q\,
	datac => \Banco_Regis|registers~120_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1437_combout\);

-- Location: LCCOMB_X79_Y65_N4
\Banco_Regis|registers~1438\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1438_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~1435_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1435_combout\,
	datad => \Banco_Regis|registers~1437_combout\,
	combout => \Banco_Regis|registers~1438_combout\);

-- Location: FF_X84_Y62_N23
\Banco_Regis|registers~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~376_q\);

-- Location: FF_X83_Y62_N11
\Banco_Regis|registers~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~408_q\);

-- Location: FF_X84_Y62_N29
\Banco_Regis|registers~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~312_q\);

-- Location: FF_X83_Y62_N25
\Banco_Regis|registers~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~344_q\);

-- Location: LCCOMB_X83_Y62_N24
\Banco_Regis|registers~1432\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1432_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~344_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~312_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~312_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~344_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1432_combout\);

-- Location: LCCOMB_X83_Y62_N10
\Banco_Regis|registers~1433\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1433_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1432_combout\ & ((\Banco_Regis|registers~408_q\))) # (!\Banco_Regis|registers~1432_combout\ & 
-- (\Banco_Regis|registers~376_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~376_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~408_q\,
	datad => \Banco_Regis|registers~1432_combout\,
	combout => \Banco_Regis|registers~1433_combout\);

-- Location: LCCOMB_X79_Y65_N10
\Banco_Regis|registers~1441\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1441_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1438_combout\ & (\Banco_Regis|registers~1440_combout\)) # (!\Banco_Regis|registers~1438_combout\ & 
-- ((\Banco_Regis|registers~1433_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1440_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1438_combout\,
	datad => \Banco_Regis|registers~1433_combout\,
	combout => \Banco_Regis|registers~1441_combout\);

-- Location: LCCOMB_X75_Y66_N8
\Banco_Regis|registers~920feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~920feeder_combout\ = \muxDepoisULA|X[18]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[18]~15_combout\,
	combout => \Banco_Regis|registers~920feeder_combout\);

-- Location: FF_X75_Y66_N9
\Banco_Regis|registers~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~920feeder_combout\,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~920_q\);

-- Location: FF_X75_Y66_N31
\Banco_Regis|registers~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1048_q\);

-- Location: FF_X74_Y63_N23
\Banco_Regis|registers~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~664_q\);

-- Location: FF_X74_Y63_N29
\Banco_Regis|registers~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~792_q\);

-- Location: LCCOMB_X74_Y63_N28
\Banco_Regis|registers~1429\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1429_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~792_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~664_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~664_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~792_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1429_combout\);

-- Location: LCCOMB_X75_Y66_N30
\Banco_Regis|registers~1430\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1430_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1429_combout\ & ((\Banco_Regis|registers~1048_q\))) # (!\Banco_Regis|registers~1429_combout\ & 
-- (\Banco_Regis|registers~920_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~920_q\,
	datac => \Banco_Regis|registers~1048_q\,
	datad => \Banco_Regis|registers~1429_combout\,
	combout => \Banco_Regis|registers~1430_combout\);

-- Location: FF_X86_Y63_N5
\Banco_Regis|registers~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~760_q\);

-- Location: FF_X85_Y63_N3
\Banco_Regis|registers~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1016_q\);

-- Location: FF_X86_Y63_N3
\Banco_Regis|registers~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~632_q\);

-- Location: FF_X85_Y63_N29
\Banco_Regis|registers~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~888_q\);

-- Location: LCCOMB_X85_Y63_N28
\Banco_Regis|registers~1422\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1422_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~888_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~632_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~632_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~888_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1422_combout\);

-- Location: LCCOMB_X85_Y63_N2
\Banco_Regis|registers~1423\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1423_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1422_combout\ & ((\Banco_Regis|registers~1016_q\))) # (!\Banco_Regis|registers~1422_combout\ & 
-- (\Banco_Regis|registers~760_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~760_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1016_q\,
	datad => \Banco_Regis|registers~1422_combout\,
	combout => \Banco_Regis|registers~1423_combout\);

-- Location: FF_X85_Y66_N19
\Banco_Regis|registers~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~984_q\);

-- Location: FF_X85_Y66_N9
\Banco_Regis|registers~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~856_q\);

-- Location: FF_X86_Y66_N15
\Banco_Regis|registers~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~600_q\);

-- Location: FF_X86_Y66_N29
\Banco_Regis|registers~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~728_q\);

-- Location: LCCOMB_X86_Y66_N28
\Banco_Regis|registers~1424\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1424_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~728_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~600_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~600_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~728_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1424_combout\);

-- Location: LCCOMB_X85_Y66_N8
\Banco_Regis|registers~1425\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1425_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1424_combout\ & (\Banco_Regis|registers~984_q\)) # (!\Banco_Regis|registers~1424_combout\ & 
-- ((\Banco_Regis|registers~856_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~984_q\,
	datac => \Banco_Regis|registers~856_q\,
	datad => \Banco_Regis|registers~1424_combout\,
	combout => \Banco_Regis|registers~1425_combout\);

-- Location: FF_X77_Y65_N23
\Banco_Regis|registers~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~952_q\);

-- Location: FF_X77_Y65_N1
\Banco_Regis|registers~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~696_q\);

-- Location: FF_X76_Y65_N23
\Banco_Regis|registers~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~568_q\);

-- Location: FF_X76_Y65_N13
\Banco_Regis|registers~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~824_q\);

-- Location: LCCOMB_X76_Y65_N12
\Banco_Regis|registers~1426\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1426_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~824_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~568_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~568_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~824_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1426_combout\);

-- Location: LCCOMB_X77_Y65_N0
\Banco_Regis|registers~1427\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1427_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1426_combout\ & (\Banco_Regis|registers~952_q\)) # (!\Banco_Regis|registers~1426_combout\ & 
-- ((\Banco_Regis|registers~696_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~952_q\,
	datac => \Banco_Regis|registers~696_q\,
	datad => \Banco_Regis|registers~1426_combout\,
	combout => \Banco_Regis|registers~1427_combout\);

-- Location: LCCOMB_X82_Y66_N10
\Banco_Regis|registers~1428\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1428_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1425_combout\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1427_combout\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1425_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1427_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1428_combout\);

-- Location: LCCOMB_X82_Y66_N0
\Banco_Regis|registers~1431\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1431_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1428_combout\ & (\Banco_Regis|registers~1430_combout\)) # (!\Banco_Regis|registers~1428_combout\ & 
-- ((\Banco_Regis|registers~1423_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1430_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1423_combout\,
	datad => \Banco_Regis|registers~1428_combout\,
	combout => \Banco_Regis|registers~1431_combout\);

-- Location: LCCOMB_X82_Y67_N12
\Banco_Regis|DadoLidoReg2[18]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[18]~15_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1431_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & (\Banco_Regis|registers~1441_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1441_combout\,
	datad => \Banco_Regis|registers~1431_combout\,
	combout => \Banco_Regis|DadoLidoReg2[18]~15_combout\);

-- Location: FF_X82_Y67_N13
\Registrador_pipeline2|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[18]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(60));

-- Location: LCCOMB_X74_Y68_N2
\Registrador_pipeline3|DOUT[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[23]~feeder_combout\ = \Registrador_pipeline2|DOUT\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline2|DOUT\(60),
	combout => \Registrador_pipeline3|DOUT[23]~feeder_combout\);

-- Location: FF_X74_Y68_N3
\Registrador_pipeline3|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(23));

-- Location: LCCOMB_X74_Y68_N30
\Mem_dados|Memoria_rtl_0_bypass[47]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[47]~feeder_combout\ = \Registrador_pipeline3|DOUT\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(23),
	combout => \Mem_dados|Memoria_rtl_0_bypass[47]~feeder_combout\);

-- Location: FF_X74_Y68_N31
\Mem_dados|Memoria_rtl_0_bypass[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(47));

-- Location: FF_X76_Y68_N23
\Banco_Regis|registers~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~468_q\);

-- Location: LCCOMB_X75_Y68_N28
\Banco_Regis|registers~532feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~532feeder_combout\ = \muxDepoisULA|X[14]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[14]~19_combout\,
	combout => \Banco_Regis|registers~532feeder_combout\);

-- Location: FF_X75_Y68_N29
\Banco_Regis|registers~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~532feeder_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~532_q\);

-- Location: FF_X77_Y68_N7
\Banco_Regis|registers~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~436_q\);

-- Location: FF_X77_Y68_N9
\Banco_Regis|registers~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~500_q\);

-- Location: LCCOMB_X77_Y68_N8
\Banco_Regis|registers~1519\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1519_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~500_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~436_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~436_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~500_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1519_combout\);

-- Location: LCCOMB_X76_Y68_N12
\Banco_Regis|registers~1520\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1520_combout\ = (\Banco_Regis|registers~1519_combout\ & (((\Banco_Regis|registers~532_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Banco_Regis|registers~1519_combout\ & 
-- (\Banco_Regis|registers~468_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~468_q\,
	datab => \Banco_Regis|registers~532_q\,
	datac => \Banco_Regis|registers~1519_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1520_combout\);

-- Location: FF_X84_Y62_N17
\Banco_Regis|registers~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~308_q\);

-- Location: FF_X83_Y62_N17
\Banco_Regis|registers~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~340_q\);

-- Location: LCCOMB_X83_Y62_N16
\Banco_Regis|registers~1512\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1512_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~340_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~308_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~308_q\,
	datac => \Banco_Regis|registers~340_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1512_combout\);

-- Location: FF_X83_Y62_N15
\Banco_Regis|registers~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~404_q\);

-- Location: FF_X84_Y62_N27
\Banco_Regis|registers~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~372_q\);

-- Location: LCCOMB_X83_Y62_N14
\Banco_Regis|registers~1513\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1513_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1512_combout\ & (\Banco_Regis|registers~404_q\)) # (!\Banco_Regis|registers~1512_combout\ & 
-- ((\Banco_Regis|registers~372_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1512_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~1512_combout\,
	datac => \Banco_Regis|registers~404_q\,
	datad => \Banco_Regis|registers~372_q\,
	combout => \Banco_Regis|registers~1513_combout\);

-- Location: LCCOMB_X81_Y63_N12
\Banco_Regis|registers~116feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~116feeder_combout\ = \muxDepoisULA|X[14]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[14]~19_combout\,
	combout => \Banco_Regis|registers~116feeder_combout\);

-- Location: FF_X81_Y63_N13
\Banco_Regis|registers~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~116feeder_combout\,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~116_q\);

-- Location: LCCOMB_X79_Y64_N16
\Banco_Regis|registers~52feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~52feeder_combout\ = \muxDepoisULA|X[14]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[14]~19_combout\,
	combout => \Banco_Regis|registers~52feeder_combout\);

-- Location: FF_X79_Y64_N17
\Banco_Regis|registers~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~52feeder_combout\,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~52_q\);

-- Location: FF_X79_Y64_N23
\Banco_Regis|registers~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~84_q\);

-- Location: LCCOMB_X79_Y64_N22
\Banco_Regis|registers~1516\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1516_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~84_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~52_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~52_q\,
	datac => \Banco_Regis|registers~84_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1516_combout\);

-- Location: LCCOMB_X81_Y64_N6
\Banco_Regis|registers~1517\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1517_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1516_combout\ & (\Banco_Regis|registers~148_q\)) # (!\Banco_Regis|registers~1516_combout\ & 
-- ((\Banco_Regis|registers~116_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~148_q\,
	datac => \Banco_Regis|registers~116_q\,
	datad => \Banco_Regis|registers~1516_combout\,
	combout => \Banco_Regis|registers~1517_combout\);

-- Location: FF_X80_Y65_N17
\Banco_Regis|registers~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~276_q\);

-- Location: FF_X80_Y65_N23
\Banco_Regis|registers~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~212_q\);

-- Location: LCCOMB_X81_Y66_N30
\Banco_Regis|registers~244feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~244feeder_combout\ = \muxDepoisULA|X[14]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[14]~19_combout\,
	combout => \Banco_Regis|registers~244feeder_combout\);

-- Location: FF_X81_Y66_N31
\Banco_Regis|registers~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~244feeder_combout\,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~244_q\);

-- Location: FF_X81_Y65_N5
\Banco_Regis|registers~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~180_q\);

-- Location: LCCOMB_X81_Y65_N4
\Banco_Regis|registers~1514\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1514_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~244_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~180_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~244_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~180_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1514_combout\);

-- Location: LCCOMB_X80_Y65_N22
\Banco_Regis|registers~1515\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1515_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1514_combout\ & (\Banco_Regis|registers~276_q\)) # (!\Banco_Regis|registers~1514_combout\ & 
-- ((\Banco_Regis|registers~212_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~276_q\,
	datac => \Banco_Regis|registers~212_q\,
	datad => \Banco_Regis|registers~1514_combout\,
	combout => \Banco_Regis|registers~1515_combout\);

-- Location: LCCOMB_X81_Y69_N8
\Banco_Regis|registers~1518\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1518_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1515_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~1517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1517_combout\,
	datad => \Banco_Regis|registers~1515_combout\,
	combout => \Banco_Regis|registers~1518_combout\);

-- Location: LCCOMB_X82_Y69_N4
\Banco_Regis|registers~1521\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1521_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1518_combout\ & (\Banco_Regis|registers~1520_combout\)) # (!\Banco_Regis|registers~1518_combout\ & 
-- ((\Banco_Regis|registers~1513_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1520_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1513_combout\,
	datad => \Banco_Regis|registers~1518_combout\,
	combout => \Banco_Regis|registers~1521_combout\);

-- Location: FF_X75_Y67_N1
\Banco_Regis|registers~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~916_q\);

-- Location: FF_X75_Y67_N11
\Banco_Regis|registers~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1044_q\);

-- Location: FF_X74_Y67_N3
\Banco_Regis|registers~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~660_q\);

-- Location: FF_X74_Y67_N9
\Banco_Regis|registers~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~788_q\);

-- Location: LCCOMB_X74_Y67_N8
\Banco_Regis|registers~1509\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1509_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~788_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~660_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~660_q\,
	datac => \Banco_Regis|registers~788_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1509_combout\);

-- Location: LCCOMB_X75_Y67_N10
\Banco_Regis|registers~1510\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1510_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1509_combout\ & ((\Banco_Regis|registers~1044_q\))) # (!\Banco_Regis|registers~1509_combout\ & 
-- (\Banco_Regis|registers~916_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~916_q\,
	datac => \Banco_Regis|registers~1044_q\,
	datad => \Banco_Regis|registers~1509_combout\,
	combout => \Banco_Regis|registers~1510_combout\);

-- Location: FF_X84_Y61_N9
\Banco_Regis|registers~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~756_q\);

-- Location: FF_X85_Y61_N7
\Banco_Regis|registers~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1012_q\);

-- Location: FF_X85_Y61_N25
\Banco_Regis|registers~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~884_q\);

-- Location: FF_X84_Y61_N15
\Banco_Regis|registers~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~628_q\);

-- Location: LCCOMB_X85_Y61_N24
\Banco_Regis|registers~1502\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1502_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\) # ((\Banco_Regis|registers~884_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~628_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~884_q\,
	datad => \Banco_Regis|registers~628_q\,
	combout => \Banco_Regis|registers~1502_combout\);

-- Location: LCCOMB_X85_Y61_N6
\Banco_Regis|registers~1503\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1503_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1502_combout\ & ((\Banco_Regis|registers~1012_q\))) # (!\Banco_Regis|registers~1502_combout\ & 
-- (\Banco_Regis|registers~756_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~756_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1012_q\,
	datad => \Banco_Regis|registers~1502_combout\,
	combout => \Banco_Regis|registers~1503_combout\);

-- Location: FF_X86_Y66_N11
\Banco_Regis|registers~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~596_q\);

-- Location: FF_X86_Y66_N21
\Banco_Regis|registers~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~724_q\);

-- Location: LCCOMB_X86_Y66_N20
\Banco_Regis|registers~1504\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1504_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~724_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~596_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~596_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~724_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1504_combout\);

-- Location: FF_X85_Y66_N3
\Banco_Regis|registers~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~980_q\);

-- Location: FF_X85_Y66_N21
\Banco_Regis|registers~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~852_q\);

-- Location: LCCOMB_X85_Y66_N20
\Banco_Regis|registers~1505\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1505_combout\ = (\Banco_Regis|registers~1504_combout\ & ((\Banco_Regis|registers~980_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Banco_Regis|registers~1504_combout\ & 
-- (((\Banco_Regis|registers~852_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1504_combout\,
	datab => \Banco_Regis|registers~980_q\,
	datac => \Banco_Regis|registers~852_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1505_combout\);

-- Location: FF_X76_Y66_N11
\Banco_Regis|registers~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~948_q\);

-- Location: FF_X75_Y65_N25
\Banco_Regis|registers~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~564_q\);

-- Location: FF_X75_Y65_N3
\Banco_Regis|registers~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~820_q\);

-- Location: LCCOMB_X75_Y65_N2
\Banco_Regis|registers~1506\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1506_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~820_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~564_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~564_q\,
	datac => \Banco_Regis|registers~820_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1506_combout\);

-- Location: FF_X76_Y66_N17
\Banco_Regis|registers~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[14]~19_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~692_q\);

-- Location: LCCOMB_X76_Y66_N16
\Banco_Regis|registers~1507\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1507_combout\ = (\Banco_Regis|registers~1506_combout\ & ((\Banco_Regis|registers~948_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1506_combout\ & 
-- (((\Banco_Regis|registers~692_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~948_q\,
	datab => \Banco_Regis|registers~1506_combout\,
	datac => \Banco_Regis|registers~692_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1507_combout\);

-- Location: LCCOMB_X82_Y69_N28
\Banco_Regis|registers~1508\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1508_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # ((\Banco_Regis|registers~1505_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1505_combout\,
	datad => \Banco_Regis|registers~1507_combout\,
	combout => \Banco_Regis|registers~1508_combout\);

-- Location: LCCOMB_X82_Y69_N10
\Banco_Regis|registers~1511\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1511_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1508_combout\ & (\Banco_Regis|registers~1510_combout\)) # (!\Banco_Regis|registers~1508_combout\ & 
-- ((\Banco_Regis|registers~1503_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1510_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1503_combout\,
	datad => \Banco_Regis|registers~1508_combout\,
	combout => \Banco_Regis|registers~1511_combout\);

-- Location: LCCOMB_X82_Y69_N18
\Banco_Regis|DadoLidoReg2[14]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[14]~19_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1511_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & (\Banco_Regis|registers~1521_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal1~0_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datac => \Banco_Regis|registers~1521_combout\,
	datad => \Banco_Regis|registers~1511_combout\,
	combout => \Banco_Regis|DadoLidoReg2[14]~19_combout\);

-- Location: FF_X82_Y69_N19
\Registrador_pipeline2|DOUT[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(56));

-- Location: FF_X82_Y69_N31
\Registrador_pipeline3|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline2|DOUT\(56),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(19));

-- Location: FF_X79_Y63_N13
\Banco_Regis|registers~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~789_q\);

-- Location: FF_X79_Y63_N7
\Banco_Regis|registers~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~661_q\);

-- Location: FF_X75_Y63_N1
\Banco_Regis|registers~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~917_q\);

-- Location: LCCOMB_X75_Y63_N0
\Banco_Regis|registers~1489\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1489_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~917_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~661_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~661_q\,
	datac => \Banco_Regis|registers~917_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1489_combout\);

-- Location: FF_X75_Y63_N11
\Banco_Regis|registers~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1045_q\);

-- Location: LCCOMB_X75_Y63_N10
\Banco_Regis|registers~1490\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1490_combout\ = (\Banco_Regis|registers~1489_combout\ & (((\Banco_Regis|registers~1045_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1489_combout\ & 
-- (\Banco_Regis|registers~789_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~789_q\,
	datab => \Banco_Regis|registers~1489_combout\,
	datac => \Banco_Regis|registers~1045_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1490_combout\);

-- Location: FF_X87_Y66_N25
\Banco_Regis|registers~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~725_q\);

-- Location: FF_X87_Y66_N11
\Banco_Regis|registers~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~597_q\);

-- Location: FF_X88_Y66_N5
\Banco_Regis|registers~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~853_q\);

-- Location: LCCOMB_X88_Y66_N4
\Banco_Regis|registers~1482\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1482_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~853_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~597_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~597_q\,
	datac => \Banco_Regis|registers~853_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1482_combout\);

-- Location: LCCOMB_X88_Y67_N4
\Banco_Regis|registers~1483\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1483_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1482_combout\ & ((\Banco_Regis|registers~981_q\))) # (!\Banco_Regis|registers~1482_combout\ & 
-- (\Banco_Regis|registers~725_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~725_q\,
	datac => \Banco_Regis|registers~981_q\,
	datad => \Banco_Regis|registers~1482_combout\,
	combout => \Banco_Regis|registers~1483_combout\);

-- Location: FF_X79_Y62_N23
\Banco_Regis|registers~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~629_q\);

-- Location: FF_X79_Y62_N5
\Banco_Regis|registers~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~757_q\);

-- Location: LCCOMB_X79_Y62_N4
\Banco_Regis|registers~1484\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1484_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~757_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~629_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~629_q\,
	datac => \Banco_Regis|registers~757_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1484_combout\);

-- Location: FF_X80_Y62_N9
\Banco_Regis|registers~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~885_q\);

-- Location: FF_X80_Y62_N27
\Banco_Regis|registers~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1013_q\);

-- Location: LCCOMB_X80_Y62_N8
\Banco_Regis|registers~1485\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1485_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1484_combout\ & ((\Banco_Regis|registers~1013_q\))) # (!\Banco_Regis|registers~1484_combout\ & 
-- (\Banco_Regis|registers~885_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1484_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1484_combout\,
	datac => \Banco_Regis|registers~885_q\,
	datad => \Banco_Regis|registers~1013_q\,
	combout => \Banco_Regis|registers~1485_combout\);

-- Location: FF_X76_Y67_N9
\Banco_Regis|registers~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~821_q\);

-- Location: FF_X76_Y67_N23
\Banco_Regis|registers~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~949_q\);

-- Location: FF_X77_Y67_N31
\Banco_Regis|registers~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~565_q\);

-- Location: FF_X77_Y67_N25
\Banco_Regis|registers~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~693_q\);

-- Location: LCCOMB_X77_Y67_N24
\Banco_Regis|registers~1486\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1486_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~693_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~565_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~565_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~693_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1486_combout\);

-- Location: LCCOMB_X76_Y67_N22
\Banco_Regis|registers~1487\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1487_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1486_combout\ & ((\Banco_Regis|registers~949_q\))) # (!\Banco_Regis|registers~1486_combout\ & 
-- (\Banco_Regis|registers~821_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~821_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~949_q\,
	datad => \Banco_Regis|registers~1486_combout\,
	combout => \Banco_Regis|registers~1487_combout\);

-- Location: LCCOMB_X80_Y67_N18
\Banco_Regis|registers~1488\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1488_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\) # ((\Banco_Regis|registers~1485_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1485_combout\,
	datad => \Banco_Regis|registers~1487_combout\,
	combout => \Banco_Regis|registers~1488_combout\);

-- Location: LCCOMB_X80_Y67_N8
\Banco_Regis|registers~1491\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1491_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1488_combout\ & (\Banco_Regis|registers~1490_combout\)) # (!\Banco_Regis|registers~1488_combout\ & 
-- ((\Banco_Regis|registers~1483_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1490_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1483_combout\,
	datad => \Banco_Regis|registers~1488_combout\,
	combout => \Banco_Regis|registers~1491_combout\);

-- Location: LCCOMB_X80_Y67_N0
\Banco_Regis|registers~533feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~533feeder_combout\ = \muxDepoisULA|X[15]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[15]~18_combout\,
	combout => \Banco_Regis|registers~533feeder_combout\);

-- Location: FF_X80_Y67_N1
\Banco_Regis|registers~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~533feeder_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~533_q\);

-- Location: FF_X79_Y68_N23
\Banco_Regis|registers~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~501_q\);

-- Location: FF_X81_Y68_N11
\Banco_Regis|registers~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~469_q\);

-- Location: FF_X79_Y68_N21
\Banco_Regis|registers~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~437_q\);

-- Location: LCCOMB_X81_Y68_N10
\Banco_Regis|registers~1499\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1499_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # ((\Banco_Regis|registers~469_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~437_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~469_q\,
	datad => \Banco_Regis|registers~437_q\,
	combout => \Banco_Regis|registers~1499_combout\);

-- Location: LCCOMB_X80_Y67_N22
\Banco_Regis|registers~1500\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1500_combout\ = (\Banco_Regis|registers~1499_combout\ & ((\Banco_Regis|registers~533_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1499_combout\ & 
-- (((\Banco_Regis|registers~501_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~533_q\,
	datab => \Banco_Regis|registers~501_q\,
	datac => \Banco_Regis|registers~1499_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1500_combout\);

-- Location: FF_X83_Y65_N1
\Banco_Regis|registers~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~181_q\);

-- Location: FF_X83_Y67_N7
\Banco_Regis|registers~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~213_q\);

-- Location: LCCOMB_X83_Y67_N6
\Banco_Regis|registers~1492\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1492_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~213_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~181_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~181_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~213_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1492_combout\);

-- Location: LCCOMB_X82_Y68_N12
\Banco_Regis|registers~245feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~245feeder_combout\ = \muxDepoisULA|X[15]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[15]~18_combout\,
	combout => \Banco_Regis|registers~245feeder_combout\);

-- Location: FF_X82_Y68_N13
\Banco_Regis|registers~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~245feeder_combout\,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~245_q\);

-- Location: FF_X82_Y67_N31
\Banco_Regis|registers~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~277_q\);

-- Location: LCCOMB_X82_Y67_N30
\Banco_Regis|registers~1493\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1493_combout\ = (\Banco_Regis|registers~1492_combout\ & (((\Banco_Regis|registers~277_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1492_combout\ & 
-- (\Banco_Regis|registers~245_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1492_combout\,
	datab => \Banco_Regis|registers~245_q\,
	datac => \Banco_Regis|registers~277_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1493_combout\);

-- Location: FF_X80_Y66_N31
\Banco_Regis|registers~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~149_q\);

-- Location: FF_X83_Y63_N11
\Banco_Regis|registers~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~85_q\);

-- Location: FF_X84_Y66_N15
\Banco_Regis|registers~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~53_q\);

-- Location: FF_X84_Y66_N17
\Banco_Regis|registers~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~117_q\);

-- Location: LCCOMB_X84_Y66_N16
\Banco_Regis|registers~1496\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1496_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~117_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~53_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~53_q\,
	datac => \Banco_Regis|registers~117_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1496_combout\);

-- Location: LCCOMB_X83_Y63_N10
\Banco_Regis|registers~1497\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1497_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1496_combout\ & (\Banco_Regis|registers~149_q\)) # (!\Banco_Regis|registers~1496_combout\ & 
-- ((\Banco_Regis|registers~85_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~149_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~85_q\,
	datad => \Banco_Regis|registers~1496_combout\,
	combout => \Banco_Regis|registers~1497_combout\);

-- Location: FF_X82_Y62_N23
\Banco_Regis|registers~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~309_q\);

-- Location: FF_X82_Y62_N17
\Banco_Regis|registers~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~373_q\);

-- Location: LCCOMB_X82_Y62_N16
\Banco_Regis|registers~1494\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1494_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~373_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~309_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~309_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~373_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1494_combout\);

-- Location: FF_X84_Y63_N9
\Banco_Regis|registers~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~405_q\);

-- Location: FF_X83_Y63_N25
\Banco_Regis|registers~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~341_q\);

-- Location: LCCOMB_X83_Y63_N24
\Banco_Regis|registers~1495\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1495_combout\ = (\Banco_Regis|registers~1494_combout\ & ((\Banco_Regis|registers~405_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Banco_Regis|registers~1494_combout\ & 
-- (((\Banco_Regis|registers~341_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1494_combout\,
	datab => \Banco_Regis|registers~405_q\,
	datac => \Banco_Regis|registers~341_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1495_combout\);

-- Location: LCCOMB_X80_Y67_N2
\Banco_Regis|registers~1498\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1498_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\) # (\Banco_Regis|registers~1495_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1497_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1497_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datad => \Banco_Regis|registers~1495_combout\,
	combout => \Banco_Regis|registers~1498_combout\);

-- Location: LCCOMB_X80_Y67_N20
\Banco_Regis|registers~1501\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1501_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1498_combout\ & (\Banco_Regis|registers~1500_combout\)) # (!\Banco_Regis|registers~1498_combout\ & 
-- ((\Banco_Regis|registers~1493_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1500_combout\,
	datab => \Banco_Regis|registers~1493_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datad => \Banco_Regis|registers~1498_combout\,
	combout => \Banco_Regis|registers~1501_combout\);

-- Location: LCCOMB_X80_Y67_N26
\Banco_Regis|DadoLidoReg2[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[15]~18_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (\Banco_Regis|registers~1491_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (((!\Banco_Regis|Equal1~0_combout\ & \Banco_Regis|registers~1501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|registers~1491_combout\,
	datac => \Banco_Regis|Equal1~0_combout\,
	datad => \Banco_Regis|registers~1501_combout\,
	combout => \Banco_Regis|DadoLidoReg2[15]~18_combout\);

-- Location: FF_X80_Y67_N27
\Registrador_pipeline2|DOUT[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(57));

-- Location: LCCOMB_X80_Y67_N10
\Registrador_pipeline3|DOUT[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[20]~feeder_combout\ = \Registrador_pipeline2|DOUT\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline2|DOUT\(57),
	combout => \Registrador_pipeline3|DOUT[20]~feeder_combout\);

-- Location: FF_X80_Y67_N11
\Registrador_pipeline3|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(20));

-- Location: LCCOMB_X79_Y70_N10
\Registrador_pipeline3|DOUT[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[21]~feeder_combout\ = \Registrador_pipeline2|DOUT\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(58),
	combout => \Registrador_pipeline3|DOUT[21]~feeder_combout\);

-- Location: FF_X79_Y70_N11
\Registrador_pipeline3|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(21));

-- Location: LCCOMB_X74_Y68_N8
\Registrador_pipeline4|DOUT[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[27]~feeder_combout\ = \Registrador_pipeline3|DOUT\(64)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(64),
	combout => \Registrador_pipeline4|DOUT[27]~feeder_combout\);

-- Location: FF_X74_Y68_N9
\Registrador_pipeline4|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(27));

-- Location: LCCOMB_X76_Y71_N2
\Mem_dados|Memoria_rtl_0_bypass[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[56]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[56]~feeder_combout\);

-- Location: FF_X76_Y71_N3
\Mem_dados|Memoria_rtl_0_bypass[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(56));

-- Location: FF_X75_Y68_N23
\Banco_Regis|registers~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~537_q\);

-- Location: FF_X80_Y68_N31
\Banco_Regis|registers~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~505_q\);

-- Location: FF_X80_Y68_N25
\Banco_Regis|registers~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~441_q\);

-- Location: FF_X81_Y68_N27
\Banco_Regis|registers~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~473_q\);

-- Location: LCCOMB_X81_Y68_N26
\Banco_Regis|registers~1419\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1419_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~473_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~441_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~441_q\,
	datac => \Banco_Regis|registers~473_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1419_combout\);

-- Location: LCCOMB_X81_Y68_N8
\Banco_Regis|registers~1420\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1420_combout\ = (\Banco_Regis|registers~1419_combout\ & ((\Banco_Regis|registers~537_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1419_combout\ & 
-- (((\Banco_Regis|registers~505_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~537_q\,
	datab => \Banco_Regis|registers~505_q\,
	datac => \Banco_Regis|registers~1419_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1420_combout\);

-- Location: FF_X84_Y65_N17
\Banco_Regis|registers~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~249_q\);

-- Location: FF_X82_Y65_N23
\Banco_Regis|registers~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~281_q\);

-- Location: FF_X83_Y65_N3
\Banco_Regis|registers~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~185_q\);

-- Location: FF_X82_Y65_N29
\Banco_Regis|registers~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~217_q\);

-- Location: LCCOMB_X82_Y65_N28
\Banco_Regis|registers~1412\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1412_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~217_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~185_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~185_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~217_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1412_combout\);

-- Location: LCCOMB_X82_Y65_N22
\Banco_Regis|registers~1413\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1413_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1412_combout\ & ((\Banco_Regis|registers~281_q\))) # (!\Banco_Regis|registers~1412_combout\ & 
-- (\Banco_Regis|registers~249_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~249_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~281_q\,
	datad => \Banco_Regis|registers~1412_combout\,
	combout => \Banco_Regis|registers~1413_combout\);

-- Location: LCCOMB_X85_Y62_N0
\Banco_Regis|registers~345feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~345feeder_combout\ = \muxDepoisULA|X[19]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[19]~14_combout\,
	combout => \Banco_Regis|registers~345feeder_combout\);

-- Location: FF_X85_Y62_N1
\Banco_Regis|registers~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~345feeder_combout\,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~345_q\);

-- Location: FF_X84_Y62_N5
\Banco_Regis|registers~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~313_q\);

-- Location: FF_X81_Y62_N5
\Banco_Regis|registers~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~377_q\);

-- Location: LCCOMB_X81_Y62_N4
\Banco_Regis|registers~1414\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1414_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~377_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~313_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~313_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~377_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1414_combout\);

-- Location: FF_X85_Y62_N31
\Banco_Regis|registers~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~409_q\);

-- Location: LCCOMB_X82_Y63_N10
\Banco_Regis|registers~1415\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1415_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1414_combout\ & ((\Banco_Regis|registers~409_q\))) # (!\Banco_Regis|registers~1414_combout\ & 
-- (\Banco_Regis|registers~345_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~345_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1414_combout\,
	datad => \Banco_Regis|registers~409_q\,
	combout => \Banco_Regis|registers~1415_combout\);

-- Location: FF_X82_Y64_N29
\Banco_Regis|registers~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~153_q\);

-- Location: FF_X83_Y63_N19
\Banco_Regis|registers~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~89_q\);

-- Location: FF_X87_Y65_N15
\Banco_Regis|registers~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~57_q\);

-- Location: FF_X87_Y65_N25
\Banco_Regis|registers~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~121_q\);

-- Location: LCCOMB_X87_Y65_N24
\Banco_Regis|registers~1416\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1416_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~121_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~57_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~57_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~121_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1416_combout\);

-- Location: LCCOMB_X83_Y63_N18
\Banco_Regis|registers~1417\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1417_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1416_combout\ & (\Banco_Regis|registers~153_q\)) # (!\Banco_Regis|registers~1416_combout\ & 
-- ((\Banco_Regis|registers~89_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~153_q\,
	datac => \Banco_Regis|registers~89_q\,
	datad => \Banco_Regis|registers~1416_combout\,
	combout => \Banco_Regis|registers~1417_combout\);

-- Location: LCCOMB_X82_Y63_N24
\Banco_Regis|registers~1418\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1418_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1415_combout\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & \Banco_Regis|registers~1417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1415_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datad => \Banco_Regis|registers~1417_combout\,
	combout => \Banco_Regis|registers~1418_combout\);

-- Location: LCCOMB_X82_Y63_N26
\Banco_Regis|registers~1421\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1421_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1418_combout\ & (\Banco_Regis|registers~1420_combout\)) # (!\Banco_Regis|registers~1418_combout\ & 
-- ((\Banco_Regis|registers~1413_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~1420_combout\,
	datac => \Banco_Regis|registers~1413_combout\,
	datad => \Banco_Regis|registers~1418_combout\,
	combout => \Banco_Regis|registers~1421_combout\);

-- Location: FF_X74_Y63_N11
\Banco_Regis|registers~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~665_q\);

-- Location: FF_X75_Y63_N9
\Banco_Regis|registers~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~921_q\);

-- Location: LCCOMB_X75_Y63_N8
\Banco_Regis|registers~1409\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1409_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~921_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~665_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~665_q\,
	datac => \Banco_Regis|registers~921_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1409_combout\);

-- Location: FF_X74_Y63_N21
\Banco_Regis|registers~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~793_q\);

-- Location: LCCOMB_X75_Y63_N30
\Banco_Regis|registers~1410\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1410_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1409_combout\ & (\Banco_Regis|registers~1049_q\)) # (!\Banco_Regis|registers~1409_combout\ & 
-- ((\Banco_Regis|registers~793_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~1409_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~1409_combout\,
	datac => \Banco_Regis|registers~1049_q\,
	datad => \Banco_Regis|registers~793_q\,
	combout => \Banco_Regis|registers~1410_combout\);

-- Location: FF_X85_Y67_N9
\Banco_Regis|registers~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~729_q\);

-- Location: FF_X84_Y67_N15
\Banco_Regis|registers~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~985_q\);

-- Location: FF_X85_Y67_N27
\Banco_Regis|registers~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~601_q\);

-- Location: FF_X84_Y67_N1
\Banco_Regis|registers~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~857_q\);

-- Location: LCCOMB_X84_Y67_N0
\Banco_Regis|registers~1402\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1402_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~857_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~601_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~601_q\,
	datac => \Banco_Regis|registers~857_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1402_combout\);

-- Location: LCCOMB_X84_Y67_N14
\Banco_Regis|registers~1403\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1403_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1402_combout\ & ((\Banco_Regis|registers~985_q\))) # (!\Banco_Regis|registers~1402_combout\ & 
-- (\Banco_Regis|registers~729_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~729_q\,
	datac => \Banco_Regis|registers~985_q\,
	datad => \Banco_Regis|registers~1402_combout\,
	combout => \Banco_Regis|registers~1403_combout\);

-- Location: FF_X80_Y61_N11
\Banco_Regis|registers~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1017_q\);

-- Location: FF_X80_Y61_N5
\Banco_Regis|registers~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~889_q\);

-- Location: FF_X79_Y61_N3
\Banco_Regis|registers~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~633_q\);

-- Location: FF_X79_Y61_N25
\Banco_Regis|registers~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~761_q\);

-- Location: LCCOMB_X79_Y61_N24
\Banco_Regis|registers~1404\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1404_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~761_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~633_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~633_q\,
	datac => \Banco_Regis|registers~761_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1404_combout\);

-- Location: LCCOMB_X80_Y61_N4
\Banco_Regis|registers~1405\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1405_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1404_combout\ & (\Banco_Regis|registers~1017_q\)) # (!\Banco_Regis|registers~1404_combout\ & 
-- ((\Banco_Regis|registers~889_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1017_q\,
	datac => \Banco_Regis|registers~889_q\,
	datad => \Banco_Regis|registers~1404_combout\,
	combout => \Banco_Regis|registers~1405_combout\);

-- Location: FF_X76_Y63_N15
\Banco_Regis|registers~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~953_q\);

-- Location: FF_X76_Y63_N13
\Banco_Regis|registers~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~825_q\);

-- Location: FF_X77_Y63_N15
\Banco_Regis|registers~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~569_q\);

-- Location: FF_X77_Y63_N29
\Banco_Regis|registers~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~697_q\);

-- Location: LCCOMB_X77_Y63_N28
\Banco_Regis|registers~1406\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1406_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~697_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~569_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~569_q\,
	datac => \Banco_Regis|registers~697_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1406_combout\);

-- Location: LCCOMB_X76_Y63_N12
\Banco_Regis|registers~1407\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1407_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1406_combout\ & (\Banco_Regis|registers~953_q\)) # (!\Banco_Regis|registers~1406_combout\ & 
-- ((\Banco_Regis|registers~825_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~953_q\,
	datac => \Banco_Regis|registers~825_q\,
	datad => \Banco_Regis|registers~1406_combout\,
	combout => \Banco_Regis|registers~1407_combout\);

-- Location: LCCOMB_X81_Y63_N30
\Banco_Regis|registers~1408\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1408_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1405_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1407_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1405_combout\,
	datad => \Banco_Regis|registers~1407_combout\,
	combout => \Banco_Regis|registers~1408_combout\);

-- Location: LCCOMB_X82_Y63_N4
\Banco_Regis|registers~1411\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1411_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1408_combout\ & (\Banco_Regis|registers~1410_combout\)) # (!\Banco_Regis|registers~1408_combout\ & 
-- ((\Banco_Regis|registers~1403_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1410_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1403_combout\,
	datad => \Banco_Regis|registers~1408_combout\,
	combout => \Banco_Regis|registers~1411_combout\);

-- Location: LCCOMB_X82_Y70_N4
\Banco_Regis|DadoLidoReg2[19]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[19]~14_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1411_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & (\Banco_Regis|registers~1421_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal1~0_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datac => \Banco_Regis|registers~1421_combout\,
	datad => \Banco_Regis|registers~1411_combout\,
	combout => \Banco_Regis|DadoLidoReg2[19]~14_combout\);

-- Location: FF_X82_Y70_N5
\Registrador_pipeline2|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(61));

-- Location: LCCOMB_X75_Y71_N6
\Registrador_pipeline3|DOUT[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[24]~feeder_combout\ = \Registrador_pipeline2|DOUT\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(61),
	combout => \Registrador_pipeline3|DOUT[24]~feeder_combout\);

-- Location: FF_X75_Y71_N7
\Registrador_pipeline3|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(24));

-- Location: FF_X79_Y64_N21
\Banco_Regis|registers~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~58_q\);

-- Location: FF_X79_Y64_N3
\Banco_Regis|registers~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~90_q\);

-- Location: LCCOMB_X79_Y64_N2
\Banco_Regis|registers~1396\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1396_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~90_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~58_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~58_q\,
	datac => \Banco_Regis|registers~90_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1396_combout\);

-- Location: FF_X82_Y64_N27
\Banco_Regis|registers~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~154_q\);

-- Location: FF_X79_Y66_N29
\Banco_Regis|registers~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~122_q\);

-- Location: LCCOMB_X79_Y66_N28
\Banco_Regis|registers~1397\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1397_combout\ = (\Banco_Regis|registers~1396_combout\ & ((\Banco_Regis|registers~154_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1396_combout\ & 
-- (((\Banco_Regis|registers~122_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1396_combout\,
	datab => \Banco_Regis|registers~154_q\,
	datac => \Banco_Regis|registers~122_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1397_combout\);

-- Location: FF_X82_Y64_N17
\Banco_Regis|registers~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~282_q\);

-- Location: FF_X80_Y64_N21
\Banco_Regis|registers~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~218_q\);

-- Location: FF_X81_Y64_N25
\Banco_Regis|registers~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~186_q\);

-- Location: FF_X80_Y64_N19
\Banco_Regis|registers~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~250_q\);

-- Location: LCCOMB_X80_Y64_N18
\Banco_Regis|registers~1394\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1394_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~250_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~186_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~186_q\,
	datac => \Banco_Regis|registers~250_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1394_combout\);

-- Location: LCCOMB_X80_Y64_N20
\Banco_Regis|registers~1395\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1395_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1394_combout\ & (\Banco_Regis|registers~282_q\)) # (!\Banco_Regis|registers~1394_combout\ & 
-- ((\Banco_Regis|registers~218_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~282_q\,
	datac => \Banco_Regis|registers~218_q\,
	datad => \Banco_Regis|registers~1394_combout\,
	combout => \Banco_Regis|registers~1395_combout\);

-- Location: LCCOMB_X80_Y67_N24
\Banco_Regis|registers~1398\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1398_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1395_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~1397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1397_combout\,
	datad => \Banco_Regis|registers~1395_combout\,
	combout => \Banco_Regis|registers~1398_combout\);

-- Location: FF_X80_Y68_N21
\Banco_Regis|registers~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~442_q\);

-- Location: FF_X80_Y68_N3
\Banco_Regis|registers~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~506_q\);

-- Location: LCCOMB_X80_Y68_N2
\Banco_Regis|registers~1399\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1399_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~506_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~442_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~442_q\,
	datac => \Banco_Regis|registers~506_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1399_combout\);

-- Location: LCCOMB_X80_Y69_N8
\Banco_Regis|registers~538feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~538feeder_combout\ = \muxDepoisULA|X[20]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[20]~13_combout\,
	combout => \Banco_Regis|registers~538feeder_combout\);

-- Location: FF_X80_Y69_N9
\Banco_Regis|registers~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~538feeder_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~538_q\);

-- Location: FF_X81_Y67_N15
\Banco_Regis|registers~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~474_q\);

-- Location: LCCOMB_X81_Y67_N4
\Banco_Regis|registers~1400\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1400_combout\ = (\Banco_Regis|registers~1399_combout\ & ((\Banco_Regis|registers~538_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Banco_Regis|registers~1399_combout\ & 
-- (((\Banco_Regis|registers~474_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1399_combout\,
	datab => \Banco_Regis|registers~538_q\,
	datac => \Banco_Regis|registers~474_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1400_combout\);

-- Location: FF_X84_Y62_N9
\Banco_Regis|registers~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~378_q\);

-- Location: FF_X84_Y62_N19
\Banco_Regis|registers~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~314_q\);

-- Location: FF_X83_Y62_N9
\Banco_Regis|registers~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~346_q\);

-- Location: LCCOMB_X83_Y62_N8
\Banco_Regis|registers~1392\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1392_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~346_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~314_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~314_q\,
	datac => \Banco_Regis|registers~346_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1392_combout\);

-- Location: LCCOMB_X83_Y62_N6
\Banco_Regis|registers~1393\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1393_combout\ = (\Banco_Regis|registers~1392_combout\ & (((\Banco_Regis|registers~410_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1392_combout\ & 
-- (\Banco_Regis|registers~378_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~378_q\,
	datab => \Banco_Regis|registers~1392_combout\,
	datac => \Banco_Regis|registers~410_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1393_combout\);

-- Location: LCCOMB_X81_Y67_N30
\Banco_Regis|registers~1401\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1401_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1398_combout\ & (\Banco_Regis|registers~1400_combout\)) # (!\Banco_Regis|registers~1398_combout\ & 
-- ((\Banco_Regis|registers~1393_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1398_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1398_combout\,
	datac => \Banco_Regis|registers~1400_combout\,
	datad => \Banco_Regis|registers~1393_combout\,
	combout => \Banco_Regis|registers~1401_combout\);

-- Location: FF_X75_Y67_N17
\Banco_Regis|registers~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~922_q\);

-- Location: FF_X75_Y67_N27
\Banco_Regis|registers~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1050_q\);

-- Location: FF_X74_Y67_N11
\Banco_Regis|registers~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~666_q\);

-- Location: FF_X74_Y67_N21
\Banco_Regis|registers~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~794_q\);

-- Location: LCCOMB_X74_Y67_N20
\Banco_Regis|registers~1389\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1389_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~794_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~666_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~666_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~794_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1389_combout\);

-- Location: LCCOMB_X75_Y67_N26
\Banco_Regis|registers~1390\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1390_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1389_combout\ & ((\Banco_Regis|registers~1050_q\))) # (!\Banco_Regis|registers~1389_combout\ & 
-- (\Banco_Regis|registers~922_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~922_q\,
	datac => \Banco_Regis|registers~1050_q\,
	datad => \Banco_Regis|registers~1389_combout\,
	combout => \Banco_Regis|registers~1390_combout\);

-- Location: FF_X86_Y63_N1
\Banco_Regis|registers~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~762_q\);

-- Location: FF_X85_Y63_N15
\Banco_Regis|registers~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1018_q\);

-- Location: FF_X86_Y63_N11
\Banco_Regis|registers~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~634_q\);

-- Location: FF_X85_Y63_N1
\Banco_Regis|registers~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~890_q\);

-- Location: LCCOMB_X85_Y63_N0
\Banco_Regis|registers~1382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1382_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~890_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~634_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~634_q\,
	datac => \Banco_Regis|registers~890_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1382_combout\);

-- Location: LCCOMB_X85_Y63_N14
\Banco_Regis|registers~1383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1383_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1382_combout\ & ((\Banco_Regis|registers~1018_q\))) # (!\Banco_Regis|registers~1382_combout\ & 
-- (\Banco_Regis|registers~762_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~762_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1018_q\,
	datad => \Banco_Regis|registers~1382_combout\,
	combout => \Banco_Regis|registers~1383_combout\);

-- Location: FF_X77_Y65_N27
\Banco_Regis|registers~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~954_q\);

-- Location: FF_X76_Y65_N21
\Banco_Regis|registers~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~826_q\);

-- Location: FF_X76_Y65_N19
\Banco_Regis|registers~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~570_q\);

-- Location: LCCOMB_X76_Y65_N20
\Banco_Regis|registers~1386\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1386_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\) # ((\Banco_Regis|registers~826_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~570_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~826_q\,
	datad => \Banco_Regis|registers~570_q\,
	combout => \Banco_Regis|registers~1386_combout\);

-- Location: FF_X77_Y65_N17
\Banco_Regis|registers~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~698_q\);

-- Location: LCCOMB_X77_Y65_N16
\Banco_Regis|registers~1387\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1387_combout\ = (\Banco_Regis|registers~1386_combout\ & ((\Banco_Regis|registers~954_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1386_combout\ & 
-- (((\Banco_Regis|registers~698_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~954_q\,
	datab => \Banco_Regis|registers~1386_combout\,
	datac => \Banco_Regis|registers~698_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1387_combout\);

-- Location: FF_X86_Y67_N15
\Banco_Regis|registers~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~986_q\);

-- Location: FF_X86_Y67_N21
\Banco_Regis|registers~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~858_q\);

-- Location: FF_X86_Y66_N31
\Banco_Regis|registers~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~602_q\);

-- Location: FF_X86_Y66_N1
\Banco_Regis|registers~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~730_q\);

-- Location: LCCOMB_X86_Y66_N0
\Banco_Regis|registers~1384\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1384_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~730_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~602_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~602_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~730_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1384_combout\);

-- Location: LCCOMB_X86_Y67_N20
\Banco_Regis|registers~1385\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1385_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1384_combout\ & (\Banco_Regis|registers~986_q\)) # (!\Banco_Regis|registers~1384_combout\ & 
-- ((\Banco_Regis|registers~858_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~986_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~858_q\,
	datad => \Banco_Regis|registers~1384_combout\,
	combout => \Banco_Regis|registers~1385_combout\);

-- Location: LCCOMB_X81_Y67_N6
\Banco_Regis|registers~1388\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1388_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # (\Banco_Regis|registers~1385_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~1387_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1387_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datad => \Banco_Regis|registers~1385_combout\,
	combout => \Banco_Regis|registers~1388_combout\);

-- Location: LCCOMB_X81_Y67_N16
\Banco_Regis|registers~1391\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1391_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1388_combout\ & (\Banco_Regis|registers~1390_combout\)) # (!\Banco_Regis|registers~1388_combout\ & 
-- ((\Banco_Regis|registers~1383_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1390_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1383_combout\,
	datad => \Banco_Regis|registers~1388_combout\,
	combout => \Banco_Regis|registers~1391_combout\);

-- Location: LCCOMB_X81_Y67_N0
\Banco_Regis|DadoLidoReg2[20]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[20]~13_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1391_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & (\Banco_Regis|registers~1401_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1401_combout\,
	datad => \Banco_Regis|registers~1391_combout\,
	combout => \Banco_Regis|DadoLidoReg2[20]~13_combout\);

-- Location: FF_X81_Y67_N1
\Registrador_pipeline2|DOUT[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(62));

-- Location: LCCOMB_X81_Y70_N16
\Registrador_pipeline3|DOUT[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[25]~feeder_combout\ = \Registrador_pipeline2|DOUT\(62)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(62),
	combout => \Registrador_pipeline3|DOUT[25]~feeder_combout\);

-- Location: FF_X81_Y70_N17
\Registrador_pipeline3|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(25));

-- Location: LCCOMB_X77_Y71_N26
\Mem_dados|Memoria_rtl_0_bypass[53]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[53]~feeder_combout\ = \Registrador_pipeline3|DOUT\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(26),
	combout => \Mem_dados|Memoria_rtl_0_bypass[53]~feeder_combout\);

-- Location: FF_X77_Y71_N27
\Mem_dados|Memoria_rtl_0_bypass[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[53]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(53));

-- Location: LCCOMB_X79_Y70_N2
\Registrador_pipeline3|DOUT[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[27]~feeder_combout\ = \Registrador_pipeline2|DOUT\(64)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(64),
	combout => \Registrador_pipeline3|DOUT[27]~feeder_combout\);

-- Location: FF_X79_Y70_N3
\Registrador_pipeline3|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(27));

-- Location: LCCOMB_X76_Y71_N14
\Mem_dados|Memoria_rtl_0_bypass[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[58]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[58]~feeder_combout\);

-- Location: FF_X76_Y71_N15
\Mem_dados|Memoria_rtl_0_bypass[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(58));

-- Location: LCCOMB_X77_Y71_N4
\Mem_dados|Memoria_rtl_0_bypass[57]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[57]~feeder_combout\ = \Registrador_pipeline3|DOUT\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(28),
	combout => \Mem_dados|Memoria_rtl_0_bypass[57]~feeder_combout\);

-- Location: FF_X77_Y71_N5
\Mem_dados|Memoria_rtl_0_bypass[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(57));

-- Location: LCCOMB_X81_Y70_N0
\Registrador_pipeline3|DOUT[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[29]~feeder_combout\ = \Registrador_pipeline2|DOUT\(66)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(66),
	combout => \Registrador_pipeline3|DOUT[29]~feeder_combout\);

-- Location: FF_X81_Y70_N1
\Registrador_pipeline3|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(29));

-- Location: LCCOMB_X76_Y71_N22
\Mem_dados|Memoria_rtl_0_bypass[63]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[63]~feeder_combout\ = \Registrador_pipeline3|DOUT\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline3|DOUT\(31),
	combout => \Mem_dados|Memoria_rtl_0_bypass[63]~feeder_combout\);

-- Location: FF_X76_Y71_N23
\Mem_dados|Memoria_rtl_0_bypass[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[63]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(63));

-- Location: LCCOMB_X76_Y71_N8
\Mem_dados|Memoria_rtl_0_bypass[64]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[64]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[64]~feeder_combout\);

-- Location: FF_X76_Y71_N9
\Mem_dados|Memoria_rtl_0_bypass[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(64));

-- Location: LCCOMB_X76_Y71_N16
\Mem_dados|Memoria_rtl_0_bypass[66]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[66]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[66]~feeder_combout\);

-- Location: FF_X76_Y71_N17
\Mem_dados|Memoria_rtl_0_bypass[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[66]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(66));

-- Location: LCCOMB_X77_Y71_N18
\Mem_dados|Memoria_rtl_0_bypass[65]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[65]~feeder_combout\ = \Registrador_pipeline3|DOUT\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(32),
	combout => \Mem_dados|Memoria_rtl_0_bypass[65]~feeder_combout\);

-- Location: FF_X77_Y71_N19
\Mem_dados|Memoria_rtl_0_bypass[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[65]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(65));

-- Location: FF_X81_Y70_N31
\Registrador_pipeline3|DOUT[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline2|DOUT\(41),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(71));

-- Location: LCCOMB_X74_Y70_N12
\Registrador_pipeline4|DOUT[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[34]~feeder_combout\ = \Registrador_pipeline3|DOUT\(71)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline3|DOUT\(71),
	combout => \Registrador_pipeline4|DOUT[34]~feeder_combout\);

-- Location: FF_X74_Y70_N13
\Registrador_pipeline4|DOUT[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(34));

-- Location: LCCOMB_X76_Y71_N26
\Mem_dados|Memoria_rtl_0_bypass[68]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[68]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[68]~feeder_combout\);

-- Location: FF_X76_Y71_N27
\Mem_dados|Memoria_rtl_0_bypass[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(68));

-- Location: LCCOMB_X77_Y71_N28
\Mem_dados|Memoria_rtl_0_bypass[67]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[67]~feeder_combout\ = \Registrador_pipeline3|DOUT\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(33),
	combout => \Mem_dados|Memoria_rtl_0_bypass[67]~feeder_combout\);

-- Location: FF_X77_Y71_N29
\Mem_dados|Memoria_rtl_0_bypass[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[67]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(67));

-- Location: LCCOMB_X77_Y71_N14
\Mem_dados|Memoria_rtl_0_bypass[70]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[70]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[70]~feeder_combout\);

-- Location: FF_X77_Y71_N15
\Mem_dados|Memoria_rtl_0_bypass[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(70));

-- Location: LCCOMB_X77_Y71_N8
\Mem_dados|Memoria_rtl_0_bypass[69]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[69]~feeder_combout\ = \Registrador_pipeline3|DOUT\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline3|DOUT\(34),
	combout => \Mem_dados|Memoria_rtl_0_bypass[69]~feeder_combout\);

-- Location: FF_X77_Y71_N9
\Mem_dados|Memoria_rtl_0_bypass[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[69]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(69));

-- Location: FF_X86_Y63_N17
\Banco_Regis|registers~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~772_q\);

-- Location: FF_X85_Y63_N11
\Banco_Regis|registers~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1028_q\);

-- Location: FF_X86_Y63_N31
\Banco_Regis|registers~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~644_q\);

-- Location: LCCOMB_X85_Y63_N24
\Banco_Regis|registers~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1182_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~900_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~644_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~644_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~900_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1182_combout\);

-- Location: LCCOMB_X85_Y63_N10
\Banco_Regis|registers~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1183_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1182_combout\ & ((\Banco_Regis|registers~1028_q\))) # (!\Banco_Regis|registers~1182_combout\ & 
-- (\Banco_Regis|registers~772_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~772_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1028_q\,
	datad => \Banco_Regis|registers~1182_combout\,
	combout => \Banco_Regis|registers~1183_combout\);

-- Location: LCCOMB_X75_Y64_N16
\Banco_Regis|registers~932feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~932feeder_combout\ = \muxDepoisULA|X[30]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[30]~3_combout\,
	combout => \Banco_Regis|registers~932feeder_combout\);

-- Location: FF_X75_Y64_N17
\Banco_Regis|registers~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~932feeder_combout\,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~932_q\);

-- Location: FF_X84_Y68_N31
\Banco_Regis|registers~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1060_q\);

-- Location: FF_X74_Y66_N5
\Banco_Regis|registers~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~804_q\);

-- Location: FF_X74_Y66_N3
\Banco_Regis|registers~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~676_q\);

-- Location: LCCOMB_X74_Y66_N4
\Banco_Regis|registers~1189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1189_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~804_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~676_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~804_q\,
	datad => \Banco_Regis|registers~676_q\,
	combout => \Banco_Regis|registers~1189_combout\);

-- Location: LCCOMB_X84_Y68_N30
\Banco_Regis|registers~1190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1190_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1189_combout\ & ((\Banco_Regis|registers~1060_q\))) # (!\Banco_Regis|registers~1189_combout\ & 
-- (\Banco_Regis|registers~932_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~932_q\,
	datac => \Banco_Regis|registers~1060_q\,
	datad => \Banco_Regis|registers~1189_combout\,
	combout => \Banco_Regis|registers~1190_combout\);

-- Location: FF_X74_Y65_N5
\Banco_Regis|registers~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~964_q\);

-- Location: FF_X74_Y65_N13
\Banco_Regis|registers~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~708_q\);

-- Location: LCCOMB_X75_Y65_N30
\Banco_Regis|registers~836feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~836feeder_combout\ = \muxDepoisULA|X[30]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[30]~3_combout\,
	combout => \Banco_Regis|registers~836feeder_combout\);

-- Location: FF_X75_Y65_N31
\Banco_Regis|registers~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~836feeder_combout\,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~836_q\);

-- Location: LCCOMB_X75_Y65_N28
\Banco_Regis|registers~580feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~580feeder_combout\ = \muxDepoisULA|X[30]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[30]~3_combout\,
	combout => \Banco_Regis|registers~580feeder_combout\);

-- Location: FF_X75_Y65_N29
\Banco_Regis|registers~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~580feeder_combout\,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~580_q\);

-- Location: LCCOMB_X74_Y65_N10
\Banco_Regis|registers~1186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1186_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~836_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~580_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~836_q\,
	datac => \Banco_Regis|registers~580_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1186_combout\);

-- Location: LCCOMB_X74_Y65_N12
\Banco_Regis|registers~1187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1187_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1186_combout\ & (\Banco_Regis|registers~964_q\)) # (!\Banco_Regis|registers~1186_combout\ & 
-- ((\Banco_Regis|registers~708_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~964_q\,
	datac => \Banco_Regis|registers~708_q\,
	datad => \Banco_Regis|registers~1186_combout\,
	combout => \Banco_Regis|registers~1187_combout\);

-- Location: FF_X86_Y67_N7
\Banco_Regis|registers~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~996_q\);

-- Location: FF_X87_Y67_N7
\Banco_Regis|registers~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~612_q\);

-- Location: FF_X87_Y67_N29
\Banco_Regis|registers~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~740_q\);

-- Location: LCCOMB_X87_Y67_N28
\Banco_Regis|registers~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1184_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~740_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~612_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~612_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~740_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1184_combout\);

-- Location: FF_X86_Y67_N5
\Banco_Regis|registers~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~868_q\);

-- Location: LCCOMB_X86_Y67_N4
\Banco_Regis|registers~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1185_combout\ = (\Banco_Regis|registers~1184_combout\ & ((\Banco_Regis|registers~996_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Banco_Regis|registers~1184_combout\ & 
-- (((\Banco_Regis|registers~868_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~996_q\,
	datab => \Banco_Regis|registers~1184_combout\,
	datac => \Banco_Regis|registers~868_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1185_combout\);

-- Location: LCCOMB_X85_Y68_N24
\Banco_Regis|registers~1188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1188_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1185_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~1187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1187_combout\,
	datad => \Banco_Regis|registers~1185_combout\,
	combout => \Banco_Regis|registers~1188_combout\);

-- Location: LCCOMB_X84_Y68_N16
\Banco_Regis|registers~1191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1191_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1188_combout\ & ((\Banco_Regis|registers~1190_combout\))) # (!\Banco_Regis|registers~1188_combout\ & 
-- (\Banco_Regis|registers~1183_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~1183_combout\,
	datac => \Banco_Regis|registers~1190_combout\,
	datad => \Banco_Regis|registers~1188_combout\,
	combout => \Banco_Regis|registers~1191_combout\);

-- Location: FF_X75_Y68_N15
\Banco_Regis|registers~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~548_q\);

-- Location: FF_X76_Y68_N29
\Banco_Regis|registers~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~484_q\);

-- Location: FF_X77_Y68_N23
\Banco_Regis|registers~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~452_q\);

-- Location: FF_X76_Y68_N15
\Banco_Regis|registers~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~516_q\);

-- Location: LCCOMB_X76_Y68_N14
\Banco_Regis|registers~1199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1199_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~516_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~452_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~452_q\,
	datac => \Banco_Regis|registers~516_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1199_combout\);

-- Location: LCCOMB_X76_Y68_N20
\Banco_Regis|registers~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1200_combout\ = (\Banco_Regis|registers~1199_combout\ & ((\Banco_Regis|registers~548_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Banco_Regis|registers~1199_combout\ & 
-- (((\Banco_Regis|registers~484_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~548_q\,
	datab => \Banco_Regis|registers~484_q\,
	datac => \Banco_Regis|registers~1199_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1200_combout\);

-- Location: FF_X84_Y63_N27
\Banco_Regis|registers~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~388_q\);

-- Location: FF_X84_Y63_N25
\Banco_Regis|registers~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~420_q\);

-- Location: LCCOMB_X84_Y62_N30
\Banco_Regis|registers~324feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~324feeder_combout\ = \muxDepoisULA|X[30]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[30]~3_combout\,
	combout => \Banco_Regis|registers~324feeder_combout\);

-- Location: FF_X84_Y62_N31
\Banco_Regis|registers~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~324feeder_combout\,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~324_q\);

-- Location: FF_X83_Y63_N23
\Banco_Regis|registers~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~356_q\);

-- Location: LCCOMB_X83_Y63_N22
\Banco_Regis|registers~1192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1192_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~356_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~324_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~324_q\,
	datac => \Banco_Regis|registers~356_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1192_combout\);

-- Location: LCCOMB_X84_Y63_N24
\Banco_Regis|registers~1193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1193_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1192_combout\ & ((\Banco_Regis|registers~420_q\))) # (!\Banco_Regis|registers~1192_combout\ & 
-- (\Banco_Regis|registers~388_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~388_q\,
	datac => \Banco_Regis|registers~420_q\,
	datad => \Banco_Regis|registers~1192_combout\,
	combout => \Banco_Regis|registers~1193_combout\);

-- Location: FF_X85_Y65_N11
\Banco_Regis|registers~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~292_q\);

-- Location: FF_X85_Y65_N25
\Banco_Regis|registers~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~228_q\);

-- Location: FF_X84_Y65_N15
\Banco_Regis|registers~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~196_q\);

-- Location: FF_X84_Y65_N9
\Banco_Regis|registers~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~260_q\);

-- Location: LCCOMB_X84_Y65_N8
\Banco_Regis|registers~1194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1194_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~260_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~196_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~196_q\,
	datac => \Banco_Regis|registers~260_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1194_combout\);

-- Location: LCCOMB_X85_Y65_N24
\Banco_Regis|registers~1195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1195_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1194_combout\ & (\Banco_Regis|registers~292_q\)) # (!\Banco_Regis|registers~1194_combout\ & 
-- ((\Banco_Regis|registers~228_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~292_q\,
	datac => \Banco_Regis|registers~228_q\,
	datad => \Banco_Regis|registers~1194_combout\,
	combout => \Banco_Regis|registers~1195_combout\);

-- Location: FF_X85_Y64_N11
\Banco_Regis|registers~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~164_q\);

-- Location: FF_X85_Y64_N21
\Banco_Regis|registers~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~132_q\);

-- Location: FF_X82_Y61_N15
\Banco_Regis|registers~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~68_q\);

-- Location: FF_X82_Y61_N21
\Banco_Regis|registers~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~100_q\);

-- Location: LCCOMB_X82_Y61_N20
\Banco_Regis|registers~1196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1196_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~100_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~68_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~68_q\,
	datac => \Banco_Regis|registers~100_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1196_combout\);

-- Location: LCCOMB_X85_Y64_N20
\Banco_Regis|registers~1197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1197_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1196_combout\ & (\Banco_Regis|registers~164_q\)) # (!\Banco_Regis|registers~1196_combout\ & 
-- ((\Banco_Regis|registers~132_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~164_q\,
	datac => \Banco_Regis|registers~132_q\,
	datad => \Banco_Regis|registers~1196_combout\,
	combout => \Banco_Regis|registers~1197_combout\);

-- Location: LCCOMB_X85_Y64_N4
\Banco_Regis|registers~1198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1198_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~1195_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1195_combout\,
	datad => \Banco_Regis|registers~1197_combout\,
	combout => \Banco_Regis|registers~1198_combout\);

-- Location: LCCOMB_X84_Y68_N6
\Banco_Regis|registers~1201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1201_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1198_combout\ & (\Banco_Regis|registers~1200_combout\)) # (!\Banco_Regis|registers~1198_combout\ & 
-- ((\Banco_Regis|registers~1193_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1200_combout\,
	datac => \Banco_Regis|registers~1193_combout\,
	datad => \Banco_Regis|registers~1198_combout\,
	combout => \Banco_Regis|registers~1201_combout\);

-- Location: LCCOMB_X84_Y68_N12
\Banco_Regis|DadoLidoReg2[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[30]~3_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (\Banco_Regis|registers~1191_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (((!\Banco_Regis|Equal1~0_combout\ & \Banco_Regis|registers~1201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|registers~1191_combout\,
	datac => \Banco_Regis|Equal1~0_combout\,
	datad => \Banco_Regis|registers~1201_combout\,
	combout => \Banco_Regis|DadoLidoReg2[30]~3_combout\);

-- Location: FF_X84_Y68_N13
\Registrador_pipeline2|DOUT[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(72));

-- Location: FF_X83_Y71_N27
\Registrador_pipeline3|DOUT[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline2|DOUT\(72),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(35));

-- Location: M9K_X78_Y71_N0
\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ABCDEF000000002000000001000000010",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/MIPS_QuartusPrimeProject.ram0_memory_e411fb78.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "memory:Mem_dados|altsyncram:Memoria_rtl_0|altsyncram_noi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Registrador_pipeline3|DOUT\(102),
	portbre => VCC,
	clk0 => \CLK~inputclkctrl_outclk\,
	portadatain => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X77_Y71_N16
\Mem_dados|Memoria~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~46_combout\ = (\Mem_dados|Memoria~41_combout\ & (((\Mem_dados|Memoria_rtl_0_bypass\(69))))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(70) & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a29\))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(70) & (\Mem_dados|Memoria_rtl_0_bypass\(69)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~41_combout\,
	datab => \Mem_dados|Memoria_rtl_0_bypass\(70),
	datac => \Mem_dados|Memoria_rtl_0_bypass\(69),
	datad => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a29\,
	combout => \Mem_dados|Memoria~46_combout\);

-- Location: IOIBUF_X111_Y73_N8
\habLeituraMEM~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_habLeituraMEM,
	o => \habLeituraMEM~input_o\);

-- Location: FF_X111_Y73_N10
\Registrador_pipeline2|DOUT[143]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \habLeituraMEM~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(143));

-- Location: LCCOMB_X82_Y72_N22
\Registrador_pipeline3|DOUT[103]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[103]~feeder_combout\ = \Registrador_pipeline2|DOUT\(143)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline2|DOUT\(143),
	combout => \Registrador_pipeline3|DOUT[103]~feeder_combout\);

-- Location: FF_X82_Y72_N23
\Registrador_pipeline3|DOUT[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[103]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(103));

-- Location: FF_X77_Y71_N17
\Registrador_pipeline4|DOUT[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~46_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(66));

-- Location: LCCOMB_X74_Y69_N4
\muxDepoisULA|X[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[29]~4_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(66)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(34),
	datac => \Registrador_pipeline4|DOUT\(66),
	datad => \Registrador_pipeline4|DOUT\(69),
	combout => \muxDepoisULA|X[29]~4_combout\);

-- Location: FF_X80_Y68_N29
\Banco_Regis|registers~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~515_q\);

-- Location: FF_X80_Y69_N17
\Banco_Regis|registers~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~483_q\);

-- Location: FF_X80_Y68_N19
\Banco_Regis|registers~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~451_q\);

-- Location: LCCOMB_X80_Y69_N16
\Banco_Regis|registers~1219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1219_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # ((\Banco_Regis|registers~483_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~451_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~483_q\,
	datad => \Banco_Regis|registers~451_q\,
	combout => \Banco_Regis|registers~1219_combout\);

-- Location: FF_X80_Y69_N7
\Banco_Regis|registers~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~547_q\);

-- Location: LCCOMB_X80_Y69_N6
\Banco_Regis|registers~1220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1220_combout\ = (\Banco_Regis|registers~1219_combout\ & (((\Banco_Regis|registers~547_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1219_combout\ & 
-- (\Banco_Regis|registers~515_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~515_q\,
	datab => \Banco_Regis|registers~1219_combout\,
	datac => \Banco_Regis|registers~547_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1220_combout\);

-- Location: FF_X84_Y65_N1
\Banco_Regis|registers~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~259_q\);

-- Location: FF_X85_Y68_N17
\Banco_Regis|registers~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~291_q\);

-- Location: FF_X84_Y65_N7
\Banco_Regis|registers~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~195_q\);

-- Location: FF_X85_Y68_N3
\Banco_Regis|registers~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~227_q\);

-- Location: LCCOMB_X85_Y68_N2
\Banco_Regis|registers~1212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1212_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~227_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~195_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~195_q\,
	datac => \Banco_Regis|registers~227_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1212_combout\);

-- Location: LCCOMB_X85_Y68_N16
\Banco_Regis|registers~1213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1213_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1212_combout\ & ((\Banco_Regis|registers~291_q\))) # (!\Banco_Regis|registers~1212_combout\ & 
-- (\Banco_Regis|registers~259_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~259_q\,
	datac => \Banco_Regis|registers~291_q\,
	datad => \Banco_Regis|registers~1212_combout\,
	combout => \Banco_Regis|registers~1213_combout\);

-- Location: LCCOMB_X86_Y68_N30
\Banco_Regis|registers~163feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~163feeder_combout\ = \muxDepoisULA|X[29]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[29]~4_combout\,
	combout => \Banco_Regis|registers~163feeder_combout\);

-- Location: FF_X86_Y68_N31
\Banco_Regis|registers~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~163feeder_combout\,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~163_q\);

-- Location: FF_X86_Y68_N25
\Banco_Regis|registers~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~99_q\);

-- Location: FF_X87_Y65_N19
\Banco_Regis|registers~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~67_q\);

-- Location: FF_X87_Y65_N1
\Banco_Regis|registers~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~131_q\);

-- Location: LCCOMB_X87_Y65_N0
\Banco_Regis|registers~1216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1216_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~131_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~67_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~67_q\,
	datac => \Banco_Regis|registers~131_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1216_combout\);

-- Location: LCCOMB_X86_Y68_N24
\Banco_Regis|registers~1217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1217_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1216_combout\ & (\Banco_Regis|registers~163_q\)) # (!\Banco_Regis|registers~1216_combout\ & 
-- ((\Banco_Regis|registers~99_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~163_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~99_q\,
	datad => \Banco_Regis|registers~1216_combout\,
	combout => \Banco_Regis|registers~1217_combout\);

-- Location: LCCOMB_X85_Y62_N22
\Banco_Regis|registers~419feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~419feeder_combout\ = \muxDepoisULA|X[29]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[29]~4_combout\,
	combout => \Banco_Regis|registers~419feeder_combout\);

-- Location: FF_X85_Y62_N23
\Banco_Regis|registers~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~419feeder_combout\,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~419_q\);

-- Location: FF_X85_Y62_N17
\Banco_Regis|registers~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~355_q\);

-- Location: FF_X86_Y62_N3
\Banco_Regis|registers~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~323_q\);

-- Location: FF_X86_Y62_N5
\Banco_Regis|registers~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~387_q\);

-- Location: LCCOMB_X86_Y62_N4
\Banco_Regis|registers~1214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1214_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~387_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~323_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~323_q\,
	datac => \Banco_Regis|registers~387_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1214_combout\);

-- Location: LCCOMB_X85_Y62_N16
\Banco_Regis|registers~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1215_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1214_combout\ & (\Banco_Regis|registers~419_q\)) # (!\Banco_Regis|registers~1214_combout\ & 
-- ((\Banco_Regis|registers~355_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~419_q\,
	datac => \Banco_Regis|registers~355_q\,
	datad => \Banco_Regis|registers~1214_combout\,
	combout => \Banco_Regis|registers~1215_combout\);

-- Location: LCCOMB_X85_Y69_N4
\Banco_Regis|registers~1218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1218_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1215_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1217_combout\,
	datad => \Banco_Regis|registers~1215_combout\,
	combout => \Banco_Regis|registers~1218_combout\);

-- Location: LCCOMB_X84_Y69_N26
\Banco_Regis|registers~1221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1221_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1218_combout\ & (\Banco_Regis|registers~1220_combout\)) # (!\Banco_Regis|registers~1218_combout\ & 
-- ((\Banco_Regis|registers~1213_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~1220_combout\,
	datac => \Banco_Regis|registers~1213_combout\,
	datad => \Banco_Regis|registers~1218_combout\,
	combout => \Banco_Regis|registers~1221_combout\);

-- Location: FF_X74_Y63_N7
\Banco_Regis|registers~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~675_q\);

-- Location: FF_X75_Y66_N13
\Banco_Regis|registers~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~931_q\);

-- Location: LCCOMB_X75_Y66_N12
\Banco_Regis|registers~1209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1209_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~931_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~675_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~675_q\,
	datac => \Banco_Regis|registers~931_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1209_combout\);

-- Location: FF_X74_Y63_N5
\Banco_Regis|registers~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~803_q\);

-- Location: FF_X75_Y66_N3
\Banco_Regis|registers~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1059_q\);

-- Location: LCCOMB_X75_Y66_N2
\Banco_Regis|registers~1210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1210_combout\ = (\Banco_Regis|registers~1209_combout\ & (((\Banco_Regis|registers~1059_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1209_combout\ & 
-- (\Banco_Regis|registers~803_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1209_combout\,
	datab => \Banco_Regis|registers~803_q\,
	datac => \Banco_Regis|registers~1059_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1210_combout\);

-- Location: FF_X85_Y67_N21
\Banco_Regis|registers~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~739_q\);

-- Location: FF_X84_Y67_N27
\Banco_Regis|registers~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~995_q\);

-- Location: FF_X85_Y67_N3
\Banco_Regis|registers~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~611_q\);

-- Location: FF_X84_Y67_N29
\Banco_Regis|registers~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~867_q\);

-- Location: LCCOMB_X84_Y67_N28
\Banco_Regis|registers~1202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1202_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~867_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~611_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~611_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~867_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1202_combout\);

-- Location: LCCOMB_X84_Y67_N26
\Banco_Regis|registers~1203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1203_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1202_combout\ & ((\Banco_Regis|registers~995_q\))) # (!\Banco_Regis|registers~1202_combout\ & 
-- (\Banco_Regis|registers~739_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~739_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~995_q\,
	datad => \Banco_Regis|registers~1202_combout\,
	combout => \Banco_Regis|registers~1203_combout\);

-- Location: FF_X77_Y64_N3
\Banco_Regis|registers~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~963_q\);

-- Location: FF_X77_Y64_N1
\Banco_Regis|registers~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~835_q\);

-- Location: FF_X77_Y63_N19
\Banco_Regis|registers~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~579_q\);

-- Location: FF_X77_Y63_N1
\Banco_Regis|registers~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~707_q\);

-- Location: LCCOMB_X77_Y63_N0
\Banco_Regis|registers~1206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1206_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~707_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~579_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~579_q\,
	datac => \Banco_Regis|registers~707_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1206_combout\);

-- Location: LCCOMB_X77_Y64_N0
\Banco_Regis|registers~1207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1207_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1206_combout\ & (\Banco_Regis|registers~963_q\)) # (!\Banco_Regis|registers~1206_combout\ & 
-- ((\Banco_Regis|registers~835_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~963_q\,
	datac => \Banco_Regis|registers~835_q\,
	datad => \Banco_Regis|registers~1206_combout\,
	combout => \Banco_Regis|registers~1207_combout\);

-- Location: FF_X80_Y61_N7
\Banco_Regis|registers~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1027_q\);

-- Location: FF_X80_Y61_N17
\Banco_Regis|registers~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~899_q\);

-- Location: FF_X79_Y61_N15
\Banco_Regis|registers~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~643_q\);

-- Location: FF_X79_Y61_N13
\Banco_Regis|registers~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[29]~4_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~771_q\);

-- Location: LCCOMB_X79_Y61_N12
\Banco_Regis|registers~1204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1204_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~771_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~643_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~643_q\,
	datac => \Banco_Regis|registers~771_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1204_combout\);

-- Location: LCCOMB_X80_Y61_N16
\Banco_Regis|registers~1205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1205_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1204_combout\ & (\Banco_Regis|registers~1027_q\)) # (!\Banco_Regis|registers~1204_combout\ & 
-- ((\Banco_Regis|registers~899_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1027_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~899_q\,
	datad => \Banco_Regis|registers~1204_combout\,
	combout => \Banco_Regis|registers~1205_combout\);

-- Location: LCCOMB_X84_Y69_N18
\Banco_Regis|registers~1208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1208_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\) # ((\Banco_Regis|registers~1205_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~1207_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1207_combout\,
	datad => \Banco_Regis|registers~1205_combout\,
	combout => \Banco_Regis|registers~1208_combout\);

-- Location: LCCOMB_X84_Y69_N16
\Banco_Regis|registers~1211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1211_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1208_combout\ & (\Banco_Regis|registers~1210_combout\)) # (!\Banco_Regis|registers~1208_combout\ & 
-- ((\Banco_Regis|registers~1203_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1210_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1203_combout\,
	datad => \Banco_Regis|registers~1208_combout\,
	combout => \Banco_Regis|registers~1211_combout\);

-- Location: LCCOMB_X84_Y69_N4
\Banco_Regis|DadoLidoReg2[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[29]~4_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1211_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & (\Banco_Regis|registers~1221_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1221_combout\,
	datad => \Banco_Regis|registers~1211_combout\,
	combout => \Banco_Regis|DadoLidoReg2[29]~4_combout\);

-- Location: FF_X84_Y69_N5
\Registrador_pipeline2|DOUT[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(71));

-- Location: FF_X84_Y71_N3
\Registrador_pipeline3|DOUT[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline2|DOUT\(71),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(34));

-- Location: LCCOMB_X76_Y71_N24
\Mem_dados|Memoria~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~47_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(68) & ((\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0_bypass\(67))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a28\))))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(68) & (\Mem_dados|Memoria_rtl_0_bypass\(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(68),
	datab => \Mem_dados|Memoria_rtl_0_bypass\(67),
	datac => \Mem_dados|Memoria~41_combout\,
	datad => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a28\,
	combout => \Mem_dados|Memoria~47_combout\);

-- Location: FF_X76_Y71_N25
\Registrador_pipeline4|DOUT[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~47_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(65));

-- Location: LCCOMB_X75_Y68_N22
\muxDepoisULA|X[28]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[28]~5_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(65)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(34),
	datab => \Registrador_pipeline4|DOUT\(69),
	datad => \Registrador_pipeline4|DOUT\(65),
	combout => \muxDepoisULA|X[28]~5_combout\);

-- Location: FF_X86_Y63_N15
\Banco_Regis|registers~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~642_q\);

-- Location: FF_X85_Y63_N13
\Banco_Regis|registers~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~898_q\);

-- Location: LCCOMB_X85_Y63_N12
\Banco_Regis|registers~1222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1222_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~898_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~642_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~642_q\,
	datac => \Banco_Regis|registers~898_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1222_combout\);

-- Location: FF_X86_Y63_N29
\Banco_Regis|registers~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~770_q\);

-- Location: FF_X85_Y63_N27
\Banco_Regis|registers~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1026_q\);

-- Location: LCCOMB_X85_Y63_N26
\Banco_Regis|registers~1223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1223_combout\ = (\Banco_Regis|registers~1222_combout\ & (((\Banco_Regis|registers~1026_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1222_combout\ & 
-- (\Banco_Regis|registers~770_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1222_combout\,
	datab => \Banco_Regis|registers~770_q\,
	datac => \Banco_Regis|registers~1026_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1223_combout\);

-- Location: FF_X73_Y66_N9
\Banco_Regis|registers~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~930_q\);

-- Location: FF_X73_Y66_N3
\Banco_Regis|registers~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1058_q\);

-- Location: FF_X74_Y66_N17
\Banco_Regis|registers~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~802_q\);

-- Location: FF_X74_Y66_N7
\Banco_Regis|registers~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~674_q\);

-- Location: LCCOMB_X74_Y66_N16
\Banco_Regis|registers~1229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1229_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~802_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~674_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~802_q\,
	datad => \Banco_Regis|registers~674_q\,
	combout => \Banco_Regis|registers~1229_combout\);

-- Location: LCCOMB_X73_Y66_N2
\Banco_Regis|registers~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1230_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1229_combout\ & ((\Banco_Regis|registers~1058_q\))) # (!\Banco_Regis|registers~1229_combout\ & 
-- (\Banco_Regis|registers~930_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~930_q\,
	datac => \Banco_Regis|registers~1058_q\,
	datad => \Banco_Regis|registers~1229_combout\,
	combout => \Banco_Regis|registers~1230_combout\);

-- Location: FF_X86_Y67_N19
\Banco_Regis|registers~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~994_q\);

-- Location: FF_X86_Y67_N13
\Banco_Regis|registers~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~866_q\);

-- Location: FF_X87_Y67_N3
\Banco_Regis|registers~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~610_q\);

-- Location: FF_X87_Y67_N17
\Banco_Regis|registers~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~738_q\);

-- Location: LCCOMB_X87_Y67_N16
\Banco_Regis|registers~1224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1224_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~738_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~610_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~610_q\,
	datac => \Banco_Regis|registers~738_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1224_combout\);

-- Location: LCCOMB_X86_Y67_N12
\Banco_Regis|registers~1225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1225_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1224_combout\ & (\Banco_Regis|registers~994_q\)) # (!\Banco_Regis|registers~1224_combout\ & 
-- ((\Banco_Regis|registers~866_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~994_q\,
	datac => \Banco_Regis|registers~866_q\,
	datad => \Banco_Regis|registers~1224_combout\,
	combout => \Banco_Regis|registers~1225_combout\);

-- Location: FF_X77_Y65_N11
\Banco_Regis|registers~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~962_q\);

-- Location: FF_X76_Y65_N15
\Banco_Regis|registers~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~578_q\);

-- Location: FF_X76_Y65_N29
\Banco_Regis|registers~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~834_q\);

-- Location: LCCOMB_X76_Y65_N28
\Banco_Regis|registers~1226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1226_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~834_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~578_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~578_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~834_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1226_combout\);

-- Location: FF_X77_Y65_N13
\Banco_Regis|registers~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~706_q\);

-- Location: LCCOMB_X77_Y65_N12
\Banco_Regis|registers~1227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1227_combout\ = (\Banco_Regis|registers~1226_combout\ & ((\Banco_Regis|registers~962_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1226_combout\ & 
-- (((\Banco_Regis|registers~706_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~962_q\,
	datab => \Banco_Regis|registers~1226_combout\,
	datac => \Banco_Regis|registers~706_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1227_combout\);

-- Location: LCCOMB_X81_Y69_N28
\Banco_Regis|registers~1228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1228_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # ((\Banco_Regis|registers~1225_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1225_combout\,
	datad => \Banco_Regis|registers~1227_combout\,
	combout => \Banco_Regis|registers~1228_combout\);

-- Location: LCCOMB_X81_Y69_N30
\Banco_Regis|registers~1231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1231_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1228_combout\ & ((\Banco_Regis|registers~1230_combout\))) # (!\Banco_Regis|registers~1228_combout\ & 
-- (\Banco_Regis|registers~1223_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1223_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1230_combout\,
	datad => \Banco_Regis|registers~1228_combout\,
	combout => \Banco_Regis|registers~1231_combout\);

-- Location: FF_X86_Y62_N17
\Banco_Regis|registers~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~386_q\);

-- Location: FF_X87_Y62_N15
\Banco_Regis|registers~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~418_q\);

-- Location: FF_X86_Y62_N11
\Banco_Regis|registers~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~322_q\);

-- Location: FF_X87_Y62_N17
\Banco_Regis|registers~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~354_q\);

-- Location: LCCOMB_X87_Y62_N16
\Banco_Regis|registers~1232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1232_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~354_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~322_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~322_q\,
	datac => \Banco_Regis|registers~354_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1232_combout\);

-- Location: LCCOMB_X87_Y62_N14
\Banco_Regis|registers~1233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1233_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1232_combout\ & ((\Banco_Regis|registers~418_q\))) # (!\Banco_Regis|registers~1232_combout\ & 
-- (\Banco_Regis|registers~386_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~386_q\,
	datac => \Banco_Regis|registers~418_q\,
	datad => \Banco_Regis|registers~1232_combout\,
	combout => \Banco_Regis|registers~1233_combout\);

-- Location: FF_X75_Y68_N25
\Banco_Regis|registers~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~482_q\);

-- Location: FF_X75_Y68_N3
\Banco_Regis|registers~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~546_q\);

-- Location: FF_X79_Y68_N11
\Banco_Regis|registers~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~450_q\);

-- Location: FF_X79_Y68_N13
\Banco_Regis|registers~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~514_q\);

-- Location: LCCOMB_X79_Y68_N12
\Banco_Regis|registers~1239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1239_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~514_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~450_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~450_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~514_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1239_combout\);

-- Location: LCCOMB_X75_Y68_N2
\Banco_Regis|registers~1240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1240_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1239_combout\ & ((\Banco_Regis|registers~546_q\))) # (!\Banco_Regis|registers~1239_combout\ & 
-- (\Banco_Regis|registers~482_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~482_q\,
	datac => \Banco_Regis|registers~546_q\,
	datad => \Banco_Regis|registers~1239_combout\,
	combout => \Banco_Regis|registers~1240_combout\);

-- Location: FF_X83_Y65_N13
\Banco_Regis|registers~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~194_q\);

-- Location: FF_X84_Y65_N5
\Banco_Regis|registers~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~258_q\);

-- Location: LCCOMB_X84_Y65_N4
\Banco_Regis|registers~1234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1234_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~258_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~194_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~194_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~258_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1234_combout\);

-- Location: FF_X85_Y65_N21
\Banco_Regis|registers~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~226_q\);

-- Location: FF_X85_Y65_N7
\Banco_Regis|registers~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~290_q\);

-- Location: LCCOMB_X85_Y65_N20
\Banco_Regis|registers~1235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1235_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1234_combout\ & ((\Banco_Regis|registers~290_q\))) # (!\Banco_Regis|registers~1234_combout\ & 
-- (\Banco_Regis|registers~226_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~1234_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~1234_combout\,
	datac => \Banco_Regis|registers~226_q\,
	datad => \Banco_Regis|registers~290_q\,
	combout => \Banco_Regis|registers~1235_combout\);

-- Location: FF_X86_Y64_N13
\Banco_Regis|registers~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~162_q\);

-- Location: LCCOMB_X83_Y61_N24
\Banco_Regis|registers~130feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~130feeder_combout\ = \muxDepoisULA|X[28]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[28]~5_combout\,
	combout => \Banco_Regis|registers~130feeder_combout\);

-- Location: FF_X83_Y61_N25
\Banco_Regis|registers~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~130feeder_combout\,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~130_q\);

-- Location: FF_X82_Y61_N11
\Banco_Regis|registers~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~66_q\);

-- Location: FF_X82_Y61_N13
\Banco_Regis|registers~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[28]~5_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~98_q\);

-- Location: LCCOMB_X82_Y61_N12
\Banco_Regis|registers~1236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1236_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~98_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~66_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~66_q\,
	datac => \Banco_Regis|registers~98_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1236_combout\);

-- Location: LCCOMB_X82_Y61_N4
\Banco_Regis|registers~1237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1237_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1236_combout\ & (\Banco_Regis|registers~162_q\)) # (!\Banco_Regis|registers~1236_combout\ & 
-- ((\Banco_Regis|registers~130_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~162_q\,
	datab => \Banco_Regis|registers~130_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datad => \Banco_Regis|registers~1236_combout\,
	combout => \Banco_Regis|registers~1237_combout\);

-- Location: LCCOMB_X81_Y69_N24
\Banco_Regis|registers~1238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1238_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~1235_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1237_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1235_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datad => \Banco_Regis|registers~1237_combout\,
	combout => \Banco_Regis|registers~1238_combout\);

-- Location: LCCOMB_X81_Y69_N6
\Banco_Regis|registers~1241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1241_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1238_combout\ & ((\Banco_Regis|registers~1240_combout\))) # (!\Banco_Regis|registers~1238_combout\ & 
-- (\Banco_Regis|registers~1233_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1233_combout\,
	datab => \Banco_Regis|registers~1240_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datad => \Banco_Regis|registers~1238_combout\,
	combout => \Banco_Regis|registers~1241_combout\);

-- Location: LCCOMB_X81_Y69_N0
\Banco_Regis|DadoLidoReg2[28]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[28]~5_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (\Banco_Regis|registers~1231_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (((!\Banco_Regis|Equal1~0_combout\ & \Banco_Regis|registers~1241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1231_combout\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datad => \Banco_Regis|registers~1241_combout\,
	combout => \Banco_Regis|DadoLidoReg2[28]~5_combout\);

-- Location: FF_X81_Y69_N1
\Registrador_pipeline2|DOUT[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[28]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(70));

-- Location: LCCOMB_X81_Y70_N14
\Registrador_pipeline3|DOUT[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[33]~feeder_combout\ = \Registrador_pipeline2|DOUT\(70)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(70),
	combout => \Registrador_pipeline3|DOUT[33]~feeder_combout\);

-- Location: FF_X81_Y70_N15
\Registrador_pipeline3|DOUT[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(33));

-- Location: LCCOMB_X77_Y71_N10
\Mem_dados|Memoria~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~48_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(66) & ((\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0_bypass\(65))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a27\))))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(66) & (\Mem_dados|Memoria_rtl_0_bypass\(65)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(66),
	datab => \Mem_dados|Memoria_rtl_0_bypass\(65),
	datac => \Mem_dados|Memoria~41_combout\,
	datad => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a27\,
	combout => \Mem_dados|Memoria~48_combout\);

-- Location: FF_X77_Y71_N11
\Registrador_pipeline4|DOUT[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~48_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(64));

-- Location: LCCOMB_X79_Y69_N4
\Registrador_pipeline4|DOUT[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[32]~feeder_combout\ = \Registrador_pipeline3|DOUT\(69)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline3|DOUT\(69),
	combout => \Registrador_pipeline4|DOUT[32]~feeder_combout\);

-- Location: FF_X79_Y69_N5
\Registrador_pipeline4|DOUT[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(32));

-- Location: LCCOMB_X77_Y69_N26
\muxDepoisULA|X[27]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[27]~6_combout\ = (\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(64))) # (!\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(69),
	datab => \Registrador_pipeline4|DOUT\(64),
	datac => \Registrador_pipeline4|DOUT\(32),
	combout => \muxDepoisULA|X[27]~6_combout\);

-- Location: FF_X81_Y66_N23
\Banco_Regis|registers~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~257_q\);

-- Location: FF_X83_Y65_N7
\Banco_Regis|registers~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~193_q\);

-- Location: FF_X82_Y65_N9
\Banco_Regis|registers~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~225_q\);

-- Location: LCCOMB_X82_Y65_N8
\Banco_Regis|registers~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1252_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~225_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~193_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~193_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~225_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1252_combout\);

-- Location: FF_X82_Y67_N7
\Banco_Regis|registers~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~289_q\);

-- Location: LCCOMB_X82_Y67_N6
\Banco_Regis|registers~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1253_combout\ = (\Banco_Regis|registers~1252_combout\ & (((\Banco_Regis|registers~289_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1252_combout\ & 
-- (\Banco_Regis|registers~257_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~257_q\,
	datab => \Banco_Regis|registers~1252_combout\,
	datac => \Banco_Regis|registers~289_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1253_combout\);

-- Location: FF_X80_Y68_N5
\Banco_Regis|registers~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~513_q\);

-- Location: FF_X81_Y68_N31
\Banco_Regis|registers~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~481_q\);

-- Location: FF_X80_Y68_N11
\Banco_Regis|registers~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~449_q\);

-- Location: LCCOMB_X81_Y68_N30
\Banco_Regis|registers~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1259_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # ((\Banco_Regis|registers~481_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~449_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~481_q\,
	datad => \Banco_Regis|registers~449_q\,
	combout => \Banco_Regis|registers~1259_combout\);

-- Location: LCCOMB_X77_Y69_N28
\Banco_Regis|registers~545feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~545feeder_combout\ = \muxDepoisULA|X[27]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[27]~6_combout\,
	combout => \Banco_Regis|registers~545feeder_combout\);

-- Location: FF_X77_Y69_N29
\Banco_Regis|registers~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~545feeder_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~545_q\);

-- Location: LCCOMB_X82_Y67_N14
\Banco_Regis|registers~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1260_combout\ = (\Banco_Regis|registers~1259_combout\ & (((\Banco_Regis|registers~545_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1259_combout\ & 
-- (\Banco_Regis|registers~513_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~513_q\,
	datab => \Banco_Regis|registers~1259_combout\,
	datac => \Banco_Regis|registers~545_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1260_combout\);

-- Location: LCCOMB_X84_Y63_N14
\Banco_Regis|registers~417feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~417feeder_combout\ = \muxDepoisULA|X[27]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[27]~6_combout\,
	combout => \Banco_Regis|registers~417feeder_combout\);

-- Location: FF_X84_Y63_N15
\Banco_Regis|registers~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~417feeder_combout\,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~417_q\);

-- Location: FF_X83_Y63_N21
\Banco_Regis|registers~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~353_q\);

-- Location: FF_X86_Y62_N7
\Banco_Regis|registers~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~321_q\);

-- Location: FF_X86_Y62_N1
\Banco_Regis|registers~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~385_q\);

-- Location: LCCOMB_X86_Y62_N0
\Banco_Regis|registers~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1254_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~385_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~321_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~321_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~385_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1254_combout\);

-- Location: LCCOMB_X83_Y63_N20
\Banco_Regis|registers~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1255_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1254_combout\ & (\Banco_Regis|registers~417_q\)) # (!\Banco_Regis|registers~1254_combout\ & 
-- ((\Banco_Regis|registers~353_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~417_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~353_q\,
	datad => \Banco_Regis|registers~1254_combout\,
	combout => \Banco_Regis|registers~1255_combout\);

-- Location: FF_X83_Y66_N31
\Banco_Regis|registers~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~161_q\);

-- Location: FF_X83_Y66_N5
\Banco_Regis|registers~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~97_q\);

-- Location: FF_X82_Y66_N13
\Banco_Regis|registers~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~65_q\);

-- Location: FF_X82_Y66_N15
\Banco_Regis|registers~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~129_q\);

-- Location: LCCOMB_X82_Y66_N14
\Banco_Regis|registers~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1256_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~129_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~65_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~65_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~129_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1256_combout\);

-- Location: LCCOMB_X83_Y66_N4
\Banco_Regis|registers~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1257_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1256_combout\ & (\Banco_Regis|registers~161_q\)) # (!\Banco_Regis|registers~1256_combout\ & 
-- ((\Banco_Regis|registers~97_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~161_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~97_q\,
	datad => \Banco_Regis|registers~1256_combout\,
	combout => \Banco_Regis|registers~1257_combout\);

-- Location: LCCOMB_X82_Y67_N28
\Banco_Regis|registers~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1258_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1255_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1257_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1255_combout\,
	datad => \Banco_Regis|registers~1257_combout\,
	combout => \Banco_Regis|registers~1258_combout\);

-- Location: LCCOMB_X82_Y67_N4
\Banco_Regis|registers~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1261_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1258_combout\ & ((\Banco_Regis|registers~1260_combout\))) # (!\Banco_Regis|registers~1258_combout\ & 
-- (\Banco_Regis|registers~1253_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1253_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1260_combout\,
	datad => \Banco_Regis|registers~1258_combout\,
	combout => \Banco_Regis|registers~1261_combout\);

-- Location: FF_X74_Y63_N9
\Banco_Regis|registers~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~801_q\);

-- Location: FF_X75_Y63_N7
\Banco_Regis|registers~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1057_q\);

-- Location: FF_X74_Y63_N3
\Banco_Regis|registers~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~673_q\);

-- Location: FF_X75_Y63_N17
\Banco_Regis|registers~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~929_q\);

-- Location: LCCOMB_X75_Y63_N16
\Banco_Regis|registers~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1249_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~929_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~673_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~673_q\,
	datac => \Banco_Regis|registers~929_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1249_combout\);

-- Location: LCCOMB_X75_Y63_N6
\Banco_Regis|registers~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1250_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1249_combout\ & ((\Banco_Regis|registers~1057_q\))) # (!\Banco_Regis|registers~1249_combout\ & 
-- (\Banco_Regis|registers~801_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~801_q\,
	datac => \Banco_Regis|registers~1057_q\,
	datad => \Banco_Regis|registers~1249_combout\,
	combout => \Banco_Regis|registers~1250_combout\);

-- Location: FF_X87_Y66_N19
\Banco_Regis|registers~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~609_q\);

-- Location: FF_X88_Y66_N9
\Banco_Regis|registers~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~865_q\);

-- Location: LCCOMB_X88_Y66_N8
\Banco_Regis|registers~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1242_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~865_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~609_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~609_q\,
	datac => \Banco_Regis|registers~865_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1242_combout\);

-- Location: FF_X88_Y66_N3
\Banco_Regis|registers~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~993_q\);

-- Location: FF_X87_Y66_N13
\Banco_Regis|registers~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~737_q\);

-- Location: LCCOMB_X88_Y66_N2
\Banco_Regis|registers~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1243_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1242_combout\ & (\Banco_Regis|registers~993_q\)) # (!\Banco_Regis|registers~1242_combout\ & 
-- ((\Banco_Regis|registers~737_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~1242_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~1242_combout\,
	datac => \Banco_Regis|registers~993_q\,
	datad => \Banco_Regis|registers~737_q\,
	combout => \Banco_Regis|registers~1243_combout\);

-- Location: FF_X77_Y63_N27
\Banco_Regis|registers~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~577_q\);

-- Location: LCCOMB_X77_Y63_N8
\Banco_Regis|registers~705feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~705feeder_combout\ = \muxDepoisULA|X[27]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[27]~6_combout\,
	combout => \Banco_Regis|registers~705feeder_combout\);

-- Location: FF_X77_Y63_N9
\Banco_Regis|registers~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~705feeder_combout\,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~705_q\);

-- Location: LCCOMB_X77_Y64_N10
\Banco_Regis|registers~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1246_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~705_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~577_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~577_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~705_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1246_combout\);

-- Location: FF_X77_Y64_N21
\Banco_Regis|registers~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~961_q\);

-- Location: FF_X77_Y64_N17
\Banco_Regis|registers~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~833_q\);

-- Location: LCCOMB_X77_Y64_N16
\Banco_Regis|registers~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1247_combout\ = (\Banco_Regis|registers~1246_combout\ & ((\Banco_Regis|registers~961_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Banco_Regis|registers~1246_combout\ & 
-- (((\Banco_Regis|registers~833_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1246_combout\,
	datab => \Banco_Regis|registers~961_q\,
	datac => \Banco_Regis|registers~833_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1247_combout\);

-- Location: FF_X80_Y61_N23
\Banco_Regis|registers~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1025_q\);

-- Location: FF_X80_Y61_N13
\Banco_Regis|registers~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~897_q\);

-- Location: FF_X79_Y61_N7
\Banco_Regis|registers~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~641_q\);

-- Location: FF_X79_Y61_N21
\Banco_Regis|registers~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[27]~6_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~769_q\);

-- Location: LCCOMB_X79_Y61_N20
\Banco_Regis|registers~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1244_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~769_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~641_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~641_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~769_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1244_combout\);

-- Location: LCCOMB_X80_Y61_N12
\Banco_Regis|registers~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1245_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1244_combout\ & (\Banco_Regis|registers~1025_q\)) # (!\Banco_Regis|registers~1244_combout\ & 
-- ((\Banco_Regis|registers~897_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1025_q\,
	datac => \Banco_Regis|registers~897_q\,
	datad => \Banco_Regis|registers~1244_combout\,
	combout => \Banco_Regis|registers~1245_combout\);

-- Location: LCCOMB_X81_Y67_N20
\Banco_Regis|registers~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1248_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1245_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1247_combout\,
	datad => \Banco_Regis|registers~1245_combout\,
	combout => \Banco_Regis|registers~1248_combout\);

-- Location: LCCOMB_X82_Y67_N0
\Banco_Regis|registers~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1251_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1248_combout\ & (\Banco_Regis|registers~1250_combout\)) # (!\Banco_Regis|registers~1248_combout\ & 
-- ((\Banco_Regis|registers~1243_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~1250_combout\,
	datac => \Banco_Regis|registers~1243_combout\,
	datad => \Banco_Regis|registers~1248_combout\,
	combout => \Banco_Regis|registers~1251_combout\);

-- Location: LCCOMB_X82_Y67_N18
\Banco_Regis|DadoLidoReg2[27]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[27]~6_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1251_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & (\Banco_Regis|registers~1261_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1261_combout\,
	datad => \Banco_Regis|registers~1251_combout\,
	combout => \Banco_Regis|DadoLidoReg2[27]~6_combout\);

-- Location: FF_X82_Y67_N19
\Registrador_pipeline2|DOUT[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(69));

-- Location: FF_X81_Y71_N19
\Registrador_pipeline3|DOUT[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline2|DOUT\(69),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(32));

-- Location: LCCOMB_X76_Y71_N18
\Mem_dados|Memoria~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~49_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(64) & ((\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0_bypass\(63))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a26\))))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(64) & (\Mem_dados|Memoria_rtl_0_bypass\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(63),
	datab => \Mem_dados|Memoria_rtl_0_bypass\(64),
	datac => \Mem_dados|Memoria~41_combout\,
	datad => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a26\,
	combout => \Mem_dados|Memoria~49_combout\);

-- Location: FF_X76_Y71_N19
\Registrador_pipeline4|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~49_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(63));

-- Location: FF_X88_Y71_N31
\Registrador_pipeline3|DOUT[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[31]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(68));

-- Location: FF_X87_Y70_N17
\Registrador_pipeline4|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(68),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(31));

-- Location: LCCOMB_X75_Y68_N8
\muxDepoisULA|X[26]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[26]~7_combout\ = (\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(63))) # (!\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(63),
	datac => \Registrador_pipeline4|DOUT\(69),
	datad => \Registrador_pipeline4|DOUT\(31),
	combout => \muxDepoisULA|X[26]~7_combout\);

-- Location: FF_X81_Y64_N5
\Banco_Regis|registers~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~480_q\);

-- Location: FF_X75_Y68_N9
\Banco_Regis|registers~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxDepoisULA|X[26]~7_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~544_q\);

-- Location: FF_X77_Y68_N11
\Banco_Regis|registers~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~448_q\);

-- Location: FF_X77_Y68_N25
\Banco_Regis|registers~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~512_q\);

-- Location: LCCOMB_X77_Y68_N24
\Banco_Regis|registers~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1279_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~512_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~448_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~448_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~512_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1279_combout\);

-- Location: LCCOMB_X83_Y68_N0
\Banco_Regis|registers~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1280_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1279_combout\ & ((\Banco_Regis|registers~544_q\))) # (!\Banco_Regis|registers~1279_combout\ & 
-- (\Banco_Regis|registers~480_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~480_q\,
	datac => \Banco_Regis|registers~544_q\,
	datad => \Banco_Regis|registers~1279_combout\,
	combout => \Banco_Regis|registers~1280_combout\);

-- Location: FF_X86_Y62_N25
\Banco_Regis|registers~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~384_q\);

-- Location: FF_X87_Y62_N31
\Banco_Regis|registers~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~416_q\);

-- Location: FF_X86_Y62_N19
\Banco_Regis|registers~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~320_q\);

-- Location: FF_X87_Y62_N5
\Banco_Regis|registers~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~352_q\);

-- Location: LCCOMB_X87_Y62_N4
\Banco_Regis|registers~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1272_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~352_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~320_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~320_q\,
	datac => \Banco_Regis|registers~352_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1272_combout\);

-- Location: LCCOMB_X87_Y62_N30
\Banco_Regis|registers~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1273_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1272_combout\ & ((\Banco_Regis|registers~416_q\))) # (!\Banco_Regis|registers~1272_combout\ & 
-- (\Banco_Regis|registers~384_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~384_q\,
	datac => \Banco_Regis|registers~416_q\,
	datad => \Banco_Regis|registers~1272_combout\,
	combout => \Banco_Regis|registers~1273_combout\);

-- Location: FF_X85_Y65_N15
\Banco_Regis|registers~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~288_q\);

-- Location: FF_X85_Y65_N29
\Banco_Regis|registers~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~224_q\);

-- Location: FF_X83_Y65_N25
\Banco_Regis|registers~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~192_q\);

-- Location: FF_X84_Y65_N3
\Banco_Regis|registers~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~256_q\);

-- Location: LCCOMB_X84_Y65_N2
\Banco_Regis|registers~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1274_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~256_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~192_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~192_q\,
	datac => \Banco_Regis|registers~256_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1274_combout\);

-- Location: LCCOMB_X85_Y65_N28
\Banco_Regis|registers~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1275_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1274_combout\ & (\Banco_Regis|registers~288_q\)) # (!\Banco_Regis|registers~1274_combout\ & 
-- ((\Banco_Regis|registers~224_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~288_q\,
	datac => \Banco_Regis|registers~224_q\,
	datad => \Banco_Regis|registers~1274_combout\,
	combout => \Banco_Regis|registers~1275_combout\);

-- Location: LCCOMB_X85_Y64_N14
\Banco_Regis|registers~128feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~128feeder_combout\ = \muxDepoisULA|X[26]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[26]~7_combout\,
	combout => \Banco_Regis|registers~128feeder_combout\);

-- Location: FF_X85_Y64_N15
\Banco_Regis|registers~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~128feeder_combout\,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~128_q\);

-- Location: FF_X86_Y64_N29
\Banco_Regis|registers~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~160_q\);

-- Location: LCCOMB_X83_Y65_N26
\Banco_Regis|registers~64feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~64feeder_combout\ = \muxDepoisULA|X[26]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[26]~7_combout\,
	combout => \Banco_Regis|registers~64feeder_combout\);

-- Location: FF_X83_Y65_N27
\Banco_Regis|registers~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~64feeder_combout\,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~64_q\);

-- Location: FF_X86_Y64_N27
\Banco_Regis|registers~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~96_q\);

-- Location: LCCOMB_X86_Y64_N26
\Banco_Regis|registers~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1276_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~96_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~64_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~64_q\,
	datac => \Banco_Regis|registers~96_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1276_combout\);

-- Location: LCCOMB_X86_Y64_N2
\Banco_Regis|registers~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1277_combout\ = (\Banco_Regis|registers~1276_combout\ & (((\Banco_Regis|registers~160_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1276_combout\ & 
-- (\Banco_Regis|registers~128_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~128_q\,
	datab => \Banco_Regis|registers~160_q\,
	datac => \Banco_Regis|registers~1276_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1277_combout\);

-- Location: LCCOMB_X85_Y68_N10
\Banco_Regis|registers~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1278_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~1275_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1275_combout\,
	datad => \Banco_Regis|registers~1277_combout\,
	combout => \Banco_Regis|registers~1278_combout\);

-- Location: LCCOMB_X83_Y68_N2
\Banco_Regis|registers~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1281_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1278_combout\ & (\Banco_Regis|registers~1280_combout\)) # (!\Banco_Regis|registers~1278_combout\ & 
-- ((\Banco_Regis|registers~1273_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1280_combout\,
	datac => \Banco_Regis|registers~1273_combout\,
	datad => \Banco_Regis|registers~1278_combout\,
	combout => \Banco_Regis|registers~1281_combout\);

-- Location: FF_X86_Y63_N13
\Banco_Regis|registers~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~768_q\);

-- Location: FF_X86_Y63_N23
\Banco_Regis|registers~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~640_q\);

-- Location: FF_X85_Y63_N9
\Banco_Regis|registers~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~896_q\);

-- Location: LCCOMB_X85_Y63_N8
\Banco_Regis|registers~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1262_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~896_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~640_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~640_q\,
	datac => \Banco_Regis|registers~896_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1262_combout\);

-- Location: FF_X85_Y63_N23
\Banco_Regis|registers~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1024_q\);

-- Location: LCCOMB_X85_Y63_N22
\Banco_Regis|registers~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1263_combout\ = (\Banco_Regis|registers~1262_combout\ & (((\Banco_Regis|registers~1024_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1262_combout\ & 
-- (\Banco_Regis|registers~768_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~768_q\,
	datab => \Banco_Regis|registers~1262_combout\,
	datac => \Banco_Regis|registers~1024_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1263_combout\);

-- Location: FF_X75_Y66_N21
\Banco_Regis|registers~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~928_q\);

-- Location: FF_X75_Y66_N23
\Banco_Regis|registers~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1056_q\);

-- Location: FF_X74_Y66_N25
\Banco_Regis|registers~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~800_q\);

-- Location: FF_X74_Y66_N19
\Banco_Regis|registers~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~672_q\);

-- Location: LCCOMB_X74_Y66_N24
\Banco_Regis|registers~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1269_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~800_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~672_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~800_q\,
	datad => \Banco_Regis|registers~672_q\,
	combout => \Banco_Regis|registers~1269_combout\);

-- Location: LCCOMB_X75_Y66_N22
\Banco_Regis|registers~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1270_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1269_combout\ & ((\Banco_Regis|registers~1056_q\))) # (!\Banco_Regis|registers~1269_combout\ & 
-- (\Banco_Regis|registers~928_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~928_q\,
	datac => \Banco_Regis|registers~1056_q\,
	datad => \Banco_Regis|registers~1269_combout\,
	combout => \Banco_Regis|registers~1270_combout\);

-- Location: FF_X77_Y65_N15
\Banco_Regis|registers~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~960_q\);

-- Location: FF_X77_Y65_N5
\Banco_Regis|registers~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~704_q\);

-- Location: LCCOMB_X76_Y65_N4
\Banco_Regis|registers~832feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~832feeder_combout\ = \muxDepoisULA|X[26]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[26]~7_combout\,
	combout => \Banco_Regis|registers~832feeder_combout\);

-- Location: FF_X76_Y65_N5
\Banco_Regis|registers~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~832feeder_combout\,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~832_q\);

-- Location: FF_X76_Y65_N3
\Banco_Regis|registers~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~576_q\);

-- Location: LCCOMB_X76_Y65_N2
\Banco_Regis|registers~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1266_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~832_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~576_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~832_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~576_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1266_combout\);

-- Location: LCCOMB_X77_Y65_N4
\Banco_Regis|registers~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1267_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1266_combout\ & (\Banco_Regis|registers~960_q\)) # (!\Banco_Regis|registers~1266_combout\ & 
-- ((\Banco_Regis|registers~704_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~960_q\,
	datac => \Banco_Regis|registers~704_q\,
	datad => \Banco_Regis|registers~1266_combout\,
	combout => \Banco_Regis|registers~1267_combout\);

-- Location: FF_X86_Y67_N23
\Banco_Regis|registers~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~992_q\);

-- Location: FF_X86_Y67_N1
\Banco_Regis|registers~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~864_q\);

-- Location: FF_X87_Y67_N23
\Banco_Regis|registers~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~608_q\);

-- Location: FF_X87_Y67_N5
\Banco_Regis|registers~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[26]~7_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~736_q\);

-- Location: LCCOMB_X87_Y67_N4
\Banco_Regis|registers~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1264_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~736_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~608_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~608_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~736_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1264_combout\);

-- Location: LCCOMB_X86_Y67_N0
\Banco_Regis|registers~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1265_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1264_combout\ & (\Banco_Regis|registers~992_q\)) # (!\Banco_Regis|registers~1264_combout\ & 
-- ((\Banco_Regis|registers~864_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~992_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~864_q\,
	datad => \Banco_Regis|registers~1264_combout\,
	combout => \Banco_Regis|registers~1265_combout\);

-- Location: LCCOMB_X84_Y68_N4
\Banco_Regis|registers~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1268_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # (\Banco_Regis|registers~1265_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~1267_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~1267_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datad => \Banco_Regis|registers~1265_combout\,
	combout => \Banco_Regis|registers~1268_combout\);

-- Location: LCCOMB_X83_Y68_N12
\Banco_Regis|registers~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1271_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1268_combout\ & ((\Banco_Regis|registers~1270_combout\))) # (!\Banco_Regis|registers~1268_combout\ & 
-- (\Banco_Regis|registers~1263_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~1263_combout\,
	datac => \Banco_Regis|registers~1270_combout\,
	datad => \Banco_Regis|registers~1268_combout\,
	combout => \Banco_Regis|registers~1271_combout\);

-- Location: LCCOMB_X83_Y68_N8
\Banco_Regis|DadoLidoReg2[26]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[26]~7_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1271_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (\Banco_Regis|registers~1281_combout\ & (!\Banco_Regis|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|registers~1281_combout\,
	datac => \Banco_Regis|Equal1~0_combout\,
	datad => \Banco_Regis|registers~1271_combout\,
	combout => \Banco_Regis|DadoLidoReg2[26]~7_combout\);

-- Location: FF_X83_Y68_N9
\Registrador_pipeline2|DOUT[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[26]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(68));

-- Location: FF_X83_Y68_N25
\Registrador_pipeline3|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline2|DOUT\(68),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(31));

-- Location: LCCOMB_X79_Y71_N4
\Mem_dados|Memoria_rtl_0_bypass[72]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[72]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[72]~feeder_combout\);

-- Location: FF_X79_Y71_N5
\Mem_dados|Memoria_rtl_0_bypass[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[72]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(72));

-- Location: LCCOMB_X79_Y71_N6
\Mem_dados|Memoria_rtl_0_bypass[71]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[71]~feeder_combout\ = \Registrador_pipeline3|DOUT\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline3|DOUT\(35),
	combout => \Mem_dados|Memoria_rtl_0_bypass[71]~feeder_combout\);

-- Location: FF_X79_Y71_N7
\Mem_dados|Memoria_rtl_0_bypass[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[71]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(71));

-- Location: LCCOMB_X79_Y71_N30
\Mem_dados|Memoria~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~45_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(72) & ((\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(71)))) # (!\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a30\)))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(72) & (((\Mem_dados|Memoria_rtl_0_bypass\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a30\,
	datab => \Mem_dados|Memoria_rtl_0_bypass\(72),
	datac => \Mem_dados|Memoria~41_combout\,
	datad => \Mem_dados|Memoria_rtl_0_bypass\(71),
	combout => \Mem_dados|Memoria~45_combout\);

-- Location: FF_X79_Y71_N31
\Registrador_pipeline4|DOUT[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~45_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(67));

-- Location: FF_X80_Y71_N3
\Registrador_pipeline3|DOUT[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[72]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(72));

-- Location: LCCOMB_X79_Y70_N24
\Registrador_pipeline4|DOUT[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[35]~feeder_combout\ = \Registrador_pipeline3|DOUT\(72)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(72),
	combout => \Registrador_pipeline4|DOUT[35]~feeder_combout\);

-- Location: FF_X79_Y70_N25
\Registrador_pipeline4|DOUT[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(35));

-- Location: LCCOMB_X79_Y70_N30
\muxDepoisULA|X[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[30]~3_combout\ = (\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(67))) # (!\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(69),
	datac => \Registrador_pipeline4|DOUT\(67),
	datad => \Registrador_pipeline4|DOUT\(35),
	combout => \muxDepoisULA|X[30]~3_combout\);

-- Location: FF_X85_Y63_N25
\Banco_Regis|registers~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[30]~3_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~900_q\);

-- Location: LCCOMB_X86_Y63_N30
\Banco_Regis|registers~1762\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1762_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~900_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~644_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~900_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~644_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1762_combout\);

-- Location: LCCOMB_X86_Y63_N16
\Banco_Regis|registers~1763\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1763_combout\ = (\Banco_Regis|registers~1762_combout\ & (((\Banco_Regis|registers~1028_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))) # (!\Banco_Regis|registers~1762_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~772_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1762_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~772_q\,
	datad => \Banco_Regis|registers~1028_q\,
	combout => \Banco_Regis|registers~1763_combout\);

-- Location: LCCOMB_X74_Y66_N2
\Banco_Regis|registers~1769\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1769_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~804_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~676_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~804_q\,
	datac => \Banco_Regis|registers~676_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1769_combout\);

-- Location: LCCOMB_X85_Y64_N26
\Banco_Regis|registers~1770\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1770_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1769_combout\ & (\Banco_Regis|registers~1060_q\)) # (!\Banco_Regis|registers~1769_combout\ & 
-- ((\Banco_Regis|registers~932_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1769_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~1060_q\,
	datac => \Banco_Regis|registers~932_q\,
	datad => \Banco_Regis|registers~1769_combout\,
	combout => \Banco_Regis|registers~1770_combout\);

-- Location: LCCOMB_X74_Y65_N14
\Banco_Regis|registers~1766\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1766_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~836_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~580_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~836_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Banco_Regis|registers~580_q\,
	combout => \Banco_Regis|registers~1766_combout\);

-- Location: LCCOMB_X74_Y65_N4
\Banco_Regis|registers~1767\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1767_combout\ = (\Banco_Regis|registers~1766_combout\ & (((\Banco_Regis|registers~964_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~1766_combout\ & 
-- (\Banco_Regis|registers~708_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~708_q\,
	datab => \Banco_Regis|registers~1766_combout\,
	datac => \Banco_Regis|registers~964_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1767_combout\);

-- Location: LCCOMB_X87_Y67_N6
\Banco_Regis|registers~1764\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1764_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~740_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~612_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~740_q\,
	datac => \Banco_Regis|registers~612_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1764_combout\);

-- Location: LCCOMB_X86_Y67_N6
\Banco_Regis|registers~1765\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1765_combout\ = (\Banco_Regis|registers~1764_combout\ & (((\Banco_Regis|registers~996_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Banco_Regis|registers~1764_combout\ & 
-- (\Banco_Regis|registers~868_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1764_combout\,
	datab => \Banco_Regis|registers~868_q\,
	datac => \Banco_Regis|registers~996_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1765_combout\);

-- Location: LCCOMB_X85_Y64_N16
\Banco_Regis|registers~1768\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1768_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1765_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~1767_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1767_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datad => \Banco_Regis|registers~1765_combout\,
	combout => \Banco_Regis|registers~1768_combout\);

-- Location: LCCOMB_X85_Y64_N8
\Banco_Regis|registers~1771\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1771_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1768_combout\ & ((\Banco_Regis|registers~1770_combout\))) # (!\Banco_Regis|registers~1768_combout\ & 
-- (\Banco_Regis|registers~1763_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1768_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1763_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~1770_combout\,
	datad => \Banco_Regis|registers~1768_combout\,
	combout => \Banco_Regis|registers~1771_combout\);

-- Location: LCCOMB_X83_Y63_N14
\Banco_Regis|registers~1772\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1772_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~356_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~324_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~324_q\,
	datac => \Banco_Regis|registers~356_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1772_combout\);

-- Location: LCCOMB_X84_Y63_N26
\Banco_Regis|registers~1773\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1773_combout\ = (\Banco_Regis|registers~1772_combout\ & ((\Banco_Regis|registers~420_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Banco_Regis|registers~1772_combout\ & 
-- (((\Banco_Regis|registers~388_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1772_combout\,
	datab => \Banco_Regis|registers~420_q\,
	datac => \Banco_Regis|registers~388_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1773_combout\);

-- Location: LCCOMB_X82_Y61_N14
\Banco_Regis|registers~1776\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1776_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~100_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~68_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~100_q\,
	datac => \Banco_Regis|registers~68_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1776_combout\);

-- Location: LCCOMB_X85_Y64_N10
\Banco_Regis|registers~1777\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1777_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1776_combout\ & ((\Banco_Regis|registers~164_q\))) # (!\Banco_Regis|registers~1776_combout\ & 
-- (\Banco_Regis|registers~132_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1776_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~132_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~164_q\,
	datad => \Banco_Regis|registers~1776_combout\,
	combout => \Banco_Regis|registers~1777_combout\);

-- Location: LCCOMB_X84_Y65_N14
\Banco_Regis|registers~1774\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1774_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~260_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~196_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~260_q\,
	datac => \Banco_Regis|registers~196_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1774_combout\);

-- Location: LCCOMB_X85_Y65_N10
\Banco_Regis|registers~1775\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1775_combout\ = (\Banco_Regis|registers~1774_combout\ & (((\Banco_Regis|registers~292_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Banco_Regis|registers~1774_combout\ & 
-- (\Banco_Regis|registers~228_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1774_combout\,
	datab => \Banco_Regis|registers~228_q\,
	datac => \Banco_Regis|registers~292_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1775_combout\);

-- Location: LCCOMB_X85_Y64_N6
\Banco_Regis|registers~1778\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1778_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1775_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~1777_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1777_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datad => \Banco_Regis|registers~1775_combout\,
	combout => \Banco_Regis|registers~1778_combout\);

-- Location: LCCOMB_X77_Y68_N22
\Banco_Regis|registers~1779\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1779_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~516_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~452_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~516_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~452_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1779_combout\);

-- Location: LCCOMB_X76_Y68_N28
\Banco_Regis|registers~1780\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1780_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1779_combout\ & (\Banco_Regis|registers~548_q\)) # (!\Banco_Regis|registers~1779_combout\ & 
-- ((\Banco_Regis|registers~484_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1779_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~548_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~484_q\,
	datad => \Banco_Regis|registers~1779_combout\,
	combout => \Banco_Regis|registers~1780_combout\);

-- Location: LCCOMB_X84_Y63_N20
\Banco_Regis|registers~1781\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1781_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1778_combout\ & ((\Banco_Regis|registers~1780_combout\))) # (!\Banco_Regis|registers~1778_combout\ & 
-- (\Banco_Regis|registers~1773_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1778_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1773_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~1778_combout\,
	datad => \Banco_Regis|registers~1780_combout\,
	combout => \Banco_Regis|registers~1781_combout\);

-- Location: LCCOMB_X84_Y64_N22
\Banco_Regis|DadoLidoReg1[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[30]~3_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~1771_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~1781_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal0~0_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datac => \Banco_Regis|registers~1771_combout\,
	datad => \Banco_Regis|registers~1781_combout\,
	combout => \Banco_Regis|DadoLidoReg1[30]~3_combout\);

-- Location: FF_X84_Y64_N23
\Registrador_pipeline2|DOUT[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(104));

-- Location: LCCOMB_X83_Y70_N2
\muxAntesULA|X[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[30]~2_combout\ = (\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(41)))) # (!\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(72)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(72),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[30]~2_combout\);

-- Location: LCCOMB_X84_Y69_N10
\muxAntesULA|X[29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[29]~3_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(41))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(41),
	datac => \Registrador_pipeline2|DOUT\(71),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[29]~3_combout\);

-- Location: LCCOMB_X81_Y70_N12
\muxAntesULA|X[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[28]~4_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(41))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline2|DOUT\(138),
	datac => \Registrador_pipeline2|DOUT\(41),
	datad => \Registrador_pipeline2|DOUT\(70),
	combout => \muxAntesULA|X[28]~4_combout\);

-- Location: LCCOMB_X81_Y70_N10
\muxAntesULA|X[27]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[27]~5_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(41))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline2|DOUT\(138),
	datac => \Registrador_pipeline2|DOUT\(41),
	datad => \Registrador_pipeline2|DOUT\(69),
	combout => \muxAntesULA|X[27]~5_combout\);

-- Location: LCCOMB_X83_Y68_N26
\muxAntesULA|X[26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[26]~6_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(41))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline2|DOUT\(41),
	datac => \Registrador_pipeline2|DOUT\(68),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[26]~6_combout\);

-- Location: LCCOMB_X83_Y70_N16
\muxAntesULA|X[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[25]~7_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(41))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(138),
	datac => \Registrador_pipeline2|DOUT\(41),
	datad => \Registrador_pipeline2|DOUT\(67),
	combout => \muxAntesULA|X[25]~7_combout\);

-- Location: LCCOMB_X83_Y69_N22
\muxAntesULA|X[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[23]~9_combout\ = (\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(41)))) # (!\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(65)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(65),
	datac => \Registrador_pipeline2|DOUT\(41),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[23]~9_combout\);

-- Location: LCCOMB_X83_Y70_N20
\muxAntesULA|X[21]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[21]~11_combout\ = (\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(41)))) # (!\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(63),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[21]~11_combout\);

-- Location: LCCOMB_X81_Y70_N20
\muxAntesULA|X[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[20]~12_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(41))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(41),
	datac => \Registrador_pipeline2|DOUT\(138),
	datad => \Registrador_pipeline2|DOUT\(62),
	combout => \muxAntesULA|X[20]~12_combout\);

-- Location: LCCOMB_X83_Y70_N30
\muxAntesULA|X[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[19]~13_combout\ = (\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(41)))) # (!\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(61),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[19]~13_combout\);

-- Location: LCCOMB_X83_Y70_N28
\muxAntesULA|X[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[18]~14_combout\ = (\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(41)))) # (!\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(138),
	datac => \Registrador_pipeline2|DOUT\(60),
	datad => \Registrador_pipeline2|DOUT\(41),
	combout => \muxAntesULA|X[18]~14_combout\);

-- Location: LCCOMB_X83_Y70_N24
\muxAntesULA|X[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[17]~15_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(41))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline2|DOUT\(41),
	datac => \Registrador_pipeline2|DOUT\(59),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[17]~15_combout\);

-- Location: LCCOMB_X83_Y70_N0
\muxAntesULA|X[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[15]~17_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(41))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(138),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => \Registrador_pipeline2|DOUT\(57),
	combout => \muxAntesULA|X[15]~17_combout\);

-- Location: LCCOMB_X83_Y69_N26
\muxAntesULA|X[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[14]~18_combout\ = (\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(24)))) # (!\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline2|DOUT\(56),
	datac => \Registrador_pipeline2|DOUT\(24),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[14]~18_combout\);

-- Location: LCCOMB_X81_Y71_N0
\muxAntesULA|X[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[13]~19_combout\ = (\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(23)))) # (!\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(55),
	datab => \Registrador_pipeline2|DOUT\(23),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[13]~19_combout\);

-- Location: LCCOMB_X85_Y69_N14
\muxAntesULA|X[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[12]~20_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(22))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(22),
	datac => \Registrador_pipeline2|DOUT\(138),
	datad => \Registrador_pipeline2|DOUT\(54),
	combout => \muxAntesULA|X[12]~20_combout\);

-- Location: LCCOMB_X83_Y70_N10
\muxAntesULA|X[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[11]~21_combout\ = (\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(21)))) # (!\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(53),
	datab => \Registrador_pipeline2|DOUT\(21),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[11]~21_combout\);

-- Location: LCCOMB_X83_Y69_N4
\Registrador_pipeline2|DOUT[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline2|DOUT[20]~feeder_combout\ = \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a10\,
	combout => \Registrador_pipeline2|DOUT[20]~feeder_combout\);

-- Location: FF_X83_Y69_N5
\Registrador_pipeline2|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline2|DOUT[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(20));

-- Location: LCCOMB_X83_Y69_N28
\muxAntesULA|X[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[10]~22_combout\ = (\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(20)))) # (!\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(52),
	datac => \Registrador_pipeline2|DOUT\(20),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[10]~22_combout\);

-- Location: LCCOMB_X83_Y68_N14
\Registrador_pipeline2|DOUT[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline2|DOUT[19]~feeder_combout\ = \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a9\,
	combout => \Registrador_pipeline2|DOUT[19]~feeder_combout\);

-- Location: FF_X83_Y68_N15
\Registrador_pipeline2|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline2|DOUT[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(19));

-- Location: LCCOMB_X83_Y68_N24
\muxAntesULA|X[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[9]~23_combout\ = (\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(19)))) # (!\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(51),
	datab => \Registrador_pipeline2|DOUT\(19),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[9]~23_combout\);

-- Location: LCCOMB_X83_Y67_N22
\Registrador_pipeline2|DOUT[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline2|DOUT[17]~feeder_combout\ = \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a7\,
	combout => \Registrador_pipeline2|DOUT[17]~feeder_combout\);

-- Location: FF_X83_Y67_N23
\Registrador_pipeline2|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline2|DOUT[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(17));

-- Location: LCCOMB_X83_Y67_N12
\muxAntesULA|X[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[7]~25_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(17))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(17),
	datac => \Registrador_pipeline2|DOUT\(49),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[7]~25_combout\);

-- Location: LCCOMB_X84_Y68_N20
\muxAntesULA|X[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[5]~27_combout\ = (\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(15)))) # (!\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(47),
	datac => \Registrador_pipeline2|DOUT\(138),
	datad => \Registrador_pipeline2|DOUT\(15),
	combout => \muxAntesULA|X[5]~27_combout\);

-- Location: LCCOMB_X83_Y71_N12
\muxAntesULA|X[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[4]~28_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(14))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(14),
	datab => \Registrador_pipeline2|DOUT\(138),
	datad => \Registrador_pipeline2|DOUT\(46),
	combout => \muxAntesULA|X[4]~28_combout\);

-- Location: LCCOMB_X83_Y71_N10
\muxAntesULA|X[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[3]~29_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(13))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline2|DOUT\(138),
	datac => \Registrador_pipeline2|DOUT\(13),
	datad => \Registrador_pipeline2|DOUT\(45),
	combout => \muxAntesULA|X[3]~29_combout\);

-- Location: LCCOMB_X83_Y71_N26
\muxAntesULA|X[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[2]~30_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(12))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(138),
	datab => \Registrador_pipeline2|DOUT\(12),
	datad => \Registrador_pipeline2|DOUT\(44),
	combout => \muxAntesULA|X[2]~30_combout\);

-- Location: LCCOMB_X83_Y71_N14
\muxAntesULA|X[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[1]~0_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(11))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(11),
	datac => \Registrador_pipeline2|DOUT\(138),
	datad => \Registrador_pipeline2|DOUT\(43),
	combout => \muxAntesULA|X[1]~0_combout\);

-- Location: LCCOMB_X83_Y71_N16
\ALU|Bnot|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~0_combout\ = \UC_ULA|ULActrl[2]~4_combout\ $ (((\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(10)))) # (!\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(42),
	datab => \Registrador_pipeline2|DOUT\(10),
	datac => \Registrador_pipeline2|DOUT\(138),
	datad => \UC_ULA|ULActrl[2]~4_combout\,
	combout => \ALU|Bnot|Add0~0_combout\);

-- Location: LCCOMB_X84_Y71_N0
\ALU|Bnot|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~1_combout\ = (\ALU|Bnot|Add0~0_combout\ & (\UC_ULA|ULActrl[2]~4_combout\ $ (VCC))) # (!\ALU|Bnot|Add0~0_combout\ & (\UC_ULA|ULActrl[2]~4_combout\ & VCC))
-- \ALU|Bnot|Add0~2\ = CARRY((\ALU|Bnot|Add0~0_combout\ & \UC_ULA|ULActrl[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~0_combout\,
	datab => \UC_ULA|ULActrl[2]~4_combout\,
	datad => VCC,
	combout => \ALU|Bnot|Add0~1_combout\,
	cout => \ALU|Bnot|Add0~2\);

-- Location: LCCOMB_X84_Y71_N2
\ALU|Bnot|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~3_combout\ = (\ALU|Bnot|Add0~2\ & (\muxAntesULA|X[1]~0_combout\ $ ((!\UC_ULA|ULActrl[2]~4_combout\)))) # (!\ALU|Bnot|Add0~2\ & ((\muxAntesULA|X[1]~0_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\)) # (GND)))
-- \ALU|Bnot|Add0~4\ = CARRY((\muxAntesULA|X[1]~0_combout\ $ (!\UC_ULA|ULActrl[2]~4_combout\)) # (!\ALU|Bnot|Add0~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[1]~0_combout\,
	datab => \UC_ULA|ULActrl[2]~4_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~2\,
	combout => \ALU|Bnot|Add0~3_combout\,
	cout => \ALU|Bnot|Add0~4\);

-- Location: LCCOMB_X84_Y71_N4
\ALU|Bnot|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~5_combout\ = (\ALU|Bnot|Add0~4\ & ((\muxAntesULA|X[2]~30_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\)))) # (!\ALU|Bnot|Add0~4\ & (\muxAntesULA|X[2]~30_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~6\ = CARRY((!\ALU|Bnot|Add0~4\ & (\muxAntesULA|X[2]~30_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[2]~30_combout\,
	datab => \UC_ULA|ULActrl[2]~4_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~4\,
	combout => \ALU|Bnot|Add0~5_combout\,
	cout => \ALU|Bnot|Add0~6\);

-- Location: LCCOMB_X84_Y71_N6
\ALU|Bnot|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~7_combout\ = (\ALU|Bnot|Add0~6\ & (\muxAntesULA|X[3]~29_combout\ $ ((!\UC_ULA|ULActrl[2]~4_combout\)))) # (!\ALU|Bnot|Add0~6\ & ((\muxAntesULA|X[3]~29_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\)) # (GND)))
-- \ALU|Bnot|Add0~8\ = CARRY((\muxAntesULA|X[3]~29_combout\ $ (!\UC_ULA|ULActrl[2]~4_combout\)) # (!\ALU|Bnot|Add0~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[3]~29_combout\,
	datab => \UC_ULA|ULActrl[2]~4_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~6\,
	combout => \ALU|Bnot|Add0~7_combout\,
	cout => \ALU|Bnot|Add0~8\);

-- Location: LCCOMB_X84_Y71_N8
\ALU|Bnot|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~9_combout\ = (\ALU|Bnot|Add0~8\ & ((\muxAntesULA|X[4]~28_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\)))) # (!\ALU|Bnot|Add0~8\ & (\muxAntesULA|X[4]~28_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~10\ = CARRY((!\ALU|Bnot|Add0~8\ & (\muxAntesULA|X[4]~28_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[4]~28_combout\,
	datab => \UC_ULA|ULActrl[2]~4_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~8\,
	combout => \ALU|Bnot|Add0~9_combout\,
	cout => \ALU|Bnot|Add0~10\);

-- Location: LCCOMB_X84_Y71_N10
\ALU|Bnot|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~11_combout\ = (\ALU|Bnot|Add0~10\ & (\muxAntesULA|X[5]~27_combout\ $ ((!\UC_ULA|ULActrl[2]~4_combout\)))) # (!\ALU|Bnot|Add0~10\ & ((\muxAntesULA|X[5]~27_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\)) # (GND)))
-- \ALU|Bnot|Add0~12\ = CARRY((\muxAntesULA|X[5]~27_combout\ $ (!\UC_ULA|ULActrl[2]~4_combout\)) # (!\ALU|Bnot|Add0~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[5]~27_combout\,
	datab => \UC_ULA|ULActrl[2]~4_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~10\,
	combout => \ALU|Bnot|Add0~11_combout\,
	cout => \ALU|Bnot|Add0~12\);

-- Location: LCCOMB_X84_Y71_N12
\ALU|Bnot|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~13_combout\ = (\ALU|Bnot|Add0~12\ & ((\muxAntesULA|X[6]~26_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\)))) # (!\ALU|Bnot|Add0~12\ & (\muxAntesULA|X[6]~26_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~14\ = CARRY((!\ALU|Bnot|Add0~12\ & (\muxAntesULA|X[6]~26_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[6]~26_combout\,
	datab => \UC_ULA|ULActrl[2]~4_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~12\,
	combout => \ALU|Bnot|Add0~13_combout\,
	cout => \ALU|Bnot|Add0~14\);

-- Location: LCCOMB_X84_Y71_N14
\ALU|Bnot|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~15_combout\ = (\ALU|Bnot|Add0~14\ & (\UC_ULA|ULActrl[2]~4_combout\ $ ((!\muxAntesULA|X[7]~25_combout\)))) # (!\ALU|Bnot|Add0~14\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[7]~25_combout\)) # (GND)))
-- \ALU|Bnot|Add0~16\ = CARRY((\UC_ULA|ULActrl[2]~4_combout\ $ (!\muxAntesULA|X[7]~25_combout\)) # (!\ALU|Bnot|Add0~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[7]~25_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~14\,
	combout => \ALU|Bnot|Add0~15_combout\,
	cout => \ALU|Bnot|Add0~16\);

-- Location: LCCOMB_X84_Y71_N16
\ALU|Bnot|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~17_combout\ = (\ALU|Bnot|Add0~16\ & ((\muxAntesULA|X[8]~24_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\)))) # (!\ALU|Bnot|Add0~16\ & (\muxAntesULA|X[8]~24_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~18\ = CARRY((!\ALU|Bnot|Add0~16\ & (\muxAntesULA|X[8]~24_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[8]~24_combout\,
	datab => \UC_ULA|ULActrl[2]~4_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~16\,
	combout => \ALU|Bnot|Add0~17_combout\,
	cout => \ALU|Bnot|Add0~18\);

-- Location: LCCOMB_X84_Y71_N18
\ALU|Bnot|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~19_combout\ = (\ALU|Bnot|Add0~18\ & (\UC_ULA|ULActrl[2]~4_combout\ $ ((!\muxAntesULA|X[9]~23_combout\)))) # (!\ALU|Bnot|Add0~18\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[9]~23_combout\)) # (GND)))
-- \ALU|Bnot|Add0~20\ = CARRY((\UC_ULA|ULActrl[2]~4_combout\ $ (!\muxAntesULA|X[9]~23_combout\)) # (!\ALU|Bnot|Add0~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[9]~23_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~18\,
	combout => \ALU|Bnot|Add0~19_combout\,
	cout => \ALU|Bnot|Add0~20\);

-- Location: LCCOMB_X84_Y71_N20
\ALU|Bnot|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~21_combout\ = (\ALU|Bnot|Add0~20\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[10]~22_combout\)))) # (!\ALU|Bnot|Add0~20\ & (\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[10]~22_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~22\ = CARRY((!\ALU|Bnot|Add0~20\ & (\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[10]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[10]~22_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~20\,
	combout => \ALU|Bnot|Add0~21_combout\,
	cout => \ALU|Bnot|Add0~22\);

-- Location: LCCOMB_X84_Y71_N22
\ALU|Bnot|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~23_combout\ = (\ALU|Bnot|Add0~22\ & (\UC_ULA|ULActrl[2]~4_combout\ $ ((!\muxAntesULA|X[11]~21_combout\)))) # (!\ALU|Bnot|Add0~22\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[11]~21_combout\)) # (GND)))
-- \ALU|Bnot|Add0~24\ = CARRY((\UC_ULA|ULActrl[2]~4_combout\ $ (!\muxAntesULA|X[11]~21_combout\)) # (!\ALU|Bnot|Add0~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[11]~21_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~22\,
	combout => \ALU|Bnot|Add0~23_combout\,
	cout => \ALU|Bnot|Add0~24\);

-- Location: LCCOMB_X84_Y71_N24
\ALU|Bnot|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~25_combout\ = (\ALU|Bnot|Add0~24\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[12]~20_combout\)))) # (!\ALU|Bnot|Add0~24\ & (\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[12]~20_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~26\ = CARRY((!\ALU|Bnot|Add0~24\ & (\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[12]~20_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~24\,
	combout => \ALU|Bnot|Add0~25_combout\,
	cout => \ALU|Bnot|Add0~26\);

-- Location: LCCOMB_X84_Y71_N26
\ALU|Bnot|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~27_combout\ = (\ALU|Bnot|Add0~26\ & (\UC_ULA|ULActrl[2]~4_combout\ $ ((!\muxAntesULA|X[13]~19_combout\)))) # (!\ALU|Bnot|Add0~26\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[13]~19_combout\)) # (GND)))
-- \ALU|Bnot|Add0~28\ = CARRY((\UC_ULA|ULActrl[2]~4_combout\ $ (!\muxAntesULA|X[13]~19_combout\)) # (!\ALU|Bnot|Add0~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[13]~19_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~26\,
	combout => \ALU|Bnot|Add0~27_combout\,
	cout => \ALU|Bnot|Add0~28\);

-- Location: LCCOMB_X84_Y71_N28
\ALU|Bnot|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~29_combout\ = (\ALU|Bnot|Add0~28\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[14]~18_combout\)))) # (!\ALU|Bnot|Add0~28\ & (\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[14]~18_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~30\ = CARRY((!\ALU|Bnot|Add0~28\ & (\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[14]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[14]~18_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~28\,
	combout => \ALU|Bnot|Add0~29_combout\,
	cout => \ALU|Bnot|Add0~30\);

-- Location: LCCOMB_X84_Y71_N30
\ALU|Bnot|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~31_combout\ = (\ALU|Bnot|Add0~30\ & (\UC_ULA|ULActrl[2]~4_combout\ $ ((!\muxAntesULA|X[15]~17_combout\)))) # (!\ALU|Bnot|Add0~30\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[15]~17_combout\)) # (GND)))
-- \ALU|Bnot|Add0~32\ = CARRY((\UC_ULA|ULActrl[2]~4_combout\ $ (!\muxAntesULA|X[15]~17_combout\)) # (!\ALU|Bnot|Add0~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[15]~17_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~30\,
	combout => \ALU|Bnot|Add0~31_combout\,
	cout => \ALU|Bnot|Add0~32\);

-- Location: LCCOMB_X84_Y70_N0
\ALU|Bnot|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~33_combout\ = (\ALU|Bnot|Add0~32\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[16]~16_combout\)))) # (!\ALU|Bnot|Add0~32\ & (\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[16]~16_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~34\ = CARRY((!\ALU|Bnot|Add0~32\ & (\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[16]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[16]~16_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~32\,
	combout => \ALU|Bnot|Add0~33_combout\,
	cout => \ALU|Bnot|Add0~34\);

-- Location: LCCOMB_X84_Y70_N2
\ALU|Bnot|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~35_combout\ = (\ALU|Bnot|Add0~34\ & (\UC_ULA|ULActrl[2]~4_combout\ $ ((!\muxAntesULA|X[17]~15_combout\)))) # (!\ALU|Bnot|Add0~34\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[17]~15_combout\)) # (GND)))
-- \ALU|Bnot|Add0~36\ = CARRY((\UC_ULA|ULActrl[2]~4_combout\ $ (!\muxAntesULA|X[17]~15_combout\)) # (!\ALU|Bnot|Add0~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[17]~15_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~34\,
	combout => \ALU|Bnot|Add0~35_combout\,
	cout => \ALU|Bnot|Add0~36\);

-- Location: LCCOMB_X84_Y70_N4
\ALU|Bnot|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~37_combout\ = (\ALU|Bnot|Add0~36\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[18]~14_combout\)))) # (!\ALU|Bnot|Add0~36\ & (\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[18]~14_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~38\ = CARRY((!\ALU|Bnot|Add0~36\ & (\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[18]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[18]~14_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~36\,
	combout => \ALU|Bnot|Add0~37_combout\,
	cout => \ALU|Bnot|Add0~38\);

-- Location: LCCOMB_X84_Y70_N6
\ALU|Bnot|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~39_combout\ = (\ALU|Bnot|Add0~38\ & (\UC_ULA|ULActrl[2]~4_combout\ $ ((!\muxAntesULA|X[19]~13_combout\)))) # (!\ALU|Bnot|Add0~38\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[19]~13_combout\)) # (GND)))
-- \ALU|Bnot|Add0~40\ = CARRY((\UC_ULA|ULActrl[2]~4_combout\ $ (!\muxAntesULA|X[19]~13_combout\)) # (!\ALU|Bnot|Add0~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[19]~13_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~38\,
	combout => \ALU|Bnot|Add0~39_combout\,
	cout => \ALU|Bnot|Add0~40\);

-- Location: LCCOMB_X84_Y70_N8
\ALU|Bnot|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~41_combout\ = (\ALU|Bnot|Add0~40\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[20]~12_combout\)))) # (!\ALU|Bnot|Add0~40\ & (\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[20]~12_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~42\ = CARRY((!\ALU|Bnot|Add0~40\ & (\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[20]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[20]~12_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~40\,
	combout => \ALU|Bnot|Add0~41_combout\,
	cout => \ALU|Bnot|Add0~42\);

-- Location: LCCOMB_X84_Y70_N10
\ALU|Bnot|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~43_combout\ = (\ALU|Bnot|Add0~42\ & (\UC_ULA|ULActrl[2]~4_combout\ $ ((!\muxAntesULA|X[21]~11_combout\)))) # (!\ALU|Bnot|Add0~42\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[21]~11_combout\)) # (GND)))
-- \ALU|Bnot|Add0~44\ = CARRY((\UC_ULA|ULActrl[2]~4_combout\ $ (!\muxAntesULA|X[21]~11_combout\)) # (!\ALU|Bnot|Add0~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[21]~11_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~42\,
	combout => \ALU|Bnot|Add0~43_combout\,
	cout => \ALU|Bnot|Add0~44\);

-- Location: LCCOMB_X84_Y70_N12
\ALU|Bnot|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~45_combout\ = (\ALU|Bnot|Add0~44\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[22]~10_combout\)))) # (!\ALU|Bnot|Add0~44\ & (\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[22]~10_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~46\ = CARRY((!\ALU|Bnot|Add0~44\ & (\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[22]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[22]~10_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~44\,
	combout => \ALU|Bnot|Add0~45_combout\,
	cout => \ALU|Bnot|Add0~46\);

-- Location: LCCOMB_X84_Y70_N14
\ALU|Bnot|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~47_combout\ = (\ALU|Bnot|Add0~46\ & (\UC_ULA|ULActrl[2]~4_combout\ $ ((!\muxAntesULA|X[23]~9_combout\)))) # (!\ALU|Bnot|Add0~46\ & ((\UC_ULA|ULActrl[2]~4_combout\ $ (\muxAntesULA|X[23]~9_combout\)) # (GND)))
-- \ALU|Bnot|Add0~48\ = CARRY((\UC_ULA|ULActrl[2]~4_combout\ $ (!\muxAntesULA|X[23]~9_combout\)) # (!\ALU|Bnot|Add0~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[2]~4_combout\,
	datab => \muxAntesULA|X[23]~9_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~46\,
	combout => \ALU|Bnot|Add0~47_combout\,
	cout => \ALU|Bnot|Add0~48\);

-- Location: LCCOMB_X84_Y70_N16
\ALU|Bnot|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~49_combout\ = (\ALU|Bnot|Add0~48\ & ((\muxAntesULA|X[24]~8_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\)))) # (!\ALU|Bnot|Add0~48\ & (\muxAntesULA|X[24]~8_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~50\ = CARRY((!\ALU|Bnot|Add0~48\ & (\muxAntesULA|X[24]~8_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[24]~8_combout\,
	datab => \UC_ULA|ULActrl[2]~4_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~48\,
	combout => \ALU|Bnot|Add0~49_combout\,
	cout => \ALU|Bnot|Add0~50\);

-- Location: LCCOMB_X84_Y70_N18
\ALU|Bnot|Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~51_combout\ = (\ALU|Bnot|Add0~50\ & (\muxAntesULA|X[25]~7_combout\ $ ((!\UC_ULA|ULActrl[2]~4_combout\)))) # (!\ALU|Bnot|Add0~50\ & ((\muxAntesULA|X[25]~7_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\)) # (GND)))
-- \ALU|Bnot|Add0~52\ = CARRY((\muxAntesULA|X[25]~7_combout\ $ (!\UC_ULA|ULActrl[2]~4_combout\)) # (!\ALU|Bnot|Add0~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[25]~7_combout\,
	datab => \UC_ULA|ULActrl[2]~4_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~50\,
	combout => \ALU|Bnot|Add0~51_combout\,
	cout => \ALU|Bnot|Add0~52\);

-- Location: LCCOMB_X84_Y70_N20
\ALU|Bnot|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~53_combout\ = (\ALU|Bnot|Add0~52\ & ((\muxAntesULA|X[26]~6_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\)))) # (!\ALU|Bnot|Add0~52\ & (\muxAntesULA|X[26]~6_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~54\ = CARRY((!\ALU|Bnot|Add0~52\ & (\muxAntesULA|X[26]~6_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[26]~6_combout\,
	datab => \UC_ULA|ULActrl[2]~4_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~52\,
	combout => \ALU|Bnot|Add0~53_combout\,
	cout => \ALU|Bnot|Add0~54\);

-- Location: LCCOMB_X84_Y70_N22
\ALU|Bnot|Add0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~55_combout\ = (\ALU|Bnot|Add0~54\ & (\muxAntesULA|X[27]~5_combout\ $ ((!\UC_ULA|ULActrl[2]~4_combout\)))) # (!\ALU|Bnot|Add0~54\ & ((\muxAntesULA|X[27]~5_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\)) # (GND)))
-- \ALU|Bnot|Add0~56\ = CARRY((\muxAntesULA|X[27]~5_combout\ $ (!\UC_ULA|ULActrl[2]~4_combout\)) # (!\ALU|Bnot|Add0~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[27]~5_combout\,
	datab => \UC_ULA|ULActrl[2]~4_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~54\,
	combout => \ALU|Bnot|Add0~55_combout\,
	cout => \ALU|Bnot|Add0~56\);

-- Location: LCCOMB_X84_Y70_N24
\ALU|Bnot|Add0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~57_combout\ = (\ALU|Bnot|Add0~56\ & ((\muxAntesULA|X[28]~4_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\)))) # (!\ALU|Bnot|Add0~56\ & (\muxAntesULA|X[28]~4_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~58\ = CARRY((!\ALU|Bnot|Add0~56\ & (\muxAntesULA|X[28]~4_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[28]~4_combout\,
	datab => \UC_ULA|ULActrl[2]~4_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~56\,
	combout => \ALU|Bnot|Add0~57_combout\,
	cout => \ALU|Bnot|Add0~58\);

-- Location: LCCOMB_X84_Y70_N26
\ALU|Bnot|Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~59_combout\ = (\ALU|Bnot|Add0~58\ & (\muxAntesULA|X[29]~3_combout\ $ ((!\UC_ULA|ULActrl[2]~4_combout\)))) # (!\ALU|Bnot|Add0~58\ & ((\muxAntesULA|X[29]~3_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\)) # (GND)))
-- \ALU|Bnot|Add0~60\ = CARRY((\muxAntesULA|X[29]~3_combout\ $ (!\UC_ULA|ULActrl[2]~4_combout\)) # (!\ALU|Bnot|Add0~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[29]~3_combout\,
	datab => \UC_ULA|ULActrl[2]~4_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~58\,
	combout => \ALU|Bnot|Add0~59_combout\,
	cout => \ALU|Bnot|Add0~60\);

-- Location: LCCOMB_X84_Y70_N28
\ALU|Bnot|Add0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~61_combout\ = (\ALU|Bnot|Add0~60\ & ((\muxAntesULA|X[30]~2_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\)))) # (!\ALU|Bnot|Add0~60\ & (\muxAntesULA|X[30]~2_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\ $ (VCC))))
-- \ALU|Bnot|Add0~62\ = CARRY((!\ALU|Bnot|Add0~60\ & (\muxAntesULA|X[30]~2_combout\ $ (\UC_ULA|ULActrl[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[30]~2_combout\,
	datab => \UC_ULA|ULActrl[2]~4_combout\,
	datad => VCC,
	cin => \ALU|Bnot|Add0~60\,
	combout => \ALU|Bnot|Add0~61_combout\,
	cout => \ALU|Bnot|Add0~62\);

-- Location: LCCOMB_X85_Y67_N2
\Banco_Regis|registers~1782\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1782_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~867_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~611_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~867_q\,
	datac => \Banco_Regis|registers~611_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1782_combout\);

-- Location: LCCOMB_X85_Y67_N20
\Banco_Regis|registers~1783\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1783_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1782_combout\ & (\Banco_Regis|registers~995_q\)) # (!\Banco_Regis|registers~1782_combout\ & 
-- ((\Banco_Regis|registers~739_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1782_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~995_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~739_q\,
	datad => \Banco_Regis|registers~1782_combout\,
	combout => \Banco_Regis|registers~1783_combout\);

-- Location: LCCOMB_X74_Y63_N6
\Banco_Regis|registers~1789\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1789_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~931_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~675_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~931_q\,
	datac => \Banco_Regis|registers~675_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1789_combout\);

-- Location: LCCOMB_X74_Y63_N4
\Banco_Regis|registers~1790\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1790_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1789_combout\ & (\Banco_Regis|registers~1059_q\)) # (!\Banco_Regis|registers~1789_combout\ & 
-- ((\Banco_Regis|registers~803_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1789_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1059_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~803_q\,
	datad => \Banco_Regis|registers~1789_combout\,
	combout => \Banco_Regis|registers~1790_combout\);

-- Location: LCCOMB_X79_Y61_N14
\Banco_Regis|registers~1784\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1784_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~771_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~643_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~771_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~643_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1784_combout\);

-- Location: LCCOMB_X80_Y61_N6
\Banco_Regis|registers~1785\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1785_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1784_combout\ & ((\Banco_Regis|registers~1027_q\))) # (!\Banco_Regis|registers~1784_combout\ & 
-- (\Banco_Regis|registers~899_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1784_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~899_q\,
	datac => \Banco_Regis|registers~1027_q\,
	datad => \Banco_Regis|registers~1784_combout\,
	combout => \Banco_Regis|registers~1785_combout\);

-- Location: LCCOMB_X77_Y63_N18
\Banco_Regis|registers~1786\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1786_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~707_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~579_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~707_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~579_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1786_combout\);

-- Location: LCCOMB_X77_Y64_N2
\Banco_Regis|registers~1787\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1787_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1786_combout\ & ((\Banco_Regis|registers~963_q\))) # (!\Banco_Regis|registers~1786_combout\ & 
-- (\Banco_Regis|registers~835_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1786_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~835_q\,
	datac => \Banco_Regis|registers~963_q\,
	datad => \Banco_Regis|registers~1786_combout\,
	combout => \Banco_Regis|registers~1787_combout\);

-- Location: LCCOMB_X81_Y61_N24
\Banco_Regis|registers~1788\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1788_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~1785_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1787_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~1785_combout\,
	datad => \Banco_Regis|registers~1787_combout\,
	combout => \Banco_Regis|registers~1788_combout\);

-- Location: LCCOMB_X82_Y61_N26
\Banco_Regis|registers~1791\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1791_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1788_combout\ & ((\Banco_Regis|registers~1790_combout\))) # (!\Banco_Regis|registers~1788_combout\ & 
-- (\Banco_Regis|registers~1783_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1788_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1783_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~1790_combout\,
	datad => \Banco_Regis|registers~1788_combout\,
	combout => \Banco_Regis|registers~1791_combout\);

-- Location: LCCOMB_X87_Y65_N18
\Banco_Regis|registers~1796\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1796_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~131_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~67_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~131_q\,
	datac => \Banco_Regis|registers~67_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1796_combout\);

-- Location: LCCOMB_X86_Y64_N14
\Banco_Regis|registers~1797\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1797_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1796_combout\ & (\Banco_Regis|registers~163_q\)) # (!\Banco_Regis|registers~1796_combout\ & 
-- ((\Banco_Regis|registers~99_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1796_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~163_q\,
	datac => \Banco_Regis|registers~99_q\,
	datad => \Banco_Regis|registers~1796_combout\,
	combout => \Banco_Regis|registers~1797_combout\);

-- Location: LCCOMB_X86_Y62_N2
\Banco_Regis|registers~1794\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1794_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~387_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~323_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~387_q\,
	datac => \Banco_Regis|registers~323_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1794_combout\);

-- Location: LCCOMB_X86_Y64_N20
\Banco_Regis|registers~1795\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1795_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1794_combout\ & (\Banco_Regis|registers~419_q\)) # (!\Banco_Regis|registers~1794_combout\ & 
-- ((\Banco_Regis|registers~355_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1794_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~419_q\,
	datac => \Banco_Regis|registers~355_q\,
	datad => \Banco_Regis|registers~1794_combout\,
	combout => \Banco_Regis|registers~1795_combout\);

-- Location: LCCOMB_X86_Y64_N24
\Banco_Regis|registers~1798\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1798_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\) # ((\Banco_Regis|registers~1795_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~1797_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~1797_combout\,
	datad => \Banco_Regis|registers~1795_combout\,
	combout => \Banco_Regis|registers~1798_combout\);

-- Location: LCCOMB_X80_Y68_N18
\Banco_Regis|registers~1799\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1799_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~483_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~451_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~483_q\,
	datac => \Banco_Regis|registers~451_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1799_combout\);

-- Location: LCCOMB_X80_Y68_N28
\Banco_Regis|registers~1800\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1800_combout\ = (\Banco_Regis|registers~1799_combout\ & ((\Banco_Regis|registers~547_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Banco_Regis|registers~1799_combout\ & 
-- (((\Banco_Regis|registers~515_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~547_q\,
	datab => \Banco_Regis|registers~1799_combout\,
	datac => \Banco_Regis|registers~515_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1800_combout\);

-- Location: LCCOMB_X84_Y65_N6
\Banco_Regis|registers~1792\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1792_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~227_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~195_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~227_q\,
	datac => \Banco_Regis|registers~195_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1792_combout\);

-- Location: LCCOMB_X84_Y65_N0
\Banco_Regis|registers~1793\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1793_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1792_combout\ & (\Banco_Regis|registers~291_q\)) # (!\Banco_Regis|registers~1792_combout\ & 
-- ((\Banco_Regis|registers~259_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1792_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~291_q\,
	datac => \Banco_Regis|registers~259_q\,
	datad => \Banco_Regis|registers~1792_combout\,
	combout => \Banco_Regis|registers~1793_combout\);

-- Location: LCCOMB_X83_Y64_N16
\Banco_Regis|registers~1801\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1801_combout\ = (\Banco_Regis|registers~1798_combout\ & (((\Banco_Regis|registers~1800_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))) # (!\Banco_Regis|registers~1798_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1798_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~1800_combout\,
	datad => \Banco_Regis|registers~1793_combout\,
	combout => \Banco_Regis|registers~1801_combout\);

-- Location: LCCOMB_X83_Y64_N24
\Banco_Regis|DadoLidoReg1[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[29]~4_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~1791_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~1801_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datab => \Banco_Regis|Equal0~0_combout\,
	datac => \Banco_Regis|registers~1791_combout\,
	datad => \Banco_Regis|registers~1801_combout\,
	combout => \Banco_Regis|DadoLidoReg1[29]~4_combout\);

-- Location: FF_X83_Y64_N25
\Registrador_pipeline2|DOUT[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[29]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(103));

-- Location: LCCOMB_X74_Y66_N6
\Banco_Regis|registers~1809\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1809_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~802_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~674_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~802_q\,
	datac => \Banco_Regis|registers~674_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1809_combout\);

-- Location: LCCOMB_X73_Y66_N8
\Banco_Regis|registers~1810\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1810_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1809_combout\ & (\Banco_Regis|registers~1058_q\)) # (!\Banco_Regis|registers~1809_combout\ & 
-- ((\Banco_Regis|registers~930_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1809_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~1058_q\,
	datac => \Banco_Regis|registers~930_q\,
	datad => \Banco_Regis|registers~1809_combout\,
	combout => \Banco_Regis|registers~1810_combout\);

-- Location: LCCOMB_X86_Y63_N14
\Banco_Regis|registers~1802\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1802_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~898_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~642_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~898_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~642_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1802_combout\);

-- Location: LCCOMB_X86_Y63_N28
\Banco_Regis|registers~1803\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1803_combout\ = (\Banco_Regis|registers~1802_combout\ & ((\Banco_Regis|registers~1026_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~1802_combout\ & 
-- (((\Banco_Regis|registers~770_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1026_q\,
	datab => \Banco_Regis|registers~1802_combout\,
	datac => \Banco_Regis|registers~770_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1803_combout\);

-- Location: LCCOMB_X76_Y65_N14
\Banco_Regis|registers~1806\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1806_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~834_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~578_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~834_q\,
	datac => \Banco_Regis|registers~578_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1806_combout\);

-- Location: LCCOMB_X77_Y65_N10
\Banco_Regis|registers~1807\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1807_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1806_combout\ & ((\Banco_Regis|registers~962_q\))) # (!\Banco_Regis|registers~1806_combout\ & 
-- (\Banco_Regis|registers~706_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1806_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~706_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~962_q\,
	datad => \Banco_Regis|registers~1806_combout\,
	combout => \Banco_Regis|registers~1807_combout\);

-- Location: LCCOMB_X87_Y67_N2
\Banco_Regis|registers~1804\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1804_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~738_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~610_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~738_q\,
	datac => \Banco_Regis|registers~610_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1804_combout\);

-- Location: LCCOMB_X86_Y67_N18
\Banco_Regis|registers~1805\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1805_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1804_combout\ & ((\Banco_Regis|registers~994_q\))) # (!\Banco_Regis|registers~1804_combout\ & 
-- (\Banco_Regis|registers~866_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1804_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~866_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~994_q\,
	datad => \Banco_Regis|registers~1804_combout\,
	combout => \Banco_Regis|registers~1805_combout\);

-- Location: LCCOMB_X83_Y64_N10
\Banco_Regis|registers~1808\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1808_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1805_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~1807_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~1807_combout\,
	datad => \Banco_Regis|registers~1805_combout\,
	combout => \Banco_Regis|registers~1808_combout\);

-- Location: LCCOMB_X83_Y64_N8
\Banco_Regis|registers~1811\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1811_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1808_combout\ & (\Banco_Regis|registers~1810_combout\)) # (!\Banco_Regis|registers~1808_combout\ & 
-- ((\Banco_Regis|registers~1803_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1808_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~1810_combout\,
	datac => \Banco_Regis|registers~1803_combout\,
	datad => \Banco_Regis|registers~1808_combout\,
	combout => \Banco_Regis|registers~1811_combout\);

-- Location: LCCOMB_X86_Y62_N10
\Banco_Regis|registers~1812\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1812_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~354_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~322_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~354_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~322_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1812_combout\);

-- Location: LCCOMB_X86_Y62_N16
\Banco_Regis|registers~1813\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1813_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1812_combout\ & (\Banco_Regis|registers~418_q\)) # (!\Banco_Regis|registers~1812_combout\ & 
-- ((\Banco_Regis|registers~386_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~418_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~386_q\,
	datad => \Banco_Regis|registers~1812_combout\,
	combout => \Banco_Regis|registers~1813_combout\);

-- Location: LCCOMB_X82_Y61_N10
\Banco_Regis|registers~1816\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1816_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~98_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~66_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~98_q\,
	datac => \Banco_Regis|registers~66_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1816_combout\);

-- Location: LCCOMB_X86_Y64_N12
\Banco_Regis|registers~1817\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1817_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1816_combout\ & ((\Banco_Regis|registers~162_q\))) # (!\Banco_Regis|registers~1816_combout\ & 
-- (\Banco_Regis|registers~130_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1816_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~130_q\,
	datac => \Banco_Regis|registers~162_q\,
	datad => \Banco_Regis|registers~1816_combout\,
	combout => \Banco_Regis|registers~1817_combout\);

-- Location: LCCOMB_X83_Y65_N12
\Banco_Regis|registers~1814\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1814_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~258_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~194_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~258_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~194_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1814_combout\);

-- Location: LCCOMB_X85_Y65_N6
\Banco_Regis|registers~1815\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1815_combout\ = (\Banco_Regis|registers~1814_combout\ & (((\Banco_Regis|registers~290_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Banco_Regis|registers~1814_combout\ & 
-- (\Banco_Regis|registers~226_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1814_combout\,
	datab => \Banco_Regis|registers~226_q\,
	datac => \Banco_Regis|registers~290_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1815_combout\);

-- Location: LCCOMB_X86_Y64_N30
\Banco_Regis|registers~1818\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1818_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\) # (\Banco_Regis|registers~1815_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~1817_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1817_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Banco_Regis|registers~1815_combout\,
	combout => \Banco_Regis|registers~1818_combout\);

-- Location: LCCOMB_X79_Y68_N10
\Banco_Regis|registers~1819\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1819_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~514_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~450_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~450_q\,
	datad => \Banco_Regis|registers~514_q\,
	combout => \Banco_Regis|registers~1819_combout\);

-- Location: LCCOMB_X75_Y68_N24
\Banco_Regis|registers~1820\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1820_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1819_combout\ & (\Banco_Regis|registers~546_q\)) # (!\Banco_Regis|registers~1819_combout\ & 
-- ((\Banco_Regis|registers~482_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1819_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~546_q\,
	datac => \Banco_Regis|registers~482_q\,
	datad => \Banco_Regis|registers~1819_combout\,
	combout => \Banco_Regis|registers~1820_combout\);

-- Location: LCCOMB_X86_Y64_N8
\Banco_Regis|registers~1821\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1821_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1818_combout\ & ((\Banco_Regis|registers~1820_combout\))) # (!\Banco_Regis|registers~1818_combout\ & 
-- (\Banco_Regis|registers~1813_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~1813_combout\,
	datac => \Banco_Regis|registers~1818_combout\,
	datad => \Banco_Regis|registers~1820_combout\,
	combout => \Banco_Regis|registers~1821_combout\);

-- Location: LCCOMB_X83_Y64_N2
\Banco_Regis|DadoLidoReg1[28]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[28]~5_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~1811_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~1821_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datab => \Banco_Regis|Equal0~0_combout\,
	datac => \Banco_Regis|registers~1811_combout\,
	datad => \Banco_Regis|registers~1821_combout\,
	combout => \Banco_Regis|DadoLidoReg1[28]~5_combout\);

-- Location: FF_X83_Y64_N3
\Registrador_pipeline2|DOUT[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[28]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(102));

-- Location: LCCOMB_X74_Y63_N2
\Banco_Regis|registers~1829\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1829_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~929_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~673_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~929_q\,
	datac => \Banco_Regis|registers~673_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1829_combout\);

-- Location: LCCOMB_X74_Y63_N8
\Banco_Regis|registers~1830\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1830_combout\ = (\Banco_Regis|registers~1829_combout\ & ((\Banco_Regis|registers~1057_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~1829_combout\ & 
-- (((\Banco_Regis|registers~801_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1057_q\,
	datab => \Banco_Regis|registers~1829_combout\,
	datac => \Banco_Regis|registers~801_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1830_combout\);

-- Location: LCCOMB_X77_Y63_N26
\Banco_Regis|registers~1826\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1826_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~705_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~577_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~705_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~577_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1826_combout\);

-- Location: LCCOMB_X77_Y64_N20
\Banco_Regis|registers~1827\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1827_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1826_combout\ & ((\Banco_Regis|registers~961_q\))) # (!\Banco_Regis|registers~1826_combout\ & 
-- (\Banco_Regis|registers~833_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1826_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~833_q\,
	datac => \Banco_Regis|registers~961_q\,
	datad => \Banco_Regis|registers~1826_combout\,
	combout => \Banco_Regis|registers~1827_combout\);

-- Location: LCCOMB_X79_Y61_N6
\Banco_Regis|registers~1824\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1824_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~769_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~641_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~769_q\,
	datac => \Banco_Regis|registers~641_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1824_combout\);

-- Location: LCCOMB_X80_Y61_N22
\Banco_Regis|registers~1825\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1825_combout\ = (\Banco_Regis|registers~1824_combout\ & (((\Banco_Regis|registers~1025_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Banco_Regis|registers~1824_combout\ & 
-- (\Banco_Regis|registers~897_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~897_q\,
	datab => \Banco_Regis|registers~1824_combout\,
	datac => \Banco_Regis|registers~1025_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1825_combout\);

-- Location: LCCOMB_X77_Y66_N28
\Banco_Regis|registers~1828\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1828_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\) # (\Banco_Regis|registers~1825_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~1827_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1827_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datad => \Banco_Regis|registers~1825_combout\,
	combout => \Banco_Regis|registers~1828_combout\);

-- Location: LCCOMB_X87_Y66_N18
\Banco_Regis|registers~1822\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1822_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~865_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~609_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~865_q\,
	datac => \Banco_Regis|registers~609_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1822_combout\);

-- Location: LCCOMB_X87_Y66_N12
\Banco_Regis|registers~1823\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1823_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1822_combout\ & (\Banco_Regis|registers~993_q\)) # (!\Banco_Regis|registers~1822_combout\ & 
-- ((\Banco_Regis|registers~737_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~993_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~737_q\,
	datad => \Banco_Regis|registers~1822_combout\,
	combout => \Banco_Regis|registers~1823_combout\);

-- Location: LCCOMB_X77_Y66_N14
\Banco_Regis|registers~1831\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1831_combout\ = (\Banco_Regis|registers~1828_combout\ & ((\Banco_Regis|registers~1830_combout\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Banco_Regis|registers~1828_combout\ & 
-- (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & \Banco_Regis|registers~1823_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1830_combout\,
	datab => \Banco_Regis|registers~1828_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datad => \Banco_Regis|registers~1823_combout\,
	combout => \Banco_Regis|registers~1831_combout\);

-- Location: LCCOMB_X83_Y65_N6
\Banco_Regis|registers~1832\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1832_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~225_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~193_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~225_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~193_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1832_combout\);

-- Location: LCCOMB_X81_Y66_N22
\Banco_Regis|registers~1833\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1833_combout\ = (\Banco_Regis|registers~1832_combout\ & ((\Banco_Regis|registers~289_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Banco_Regis|registers~1832_combout\ & 
-- (((\Banco_Regis|registers~257_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~289_q\,
	datab => \Banco_Regis|registers~1832_combout\,
	datac => \Banco_Regis|registers~257_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1833_combout\);

-- Location: LCCOMB_X80_Y68_N10
\Banco_Regis|registers~1839\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1839_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~481_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~449_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~481_q\,
	datac => \Banco_Regis|registers~449_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1839_combout\);

-- Location: LCCOMB_X80_Y68_N4
\Banco_Regis|registers~1840\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1840_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1839_combout\ & (\Banco_Regis|registers~545_q\)) # (!\Banco_Regis|registers~1839_combout\ & 
-- ((\Banco_Regis|registers~513_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1839_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~545_q\,
	datac => \Banco_Regis|registers~513_q\,
	datad => \Banco_Regis|registers~1839_combout\,
	combout => \Banco_Regis|registers~1840_combout\);

-- Location: LCCOMB_X82_Y66_N12
\Banco_Regis|registers~1836\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1836_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~129_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~65_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~129_q\,
	datac => \Banco_Regis|registers~65_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1836_combout\);

-- Location: LCCOMB_X83_Y66_N30
\Banco_Regis|registers~1837\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1837_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1836_combout\ & ((\Banco_Regis|registers~161_q\))) # (!\Banco_Regis|registers~1836_combout\ & 
-- (\Banco_Regis|registers~97_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1836_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~97_q\,
	datac => \Banco_Regis|registers~161_q\,
	datad => \Banco_Regis|registers~1836_combout\,
	combout => \Banco_Regis|registers~1837_combout\);

-- Location: LCCOMB_X86_Y62_N6
\Banco_Regis|registers~1834\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1834_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~385_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~321_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~385_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~321_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1834_combout\);

-- Location: LCCOMB_X83_Y63_N0
\Banco_Regis|registers~1835\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1835_combout\ = (\Banco_Regis|registers~1834_combout\ & ((\Banco_Regis|registers~417_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Banco_Regis|registers~1834_combout\ & 
-- (((\Banco_Regis|registers~353_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~417_q\,
	datab => \Banco_Regis|registers~353_q\,
	datac => \Banco_Regis|registers~1834_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1835_combout\);

-- Location: LCCOMB_X77_Y66_N20
\Banco_Regis|registers~1838\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1838_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1835_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~1837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1837_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Banco_Regis|registers~1835_combout\,
	combout => \Banco_Regis|registers~1838_combout\);

-- Location: LCCOMB_X77_Y66_N2
\Banco_Regis|registers~1841\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1841_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1838_combout\ & ((\Banco_Regis|registers~1840_combout\))) # (!\Banco_Regis|registers~1838_combout\ & 
-- (\Banco_Regis|registers~1833_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1838_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1833_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~1840_combout\,
	datad => \Banco_Regis|registers~1838_combout\,
	combout => \Banco_Regis|registers~1841_combout\);

-- Location: LCCOMB_X77_Y66_N22
\Banco_Regis|DadoLidoReg1[27]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[27]~6_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~1831_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~1841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datab => \Banco_Regis|Equal0~0_combout\,
	datac => \Banco_Regis|registers~1831_combout\,
	datad => \Banco_Regis|registers~1841_combout\,
	combout => \Banco_Regis|DadoLidoReg1[27]~6_combout\);

-- Location: FF_X77_Y66_N23
\Registrador_pipeline2|DOUT[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[27]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(101));

-- Location: LCCOMB_X86_Y62_N18
\Banco_Regis|registers~1852\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1852_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~352_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~320_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~352_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~320_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1852_combout\);

-- Location: LCCOMB_X86_Y62_N24
\Banco_Regis|registers~1853\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1853_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1852_combout\ & (\Banco_Regis|registers~416_q\)) # (!\Banco_Regis|registers~1852_combout\ & 
-- ((\Banco_Regis|registers~384_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1852_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~416_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~384_q\,
	datad => \Banco_Regis|registers~1852_combout\,
	combout => \Banco_Regis|registers~1853_combout\);

-- Location: LCCOMB_X83_Y65_N24
\Banco_Regis|registers~1854\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1854_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~256_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~192_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~256_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~192_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1854_combout\);

-- Location: LCCOMB_X85_Y65_N14
\Banco_Regis|registers~1855\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1855_combout\ = (\Banco_Regis|registers~1854_combout\ & (((\Banco_Regis|registers~288_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Banco_Regis|registers~1854_combout\ & 
-- (\Banco_Regis|registers~224_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1854_combout\,
	datab => \Banco_Regis|registers~224_q\,
	datac => \Banco_Regis|registers~288_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1855_combout\);

-- Location: LCCOMB_X86_Y64_N10
\Banco_Regis|registers~1856\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1856_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~96_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~64_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~96_q\,
	datac => \Banco_Regis|registers~64_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1856_combout\);

-- Location: LCCOMB_X86_Y64_N28
\Banco_Regis|registers~1857\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1857_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1856_combout\ & ((\Banco_Regis|registers~160_q\))) # (!\Banco_Regis|registers~1856_combout\ & 
-- (\Banco_Regis|registers~128_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~128_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~160_q\,
	datad => \Banco_Regis|registers~1856_combout\,
	combout => \Banco_Regis|registers~1857_combout\);

-- Location: LCCOMB_X86_Y64_N4
\Banco_Regis|registers~1858\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1858_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1855_combout\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & \Banco_Regis|registers~1857_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1855_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Banco_Regis|registers~1857_combout\,
	combout => \Banco_Regis|registers~1858_combout\);

-- Location: LCCOMB_X77_Y68_N10
\Banco_Regis|registers~1859\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1859_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~512_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~448_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~512_q\,
	datac => \Banco_Regis|registers~448_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1859_combout\);

-- Location: LCCOMB_X81_Y64_N4
\Banco_Regis|registers~1860\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1860_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1859_combout\ & (\Banco_Regis|registers~544_q\)) # (!\Banco_Regis|registers~1859_combout\ & 
-- ((\Banco_Regis|registers~480_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~544_q\,
	datac => \Banco_Regis|registers~480_q\,
	datad => \Banco_Regis|registers~1859_combout\,
	combout => \Banco_Regis|registers~1860_combout\);

-- Location: LCCOMB_X86_Y64_N22
\Banco_Regis|registers~1861\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1861_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1858_combout\ & ((\Banco_Regis|registers~1860_combout\))) # (!\Banco_Regis|registers~1858_combout\ & 
-- (\Banco_Regis|registers~1853_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~1853_combout\,
	datac => \Banco_Regis|registers~1858_combout\,
	datad => \Banco_Regis|registers~1860_combout\,
	combout => \Banco_Regis|registers~1861_combout\);

-- Location: LCCOMB_X74_Y66_N18
\Banco_Regis|registers~1849\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1849_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~800_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~672_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~800_q\,
	datac => \Banco_Regis|registers~672_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1849_combout\);

-- Location: LCCOMB_X75_Y66_N20
\Banco_Regis|registers~1850\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1850_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1849_combout\ & (\Banco_Regis|registers~1056_q\)) # (!\Banco_Regis|registers~1849_combout\ & 
-- ((\Banco_Regis|registers~928_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~1056_q\,
	datac => \Banco_Regis|registers~928_q\,
	datad => \Banco_Regis|registers~1849_combout\,
	combout => \Banco_Regis|registers~1850_combout\);

-- Location: LCCOMB_X86_Y63_N22
\Banco_Regis|registers~1842\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1842_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~896_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~640_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~896_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~640_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1842_combout\);

-- Location: LCCOMB_X86_Y63_N12
\Banco_Regis|registers~1843\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1843_combout\ = (\Banco_Regis|registers~1842_combout\ & ((\Banco_Regis|registers~1024_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~1842_combout\ & 
-- (((\Banco_Regis|registers~768_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1842_combout\,
	datab => \Banco_Regis|registers~1024_q\,
	datac => \Banco_Regis|registers~768_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1843_combout\);

-- Location: LCCOMB_X77_Y65_N24
\Banco_Regis|registers~1846\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1846_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~832_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~576_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~576_q\,
	datab => \Banco_Regis|registers~832_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1846_combout\);

-- Location: LCCOMB_X77_Y65_N14
\Banco_Regis|registers~1847\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1847_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1846_combout\ & ((\Banco_Regis|registers~960_q\))) # (!\Banco_Regis|registers~1846_combout\ & 
-- (\Banco_Regis|registers~704_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~704_q\,
	datac => \Banco_Regis|registers~960_q\,
	datad => \Banco_Regis|registers~1846_combout\,
	combout => \Banco_Regis|registers~1847_combout\);

-- Location: LCCOMB_X87_Y67_N22
\Banco_Regis|registers~1844\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1844_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~736_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~608_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~736_q\,
	datac => \Banco_Regis|registers~608_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1844_combout\);

-- Location: LCCOMB_X86_Y67_N22
\Banco_Regis|registers~1845\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1845_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1844_combout\ & ((\Banco_Regis|registers~992_q\))) # (!\Banco_Regis|registers~1844_combout\ & 
-- (\Banco_Regis|registers~864_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~864_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~992_q\,
	datad => \Banco_Regis|registers~1844_combout\,
	combout => \Banco_Regis|registers~1845_combout\);

-- Location: LCCOMB_X83_Y65_N10
\Banco_Regis|registers~1848\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1848_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\) # (\Banco_Regis|registers~1845_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~1847_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1847_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datad => \Banco_Regis|registers~1845_combout\,
	combout => \Banco_Regis|registers~1848_combout\);

-- Location: LCCOMB_X83_Y65_N8
\Banco_Regis|registers~1851\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1851_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1848_combout\ & (\Banco_Regis|registers~1850_combout\)) # (!\Banco_Regis|registers~1848_combout\ & 
-- ((\Banco_Regis|registers~1843_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1848_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1850_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~1843_combout\,
	datad => \Banco_Regis|registers~1848_combout\,
	combout => \Banco_Regis|registers~1851_combout\);

-- Location: LCCOMB_X83_Y64_N12
\Banco_Regis|DadoLidoReg1[26]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[26]~7_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~1851_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & (\Banco_Regis|registers~1861_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datab => \Banco_Regis|Equal0~0_combout\,
	datac => \Banco_Regis|registers~1861_combout\,
	datad => \Banco_Regis|registers~1851_combout\,
	combout => \Banco_Regis|DadoLidoReg1[26]~7_combout\);

-- Location: FF_X83_Y64_N13
\Registrador_pipeline2|DOUT[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[26]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(100));

-- Location: FF_X84_Y67_N3
\Banco_Regis|registers~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~991_q\);

-- Location: FF_X85_Y67_N1
\Banco_Regis|registers~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~735_q\);

-- Location: FF_X84_Y67_N25
\Banco_Regis|registers~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~863_q\);

-- Location: FF_X85_Y67_N7
\Banco_Regis|registers~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~607_q\);

-- Location: LCCOMB_X85_Y67_N6
\Banco_Regis|registers~1862\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1862_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~863_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~607_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~863_q\,
	datac => \Banco_Regis|registers~607_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1862_combout\);

-- Location: LCCOMB_X85_Y67_N0
\Banco_Regis|registers~1863\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1863_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1862_combout\ & (\Banco_Regis|registers~991_q\)) # (!\Banco_Regis|registers~1862_combout\ & 
-- ((\Banco_Regis|registers~735_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1862_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~991_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~735_q\,
	datad => \Banco_Regis|registers~1862_combout\,
	combout => \Banco_Regis|registers~1863_combout\);

-- Location: FF_X75_Y63_N29
\Banco_Regis|registers~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~927_q\);

-- Location: FF_X74_Y63_N27
\Banco_Regis|registers~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~671_q\);

-- Location: LCCOMB_X74_Y63_N26
\Banco_Regis|registers~1869\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1869_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~927_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~671_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~927_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~671_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1869_combout\);

-- Location: FF_X75_Y63_N27
\Banco_Regis|registers~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1055_q\);

-- Location: FF_X74_Y63_N1
\Banco_Regis|registers~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~799_q\);

-- Location: LCCOMB_X74_Y63_N0
\Banco_Regis|registers~1870\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1870_combout\ = (\Banco_Regis|registers~1869_combout\ & ((\Banco_Regis|registers~1055_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~1869_combout\ & 
-- (((\Banco_Regis|registers~799_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1869_combout\,
	datab => \Banco_Regis|registers~1055_q\,
	datac => \Banco_Regis|registers~799_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1870_combout\);

-- Location: FF_X80_Y61_N21
\Banco_Regis|registers~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~895_q\);

-- Location: FF_X80_Y61_N19
\Banco_Regis|registers~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1023_q\);

-- Location: FF_X79_Y61_N9
\Banco_Regis|registers~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~767_q\);

-- Location: FF_X79_Y61_N11
\Banco_Regis|registers~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~639_q\);

-- Location: LCCOMB_X79_Y61_N10
\Banco_Regis|registers~1864\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1864_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~767_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~639_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~767_q\,
	datac => \Banco_Regis|registers~639_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1864_combout\);

-- Location: LCCOMB_X80_Y61_N18
\Banco_Regis|registers~1865\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1865_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1864_combout\ & ((\Banco_Regis|registers~1023_q\))) # (!\Banco_Regis|registers~1864_combout\ & 
-- (\Banco_Regis|registers~895_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1864_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~895_q\,
	datac => \Banco_Regis|registers~1023_q\,
	datad => \Banco_Regis|registers~1864_combout\,
	combout => \Banco_Regis|registers~1865_combout\);

-- Location: FF_X76_Y63_N21
\Banco_Regis|registers~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~831_q\);

-- Location: FF_X76_Y63_N19
\Banco_Regis|registers~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~959_q\);

-- Location: FF_X77_Y63_N13
\Banco_Regis|registers~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~703_q\);

-- Location: FF_X77_Y63_N3
\Banco_Regis|registers~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~575_q\);

-- Location: LCCOMB_X77_Y63_N2
\Banco_Regis|registers~1866\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1866_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~703_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~575_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~703_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~575_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1866_combout\);

-- Location: LCCOMB_X76_Y63_N18
\Banco_Regis|registers~1867\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1867_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1866_combout\ & ((\Banco_Regis|registers~959_q\))) # (!\Banco_Regis|registers~1866_combout\ & 
-- (\Banco_Regis|registers~831_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1866_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~831_q\,
	datac => \Banco_Regis|registers~959_q\,
	datad => \Banco_Regis|registers~1866_combout\,
	combout => \Banco_Regis|registers~1867_combout\);

-- Location: LCCOMB_X80_Y64_N22
\Banco_Regis|registers~1868\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1868_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\) # ((\Banco_Regis|registers~1865_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~1865_combout\,
	datad => \Banco_Regis|registers~1867_combout\,
	combout => \Banco_Regis|registers~1868_combout\);

-- Location: LCCOMB_X81_Y64_N14
\Banco_Regis|registers~1871\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1871_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1868_combout\ & ((\Banco_Regis|registers~1870_combout\))) # (!\Banco_Regis|registers~1868_combout\ & 
-- (\Banco_Regis|registers~1863_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1868_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~1863_combout\,
	datac => \Banco_Regis|registers~1870_combout\,
	datad => \Banco_Regis|registers~1868_combout\,
	combout => \Banco_Regis|registers~1871_combout\);

-- Location: FF_X85_Y62_N21
\Banco_Regis|registers~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~351_q\);

-- Location: FF_X85_Y62_N19
\Banco_Regis|registers~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~415_q\);

-- Location: FF_X86_Y62_N29
\Banco_Regis|registers~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~383_q\);

-- Location: FF_X86_Y62_N27
\Banco_Regis|registers~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~319_q\);

-- Location: LCCOMB_X86_Y62_N26
\Banco_Regis|registers~1874\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1874_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~383_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~319_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~383_q\,
	datac => \Banco_Regis|registers~319_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1874_combout\);

-- Location: LCCOMB_X85_Y62_N18
\Banco_Regis|registers~1875\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1875_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1874_combout\ & ((\Banco_Regis|registers~415_q\))) # (!\Banco_Regis|registers~1874_combout\ & 
-- (\Banco_Regis|registers~351_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~351_q\,
	datac => \Banco_Regis|registers~415_q\,
	datad => \Banco_Regis|registers~1874_combout\,
	combout => \Banco_Regis|registers~1875_combout\);

-- Location: FF_X86_Y65_N23
\Banco_Regis|registers~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~95_q\);

-- Location: FF_X86_Y65_N17
\Banco_Regis|registers~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~159_q\);

-- Location: FF_X87_Y65_N5
\Banco_Regis|registers~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~127_q\);

-- Location: FF_X87_Y65_N27
\Banco_Regis|registers~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~63_q\);

-- Location: LCCOMB_X87_Y65_N26
\Banco_Regis|registers~1876\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1876_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~127_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~63_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~127_q\,
	datac => \Banco_Regis|registers~63_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1876_combout\);

-- Location: LCCOMB_X86_Y65_N16
\Banco_Regis|registers~1877\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1877_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1876_combout\ & ((\Banco_Regis|registers~159_q\))) # (!\Banco_Regis|registers~1876_combout\ & 
-- (\Banco_Regis|registers~95_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1876_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~95_q\,
	datac => \Banco_Regis|registers~159_q\,
	datad => \Banco_Regis|registers~1876_combout\,
	combout => \Banco_Regis|registers~1877_combout\);

-- Location: LCCOMB_X86_Y65_N0
\Banco_Regis|registers~1878\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1878_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~1875_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1877_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~1875_combout\,
	datad => \Banco_Regis|registers~1877_combout\,
	combout => \Banco_Regis|registers~1878_combout\);

-- Location: FF_X85_Y68_N15
\Banco_Regis|registers~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~287_q\);

-- Location: FF_X85_Y68_N21
\Banco_Regis|registers~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~223_q\);

-- Location: FF_X83_Y65_N5
\Banco_Regis|registers~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~191_q\);

-- Location: LCCOMB_X83_Y65_N4
\Banco_Regis|registers~1872\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1872_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~223_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~191_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~223_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~191_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1872_combout\);

-- Location: LCCOMB_X81_Y66_N20
\Banco_Regis|registers~255feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~255feeder_combout\ = \muxDepoisULA|X[25]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[25]~8_combout\,
	combout => \Banco_Regis|registers~255feeder_combout\);

-- Location: FF_X81_Y66_N21
\Banco_Regis|registers~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~255feeder_combout\,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~255_q\);

-- Location: LCCOMB_X83_Y65_N18
\Banco_Regis|registers~1873\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1873_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1872_combout\ & (\Banco_Regis|registers~287_q\)) # (!\Banco_Regis|registers~1872_combout\ & 
-- ((\Banco_Regis|registers~255_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1872_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~287_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~1872_combout\,
	datad => \Banco_Regis|registers~255_q\,
	combout => \Banco_Regis|registers~1873_combout\);

-- Location: FF_X81_Y68_N5
\Banco_Regis|registers~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~479_q\);

-- Location: FF_X80_Y68_N15
\Banco_Regis|registers~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~447_q\);

-- Location: LCCOMB_X80_Y68_N14
\Banco_Regis|registers~1879\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1879_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~479_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~447_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~479_q\,
	datac => \Banco_Regis|registers~447_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1879_combout\);

-- Location: FF_X80_Y68_N13
\Banco_Regis|registers~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[25]~8_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~511_q\);

-- Location: LCCOMB_X80_Y68_N12
\Banco_Regis|registers~1880\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1880_combout\ = (\Banco_Regis|registers~1879_combout\ & ((\Banco_Regis|registers~543_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Banco_Regis|registers~1879_combout\ & 
-- (((\Banco_Regis|registers~511_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~543_q\,
	datab => \Banco_Regis|registers~1879_combout\,
	datac => \Banco_Regis|registers~511_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1880_combout\);

-- Location: LCCOMB_X86_Y65_N30
\Banco_Regis|registers~1881\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1881_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1878_combout\ & ((\Banco_Regis|registers~1880_combout\))) # (!\Banco_Regis|registers~1878_combout\ & 
-- (\Banco_Regis|registers~1873_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~1878_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~1878_combout\,
	datac => \Banco_Regis|registers~1873_combout\,
	datad => \Banco_Regis|registers~1880_combout\,
	combout => \Banco_Regis|registers~1881_combout\);

-- Location: LCCOMB_X83_Y64_N26
\Banco_Regis|DadoLidoReg1[25]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[25]~8_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~1871_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~1881_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datab => \Banco_Regis|Equal0~0_combout\,
	datac => \Banco_Regis|registers~1871_combout\,
	datad => \Banco_Regis|registers~1881_combout\,
	combout => \Banco_Regis|DadoLidoReg1[25]~8_combout\);

-- Location: FF_X83_Y64_N27
\Registrador_pipeline2|DOUT[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[25]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(99));

-- Location: FF_X85_Y63_N19
\Banco_Regis|registers~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1022_q\);

-- Location: FF_X86_Y63_N9
\Banco_Regis|registers~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~766_q\);

-- Location: FF_X85_Y63_N5
\Banco_Regis|registers~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~894_q\);

-- Location: FF_X86_Y63_N19
\Banco_Regis|registers~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~638_q\);

-- Location: LCCOMB_X86_Y63_N18
\Banco_Regis|registers~1882\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1882_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~894_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~638_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~894_q\,
	datac => \Banco_Regis|registers~638_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1882_combout\);

-- Location: LCCOMB_X86_Y63_N8
\Banco_Regis|registers~1883\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1883_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1882_combout\ & (\Banco_Regis|registers~1022_q\)) # (!\Banco_Regis|registers~1882_combout\ & 
-- ((\Banco_Regis|registers~766_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1882_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1022_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~766_q\,
	datad => \Banco_Regis|registers~1882_combout\,
	combout => \Banco_Regis|registers~1883_combout\);

-- Location: FF_X73_Y65_N7
\Banco_Regis|registers~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1054_q\);

-- Location: LCCOMB_X74_Y66_N30
\Banco_Regis|registers~670feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~670feeder_combout\ = \muxDepoisULA|X[24]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[24]~9_combout\,
	combout => \Banco_Regis|registers~670feeder_combout\);

-- Location: FF_X74_Y66_N31
\Banco_Regis|registers~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~670feeder_combout\,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~670_q\);

-- Location: LCCOMB_X74_Y66_N12
\Banco_Regis|registers~798feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~798feeder_combout\ = \muxDepoisULA|X[24]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[24]~9_combout\,
	combout => \Banco_Regis|registers~798feeder_combout\);

-- Location: FF_X74_Y66_N13
\Banco_Regis|registers~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~798feeder_combout\,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~798_q\);

-- Location: LCCOMB_X74_Y65_N24
\Banco_Regis|registers~1889\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1889_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~798_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~670_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~670_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~798_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1889_combout\);

-- Location: LCCOMB_X74_Y65_N6
\Banco_Regis|registers~1890\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1890_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1889_combout\ & ((\Banco_Regis|registers~1054_q\))) # (!\Banco_Regis|registers~1889_combout\ & 
-- (\Banco_Regis|registers~926_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~926_q\,
	datab => \Banco_Regis|registers~1054_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Banco_Regis|registers~1889_combout\,
	combout => \Banco_Regis|registers~1890_combout\);

-- Location: FF_X86_Y67_N29
\Banco_Regis|registers~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~862_q\);

-- Location: FF_X86_Y67_N11
\Banco_Regis|registers~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~990_q\);

-- Location: FF_X87_Y67_N13
\Banco_Regis|registers~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~734_q\);

-- Location: FF_X87_Y67_N19
\Banco_Regis|registers~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~606_q\);

-- Location: LCCOMB_X87_Y67_N18
\Banco_Regis|registers~1884\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1884_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~734_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~606_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~734_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~606_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1884_combout\);

-- Location: LCCOMB_X86_Y67_N10
\Banco_Regis|registers~1885\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1885_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1884_combout\ & ((\Banco_Regis|registers~990_q\))) # (!\Banco_Regis|registers~1884_combout\ & 
-- (\Banco_Regis|registers~862_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1884_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~862_q\,
	datac => \Banco_Regis|registers~990_q\,
	datad => \Banco_Regis|registers~1884_combout\,
	combout => \Banco_Regis|registers~1885_combout\);

-- Location: FF_X75_Y65_N23
\Banco_Regis|registers~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~830_q\);

-- Location: FF_X75_Y65_N9
\Banco_Regis|registers~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~574_q\);

-- Location: LCCOMB_X75_Y65_N8
\Banco_Regis|registers~1886\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1886_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~830_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~574_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~830_q\,
	datac => \Banco_Regis|registers~574_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1886_combout\);

-- Location: FF_X77_Y65_N9
\Banco_Regis|registers~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~702_q\);

-- Location: FF_X77_Y65_N31
\Banco_Regis|registers~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~958_q\);

-- Location: LCCOMB_X77_Y65_N30
\Banco_Regis|registers~1887\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1887_combout\ = (\Banco_Regis|registers~1886_combout\ & (((\Banco_Regis|registers~958_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~1886_combout\ & 
-- (\Banco_Regis|registers~702_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1886_combout\,
	datab => \Banco_Regis|registers~702_q\,
	datac => \Banco_Regis|registers~958_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1887_combout\);

-- Location: LCCOMB_X83_Y65_N28
\Banco_Regis|registers~1888\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1888_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1885_combout\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & \Banco_Regis|registers~1887_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1885_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datad => \Banco_Regis|registers~1887_combout\,
	combout => \Banco_Regis|registers~1888_combout\);

-- Location: LCCOMB_X83_Y65_N30
\Banco_Regis|registers~1891\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1891_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1888_combout\ & ((\Banco_Regis|registers~1890_combout\))) # (!\Banco_Regis|registers~1888_combout\ & 
-- (\Banco_Regis|registers~1883_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1888_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1883_combout\,
	datab => \Banco_Regis|registers~1890_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datad => \Banco_Regis|registers~1888_combout\,
	combout => \Banco_Regis|registers~1891_combout\);

-- Location: FF_X75_Y68_N11
\Banco_Regis|registers~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~542_q\);

-- Location: FF_X75_Y68_N13
\Banco_Regis|registers~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~478_q\);

-- Location: FF_X76_Y68_N27
\Banco_Regis|registers~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~510_q\);

-- Location: LCCOMB_X79_Y68_N28
\Banco_Regis|registers~446feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~446feeder_combout\ = \muxDepoisULA|X[24]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[24]~9_combout\,
	combout => \Banco_Regis|registers~446feeder_combout\);

-- Location: FF_X79_Y68_N29
\Banco_Regis|registers~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~446feeder_combout\,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~446_q\);

-- Location: LCCOMB_X75_Y68_N6
\Banco_Regis|registers~1899\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1899_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~510_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~446_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~510_q\,
	datab => \Banco_Regis|registers~446_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1899_combout\);

-- Location: LCCOMB_X75_Y68_N12
\Banco_Regis|registers~1900\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1900_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1899_combout\ & (\Banco_Regis|registers~542_q\)) # (!\Banco_Regis|registers~1899_combout\ & 
-- ((\Banco_Regis|registers~478_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1899_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~542_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~478_q\,
	datad => \Banco_Regis|registers~1899_combout\,
	combout => \Banco_Regis|registers~1900_combout\);

-- Location: FF_X87_Y62_N7
\Banco_Regis|registers~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~414_q\);

-- Location: FF_X87_Y62_N13
\Banco_Regis|registers~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~350_q\);

-- Location: FF_X86_Y62_N15
\Banco_Regis|registers~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~318_q\);

-- Location: LCCOMB_X86_Y62_N14
\Banco_Regis|registers~1892\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1892_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~350_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~318_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~350_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~318_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1892_combout\);

-- Location: FF_X86_Y62_N9
\Banco_Regis|registers~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~382_q\);

-- Location: LCCOMB_X86_Y62_N8
\Banco_Regis|registers~1893\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1893_combout\ = (\Banco_Regis|registers~1892_combout\ & ((\Banco_Regis|registers~414_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Banco_Regis|registers~1892_combout\ & 
-- (((\Banco_Regis|registers~382_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~414_q\,
	datab => \Banco_Regis|registers~1892_combout\,
	datac => \Banco_Regis|registers~382_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1893_combout\);

-- Location: FF_X83_Y61_N3
\Banco_Regis|registers~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~126_q\);

-- Location: FF_X82_Y64_N19
\Banco_Regis|registers~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~158_q\);

-- Location: FF_X79_Y64_N31
\Banco_Regis|registers~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~94_q\);

-- Location: FF_X79_Y64_N25
\Banco_Regis|registers~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~62_q\);

-- Location: LCCOMB_X79_Y64_N24
\Banco_Regis|registers~1896\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1896_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~94_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~62_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~94_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~62_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1896_combout\);

-- Location: LCCOMB_X82_Y64_N18
\Banco_Regis|registers~1897\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1897_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1896_combout\ & ((\Banco_Regis|registers~158_q\))) # (!\Banco_Regis|registers~1896_combout\ & 
-- (\Banco_Regis|registers~126_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1896_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~126_q\,
	datac => \Banco_Regis|registers~158_q\,
	datad => \Banco_Regis|registers~1896_combout\,
	combout => \Banco_Regis|registers~1897_combout\);

-- Location: FF_X81_Y65_N21
\Banco_Regis|registers~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~254_q\);

-- Location: FF_X81_Y64_N27
\Banco_Regis|registers~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~190_q\);

-- Location: LCCOMB_X81_Y64_N26
\Banco_Regis|registers~1894\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1894_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~254_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~190_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~254_q\,
	datac => \Banco_Regis|registers~190_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1894_combout\);

-- Location: FF_X82_Y65_N11
\Banco_Regis|registers~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~222_q\);

-- Location: FF_X82_Y64_N1
\Banco_Regis|registers~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[24]~9_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~286_q\);

-- Location: LCCOMB_X82_Y64_N0
\Banco_Regis|registers~1895\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1895_combout\ = (\Banco_Regis|registers~1894_combout\ & (((\Banco_Regis|registers~286_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Banco_Regis|registers~1894_combout\ & 
-- (\Banco_Regis|registers~222_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1894_combout\,
	datab => \Banco_Regis|registers~222_q\,
	datac => \Banco_Regis|registers~286_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1895_combout\);

-- Location: LCCOMB_X82_Y64_N24
\Banco_Regis|registers~1898\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1898_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1895_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~1897_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~1897_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datad => \Banco_Regis|registers~1895_combout\,
	combout => \Banco_Regis|registers~1898_combout\);

-- Location: LCCOMB_X83_Y64_N18
\Banco_Regis|registers~1901\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1901_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1898_combout\ & (\Banco_Regis|registers~1900_combout\)) # (!\Banco_Regis|registers~1898_combout\ & 
-- ((\Banco_Regis|registers~1893_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1898_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1900_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~1893_combout\,
	datad => \Banco_Regis|registers~1898_combout\,
	combout => \Banco_Regis|registers~1901_combout\);

-- Location: LCCOMB_X83_Y64_N20
\Banco_Regis|DadoLidoReg1[24]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[24]~9_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~1891_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~1901_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datab => \Banco_Regis|Equal0~0_combout\,
	datac => \Banco_Regis|registers~1891_combout\,
	datad => \Banco_Regis|registers~1901_combout\,
	combout => \Banco_Regis|DadoLidoReg1[24]~9_combout\);

-- Location: FF_X83_Y64_N21
\Registrador_pipeline2|DOUT[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[24]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(98));

-- Location: FF_X75_Y63_N19
\Banco_Regis|registers~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1053_q\);

-- Location: FF_X74_Y63_N17
\Banco_Regis|registers~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~797_q\);

-- Location: FF_X75_Y63_N21
\Banco_Regis|registers~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~925_q\);

-- Location: FF_X74_Y63_N19
\Banco_Regis|registers~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~669_q\);

-- Location: LCCOMB_X74_Y63_N18
\Banco_Regis|registers~1909\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1909_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~925_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~669_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~925_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~669_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1909_combout\);

-- Location: LCCOMB_X74_Y63_N16
\Banco_Regis|registers~1910\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1910_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1909_combout\ & (\Banco_Regis|registers~1053_q\)) # (!\Banco_Regis|registers~1909_combout\ & 
-- ((\Banco_Regis|registers~797_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1909_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~1053_q\,
	datac => \Banco_Regis|registers~797_q\,
	datad => \Banco_Regis|registers~1909_combout\,
	combout => \Banco_Regis|registers~1910_combout\);

-- Location: FF_X84_Y67_N17
\Banco_Regis|registers~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~861_q\);

-- Location: FF_X85_Y67_N31
\Banco_Regis|registers~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~605_q\);

-- Location: LCCOMB_X85_Y67_N30
\Banco_Regis|registers~1902\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1902_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~861_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~605_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~861_q\,
	datac => \Banco_Regis|registers~605_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1902_combout\);

-- Location: FF_X85_Y67_N29
\Banco_Regis|registers~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~733_q\);

-- Location: FF_X84_Y67_N19
\Banco_Regis|registers~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~989_q\);

-- Location: LCCOMB_X85_Y67_N28
\Banco_Regis|registers~1903\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1903_combout\ = (\Banco_Regis|registers~1902_combout\ & (((\Banco_Regis|registers~989_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))) # (!\Banco_Regis|registers~1902_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~733_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1902_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~733_q\,
	datad => \Banco_Regis|registers~989_q\,
	combout => \Banco_Regis|registers~1903_combout\);

-- Location: FF_X79_Y61_N29
\Banco_Regis|registers~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~765_q\);

-- Location: FF_X79_Y61_N27
\Banco_Regis|registers~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~637_q\);

-- Location: LCCOMB_X79_Y61_N26
\Banco_Regis|registers~1904\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1904_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~765_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~637_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~765_q\,
	datac => \Banco_Regis|registers~637_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1904_combout\);

-- Location: FF_X80_Y61_N9
\Banco_Regis|registers~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~893_q\);

-- Location: FF_X80_Y61_N15
\Banco_Regis|registers~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1021_q\);

-- Location: LCCOMB_X80_Y61_N14
\Banco_Regis|registers~1905\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1905_combout\ = (\Banco_Regis|registers~1904_combout\ & (((\Banco_Regis|registers~1021_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Banco_Regis|registers~1904_combout\ & 
-- (\Banco_Regis|registers~893_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1904_combout\,
	datab => \Banco_Regis|registers~893_q\,
	datac => \Banco_Regis|registers~1021_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1905_combout\);

-- Location: FF_X76_Y63_N17
\Banco_Regis|registers~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~829_q\);

-- Location: FF_X76_Y63_N31
\Banco_Regis|registers~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~957_q\);

-- Location: FF_X77_Y63_N5
\Banco_Regis|registers~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~701_q\);

-- Location: FF_X77_Y63_N23
\Banco_Regis|registers~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~573_q\);

-- Location: LCCOMB_X77_Y63_N22
\Banco_Regis|registers~1906\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1906_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~701_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~573_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~701_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~573_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1906_combout\);

-- Location: LCCOMB_X76_Y63_N30
\Banco_Regis|registers~1907\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1907_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1906_combout\ & ((\Banco_Regis|registers~957_q\))) # (!\Banco_Regis|registers~1906_combout\ & 
-- (\Banco_Regis|registers~829_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1906_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~829_q\,
	datac => \Banco_Regis|registers~957_q\,
	datad => \Banco_Regis|registers~1906_combout\,
	combout => \Banco_Regis|registers~1907_combout\);

-- Location: LCCOMB_X84_Y64_N16
\Banco_Regis|registers~1908\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1908_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~1905_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1907_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~1905_combout\,
	datad => \Banco_Regis|registers~1907_combout\,
	combout => \Banco_Regis|registers~1908_combout\);

-- Location: LCCOMB_X84_Y64_N10
\Banco_Regis|registers~1911\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1911_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1908_combout\ & (\Banco_Regis|registers~1910_combout\)) # (!\Banco_Regis|registers~1908_combout\ & 
-- ((\Banco_Regis|registers~1903_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1908_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~1910_combout\,
	datac => \Banco_Regis|registers~1903_combout\,
	datad => \Banco_Regis|registers~1908_combout\,
	combout => \Banco_Regis|registers~1911_combout\);

-- Location: LCCOMB_X77_Y69_N16
\Banco_Regis|registers~541feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~541feeder_combout\ = \muxDepoisULA|X[23]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[23]~10_combout\,
	combout => \Banco_Regis|registers~541feeder_combout\);

-- Location: FF_X77_Y69_N17
\Banco_Regis|registers~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~541feeder_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~541_q\);

-- Location: FF_X77_Y69_N7
\Banco_Regis|registers~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~509_q\);

-- Location: FF_X81_Y68_N7
\Banco_Regis|registers~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~477_q\);

-- Location: FF_X77_Y68_N1
\Banco_Regis|registers~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~445_q\);

-- Location: LCCOMB_X77_Y68_N0
\Banco_Regis|registers~1919\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1919_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~477_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~445_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~477_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~445_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1919_combout\);

-- Location: LCCOMB_X77_Y69_N6
\Banco_Regis|registers~1920\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1920_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1919_combout\ & (\Banco_Regis|registers~541_q\)) # (!\Banco_Regis|registers~1919_combout\ & 
-- ((\Banco_Regis|registers~509_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1919_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~541_q\,
	datac => \Banco_Regis|registers~509_q\,
	datad => \Banco_Regis|registers~1919_combout\,
	combout => \Banco_Regis|registers~1920_combout\);

-- Location: FF_X82_Y65_N19
\Banco_Regis|registers~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~285_q\);

-- Location: FF_X82_Y65_N17
\Banco_Regis|registers~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~221_q\);

-- Location: FF_X81_Y65_N17
\Banco_Regis|registers~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~189_q\);

-- Location: LCCOMB_X81_Y65_N16
\Banco_Regis|registers~1912\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1912_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~221_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~189_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~221_q\,
	datac => \Banco_Regis|registers~189_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1912_combout\);

-- Location: LCCOMB_X81_Y65_N10
\Banco_Regis|registers~1913\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1913_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1912_combout\ & (\Banco_Regis|registers~285_q\)) # (!\Banco_Regis|registers~1912_combout\ & 
-- ((\Banco_Regis|registers~253_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1912_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~285_q\,
	datac => \Banco_Regis|registers~253_q\,
	datad => \Banco_Regis|registers~1912_combout\,
	combout => \Banco_Regis|registers~1913_combout\);

-- Location: FF_X83_Y66_N13
\Banco_Regis|registers~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~93_q\);

-- Location: FF_X83_Y66_N7
\Banco_Regis|registers~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~157_q\);

-- Location: FF_X87_Y65_N21
\Banco_Regis|registers~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~125_q\);

-- Location: FF_X87_Y65_N11
\Banco_Regis|registers~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~61_q\);

-- Location: LCCOMB_X87_Y65_N10
\Banco_Regis|registers~1916\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1916_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~125_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~61_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~125_q\,
	datac => \Banco_Regis|registers~61_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1916_combout\);

-- Location: LCCOMB_X83_Y66_N6
\Banco_Regis|registers~1917\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1917_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1916_combout\ & ((\Banco_Regis|registers~157_q\))) # (!\Banco_Regis|registers~1916_combout\ & 
-- (\Banco_Regis|registers~93_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1916_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~93_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~157_q\,
	datad => \Banco_Regis|registers~1916_combout\,
	combout => \Banco_Regis|registers~1917_combout\);

-- Location: FF_X87_Y62_N25
\Banco_Regis|registers~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~349_q\);

-- Location: FF_X87_Y62_N23
\Banco_Regis|registers~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~413_q\);

-- Location: FF_X86_Y62_N13
\Banco_Regis|registers~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~381_q\);

-- Location: FF_X86_Y62_N23
\Banco_Regis|registers~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~317_q\);

-- Location: LCCOMB_X86_Y62_N22
\Banco_Regis|registers~1914\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1914_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~381_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~317_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~381_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~317_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1914_combout\);

-- Location: LCCOMB_X87_Y62_N22
\Banco_Regis|registers~1915\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1915_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1914_combout\ & ((\Banco_Regis|registers~413_q\))) # (!\Banco_Regis|registers~1914_combout\ & 
-- (\Banco_Regis|registers~349_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1914_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~349_q\,
	datac => \Banco_Regis|registers~413_q\,
	datad => \Banco_Regis|registers~1914_combout\,
	combout => \Banco_Regis|registers~1915_combout\);

-- Location: LCCOMB_X83_Y66_N0
\Banco_Regis|registers~1918\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1918_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\) # ((\Banco_Regis|registers~1915_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~1917_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~1917_combout\,
	datad => \Banco_Regis|registers~1915_combout\,
	combout => \Banco_Regis|registers~1918_combout\);

-- Location: LCCOMB_X83_Y66_N14
\Banco_Regis|registers~1921\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1921_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1918_combout\ & (\Banco_Regis|registers~1920_combout\)) # (!\Banco_Regis|registers~1918_combout\ & 
-- ((\Banco_Regis|registers~1913_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1918_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1920_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~1913_combout\,
	datad => \Banco_Regis|registers~1918_combout\,
	combout => \Banco_Regis|registers~1921_combout\);

-- Location: LCCOMB_X84_Y64_N8
\Banco_Regis|DadoLidoReg1[23]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[23]~10_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (\Banco_Regis|registers~1911_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (((!\Banco_Regis|Equal0~0_combout\ & \Banco_Regis|registers~1921_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1911_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datac => \Banco_Regis|Equal0~0_combout\,
	datad => \Banco_Regis|registers~1921_combout\,
	combout => \Banco_Regis|DadoLidoReg1[23]~10_combout\);

-- Location: FF_X84_Y64_N9
\Registrador_pipeline2|DOUT[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[23]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(97));

-- Location: FF_X73_Y66_N15
\Banco_Regis|registers~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1052_q\);

-- Location: FF_X73_Y66_N17
\Banco_Regis|registers~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~924_q\);

-- Location: FF_X74_Y66_N1
\Banco_Regis|registers~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~796_q\);

-- Location: FF_X74_Y66_N27
\Banco_Regis|registers~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~668_q\);

-- Location: LCCOMB_X74_Y66_N26
\Banco_Regis|registers~1929\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1929_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~796_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~668_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~796_q\,
	datac => \Banco_Regis|registers~668_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1929_combout\);

-- Location: LCCOMB_X73_Y66_N16
\Banco_Regis|registers~1930\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1930_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1929_combout\ & (\Banco_Regis|registers~1052_q\)) # (!\Banco_Regis|registers~1929_combout\ & 
-- ((\Banco_Regis|registers~924_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1929_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~1052_q\,
	datac => \Banco_Regis|registers~924_q\,
	datad => \Banco_Regis|registers~1929_combout\,
	combout => \Banco_Regis|registers~1930_combout\);

-- Location: FF_X85_Y63_N31
\Banco_Regis|registers~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1020_q\);

-- Location: FF_X86_Y63_N21
\Banco_Regis|registers~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~764_q\);

-- Location: FF_X85_Y63_N17
\Banco_Regis|registers~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~892_q\);

-- Location: FF_X86_Y63_N7
\Banco_Regis|registers~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~636_q\);

-- Location: LCCOMB_X86_Y63_N6
\Banco_Regis|registers~1922\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1922_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~892_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~636_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~892_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~636_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1922_combout\);

-- Location: LCCOMB_X86_Y63_N20
\Banco_Regis|registers~1923\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1923_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1922_combout\ & (\Banco_Regis|registers~1020_q\)) # (!\Banco_Regis|registers~1922_combout\ & 
-- ((\Banco_Regis|registers~764_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1922_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~1020_q\,
	datac => \Banco_Regis|registers~764_q\,
	datad => \Banco_Regis|registers~1922_combout\,
	combout => \Banco_Regis|registers~1923_combout\);

-- Location: FF_X76_Y65_N25
\Banco_Regis|registers~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~828_q\);

-- Location: FF_X76_Y65_N11
\Banco_Regis|registers~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~572_q\);

-- Location: LCCOMB_X76_Y65_N10
\Banco_Regis|registers~1926\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1926_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~828_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~572_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~828_q\,
	datac => \Banco_Regis|registers~572_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1926_combout\);

-- Location: FF_X77_Y65_N21
\Banco_Regis|registers~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~700_q\);

-- Location: FF_X77_Y65_N19
\Banco_Regis|registers~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~956_q\);

-- Location: LCCOMB_X77_Y65_N18
\Banco_Regis|registers~1927\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1927_combout\ = (\Banco_Regis|registers~1926_combout\ & (((\Banco_Regis|registers~956_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~1926_combout\ & 
-- (\Banco_Regis|registers~700_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1926_combout\,
	datab => \Banco_Regis|registers~700_q\,
	datac => \Banco_Regis|registers~956_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1927_combout\);

-- Location: FF_X87_Y67_N1
\Banco_Regis|registers~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~732_q\);

-- Location: FF_X87_Y67_N31
\Banco_Regis|registers~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~604_q\);

-- Location: LCCOMB_X87_Y67_N30
\Banco_Regis|registers~1924\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1924_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~732_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~604_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~732_q\,
	datac => \Banco_Regis|registers~604_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1924_combout\);

-- Location: FF_X86_Y67_N17
\Banco_Regis|registers~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~860_q\);

-- Location: FF_X86_Y67_N31
\Banco_Regis|registers~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~988_q\);

-- Location: LCCOMB_X86_Y67_N30
\Banco_Regis|registers~1925\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1925_combout\ = (\Banco_Regis|registers~1924_combout\ & (((\Banco_Regis|registers~988_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Banco_Regis|registers~1924_combout\ & 
-- (\Banco_Regis|registers~860_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1924_combout\,
	datab => \Banco_Regis|registers~860_q\,
	datac => \Banco_Regis|registers~988_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1925_combout\);

-- Location: LCCOMB_X80_Y66_N16
\Banco_Regis|registers~1928\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1928_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1925_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~1927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1927_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~1925_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1928_combout\);

-- Location: LCCOMB_X80_Y66_N2
\Banco_Regis|registers~1931\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1931_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1928_combout\ & (\Banco_Regis|registers~1930_combout\)) # (!\Banco_Regis|registers~1928_combout\ & 
-- ((\Banco_Regis|registers~1923_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1928_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1930_combout\,
	datab => \Banco_Regis|registers~1923_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datad => \Banco_Regis|registers~1928_combout\,
	combout => \Banco_Regis|registers~1931_combout\);

-- Location: FF_X75_Y68_N1
\Banco_Regis|registers~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \muxDepoisULA|X[22]~11_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~540_q\);

-- Location: FF_X76_Y68_N1
\Banco_Regis|registers~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~476_q\);

-- Location: FF_X76_Y68_N3
\Banco_Regis|registers~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~508_q\);

-- Location: FF_X77_Y68_N19
\Banco_Regis|registers~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~444_q\);

-- Location: LCCOMB_X77_Y68_N18
\Banco_Regis|registers~1939\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1939_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~508_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~444_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~508_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~444_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1939_combout\);

-- Location: LCCOMB_X76_Y68_N0
\Banco_Regis|registers~1940\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1940_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1939_combout\ & (\Banco_Regis|registers~540_q\)) # (!\Banco_Regis|registers~1939_combout\ & 
-- ((\Banco_Regis|registers~476_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~540_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~476_q\,
	datad => \Banco_Regis|registers~1939_combout\,
	combout => \Banco_Regis|registers~1940_combout\);

-- Location: FF_X84_Y65_N21
\Banco_Regis|registers~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~252_q\);

-- Location: FF_X84_Y65_N11
\Banco_Regis|registers~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~188_q\);

-- Location: LCCOMB_X84_Y65_N10
\Banco_Regis|registers~1934\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1934_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~252_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~188_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~252_q\,
	datac => \Banco_Regis|registers~188_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1934_combout\);

-- Location: FF_X85_Y65_N1
\Banco_Regis|registers~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~220_q\);

-- Location: FF_X85_Y65_N27
\Banco_Regis|registers~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~284_q\);

-- Location: LCCOMB_X85_Y65_N26
\Banco_Regis|registers~1935\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1935_combout\ = (\Banco_Regis|registers~1934_combout\ & (((\Banco_Regis|registers~284_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Banco_Regis|registers~1934_combout\ & 
-- (\Banco_Regis|registers~220_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1934_combout\,
	datab => \Banco_Regis|registers~220_q\,
	datac => \Banco_Regis|registers~284_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1935_combout\);

-- Location: FF_X79_Y66_N21
\Banco_Regis|registers~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~124_q\);

-- Location: FF_X79_Y64_N19
\Banco_Regis|registers~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~92_q\);

-- Location: FF_X79_Y64_N13
\Banco_Regis|registers~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~60_q\);

-- Location: LCCOMB_X79_Y64_N12
\Banco_Regis|registers~1936\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1936_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~92_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~60_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~92_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~60_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1936_combout\);

-- Location: LCCOMB_X79_Y66_N30
\Banco_Regis|registers~1937\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1937_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1936_combout\ & ((\Banco_Regis|registers~156_q\))) # (!\Banco_Regis|registers~1936_combout\ & 
-- (\Banco_Regis|registers~124_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1936_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~124_q\,
	datac => \Banco_Regis|registers~156_q\,
	datad => \Banco_Regis|registers~1936_combout\,
	combout => \Banco_Regis|registers~1937_combout\);

-- Location: LCCOMB_X80_Y66_N4
\Banco_Regis|registers~1938\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1938_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1935_combout\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & \Banco_Regis|registers~1937_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1935_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Banco_Regis|registers~1937_combout\,
	combout => \Banco_Regis|registers~1938_combout\);

-- Location: FF_X87_Y62_N19
\Banco_Regis|registers~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~412_q\);

-- Location: FF_X84_Y62_N25
\Banco_Regis|registers~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~380_q\);

-- Location: FF_X87_Y62_N1
\Banco_Regis|registers~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~348_q\);

-- Location: FF_X84_Y62_N3
\Banco_Regis|registers~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~316_q\);

-- Location: LCCOMB_X84_Y62_N2
\Banco_Regis|registers~1932\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1932_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~348_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~316_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~348_q\,
	datac => \Banco_Regis|registers~316_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1932_combout\);

-- Location: LCCOMB_X84_Y62_N24
\Banco_Regis|registers~1933\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1933_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1932_combout\ & (\Banco_Regis|registers~412_q\)) # (!\Banco_Regis|registers~1932_combout\ & 
-- ((\Banco_Regis|registers~380_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1932_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~412_q\,
	datac => \Banco_Regis|registers~380_q\,
	datad => \Banco_Regis|registers~1932_combout\,
	combout => \Banco_Regis|registers~1933_combout\);

-- Location: LCCOMB_X80_Y66_N22
\Banco_Regis|registers~1941\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1941_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1938_combout\ & (\Banco_Regis|registers~1940_combout\)) # (!\Banco_Regis|registers~1938_combout\ & 
-- ((\Banco_Regis|registers~1933_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1938_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1940_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~1938_combout\,
	datad => \Banco_Regis|registers~1933_combout\,
	combout => \Banco_Regis|registers~1941_combout\);

-- Location: LCCOMB_X81_Y66_N6
\Banco_Regis|DadoLidoReg1[22]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[22]~11_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (\Banco_Regis|registers~1931_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (((!\Banco_Regis|Equal0~0_combout\ & \Banco_Regis|registers~1941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1931_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datac => \Banco_Regis|Equal0~0_combout\,
	datad => \Banco_Regis|registers~1941_combout\,
	combout => \Banco_Regis|DadoLidoReg1[22]~11_combout\);

-- Location: FF_X81_Y66_N7
\Registrador_pipeline2|DOUT[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(96));

-- Location: FF_X75_Y63_N5
\Banco_Regis|registers~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~923_q\);

-- Location: FF_X74_Y63_N31
\Banco_Regis|registers~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~667_q\);

-- Location: LCCOMB_X74_Y63_N30
\Banco_Regis|registers~1949\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1949_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~923_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~667_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~923_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~667_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1949_combout\);

-- Location: FF_X74_Y63_N13
\Banco_Regis|registers~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~795_q\);

-- Location: FF_X75_Y63_N3
\Banco_Regis|registers~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1051_q\);

-- Location: LCCOMB_X74_Y63_N12
\Banco_Regis|registers~1950\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1950_combout\ = (\Banco_Regis|registers~1949_combout\ & (((\Banco_Regis|registers~1051_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))) # (!\Banco_Regis|registers~1949_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~795_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1949_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~795_q\,
	datad => \Banco_Regis|registers~1051_q\,
	combout => \Banco_Regis|registers~1950_combout\);

-- Location: FF_X84_Y67_N11
\Banco_Regis|registers~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~987_q\);

-- Location: FF_X84_Y67_N9
\Banco_Regis|registers~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~859_q\);

-- Location: FF_X85_Y67_N19
\Banco_Regis|registers~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~603_q\);

-- Location: LCCOMB_X85_Y67_N18
\Banco_Regis|registers~1942\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1942_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~859_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~603_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~859_q\,
	datac => \Banco_Regis|registers~603_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1942_combout\);

-- Location: LCCOMB_X85_Y67_N4
\Banco_Regis|registers~1943\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1943_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1942_combout\ & (\Banco_Regis|registers~987_q\)) # (!\Banco_Regis|registers~1942_combout\ & 
-- ((\Banco_Regis|registers~731_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1942_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~987_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~731_q\,
	datad => \Banco_Regis|registers~1942_combout\,
	combout => \Banco_Regis|registers~1943_combout\);

-- Location: FF_X77_Y63_N17
\Banco_Regis|registers~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~699_q\);

-- Location: FF_X77_Y63_N31
\Banco_Regis|registers~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~571_q\);

-- Location: LCCOMB_X77_Y63_N30
\Banco_Regis|registers~1946\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1946_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~699_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~571_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~699_q\,
	datac => \Banco_Regis|registers~571_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1946_combout\);

-- Location: FF_X76_Y63_N9
\Banco_Regis|registers~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~827_q\);

-- Location: FF_X76_Y63_N27
\Banco_Regis|registers~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~955_q\);

-- Location: LCCOMB_X76_Y63_N26
\Banco_Regis|registers~1947\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1947_combout\ = (\Banco_Regis|registers~1946_combout\ & (((\Banco_Regis|registers~955_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Banco_Regis|registers~1946_combout\ & 
-- (\Banco_Regis|registers~827_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1946_combout\,
	datab => \Banco_Regis|registers~827_q\,
	datac => \Banco_Regis|registers~955_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1947_combout\);

-- Location: FF_X80_Y61_N1
\Banco_Regis|registers~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~891_q\);

-- Location: FF_X80_Y61_N27
\Banco_Regis|registers~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1019_q\);

-- Location: FF_X79_Y61_N5
\Banco_Regis|registers~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~763_q\);

-- Location: FF_X79_Y61_N31
\Banco_Regis|registers~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~635_q\);

-- Location: LCCOMB_X79_Y61_N30
\Banco_Regis|registers~1944\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1944_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~763_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~635_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~763_q\,
	datac => \Banco_Regis|registers~635_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1944_combout\);

-- Location: LCCOMB_X80_Y61_N26
\Banco_Regis|registers~1945\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1945_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1944_combout\ & ((\Banco_Regis|registers~1019_q\))) # (!\Banco_Regis|registers~1944_combout\ & 
-- (\Banco_Regis|registers~891_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1944_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~891_q\,
	datac => \Banco_Regis|registers~1019_q\,
	datad => \Banco_Regis|registers~1944_combout\,
	combout => \Banco_Regis|registers~1945_combout\);

-- Location: LCCOMB_X79_Y63_N10
\Banco_Regis|registers~1948\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1948_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1945_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~1947_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~1947_combout\,
	datad => \Banco_Regis|registers~1945_combout\,
	combout => \Banco_Regis|registers~1948_combout\);

-- Location: LCCOMB_X79_Y63_N4
\Banco_Regis|registers~1951\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1951_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1948_combout\ & (\Banco_Regis|registers~1950_combout\)) # (!\Banco_Regis|registers~1948_combout\ & 
-- ((\Banco_Regis|registers~1943_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1948_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1950_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~1943_combout\,
	datad => \Banco_Regis|registers~1948_combout\,
	combout => \Banco_Regis|registers~1951_combout\);

-- Location: FF_X80_Y64_N27
\Banco_Regis|registers~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~219_q\);

-- Location: FF_X81_Y65_N9
\Banco_Regis|registers~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~187_q\);

-- Location: LCCOMB_X81_Y65_N8
\Banco_Regis|registers~1952\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1952_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~219_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~187_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~219_q\,
	datac => \Banco_Regis|registers~187_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1952_combout\);

-- Location: FF_X81_Y65_N31
\Banco_Regis|registers~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~251_q\);

-- Location: FF_X81_Y69_N11
\Banco_Regis|registers~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~283_q\);

-- Location: LCCOMB_X81_Y65_N30
\Banco_Regis|registers~1953\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1953_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1952_combout\ & ((\Banco_Regis|registers~283_q\))) # (!\Banco_Regis|registers~1952_combout\ & 
-- (\Banco_Regis|registers~251_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~1952_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~1952_combout\,
	datac => \Banco_Regis|registers~251_q\,
	datad => \Banco_Regis|registers~283_q\,
	combout => \Banco_Regis|registers~1953_combout\);

-- Location: LCCOMB_X77_Y69_N30
\Banco_Regis|registers~539feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~539feeder_combout\ = \muxDepoisULA|X[21]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[21]~12_combout\,
	combout => \Banco_Regis|registers~539feeder_combout\);

-- Location: FF_X77_Y69_N31
\Banco_Regis|registers~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~539feeder_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~539_q\);

-- Location: FF_X81_Y68_N25
\Banco_Regis|registers~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~475_q\);

-- Location: FF_X77_Y68_N15
\Banco_Regis|registers~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~443_q\);

-- Location: LCCOMB_X77_Y68_N14
\Banco_Regis|registers~1959\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1959_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~475_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~443_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~475_q\,
	datac => \Banco_Regis|registers~443_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1959_combout\);

-- Location: FF_X77_Y68_N29
\Banco_Regis|registers~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~507_q\);

-- Location: LCCOMB_X77_Y68_N28
\Banco_Regis|registers~1960\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1960_combout\ = (\Banco_Regis|registers~1959_combout\ & ((\Banco_Regis|registers~539_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Banco_Regis|registers~1959_combout\ & 
-- (((\Banco_Regis|registers~507_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~539_q\,
	datab => \Banco_Regis|registers~1959_combout\,
	datac => \Banco_Regis|registers~507_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1960_combout\);

-- Location: FF_X83_Y66_N21
\Banco_Regis|registers~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~91_q\);

-- Location: FF_X83_Y66_N23
\Banco_Regis|registers~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~155_q\);

-- Location: FF_X87_Y65_N17
\Banco_Regis|registers~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~123_q\);

-- Location: FF_X87_Y65_N31
\Banco_Regis|registers~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~59_q\);

-- Location: LCCOMB_X87_Y65_N30
\Banco_Regis|registers~1956\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1956_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~123_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~59_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~123_q\,
	datac => \Banco_Regis|registers~59_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1956_combout\);

-- Location: LCCOMB_X83_Y66_N22
\Banco_Regis|registers~1957\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1957_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1956_combout\ & ((\Banco_Regis|registers~155_q\))) # (!\Banco_Regis|registers~1956_combout\ & 
-- (\Banco_Regis|registers~91_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~91_q\,
	datac => \Banco_Regis|registers~155_q\,
	datad => \Banco_Regis|registers~1956_combout\,
	combout => \Banco_Regis|registers~1957_combout\);

-- Location: FF_X87_Y62_N9
\Banco_Regis|registers~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~347_q\);

-- Location: FF_X87_Y62_N3
\Banco_Regis|registers~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~411_q\);

-- Location: FF_X86_Y62_N21
\Banco_Regis|registers~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~379_q\);

-- Location: FF_X86_Y62_N31
\Banco_Regis|registers~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~315_q\);

-- Location: LCCOMB_X86_Y62_N30
\Banco_Regis|registers~1954\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1954_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~379_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~315_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~379_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~315_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1954_combout\);

-- Location: LCCOMB_X87_Y62_N2
\Banco_Regis|registers~1955\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1955_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1954_combout\ & ((\Banco_Regis|registers~411_q\))) # (!\Banco_Regis|registers~1954_combout\ & 
-- (\Banco_Regis|registers~347_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~347_q\,
	datac => \Banco_Regis|registers~411_q\,
	datad => \Banco_Regis|registers~1954_combout\,
	combout => \Banco_Regis|registers~1955_combout\);

-- Location: LCCOMB_X80_Y63_N6
\Banco_Regis|registers~1958\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1958_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\) # ((\Banco_Regis|registers~1955_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~1957_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~1957_combout\,
	datad => \Banco_Regis|registers~1955_combout\,
	combout => \Banco_Regis|registers~1958_combout\);

-- Location: LCCOMB_X80_Y63_N20
\Banco_Regis|registers~1961\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1961_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1958_combout\ & ((\Banco_Regis|registers~1960_combout\))) # (!\Banco_Regis|registers~1958_combout\ & 
-- (\Banco_Regis|registers~1953_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1958_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1953_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~1960_combout\,
	datad => \Banco_Regis|registers~1958_combout\,
	combout => \Banco_Regis|registers~1961_combout\);

-- Location: LCCOMB_X80_Y63_N8
\Banco_Regis|DadoLidoReg1[21]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[21]~12_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~1951_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~1961_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal0~0_combout\,
	datab => \Banco_Regis|registers~1951_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datad => \Banco_Regis|registers~1961_combout\,
	combout => \Banco_Regis|DadoLidoReg1[21]~12_combout\);

-- Location: FF_X80_Y63_N9
\Registrador_pipeline2|DOUT[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(95));

-- Location: FF_X88_Y66_N27
\Banco_Regis|registers~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~983_q\);

-- Location: FF_X85_Y67_N25
\Banco_Regis|registers~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~727_q\);

-- Location: FF_X88_Y66_N17
\Banco_Regis|registers~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~855_q\);

-- Location: FF_X85_Y67_N11
\Banco_Regis|registers~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~599_q\);

-- Location: LCCOMB_X85_Y67_N10
\Banco_Regis|registers~2022\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2022_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~855_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~599_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~855_q\,
	datac => \Banco_Regis|registers~599_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2022_combout\);

-- Location: LCCOMB_X85_Y67_N24
\Banco_Regis|registers~2023\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2023_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2022_combout\ & (\Banco_Regis|registers~983_q\)) # (!\Banco_Regis|registers~2022_combout\ & 
-- ((\Banco_Regis|registers~727_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2022_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~983_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~727_q\,
	datad => \Banco_Regis|registers~2022_combout\,
	combout => \Banco_Regis|registers~2023_combout\);

-- Location: FF_X80_Y62_N17
\Banco_Regis|registers~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~887_q\);

-- Location: FF_X80_Y62_N7
\Banco_Regis|registers~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1015_q\);

-- Location: FF_X79_Y62_N17
\Banco_Regis|registers~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~759_q\);

-- Location: FF_X79_Y62_N11
\Banco_Regis|registers~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~631_q\);

-- Location: LCCOMB_X79_Y62_N10
\Banco_Regis|registers~2024\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2024_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~759_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~631_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~759_q\,
	datac => \Banco_Regis|registers~631_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2024_combout\);

-- Location: LCCOMB_X80_Y62_N6
\Banco_Regis|registers~2025\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2025_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2024_combout\ & ((\Banco_Regis|registers~1015_q\))) # (!\Banco_Regis|registers~2024_combout\ & 
-- (\Banco_Regis|registers~887_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2024_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~887_q\,
	datac => \Banco_Regis|registers~1015_q\,
	datad => \Banco_Regis|registers~2024_combout\,
	combout => \Banco_Regis|registers~2025_combout\);

-- Location: LCCOMB_X76_Y63_N28
\Banco_Regis|registers~823feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~823feeder_combout\ = \muxDepoisULA|X[17]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[17]~16_combout\,
	combout => \Banco_Regis|registers~823feeder_combout\);

-- Location: FF_X76_Y63_N29
\Banco_Regis|registers~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~823feeder_combout\,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~823_q\);

-- Location: FF_X76_Y63_N11
\Banco_Regis|registers~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~951_q\);

-- Location: FF_X77_Y67_N13
\Banco_Regis|registers~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~695_q\);

-- Location: FF_X77_Y67_N19
\Banco_Regis|registers~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~567_q\);

-- Location: LCCOMB_X77_Y67_N18
\Banco_Regis|registers~2026\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2026_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~695_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~567_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~695_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~567_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2026_combout\);

-- Location: LCCOMB_X76_Y63_N10
\Banco_Regis|registers~2027\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2027_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2026_combout\ & ((\Banco_Regis|registers~951_q\))) # (!\Banco_Regis|registers~2026_combout\ & 
-- (\Banco_Regis|registers~823_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~823_q\,
	datac => \Banco_Regis|registers~951_q\,
	datad => \Banco_Regis|registers~2026_combout\,
	combout => \Banco_Regis|registers~2027_combout\);

-- Location: LCCOMB_X79_Y63_N26
\Banco_Regis|registers~2028\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2028_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~2025_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2027_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2025_combout\,
	datad => \Banco_Regis|registers~2027_combout\,
	combout => \Banco_Regis|registers~2028_combout\);

-- Location: FF_X75_Y63_N25
\Banco_Regis|registers~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~919_q\);

-- Location: FF_X79_Y63_N19
\Banco_Regis|registers~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~663_q\);

-- Location: LCCOMB_X79_Y63_N18
\Banco_Regis|registers~2029\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2029_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~919_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~663_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~919_q\,
	datac => \Banco_Regis|registers~663_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2029_combout\);

-- Location: FF_X79_Y63_N1
\Banco_Regis|registers~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~791_q\);

-- Location: FF_X75_Y63_N15
\Banco_Regis|registers~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1047_q\);

-- Location: LCCOMB_X79_Y63_N0
\Banco_Regis|registers~2030\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2030_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2029_combout\ & ((\Banco_Regis|registers~1047_q\))) # (!\Banco_Regis|registers~2029_combout\ & 
-- (\Banco_Regis|registers~791_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~2029_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~2029_combout\,
	datac => \Banco_Regis|registers~791_q\,
	datad => \Banco_Regis|registers~1047_q\,
	combout => \Banco_Regis|registers~2030_combout\);

-- Location: LCCOMB_X79_Y63_N24
\Banco_Regis|registers~2031\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2031_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2028_combout\ & ((\Banco_Regis|registers~2030_combout\))) # (!\Banco_Regis|registers~2028_combout\ & 
-- (\Banco_Regis|registers~2023_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2028_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~2023_combout\,
	datac => \Banco_Regis|registers~2028_combout\,
	datad => \Banco_Regis|registers~2030_combout\,
	combout => \Banco_Regis|registers~2031_combout\);

-- Location: FF_X80_Y69_N27
\Banco_Regis|registers~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~535_q\);

-- Location: FF_X79_Y68_N17
\Banco_Regis|registers~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~439_q\);

-- Location: LCCOMB_X81_Y64_N8
\Banco_Regis|registers~471feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~471feeder_combout\ = \muxDepoisULA|X[17]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[17]~16_combout\,
	combout => \Banco_Regis|registers~471feeder_combout\);

-- Location: FF_X81_Y64_N9
\Banco_Regis|registers~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~471feeder_combout\,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~471_q\);

-- Location: LCCOMB_X79_Y68_N16
\Banco_Regis|registers~2039\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2039_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\) # ((\Banco_Regis|registers~471_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~439_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~439_q\,
	datad => \Banco_Regis|registers~471_q\,
	combout => \Banco_Regis|registers~2039_combout\);

-- Location: LCCOMB_X79_Y68_N14
\Banco_Regis|registers~2040\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2040_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2039_combout\ & (\Banco_Regis|registers~535_q\)) # (!\Banco_Regis|registers~2039_combout\ & 
-- ((\Banco_Regis|registers~503_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2039_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~535_q\,
	datac => \Banco_Regis|registers~503_q\,
	datad => \Banco_Regis|registers~2039_combout\,
	combout => \Banco_Regis|registers~2040_combout\);

-- Location: LCCOMB_X81_Y64_N30
\Banco_Regis|registers~183feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~183feeder_combout\ = \muxDepoisULA|X[17]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[17]~16_combout\,
	combout => \Banco_Regis|registers~183feeder_combout\);

-- Location: FF_X81_Y64_N31
\Banco_Regis|registers~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~183feeder_combout\,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~183_q\);

-- Location: FF_X82_Y65_N25
\Banco_Regis|registers~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~215_q\);

-- Location: LCCOMB_X82_Y65_N30
\Banco_Regis|registers~2032\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2032_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~215_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~183_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~183_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~215_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2032_combout\);

-- Location: FF_X82_Y65_N7
\Banco_Regis|registers~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~279_q\);

-- Location: FF_X81_Y65_N3
\Banco_Regis|registers~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~247_q\);

-- Location: LCCOMB_X81_Y65_N2
\Banco_Regis|registers~2033\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2033_combout\ = (\Banco_Regis|registers~2032_combout\ & ((\Banco_Regis|registers~279_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Banco_Regis|registers~2032_combout\ & 
-- (((\Banco_Regis|registers~247_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2032_combout\,
	datab => \Banco_Regis|registers~279_q\,
	datac => \Banco_Regis|registers~247_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2033_combout\);

-- Location: FF_X83_Y62_N5
\Banco_Regis|registers~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~343_q\);

-- Location: FF_X83_Y62_N3
\Banco_Regis|registers~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~407_q\);

-- Location: FF_X82_Y62_N9
\Banco_Regis|registers~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~375_q\);

-- Location: FF_X82_Y62_N31
\Banco_Regis|registers~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~311_q\);

-- Location: LCCOMB_X82_Y62_N30
\Banco_Regis|registers~2034\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2034_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~375_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~311_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~375_q\,
	datac => \Banco_Regis|registers~311_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2034_combout\);

-- Location: LCCOMB_X83_Y62_N2
\Banco_Regis|registers~2035\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2035_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2034_combout\ & ((\Banco_Regis|registers~407_q\))) # (!\Banco_Regis|registers~2034_combout\ & 
-- (\Banco_Regis|registers~343_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2034_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~343_q\,
	datac => \Banco_Regis|registers~407_q\,
	datad => \Banco_Regis|registers~2034_combout\,
	combout => \Banco_Regis|registers~2035_combout\);

-- Location: FF_X86_Y65_N13
\Banco_Regis|registers~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~87_q\);

-- Location: FF_X79_Y65_N25
\Banco_Regis|registers~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~151_q\);

-- Location: LCCOMB_X87_Y65_N8
\Banco_Regis|registers~119feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~119feeder_combout\ = \muxDepoisULA|X[17]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[17]~16_combout\,
	combout => \Banco_Regis|registers~119feeder_combout\);

-- Location: FF_X87_Y65_N9
\Banco_Regis|registers~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~119feeder_combout\,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~119_q\);

-- Location: FF_X87_Y65_N23
\Banco_Regis|registers~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~55_q\);

-- Location: LCCOMB_X87_Y65_N22
\Banco_Regis|registers~2036\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2036_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~119_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~55_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~119_q\,
	datac => \Banco_Regis|registers~55_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2036_combout\);

-- Location: LCCOMB_X79_Y65_N24
\Banco_Regis|registers~2037\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2037_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2036_combout\ & ((\Banco_Regis|registers~151_q\))) # (!\Banco_Regis|registers~2036_combout\ & 
-- (\Banco_Regis|registers~87_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2036_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~87_q\,
	datac => \Banco_Regis|registers~151_q\,
	datad => \Banco_Regis|registers~2036_combout\,
	combout => \Banco_Regis|registers~2037_combout\);

-- Location: LCCOMB_X79_Y65_N18
\Banco_Regis|registers~2038\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2038_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~2035_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2037_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~2035_combout\,
	datad => \Banco_Regis|registers~2037_combout\,
	combout => \Banco_Regis|registers~2038_combout\);

-- Location: LCCOMB_X79_Y65_N12
\Banco_Regis|registers~2041\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2041_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2038_combout\ & (\Banco_Regis|registers~2040_combout\)) # (!\Banco_Regis|registers~2038_combout\ & 
-- ((\Banco_Regis|registers~2033_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2038_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~2040_combout\,
	datac => \Banco_Regis|registers~2033_combout\,
	datad => \Banco_Regis|registers~2038_combout\,
	combout => \Banco_Regis|registers~2041_combout\);

-- Location: LCCOMB_X80_Y67_N16
\Banco_Regis|DadoLidoReg1[17]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[17]~16_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~2031_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~2041_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal0~0_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datac => \Banco_Regis|registers~2031_combout\,
	datad => \Banco_Regis|registers~2041_combout\,
	combout => \Banco_Regis|DadoLidoReg1[17]~16_combout\);

-- Location: FF_X80_Y67_N17
\Registrador_pipeline2|DOUT[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(91));

-- Location: FF_X75_Y66_N15
\Banco_Regis|registers~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1046_q\);

-- Location: FF_X74_Y67_N7
\Banco_Regis|registers~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~662_q\);

-- Location: FF_X74_Y67_N29
\Banco_Regis|registers~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~790_q\);

-- Location: LCCOMB_X74_Y67_N6
\Banco_Regis|registers~2049\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2049_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\) # ((\Banco_Regis|registers~790_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~662_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~662_q\,
	datad => \Banco_Regis|registers~790_q\,
	combout => \Banco_Regis|registers~2049_combout\);

-- Location: LCCOMB_X75_Y66_N24
\Banco_Regis|registers~2050\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2050_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2049_combout\ & (\Banco_Regis|registers~1046_q\)) # (!\Banco_Regis|registers~2049_combout\ & 
-- ((\Banco_Regis|registers~918_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2049_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~1046_q\,
	datac => \Banco_Regis|registers~918_q\,
	datad => \Banco_Regis|registers~2049_combout\,
	combout => \Banco_Regis|registers~2050_combout\);

-- Location: FF_X85_Y61_N11
\Banco_Regis|registers~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1014_q\);

-- Location: FF_X84_Y61_N1
\Banco_Regis|registers~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~758_q\);

-- Location: FF_X85_Y61_N9
\Banco_Regis|registers~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~886_q\);

-- Location: FF_X84_Y61_N19
\Banco_Regis|registers~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~630_q\);

-- Location: LCCOMB_X84_Y61_N18
\Banco_Regis|registers~2042\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2042_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~886_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~630_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~886_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~630_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2042_combout\);

-- Location: LCCOMB_X84_Y61_N0
\Banco_Regis|registers~2043\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2043_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2042_combout\ & (\Banco_Regis|registers~1014_q\)) # (!\Banco_Regis|registers~2042_combout\ & 
-- ((\Banco_Regis|registers~758_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2042_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~1014_q\,
	datac => \Banco_Regis|registers~758_q\,
	datad => \Banco_Regis|registers~2042_combout\,
	combout => \Banco_Regis|registers~2043_combout\);

-- Location: FF_X85_Y66_N5
\Banco_Regis|registers~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~854_q\);

-- Location: FF_X85_Y66_N7
\Banco_Regis|registers~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~982_q\);

-- Location: FF_X86_Y66_N9
\Banco_Regis|registers~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~726_q\);

-- Location: FF_X86_Y66_N3
\Banco_Regis|registers~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~598_q\);

-- Location: LCCOMB_X86_Y66_N2
\Banco_Regis|registers~2044\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2044_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~726_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~598_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~726_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~598_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2044_combout\);

-- Location: LCCOMB_X85_Y66_N6
\Banco_Regis|registers~2045\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2045_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2044_combout\ & ((\Banco_Regis|registers~982_q\))) # (!\Banco_Regis|registers~2044_combout\ & 
-- (\Banco_Regis|registers~854_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2044_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~854_q\,
	datac => \Banco_Regis|registers~982_q\,
	datad => \Banco_Regis|registers~2044_combout\,
	combout => \Banco_Regis|registers~2045_combout\);

-- Location: FF_X76_Y66_N13
\Banco_Regis|registers~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~694_q\);

-- Location: FF_X76_Y66_N19
\Banco_Regis|registers~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~950_q\);

-- Location: FF_X76_Y65_N1
\Banco_Regis|registers~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~822_q\);

-- Location: FF_X76_Y65_N7
\Banco_Regis|registers~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~566_q\);

-- Location: LCCOMB_X76_Y65_N6
\Banco_Regis|registers~2046\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2046_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~822_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~566_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~822_q\,
	datac => \Banco_Regis|registers~566_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2046_combout\);

-- Location: LCCOMB_X76_Y66_N18
\Banco_Regis|registers~2047\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2047_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2046_combout\ & ((\Banco_Regis|registers~950_q\))) # (!\Banco_Regis|registers~2046_combout\ & 
-- (\Banco_Regis|registers~694_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2046_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~694_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~950_q\,
	datad => \Banco_Regis|registers~2046_combout\,
	combout => \Banco_Regis|registers~2047_combout\);

-- Location: LCCOMB_X80_Y66_N20
\Banco_Regis|registers~2048\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2048_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\) # ((\Banco_Regis|registers~2045_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2045_combout\,
	datad => \Banco_Regis|registers~2047_combout\,
	combout => \Banco_Regis|registers~2048_combout\);

-- Location: LCCOMB_X80_Y66_N14
\Banco_Regis|registers~2051\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2051_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2048_combout\ & (\Banco_Regis|registers~2050_combout\)) # (!\Banco_Regis|registers~2048_combout\ & 
-- ((\Banco_Regis|registers~2043_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2048_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2050_combout\,
	datab => \Banco_Regis|registers~2043_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datad => \Banco_Regis|registers~2048_combout\,
	combout => \Banco_Regis|registers~2051_combout\);

-- Location: FF_X75_Y68_N31
\Banco_Regis|registers~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~534_q\);

-- Location: FF_X76_Y68_N19
\Banco_Regis|registers~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~470_q\);

-- Location: FF_X76_Y68_N5
\Banco_Regis|registers~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~502_q\);

-- Location: FF_X77_Y68_N27
\Banco_Regis|registers~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~438_q\);

-- Location: LCCOMB_X77_Y68_N26
\Banco_Regis|registers~2059\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2059_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~502_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~438_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~502_q\,
	datac => \Banco_Regis|registers~438_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2059_combout\);

-- Location: LCCOMB_X76_Y68_N18
\Banco_Regis|registers~2060\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2060_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2059_combout\ & (\Banco_Regis|registers~534_q\)) # (!\Banco_Regis|registers~2059_combout\ & 
-- ((\Banco_Regis|registers~470_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2059_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~534_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~470_q\,
	datad => \Banco_Regis|registers~2059_combout\,
	combout => \Banco_Regis|registers~2060_combout\);

-- Location: FF_X87_Y62_N27
\Banco_Regis|registers~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~406_q\);

-- Location: FF_X84_Y62_N7
\Banco_Regis|registers~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~374_q\);

-- Location: FF_X87_Y62_N21
\Banco_Regis|registers~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~342_q\);

-- Location: FF_X84_Y62_N13
\Banco_Regis|registers~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~310_q\);

-- Location: LCCOMB_X84_Y62_N12
\Banco_Regis|registers~2052\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2052_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~342_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~310_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~342_q\,
	datac => \Banco_Regis|registers~310_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2052_combout\);

-- Location: LCCOMB_X84_Y62_N6
\Banco_Regis|registers~2053\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2053_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2052_combout\ & (\Banco_Regis|registers~406_q\)) # (!\Banco_Regis|registers~2052_combout\ & 
-- ((\Banco_Regis|registers~374_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2052_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~406_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~374_q\,
	datad => \Banco_Regis|registers~2052_combout\,
	combout => \Banco_Regis|registers~2053_combout\);

-- Location: FF_X80_Y66_N25
\Banco_Regis|registers~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~150_q\);

-- Location: LCCOMB_X80_Y66_N26
\Banco_Regis|registers~118feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~118feeder_combout\ = \muxDepoisULA|X[16]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[16]~17_combout\,
	combout => \Banco_Regis|registers~118feeder_combout\);

-- Location: FF_X80_Y66_N27
\Banco_Regis|registers~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~118feeder_combout\,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~118_q\);

-- Location: FF_X79_Y64_N15
\Banco_Regis|registers~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~86_q\);

-- Location: FF_X79_Y64_N5
\Banco_Regis|registers~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~54_q\);

-- Location: LCCOMB_X79_Y64_N4
\Banco_Regis|registers~2056\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2056_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~86_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~54_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~86_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~54_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2056_combout\);

-- Location: LCCOMB_X80_Y64_N4
\Banco_Regis|registers~2057\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2057_combout\ = (\Banco_Regis|registers~2056_combout\ & ((\Banco_Regis|registers~150_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Banco_Regis|registers~2056_combout\ & 
-- (((\Banco_Regis|registers~118_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~150_q\,
	datab => \Banco_Regis|registers~118_q\,
	datac => \Banco_Regis|registers~2056_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2057_combout\);

-- Location: FF_X80_Y65_N15
\Banco_Regis|registers~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~214_q\);

-- Location: FF_X80_Y65_N5
\Banco_Regis|registers~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~278_q\);

-- Location: FF_X81_Y65_N29
\Banco_Regis|registers~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~246_q\);

-- Location: FF_X81_Y65_N23
\Banco_Regis|registers~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~182_q\);

-- Location: LCCOMB_X81_Y65_N22
\Banco_Regis|registers~2054\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2054_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~246_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~182_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~246_q\,
	datac => \Banco_Regis|registers~182_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2054_combout\);

-- Location: LCCOMB_X80_Y65_N4
\Banco_Regis|registers~2055\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2055_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2054_combout\ & ((\Banco_Regis|registers~278_q\))) # (!\Banco_Regis|registers~2054_combout\ & 
-- (\Banco_Regis|registers~214_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2054_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~214_q\,
	datac => \Banco_Regis|registers~278_q\,
	datad => \Banco_Regis|registers~2054_combout\,
	combout => \Banco_Regis|registers~2055_combout\);

-- Location: LCCOMB_X80_Y64_N6
\Banco_Regis|registers~2058\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2058_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2055_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~2057_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~2057_combout\,
	datad => \Banco_Regis|registers~2055_combout\,
	combout => \Banco_Regis|registers~2058_combout\);

-- Location: LCCOMB_X80_Y64_N16
\Banco_Regis|registers~2061\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2061_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2058_combout\ & (\Banco_Regis|registers~2060_combout\)) # (!\Banco_Regis|registers~2058_combout\ & 
-- ((\Banco_Regis|registers~2053_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2058_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~2060_combout\,
	datac => \Banco_Regis|registers~2053_combout\,
	datad => \Banco_Regis|registers~2058_combout\,
	combout => \Banco_Regis|registers~2061_combout\);

-- Location: LCCOMB_X81_Y66_N28
\Banco_Regis|DadoLidoReg1[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[16]~17_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (\Banco_Regis|registers~2051_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (((!\Banco_Regis|Equal0~0_combout\ & \Banco_Regis|registers~2061_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2051_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datac => \Banco_Regis|Equal0~0_combout\,
	datad => \Banco_Regis|registers~2061_combout\,
	combout => \Banco_Regis|DadoLidoReg1[16]~17_combout\);

-- Location: FF_X81_Y66_N29
\Registrador_pipeline2|DOUT[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[16]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(90));

-- Location: FF_X82_Y63_N13
\Banco_Regis|registers~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~83_q\);

-- Location: FF_X81_Y63_N9
\Banco_Regis|registers~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~147_q\);

-- Location: LCCOMB_X84_Y66_N20
\Banco_Regis|registers~115feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~115feeder_combout\ = \muxDepoisULA|X[13]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[13]~20_combout\,
	combout => \Banco_Regis|registers~115feeder_combout\);

-- Location: FF_X84_Y66_N21
\Banco_Regis|registers~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~115feeder_combout\,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~115_q\);

-- Location: FF_X82_Y63_N7
\Banco_Regis|registers~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~51_q\);

-- Location: LCCOMB_X82_Y63_N6
\Banco_Regis|registers~2116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2116_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~115_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~51_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~115_q\,
	datac => \Banco_Regis|registers~51_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2116_combout\);

-- Location: LCCOMB_X81_Y63_N8
\Banco_Regis|registers~2117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2117_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2116_combout\ & ((\Banco_Regis|registers~147_q\))) # (!\Banco_Regis|registers~2116_combout\ & 
-- (\Banco_Regis|registers~83_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~83_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~147_q\,
	datad => \Banco_Regis|registers~2116_combout\,
	combout => \Banco_Regis|registers~2117_combout\);

-- Location: FF_X83_Y63_N29
\Banco_Regis|registers~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~339_q\);

-- Location: LCCOMB_X84_Y63_N22
\Banco_Regis|registers~403feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~403feeder_combout\ = \muxDepoisULA|X[13]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[13]~20_combout\,
	combout => \Banco_Regis|registers~403feeder_combout\);

-- Location: FF_X84_Y63_N23
\Banco_Regis|registers~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~403feeder_combout\,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~403_q\);

-- Location: FF_X81_Y62_N7
\Banco_Regis|registers~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~371_q\);

-- Location: FF_X81_Y62_N29
\Banco_Regis|registers~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~307_q\);

-- Location: LCCOMB_X81_Y62_N28
\Banco_Regis|registers~2114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2114_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~371_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~307_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~371_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~307_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2114_combout\);

-- Location: LCCOMB_X82_Y63_N18
\Banco_Regis|registers~2115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2115_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2114_combout\ & ((\Banco_Regis|registers~403_q\))) # (!\Banco_Regis|registers~2114_combout\ & 
-- (\Banco_Regis|registers~339_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~339_q\,
	datac => \Banco_Regis|registers~403_q\,
	datad => \Banco_Regis|registers~2114_combout\,
	combout => \Banco_Regis|registers~2115_combout\);

-- Location: LCCOMB_X81_Y63_N6
\Banco_Regis|registers~2118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2118_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\) # (\Banco_Regis|registers~2115_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~2117_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~2117_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datad => \Banco_Regis|registers~2115_combout\,
	combout => \Banco_Regis|registers~2118_combout\);

-- Location: LCCOMB_X80_Y67_N14
\Banco_Regis|registers~531feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~531feeder_combout\ = \muxDepoisULA|X[13]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[13]~20_combout\,
	combout => \Banco_Regis|registers~531feeder_combout\);

-- Location: FF_X80_Y67_N15
\Banco_Regis|registers~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~531feeder_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~531_q\);

-- Location: LCCOMB_X82_Y68_N0
\Banco_Regis|registers~499feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~499feeder_combout\ = \muxDepoisULA|X[13]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[13]~20_combout\,
	combout => \Banco_Regis|registers~499feeder_combout\);

-- Location: FF_X82_Y68_N1
\Banco_Regis|registers~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~499feeder_combout\,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~499_q\);

-- Location: FF_X76_Y68_N31
\Banco_Regis|registers~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~467_q\);

-- Location: FF_X77_Y68_N17
\Banco_Regis|registers~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~435_q\);

-- Location: LCCOMB_X77_Y68_N16
\Banco_Regis|registers~2119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2119_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~467_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~435_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~467_q\,
	datac => \Banco_Regis|registers~435_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2119_combout\);

-- Location: LCCOMB_X81_Y67_N28
\Banco_Regis|registers~2120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2120_combout\ = (\Banco_Regis|registers~2119_combout\ & ((\Banco_Regis|registers~531_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Banco_Regis|registers~2119_combout\ & 
-- (((\Banco_Regis|registers~499_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~531_q\,
	datab => \Banco_Regis|registers~499_q\,
	datac => \Banco_Regis|registers~2119_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2120_combout\);

-- Location: FF_X85_Y68_N31
\Banco_Regis|registers~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~275_q\);

-- Location: FF_X82_Y68_N19
\Banco_Regis|registers~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~243_q\);

-- Location: FF_X85_Y68_N5
\Banco_Regis|registers~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~211_q\);

-- Location: LCCOMB_X82_Y68_N20
\Banco_Regis|registers~2112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2112_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~211_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~179_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~179_q\,
	datab => \Banco_Regis|registers~211_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2112_combout\);

-- Location: LCCOMB_X82_Y68_N18
\Banco_Regis|registers~2113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2113_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2112_combout\ & (\Banco_Regis|registers~275_q\)) # (!\Banco_Regis|registers~2112_combout\ & 
-- ((\Banco_Regis|registers~243_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~275_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~243_q\,
	datad => \Banco_Regis|registers~2112_combout\,
	combout => \Banco_Regis|registers~2113_combout\);

-- Location: LCCOMB_X81_Y63_N0
\Banco_Regis|registers~2121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2121_combout\ = (\Banco_Regis|registers~2118_combout\ & ((\Banco_Regis|registers~2120_combout\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~2118_combout\ & 
-- (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & \Banco_Regis|registers~2113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2118_combout\,
	datab => \Banco_Regis|registers~2120_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datad => \Banco_Regis|registers~2113_combout\,
	combout => \Banco_Regis|registers~2121_combout\);

-- Location: FF_X75_Y63_N23
\Banco_Regis|registers~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1043_q\);

-- Location: FF_X79_Y63_N9
\Banco_Regis|registers~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~787_q\);

-- Location: FF_X75_Y63_N13
\Banco_Regis|registers~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~915_q\);

-- Location: FF_X79_Y63_N3
\Banco_Regis|registers~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~659_q\);

-- Location: LCCOMB_X79_Y63_N2
\Banco_Regis|registers~2109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2109_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~915_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~659_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~915_q\,
	datac => \Banco_Regis|registers~659_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2109_combout\);

-- Location: LCCOMB_X79_Y63_N8
\Banco_Regis|registers~2110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2110_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2109_combout\ & (\Banco_Regis|registers~1043_q\)) # (!\Banco_Regis|registers~2109_combout\ & 
-- ((\Banco_Regis|registers~787_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~1043_q\,
	datac => \Banco_Regis|registers~787_q\,
	datad => \Banco_Regis|registers~2109_combout\,
	combout => \Banco_Regis|registers~2110_combout\);

-- Location: FF_X76_Y67_N17
\Banco_Regis|registers~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~819_q\);

-- Location: FF_X76_Y67_N27
\Banco_Regis|registers~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~947_q\);

-- Location: FF_X77_Y67_N15
\Banco_Regis|registers~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~563_q\);

-- Location: FF_X77_Y67_N29
\Banco_Regis|registers~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~691_q\);

-- Location: LCCOMB_X77_Y67_N14
\Banco_Regis|registers~2106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2106_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~691_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~563_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~563_q\,
	datad => \Banco_Regis|registers~691_q\,
	combout => \Banco_Regis|registers~2106_combout\);

-- Location: LCCOMB_X76_Y67_N26
\Banco_Regis|registers~2107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2107_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2106_combout\ & ((\Banco_Regis|registers~947_q\))) # (!\Banco_Regis|registers~2106_combout\ & 
-- (\Banco_Regis|registers~819_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~819_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~947_q\,
	datad => \Banco_Regis|registers~2106_combout\,
	combout => \Banco_Regis|registers~2107_combout\);

-- Location: FF_X79_Y62_N1
\Banco_Regis|registers~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~755_q\);

-- Location: FF_X79_Y62_N27
\Banco_Regis|registers~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~627_q\);

-- Location: LCCOMB_X79_Y62_N26
\Banco_Regis|registers~2104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2104_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~755_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~627_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~755_q\,
	datac => \Banco_Regis|registers~627_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2104_combout\);

-- Location: FF_X80_Y62_N15
\Banco_Regis|registers~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1011_q\);

-- Location: FF_X80_Y62_N13
\Banco_Regis|registers~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~883_q\);

-- Location: LCCOMB_X80_Y62_N14
\Banco_Regis|registers~2105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2105_combout\ = (\Banco_Regis|registers~2104_combout\ & (((\Banco_Regis|registers~1011_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))) # (!\Banco_Regis|registers~2104_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~883_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2104_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~1011_q\,
	datad => \Banco_Regis|registers~883_q\,
	combout => \Banco_Regis|registers~2105_combout\);

-- Location: LCCOMB_X79_Y63_N30
\Banco_Regis|registers~2108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2108_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2105_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~2107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2107_combout\,
	datad => \Banco_Regis|registers~2105_combout\,
	combout => \Banco_Regis|registers~2108_combout\);

-- Location: FF_X88_Y66_N19
\Banco_Regis|registers~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~851_q\);

-- Location: FF_X87_Y66_N23
\Banco_Regis|registers~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~595_q\);

-- Location: LCCOMB_X87_Y66_N22
\Banco_Regis|registers~2102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2102_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~851_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~595_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~851_q\,
	datac => \Banco_Regis|registers~595_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2102_combout\);

-- Location: FF_X88_Y66_N1
\Banco_Regis|registers~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~979_q\);

-- Location: FF_X87_Y66_N21
\Banco_Regis|registers~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[13]~20_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~723_q\);

-- Location: LCCOMB_X87_Y66_N20
\Banco_Regis|registers~2103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2103_combout\ = (\Banco_Regis|registers~2102_combout\ & ((\Banco_Regis|registers~979_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~2102_combout\ & 
-- (((\Banco_Regis|registers~723_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2102_combout\,
	datab => \Banco_Regis|registers~979_q\,
	datac => \Banco_Regis|registers~723_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2103_combout\);

-- Location: LCCOMB_X79_Y63_N28
\Banco_Regis|registers~2111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2111_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2108_combout\ & (\Banco_Regis|registers~2110_combout\)) # (!\Banco_Regis|registers~2108_combout\ & 
-- ((\Banco_Regis|registers~2103_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~2110_combout\,
	datac => \Banco_Regis|registers~2108_combout\,
	datad => \Banco_Regis|registers~2103_combout\,
	combout => \Banco_Regis|registers~2111_combout\);

-- Location: LCCOMB_X80_Y63_N26
\Banco_Regis|DadoLidoReg1[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[13]~20_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~2111_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & (\Banco_Regis|registers~2121_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal0~0_combout\,
	datab => \Banco_Regis|registers~2121_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datad => \Banco_Regis|registers~2111_combout\,
	combout => \Banco_Regis|DadoLidoReg1[13]~20_combout\);

-- Location: FF_X80_Y63_N27
\Registrador_pipeline2|DOUT[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(87));

-- Location: LCCOMB_X76_Y64_N6
\Banco_Regis|registers~1041feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1041feeder_combout\ = \muxDepoisULA|X[11]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[11]~22_combout\,
	combout => \Banco_Regis|registers~1041feeder_combout\);

-- Location: FF_X76_Y64_N7
\Banco_Regis|registers~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~1041feeder_combout\,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1041_q\);

-- Location: FF_X76_Y64_N21
\Banco_Regis|registers~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~785_q\);

-- Location: FF_X75_Y64_N23
\Banco_Regis|registers~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~913_q\);

-- Location: FF_X75_Y64_N21
\Banco_Regis|registers~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~657_q\);

-- Location: LCCOMB_X75_Y64_N20
\Banco_Regis|registers~2149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2149_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~913_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~657_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~913_q\,
	datac => \Banco_Regis|registers~657_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2149_combout\);

-- Location: LCCOMB_X76_Y64_N20
\Banco_Regis|registers~2150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2150_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2149_combout\ & (\Banco_Regis|registers~1041_q\)) # (!\Banco_Regis|registers~2149_combout\ & 
-- ((\Banco_Regis|registers~785_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~1041_q\,
	datac => \Banco_Regis|registers~785_q\,
	datad => \Banco_Regis|registers~2149_combout\,
	combout => \Banco_Regis|registers~2150_combout\);

-- Location: FF_X79_Y62_N21
\Banco_Regis|registers~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~753_q\);

-- Location: FF_X79_Y62_N7
\Banco_Regis|registers~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~625_q\);

-- Location: LCCOMB_X79_Y62_N6
\Banco_Regis|registers~2144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2144_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~753_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~625_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~753_q\,
	datac => \Banco_Regis|registers~625_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2144_combout\);

-- Location: FF_X80_Y62_N21
\Banco_Regis|registers~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~881_q\);

-- Location: FF_X80_Y62_N31
\Banco_Regis|registers~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1009_q\);

-- Location: LCCOMB_X80_Y62_N30
\Banco_Regis|registers~2145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2145_combout\ = (\Banco_Regis|registers~2144_combout\ & (((\Banco_Regis|registers~1009_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Banco_Regis|registers~2144_combout\ & 
-- (\Banco_Regis|registers~881_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2144_combout\,
	datab => \Banco_Regis|registers~881_q\,
	datac => \Banco_Regis|registers~1009_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2145_combout\);

-- Location: FF_X77_Y64_N23
\Banco_Regis|registers~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~817_q\);

-- Location: FF_X77_Y67_N11
\Banco_Regis|registers~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~561_q\);

-- Location: FF_X77_Y67_N17
\Banco_Regis|registers~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~689_q\);

-- Location: LCCOMB_X77_Y67_N10
\Banco_Regis|registers~2146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2146_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~689_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~561_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~561_q\,
	datad => \Banco_Regis|registers~689_q\,
	combout => \Banco_Regis|registers~2146_combout\);

-- Location: FF_X77_Y64_N13
\Banco_Regis|registers~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~945_q\);

-- Location: LCCOMB_X77_Y64_N12
\Banco_Regis|registers~2147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2147_combout\ = (\Banco_Regis|registers~2146_combout\ & (((\Banco_Regis|registers~945_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Banco_Regis|registers~2146_combout\ & 
-- (\Banco_Regis|registers~817_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~817_q\,
	datab => \Banco_Regis|registers~2146_combout\,
	datac => \Banco_Regis|registers~945_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2147_combout\);

-- Location: LCCOMB_X80_Y63_N30
\Banco_Regis|registers~2148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2148_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2145_combout\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & \Banco_Regis|registers~2147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2145_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datad => \Banco_Regis|registers~2147_combout\,
	combout => \Banco_Regis|registers~2148_combout\);

-- Location: FF_X88_Y66_N11
\Banco_Regis|registers~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~849_q\);

-- Location: FF_X87_Y66_N27
\Banco_Regis|registers~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~593_q\);

-- Location: LCCOMB_X87_Y66_N26
\Banco_Regis|registers~2142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2142_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~849_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~593_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~849_q\,
	datac => \Banco_Regis|registers~593_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2142_combout\);

-- Location: FF_X87_Y66_N1
\Banco_Regis|registers~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~721_q\);

-- Location: FF_X83_Y70_N5
\Banco_Regis|registers~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~977_q\);

-- Location: LCCOMB_X87_Y66_N0
\Banco_Regis|registers~2143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2143_combout\ = (\Banco_Regis|registers~2142_combout\ & (((\Banco_Regis|registers~977_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))) # (!\Banco_Regis|registers~2142_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~721_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2142_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~721_q\,
	datad => \Banco_Regis|registers~977_q\,
	combout => \Banco_Regis|registers~2143_combout\);

-- Location: LCCOMB_X80_Y63_N4
\Banco_Regis|registers~2151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2151_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2148_combout\ & (\Banco_Regis|registers~2150_combout\)) # (!\Banco_Regis|registers~2148_combout\ & 
-- ((\Banco_Regis|registers~2143_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~2150_combout\,
	datac => \Banco_Regis|registers~2148_combout\,
	datad => \Banco_Regis|registers~2143_combout\,
	combout => \Banco_Regis|registers~2151_combout\);

-- Location: FF_X75_Y68_N27
\Banco_Regis|registers~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~529_q\);

-- Location: FF_X82_Y68_N3
\Banco_Regis|registers~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~497_q\);

-- Location: FF_X81_Y68_N17
\Banco_Regis|registers~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~465_q\);

-- Location: LCCOMB_X82_Y68_N6
\Banco_Regis|registers~2159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2159_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~465_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~433_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~465_q\,
	datab => \Banco_Regis|registers~433_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2159_combout\);

-- Location: LCCOMB_X82_Y68_N2
\Banco_Regis|registers~2160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2160_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2159_combout\ & (\Banco_Regis|registers~529_q\)) # (!\Banco_Regis|registers~2159_combout\ & 
-- ((\Banco_Regis|registers~497_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~529_q\,
	datac => \Banco_Regis|registers~497_q\,
	datad => \Banco_Regis|registers~2159_combout\,
	combout => \Banco_Regis|registers~2160_combout\);

-- Location: FF_X80_Y64_N13
\Banco_Regis|registers~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~209_q\);

-- Location: FF_X81_Y64_N29
\Banco_Regis|registers~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~177_q\);

-- Location: LCCOMB_X81_Y64_N28
\Banco_Regis|registers~2152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2152_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~209_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~177_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~209_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~177_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2152_combout\);

-- Location: FF_X82_Y68_N25
\Banco_Regis|registers~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~241_q\);

-- Location: FF_X83_Y68_N21
\Banco_Regis|registers~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~273_q\);

-- Location: LCCOMB_X82_Y68_N24
\Banco_Regis|registers~2153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2153_combout\ = (\Banco_Regis|registers~2152_combout\ & (((\Banco_Regis|registers~273_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))) # (!\Banco_Regis|registers~2152_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~241_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2152_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~241_q\,
	datad => \Banco_Regis|registers~273_q\,
	combout => \Banco_Regis|registers~2153_combout\);

-- Location: LCCOMB_X84_Y63_N28
\Banco_Regis|registers~401feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~401feeder_combout\ = \muxDepoisULA|X[11]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[11]~22_combout\,
	combout => \Banco_Regis|registers~401feeder_combout\);

-- Location: FF_X84_Y63_N29
\Banco_Regis|registers~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~401feeder_combout\,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~401_q\);

-- Location: FF_X82_Y70_N17
\Banco_Regis|registers~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~337_q\);

-- Location: LCCOMB_X81_Y62_N12
\Banco_Regis|registers~305feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~305feeder_combout\ = \muxDepoisULA|X[11]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[11]~22_combout\,
	combout => \Banco_Regis|registers~305feeder_combout\);

-- Location: FF_X81_Y62_N13
\Banco_Regis|registers~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~305feeder_combout\,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~305_q\);

-- Location: FF_X81_Y62_N23
\Banco_Regis|registers~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~369_q\);

-- Location: LCCOMB_X81_Y62_N18
\Banco_Regis|registers~2154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2154_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~369_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~305_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~305_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~369_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2154_combout\);

-- Location: LCCOMB_X82_Y66_N26
\Banco_Regis|registers~2155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2155_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2154_combout\ & (\Banco_Regis|registers~401_q\)) # (!\Banco_Regis|registers~2154_combout\ & 
-- ((\Banco_Regis|registers~337_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~401_q\,
	datac => \Banco_Regis|registers~337_q\,
	datad => \Banco_Regis|registers~2154_combout\,
	combout => \Banco_Regis|registers~2155_combout\);

-- Location: FF_X83_Y66_N17
\Banco_Regis|registers~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~81_q\);

-- Location: FF_X83_Y66_N11
\Banco_Regis|registers~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~145_q\);

-- Location: FF_X84_Y66_N3
\Banco_Regis|registers~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~113_q\);

-- Location: FF_X84_Y66_N25
\Banco_Regis|registers~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[11]~22_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~49_q\);

-- Location: LCCOMB_X84_Y66_N24
\Banco_Regis|registers~2156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2156_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~113_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~49_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~113_q\,
	datac => \Banco_Regis|registers~49_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2156_combout\);

-- Location: LCCOMB_X83_Y66_N10
\Banco_Regis|registers~2157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2157_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2156_combout\ & ((\Banco_Regis|registers~145_q\))) # (!\Banco_Regis|registers~2156_combout\ & 
-- (\Banco_Regis|registers~81_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~81_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~145_q\,
	datad => \Banco_Regis|registers~2156_combout\,
	combout => \Banco_Regis|registers~2157_combout\);

-- Location: LCCOMB_X83_Y66_N28
\Banco_Regis|registers~2158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2158_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\) # ((\Banco_Regis|registers~2155_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~2155_combout\,
	datad => \Banco_Regis|registers~2157_combout\,
	combout => \Banco_Regis|registers~2158_combout\);

-- Location: LCCOMB_X83_Y66_N18
\Banco_Regis|registers~2161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2161_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2158_combout\ & (\Banco_Regis|registers~2160_combout\)) # (!\Banco_Regis|registers~2158_combout\ & 
-- ((\Banco_Regis|registers~2153_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~2160_combout\,
	datac => \Banco_Regis|registers~2153_combout\,
	datad => \Banco_Regis|registers~2158_combout\,
	combout => \Banco_Regis|registers~2161_combout\);

-- Location: LCCOMB_X80_Y63_N22
\Banco_Regis|DadoLidoReg1[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[11]~22_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~2151_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~2161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal0~0_combout\,
	datab => \Banco_Regis|registers~2151_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datad => \Banco_Regis|registers~2161_combout\,
	combout => \Banco_Regis|DadoLidoReg1[11]~22_combout\);

-- Location: FF_X80_Y63_N23
\Registrador_pipeline2|DOUT[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(85));

-- Location: FF_X85_Y61_N13
\Banco_Regis|registers~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~878_q\);

-- Location: FF_X84_Y61_N11
\Banco_Regis|registers~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~622_q\);

-- Location: LCCOMB_X84_Y61_N10
\Banco_Regis|registers~2202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2202_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~878_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~622_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~878_q\,
	datac => \Banco_Regis|registers~622_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2202_combout\);

-- Location: FF_X85_Y61_N19
\Banco_Regis|registers~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1006_q\);

-- Location: FF_X84_Y61_N13
\Banco_Regis|registers~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~750_q\);

-- Location: LCCOMB_X84_Y61_N12
\Banco_Regis|registers~2203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2203_combout\ = (\Banco_Regis|registers~2202_combout\ & ((\Banco_Regis|registers~1006_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~2202_combout\ & 
-- (((\Banco_Regis|registers~750_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2202_combout\,
	datab => \Banco_Regis|registers~1006_q\,
	datac => \Banco_Regis|registers~750_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2203_combout\);

-- Location: FF_X75_Y65_N17
\Banco_Regis|registers~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~558_q\);

-- Location: FF_X75_Y65_N11
\Banco_Regis|registers~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~814_q\);

-- Location: LCCOMB_X75_Y65_N16
\Banco_Regis|registers~2206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2206_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~814_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~558_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~558_q\,
	datad => \Banco_Regis|registers~814_q\,
	combout => \Banco_Regis|registers~2206_combout\);

-- Location: FF_X76_Y66_N21
\Banco_Regis|registers~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~686_q\);

-- Location: FF_X76_Y66_N31
\Banco_Regis|registers~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~942_q\);

-- Location: LCCOMB_X76_Y66_N30
\Banco_Regis|registers~2207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2207_combout\ = (\Banco_Regis|registers~2206_combout\ & (((\Banco_Regis|registers~942_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~2206_combout\ & 
-- (\Banco_Regis|registers~686_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2206_combout\,
	datab => \Banco_Regis|registers~686_q\,
	datac => \Banco_Regis|registers~942_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2207_combout\);

-- Location: FF_X85_Y66_N13
\Banco_Regis|registers~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~846_q\);

-- Location: FF_X86_Y66_N25
\Banco_Regis|registers~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~718_q\);

-- Location: FF_X86_Y66_N23
\Banco_Regis|registers~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~590_q\);

-- Location: LCCOMB_X86_Y66_N22
\Banco_Regis|registers~2204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2204_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~718_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~590_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~718_q\,
	datac => \Banco_Regis|registers~590_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2204_combout\);

-- Location: LCCOMB_X85_Y66_N14
\Banco_Regis|registers~2205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2205_combout\ = (\Banco_Regis|registers~2204_combout\ & (((\Banco_Regis|registers~974_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Banco_Regis|registers~2204_combout\ & 
-- (\Banco_Regis|registers~846_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~846_q\,
	datab => \Banco_Regis|registers~2204_combout\,
	datac => \Banco_Regis|registers~974_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2205_combout\);

-- Location: LCCOMB_X84_Y64_N4
\Banco_Regis|registers~2208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2208_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2205_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~2207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~2207_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datad => \Banco_Regis|registers~2205_combout\,
	combout => \Banco_Regis|registers~2208_combout\);

-- Location: LCCOMB_X73_Y66_N0
\Banco_Regis|registers~910feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~910feeder_combout\ = \muxDepoisULA|X[8]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[8]~25_combout\,
	combout => \Banco_Regis|registers~910feeder_combout\);

-- Location: FF_X73_Y66_N1
\Banco_Regis|registers~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~910feeder_combout\,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~910_q\);

-- Location: LCCOMB_X73_Y66_N18
\Banco_Regis|registers~1038feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1038feeder_combout\ = \muxDepoisULA|X[8]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[8]~25_combout\,
	combout => \Banco_Regis|registers~1038feeder_combout\);

-- Location: FF_X73_Y66_N19
\Banco_Regis|registers~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~1038feeder_combout\,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1038_q\);

-- Location: FF_X74_Y67_N5
\Banco_Regis|registers~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~782_q\);

-- Location: FF_X74_Y67_N27
\Banco_Regis|registers~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~654_q\);

-- Location: LCCOMB_X74_Y67_N26
\Banco_Regis|registers~2209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2209_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~782_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~654_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~782_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~654_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2209_combout\);

-- Location: LCCOMB_X73_Y67_N6
\Banco_Regis|registers~2210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2210_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2209_combout\ & ((\Banco_Regis|registers~1038_q\))) # (!\Banco_Regis|registers~2209_combout\ & 
-- (\Banco_Regis|registers~910_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~910_q\,
	datac => \Banco_Regis|registers~1038_q\,
	datad => \Banco_Regis|registers~2209_combout\,
	combout => \Banco_Regis|registers~2210_combout\);

-- Location: LCCOMB_X84_Y64_N26
\Banco_Regis|registers~2211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2211_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2208_combout\ & ((\Banco_Regis|registers~2210_combout\))) # (!\Banco_Regis|registers~2208_combout\ & 
-- (\Banco_Regis|registers~2203_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2203_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2208_combout\,
	datad => \Banco_Regis|registers~2210_combout\,
	combout => \Banco_Regis|registers~2211_combout\);

-- Location: LCCOMB_X83_Y61_N4
\Banco_Regis|registers~110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~110feeder_combout\ = \muxDepoisULA|X[8]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[8]~25_combout\,
	combout => \Banco_Regis|registers~110feeder_combout\);

-- Location: FF_X83_Y61_N5
\Banco_Regis|registers~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~110feeder_combout\,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~110_q\);

-- Location: FF_X83_Y61_N27
\Banco_Regis|registers~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~142_q\);

-- Location: FF_X82_Y61_N25
\Banco_Regis|registers~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~78_q\);

-- Location: FF_X82_Y61_N23
\Banco_Regis|registers~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~46_q\);

-- Location: LCCOMB_X82_Y61_N22
\Banco_Regis|registers~2216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2216_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~78_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~46_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~78_q\,
	datac => \Banco_Regis|registers~46_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2216_combout\);

-- Location: LCCOMB_X83_Y61_N26
\Banco_Regis|registers~2217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2217_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2216_combout\ & ((\Banco_Regis|registers~142_q\))) # (!\Banco_Regis|registers~2216_combout\ & 
-- (\Banco_Regis|registers~110_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~110_q\,
	datac => \Banco_Regis|registers~142_q\,
	datad => \Banco_Regis|registers~2216_combout\,
	combout => \Banco_Regis|registers~2217_combout\);

-- Location: FF_X80_Y65_N29
\Banco_Regis|registers~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~206_q\);

-- Location: FF_X80_Y65_N19
\Banco_Regis|registers~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~270_q\);

-- Location: LCCOMB_X83_Y65_N22
\Banco_Regis|registers~174feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~174feeder_combout\ = \muxDepoisULA|X[8]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[8]~25_combout\,
	combout => \Banco_Regis|registers~174feeder_combout\);

-- Location: FF_X83_Y65_N23
\Banco_Regis|registers~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~174feeder_combout\,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~174_q\);

-- Location: FF_X81_Y65_N19
\Banco_Regis|registers~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~238_q\);

-- Location: LCCOMB_X80_Y65_N10
\Banco_Regis|registers~2214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2214_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~238_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~174_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~174_q\,
	datab => \Banco_Regis|registers~238_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2214_combout\);

-- Location: LCCOMB_X80_Y65_N18
\Banco_Regis|registers~2215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2215_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2214_combout\ & ((\Banco_Regis|registers~270_q\))) # (!\Banco_Regis|registers~2214_combout\ & 
-- (\Banco_Regis|registers~206_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~206_q\,
	datac => \Banco_Regis|registers~270_q\,
	datad => \Banco_Regis|registers~2214_combout\,
	combout => \Banco_Regis|registers~2215_combout\);

-- Location: LCCOMB_X83_Y61_N12
\Banco_Regis|registers~2218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2218_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\) # ((\Banco_Regis|registers~2215_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~2217_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~2217_combout\,
	datad => \Banco_Regis|registers~2215_combout\,
	combout => \Banco_Regis|registers~2218_combout\);

-- Location: FF_X83_Y62_N23
\Banco_Regis|registers~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~398_q\);

-- Location: FF_X82_Y62_N13
\Banco_Regis|registers~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~366_q\);

-- Location: FF_X83_Y62_N29
\Banco_Regis|registers~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~334_q\);

-- Location: FF_X82_Y62_N11
\Banco_Regis|registers~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~302_q\);

-- Location: LCCOMB_X82_Y62_N10
\Banco_Regis|registers~2212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2212_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~334_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~302_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~334_q\,
	datac => \Banco_Regis|registers~302_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2212_combout\);

-- Location: LCCOMB_X82_Y62_N12
\Banco_Regis|registers~2213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2213_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2212_combout\ & (\Banco_Regis|registers~398_q\)) # (!\Banco_Regis|registers~2212_combout\ & 
-- ((\Banco_Regis|registers~366_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~398_q\,
	datac => \Banco_Regis|registers~366_q\,
	datad => \Banco_Regis|registers~2212_combout\,
	combout => \Banco_Regis|registers~2213_combout\);

-- Location: FF_X80_Y69_N3
\Banco_Regis|registers~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~526_q\);

-- Location: FF_X80_Y69_N29
\Banco_Regis|registers~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~462_q\);

-- Location: FF_X79_Y68_N9
\Banco_Regis|registers~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~494_q\);

-- Location: FF_X79_Y68_N7
\Banco_Regis|registers~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~430_q\);

-- Location: LCCOMB_X79_Y68_N6
\Banco_Regis|registers~2219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2219_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~494_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~430_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~494_q\,
	datac => \Banco_Regis|registers~430_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2219_combout\);

-- Location: LCCOMB_X80_Y69_N28
\Banco_Regis|registers~2220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2220_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2219_combout\ & (\Banco_Regis|registers~526_q\)) # (!\Banco_Regis|registers~2219_combout\ & 
-- ((\Banco_Regis|registers~462_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~526_q\,
	datac => \Banco_Regis|registers~462_q\,
	datad => \Banco_Regis|registers~2219_combout\,
	combout => \Banco_Regis|registers~2220_combout\);

-- Location: LCCOMB_X83_Y61_N18
\Banco_Regis|registers~2221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2221_combout\ = (\Banco_Regis|registers~2218_combout\ & (((\Banco_Regis|registers~2220_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))) # (!\Banco_Regis|registers~2218_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~2213_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2218_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~2213_combout\,
	datad => \Banco_Regis|registers~2220_combout\,
	combout => \Banco_Regis|registers~2221_combout\);

-- Location: LCCOMB_X84_Y64_N0
\Banco_Regis|DadoLidoReg1[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[8]~25_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~2211_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~2221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal0~0_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datac => \Banco_Regis|registers~2211_combout\,
	datad => \Banco_Regis|registers~2221_combout\,
	combout => \Banco_Regis|DadoLidoReg1[8]~25_combout\);

-- Location: FF_X84_Y64_N1
\Registrador_pipeline2|DOUT[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(82));

-- Location: FF_X85_Y61_N3
\Banco_Regis|registers~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1004_q\);

-- Location: FF_X84_Y61_N29
\Banco_Regis|registers~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~748_q\);

-- Location: FF_X85_Y61_N5
\Banco_Regis|registers~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~876_q\);

-- Location: FF_X84_Y61_N7
\Banco_Regis|registers~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~620_q\);

-- Location: LCCOMB_X84_Y61_N6
\Banco_Regis|registers~2242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2242_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~876_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~620_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~876_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~620_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2242_combout\);

-- Location: LCCOMB_X84_Y61_N28
\Banco_Regis|registers~2243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2243_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2242_combout\ & (\Banco_Regis|registers~1004_q\)) # (!\Banco_Regis|registers~2242_combout\ & 
-- ((\Banco_Regis|registers~748_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~1004_q\,
	datac => \Banco_Regis|registers~748_q\,
	datad => \Banco_Regis|registers~2242_combout\,
	combout => \Banco_Regis|registers~2243_combout\);

-- Location: FF_X73_Y66_N27
\Banco_Regis|registers~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1036_q\);

-- Location: FF_X74_Y66_N29
\Banco_Regis|registers~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~780_q\);

-- Location: FF_X74_Y66_N15
\Banco_Regis|registers~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~652_q\);

-- Location: LCCOMB_X74_Y66_N14
\Banco_Regis|registers~2249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2249_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~780_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~652_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~780_q\,
	datac => \Banco_Regis|registers~652_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2249_combout\);

-- Location: FF_X73_Y66_N13
\Banco_Regis|registers~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~908_q\);

-- Location: LCCOMB_X73_Y66_N12
\Banco_Regis|registers~2250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2250_combout\ = (\Banco_Regis|registers~2249_combout\ & ((\Banco_Regis|registers~1036_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Banco_Regis|registers~2249_combout\ & 
-- (((\Banco_Regis|registers~908_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1036_q\,
	datab => \Banco_Regis|registers~2249_combout\,
	datac => \Banco_Regis|registers~908_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2250_combout\);

-- Location: FF_X85_Y66_N29
\Banco_Regis|registers~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~844_q\);

-- Location: LCCOMB_X85_Y66_N26
\Banco_Regis|registers~972feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~972feeder_combout\ = \muxDepoisULA|X[6]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[6]~27_combout\,
	combout => \Banco_Regis|registers~972feeder_combout\);

-- Location: FF_X85_Y66_N27
\Banco_Regis|registers~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~972feeder_combout\,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~972_q\);

-- Location: FF_X85_Y67_N13
\Banco_Regis|registers~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~716_q\);

-- Location: FF_X85_Y67_N15
\Banco_Regis|registers~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~588_q\);

-- Location: LCCOMB_X85_Y67_N14
\Banco_Regis|registers~2244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2244_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~716_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~588_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~716_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~588_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2244_combout\);

-- Location: LCCOMB_X84_Y66_N22
\Banco_Regis|registers~2245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2245_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2244_combout\ & ((\Banco_Regis|registers~972_q\))) # (!\Banco_Regis|registers~2244_combout\ & 
-- (\Banco_Regis|registers~844_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~844_q\,
	datac => \Banco_Regis|registers~972_q\,
	datad => \Banco_Regis|registers~2244_combout\,
	combout => \Banco_Regis|registers~2245_combout\);

-- Location: FF_X75_Y65_N27
\Banco_Regis|registers~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~812_q\);

-- Location: FF_X75_Y65_N1
\Banco_Regis|registers~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~556_q\);

-- Location: LCCOMB_X75_Y65_N0
\Banco_Regis|registers~2246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2246_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~812_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~556_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~812_q\,
	datac => \Banco_Regis|registers~556_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2246_combout\);

-- Location: FF_X76_Y66_N23
\Banco_Regis|registers~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~940_q\);

-- Location: FF_X76_Y66_N25
\Banco_Regis|registers~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~684_q\);

-- Location: LCCOMB_X76_Y66_N22
\Banco_Regis|registers~2247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2247_combout\ = (\Banco_Regis|registers~2246_combout\ & (((\Banco_Regis|registers~940_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))) # (!\Banco_Regis|registers~2246_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~684_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2246_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~940_q\,
	datad => \Banco_Regis|registers~684_q\,
	combout => \Banco_Regis|registers~2247_combout\);

-- Location: LCCOMB_X84_Y66_N0
\Banco_Regis|registers~2248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2248_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~2245_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2247_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~2245_combout\,
	datad => \Banco_Regis|registers~2247_combout\,
	combout => \Banco_Regis|registers~2248_combout\);

-- Location: LCCOMB_X84_Y66_N26
\Banco_Regis|registers~2251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2251_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2248_combout\ & ((\Banco_Regis|registers~2250_combout\))) # (!\Banco_Regis|registers~2248_combout\ & 
-- (\Banco_Regis|registers~2243_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2243_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2250_combout\,
	datad => \Banco_Regis|registers~2248_combout\,
	combout => \Banco_Regis|registers~2251_combout\);

-- Location: FF_X83_Y62_N27
\Banco_Regis|registers~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~396_q\);

-- Location: FF_X82_Y62_N29
\Banco_Regis|registers~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~364_q\);

-- Location: FF_X83_Y62_N21
\Banco_Regis|registers~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~332_q\);

-- Location: FF_X82_Y62_N19
\Banco_Regis|registers~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~300_q\);

-- Location: LCCOMB_X82_Y62_N18
\Banco_Regis|registers~2252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2252_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~332_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~300_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~332_q\,
	datac => \Banco_Regis|registers~300_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2252_combout\);

-- Location: LCCOMB_X82_Y62_N28
\Banco_Regis|registers~2253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2253_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2252_combout\ & (\Banco_Regis|registers~396_q\)) # (!\Banco_Regis|registers~2252_combout\ & 
-- ((\Banco_Regis|registers~364_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~396_q\,
	datac => \Banco_Regis|registers~364_q\,
	datad => \Banco_Regis|registers~2252_combout\,
	combout => \Banco_Regis|registers~2253_combout\);

-- Location: FF_X80_Y69_N23
\Banco_Regis|registers~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~524_q\);

-- Location: FF_X79_Y68_N19
\Banco_Regis|registers~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~428_q\);

-- Location: FF_X79_Y68_N25
\Banco_Regis|registers~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~492_q\);

-- Location: LCCOMB_X79_Y68_N18
\Banco_Regis|registers~2259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2259_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~492_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~428_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~428_q\,
	datad => \Banco_Regis|registers~492_q\,
	combout => \Banco_Regis|registers~2259_combout\);

-- Location: LCCOMB_X80_Y69_N0
\Banco_Regis|registers~2260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2260_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2259_combout\ & (\Banco_Regis|registers~524_q\)) # (!\Banco_Regis|registers~2259_combout\ & 
-- ((\Banco_Regis|registers~460_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~524_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~460_q\,
	datad => \Banco_Regis|registers~2259_combout\,
	combout => \Banco_Regis|registers~2260_combout\);

-- Location: FF_X84_Y65_N23
\Banco_Regis|registers~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~236_q\);

-- Location: FF_X84_Y65_N13
\Banco_Regis|registers~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~172_q\);

-- Location: LCCOMB_X84_Y65_N12
\Banco_Regis|registers~2254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2254_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~236_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~172_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~236_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~172_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2254_combout\);

-- Location: FF_X85_Y65_N5
\Banco_Regis|registers~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~204_q\);

-- Location: FF_X85_Y65_N23
\Banco_Regis|registers~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~268_q\);

-- Location: LCCOMB_X85_Y65_N22
\Banco_Regis|registers~2255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2255_combout\ = (\Banco_Regis|registers~2254_combout\ & (((\Banco_Regis|registers~268_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Banco_Regis|registers~2254_combout\ & 
-- (\Banco_Regis|registers~204_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2254_combout\,
	datab => \Banco_Regis|registers~204_q\,
	datac => \Banco_Regis|registers~268_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2255_combout\);

-- Location: FF_X83_Y61_N17
\Banco_Regis|registers~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~108_q\);

-- Location: FF_X83_Y61_N7
\Banco_Regis|registers~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~140_q\);

-- Location: FF_X82_Y63_N1
\Banco_Regis|registers~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~76_q\);

-- Location: FF_X82_Y63_N31
\Banco_Regis|registers~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~44_q\);

-- Location: LCCOMB_X82_Y63_N30
\Banco_Regis|registers~2256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2256_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~76_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~44_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~76_q\,
	datac => \Banco_Regis|registers~44_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2256_combout\);

-- Location: LCCOMB_X83_Y61_N6
\Banco_Regis|registers~2257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2257_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2256_combout\ & ((\Banco_Regis|registers~140_q\))) # (!\Banco_Regis|registers~2256_combout\ & 
-- (\Banco_Regis|registers~108_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~108_q\,
	datac => \Banco_Regis|registers~140_q\,
	datad => \Banco_Regis|registers~2256_combout\,
	combout => \Banco_Regis|registers~2257_combout\);

-- Location: LCCOMB_X83_Y61_N28
\Banco_Regis|registers~2258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2258_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\) # ((\Banco_Regis|registers~2255_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~2255_combout\,
	datad => \Banco_Regis|registers~2257_combout\,
	combout => \Banco_Regis|registers~2258_combout\);

-- Location: LCCOMB_X83_Y61_N22
\Banco_Regis|registers~2261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2261_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2258_combout\ & ((\Banco_Regis|registers~2260_combout\))) # (!\Banco_Regis|registers~2258_combout\ & 
-- (\Banco_Regis|registers~2253_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2253_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~2260_combout\,
	datad => \Banco_Regis|registers~2258_combout\,
	combout => \Banco_Regis|registers~2261_combout\);

-- Location: LCCOMB_X84_Y64_N6
\Banco_Regis|DadoLidoReg1[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[6]~27_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~2251_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~2261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal0~0_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datac => \Banco_Regis|registers~2251_combout\,
	datad => \Banco_Regis|registers~2261_combout\,
	combout => \Banco_Regis|DadoLidoReg1[6]~27_combout\);

-- Location: FF_X84_Y64_N7
\Registrador_pipeline2|DOUT[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(80));

-- Location: LCCOMB_X79_Y61_N16
\Banco_Regis|registers~743feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~743feeder_combout\ = \muxDepoisULA|X[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[1]~0_combout\,
	combout => \Banco_Regis|registers~743feeder_combout\);

-- Location: FF_X79_Y61_N17
\Banco_Regis|registers~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~743feeder_combout\,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~743_q\);

-- Location: FF_X80_Y61_N31
\Banco_Regis|registers~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~999_q\);

-- Location: FF_X79_Y61_N19
\Banco_Regis|registers~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~615_q\);

-- Location: LCCOMB_X80_Y61_N24
\Banco_Regis|registers~871feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~871feeder_combout\ = \muxDepoisULA|X[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[1]~0_combout\,
	combout => \Banco_Regis|registers~871feeder_combout\);

-- Location: FF_X80_Y61_N25
\Banco_Regis|registers~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~871feeder_combout\,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~871_q\);

-- Location: LCCOMB_X77_Y61_N28
\Banco_Regis|registers~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1102_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\) # (\Banco_Regis|registers~871_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~615_q\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~615_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datad => \Banco_Regis|registers~871_q\,
	combout => \Banco_Regis|registers~1102_combout\);

-- Location: LCCOMB_X77_Y61_N26
\Banco_Regis|registers~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1103_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1102_combout\ & ((\Banco_Regis|registers~999_q\))) # (!\Banco_Regis|registers~1102_combout\ & 
-- (\Banco_Regis|registers~743_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~743_q\,
	datab => \Banco_Regis|registers~999_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datad => \Banco_Regis|registers~1102_combout\,
	combout => \Banco_Regis|registers~1103_combout\);

-- Location: FF_X75_Y66_N5
\Banco_Regis|registers~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~903_q\);

-- Location: FF_X75_Y66_N27
\Banco_Regis|registers~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1031_q\);

-- Location: FF_X74_Y63_N25
\Banco_Regis|registers~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~775_q\);

-- Location: FF_X74_Y63_N15
\Banco_Regis|registers~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~647_q\);

-- Location: LCCOMB_X74_Y63_N14
\Banco_Regis|registers~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1109_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~775_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~647_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~775_q\,
	datac => \Banco_Regis|registers~647_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1109_combout\);

-- Location: LCCOMB_X75_Y66_N26
\Banco_Regis|registers~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1110_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1109_combout\ & ((\Banco_Regis|registers~1031_q\))) # (!\Banco_Regis|registers~1109_combout\ & 
-- (\Banco_Regis|registers~903_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~903_q\,
	datac => \Banco_Regis|registers~1031_q\,
	datad => \Banco_Regis|registers~1109_combout\,
	combout => \Banco_Regis|registers~1110_combout\);

-- Location: FF_X84_Y67_N5
\Banco_Regis|registers~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~839_q\);

-- Location: FF_X84_Y67_N31
\Banco_Regis|registers~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~967_q\);

-- Location: FF_X85_Y67_N23
\Banco_Regis|registers~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~583_q\);

-- Location: LCCOMB_X85_Y67_N22
\Banco_Regis|registers~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1104_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~711_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~583_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~711_q\,
	datac => \Banco_Regis|registers~583_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1104_combout\);

-- Location: LCCOMB_X84_Y67_N30
\Banco_Regis|registers~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1105_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1104_combout\ & ((\Banco_Regis|registers~967_q\))) # (!\Banco_Regis|registers~1104_combout\ & 
-- (\Banco_Regis|registers~839_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~839_q\,
	datac => \Banco_Regis|registers~967_q\,
	datad => \Banco_Regis|registers~1104_combout\,
	combout => \Banco_Regis|registers~1105_combout\);

-- Location: FF_X77_Y63_N21
\Banco_Regis|registers~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~679_q\);

-- Location: FF_X76_Y63_N23
\Banco_Regis|registers~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~935_q\);

-- Location: FF_X76_Y63_N5
\Banco_Regis|registers~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~807_q\);

-- Location: FF_X77_Y63_N7
\Banco_Regis|registers~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~551_q\);

-- Location: LCCOMB_X77_Y63_N6
\Banco_Regis|registers~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1106_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~807_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~551_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~807_q\,
	datac => \Banco_Regis|registers~551_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1106_combout\);

-- Location: LCCOMB_X76_Y63_N22
\Banco_Regis|registers~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1107_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1106_combout\ & ((\Banco_Regis|registers~935_q\))) # (!\Banco_Regis|registers~1106_combout\ & 
-- (\Banco_Regis|registers~679_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~679_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~935_q\,
	datad => \Banco_Regis|registers~1106_combout\,
	combout => \Banco_Regis|registers~1107_combout\);

-- Location: LCCOMB_X77_Y66_N16
\Banco_Regis|registers~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1108_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~1105_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~1105_combout\,
	datad => \Banco_Regis|registers~1107_combout\,
	combout => \Banco_Regis|registers~1108_combout\);

-- Location: LCCOMB_X77_Y66_N26
\Banco_Regis|registers~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1111_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1108_combout\ & ((\Banco_Regis|registers~1110_combout\))) # (!\Banco_Regis|registers~1108_combout\ & 
-- (\Banco_Regis|registers~1103_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1103_combout\,
	datab => \Banco_Regis|registers~1110_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datad => \Banco_Regis|registers~1108_combout\,
	combout => \Banco_Regis|registers~1111_combout\);

-- Location: LCCOMB_X77_Y69_N4
\Banco_Regis|registers~519feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~519feeder_combout\ = \muxDepoisULA|X[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[1]~0_combout\,
	combout => \Banco_Regis|registers~519feeder_combout\);

-- Location: FF_X77_Y69_N5
\Banco_Regis|registers~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~519feeder_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~519_q\);

-- Location: FF_X76_Y68_N25
\Banco_Regis|registers~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~487_q\);

-- Location: FF_X77_Y68_N21
\Banco_Regis|registers~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~423_q\);

-- Location: LCCOMB_X77_Y68_N20
\Banco_Regis|registers~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1119_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~487_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~423_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~487_q\,
	datac => \Banco_Regis|registers~423_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1119_combout\);

-- Location: FF_X76_Y68_N7
\Banco_Regis|registers~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~455_q\);

-- Location: LCCOMB_X76_Y66_N8
\Banco_Regis|registers~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1120_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1119_combout\ & (\Banco_Regis|registers~519_q\)) # (!\Banco_Regis|registers~1119_combout\ & 
-- ((\Banco_Regis|registers~455_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~519_q\,
	datac => \Banco_Regis|registers~1119_combout\,
	datad => \Banco_Regis|registers~455_q\,
	combout => \Banco_Regis|registers~1120_combout\);

-- Location: FF_X82_Y66_N21
\Banco_Regis|registers~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~103_q\);

-- Location: LCCOMB_X82_Y64_N12
\Banco_Regis|registers~135feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~135feeder_combout\ = \muxDepoisULA|X[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[1]~0_combout\,
	combout => \Banco_Regis|registers~135feeder_combout\);

-- Location: FF_X82_Y64_N13
\Banco_Regis|registers~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~135feeder_combout\,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~135_q\);

-- Location: FF_X82_Y63_N23
\Banco_Regis|registers~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~71_q\);

-- Location: FF_X82_Y66_N19
\Banco_Regis|registers~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~39_q\);

-- Location: LCCOMB_X82_Y66_N18
\Banco_Regis|registers~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1116_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~71_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~39_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~71_q\,
	datac => \Banco_Regis|registers~39_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1116_combout\);

-- Location: LCCOMB_X82_Y66_N24
\Banco_Regis|registers~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1117_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1116_combout\ & ((\Banco_Regis|registers~135_q\))) # (!\Banco_Regis|registers~1116_combout\ & 
-- (\Banco_Regis|registers~103_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~103_q\,
	datac => \Banco_Regis|registers~135_q\,
	datad => \Banco_Regis|registers~1116_combout\,
	combout => \Banco_Regis|registers~1117_combout\);

-- Location: FF_X80_Y64_N31
\Banco_Regis|registers~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~199_q\);

-- Location: FF_X77_Y66_N19
\Banco_Regis|registers~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~263_q\);

-- Location: FF_X80_Y64_N29
\Banco_Regis|registers~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~231_q\);

-- Location: FF_X81_Y64_N17
\Banco_Regis|registers~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~167_q\);

-- Location: LCCOMB_X81_Y64_N16
\Banco_Regis|registers~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1114_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~231_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~167_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~231_q\,
	datac => \Banco_Regis|registers~167_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1114_combout\);

-- Location: LCCOMB_X77_Y66_N18
\Banco_Regis|registers~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1115_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1114_combout\ & ((\Banco_Regis|registers~263_q\))) # (!\Banco_Regis|registers~1114_combout\ & 
-- (\Banco_Regis|registers~199_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~199_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~263_q\,
	datad => \Banco_Regis|registers~1114_combout\,
	combout => \Banco_Regis|registers~1115_combout\);

-- Location: LCCOMB_X77_Y66_N4
\Banco_Regis|registers~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1118_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\) # (\Banco_Regis|registers~1115_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~1117_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1117_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Banco_Regis|registers~1115_combout\,
	combout => \Banco_Regis|registers~1118_combout\);

-- Location: LCCOMB_X87_Y62_N10
\Banco_Regis|registers~391feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~391feeder_combout\ = \muxDepoisULA|X[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[1]~0_combout\,
	combout => \Banco_Regis|registers~391feeder_combout\);

-- Location: FF_X87_Y62_N11
\Banco_Regis|registers~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~391feeder_combout\,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~391_q\);

-- Location: FF_X81_Y62_N17
\Banco_Regis|registers~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~359_q\);

-- Location: FF_X82_Y62_N5
\Banco_Regis|registers~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[1]~0_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~295_q\);

-- Location: LCCOMB_X87_Y62_N28
\Banco_Regis|registers~2390\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2390_combout\ = !\muxDepoisULA|X[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[1]~0_combout\,
	combout => \Banco_Regis|registers~2390_combout\);

-- Location: FF_X87_Y62_N29
\Banco_Regis|registers~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~2390_combout\,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~327_q\);

-- Location: LCCOMB_X81_Y62_N2
\Banco_Regis|registers~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1112_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((!\Banco_Regis|registers~327_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~295_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~295_q\,
	datab => \Banco_Regis|registers~327_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1112_combout\);

-- Location: LCCOMB_X81_Y62_N16
\Banco_Regis|registers~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1113_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1112_combout\ & (\Banco_Regis|registers~391_q\)) # (!\Banco_Regis|registers~1112_combout\ & 
-- ((\Banco_Regis|registers~359_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~391_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~359_q\,
	datad => \Banco_Regis|registers~1112_combout\,
	combout => \Banco_Regis|registers~1113_combout\);

-- Location: LCCOMB_X77_Y66_N10
\Banco_Regis|registers~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1121_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1118_combout\ & (\Banco_Regis|registers~1120_combout\)) # (!\Banco_Regis|registers~1118_combout\ & 
-- ((\Banco_Regis|registers~1113_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1120_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~1118_combout\,
	datad => \Banco_Regis|registers~1113_combout\,
	combout => \Banco_Regis|registers~1121_combout\);

-- Location: LCCOMB_X77_Y66_N24
\Banco_Regis|DadoLidoReg1[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[1]~0_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~1111_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~1121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datab => \Banco_Regis|Equal0~0_combout\,
	datac => \Banco_Regis|registers~1111_combout\,
	datad => \Banco_Regis|registers~1121_combout\,
	combout => \Banco_Regis|DadoLidoReg1[1]~0_combout\);

-- Location: FF_X77_Y66_N25
\Registrador_pipeline2|DOUT[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(75));

-- Location: LCCOMB_X77_Y69_N22
\Banco_Regis|registers~518feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~518feeder_combout\ = \muxDepoisULA|X[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[0]~1_combout\,
	combout => \Banco_Regis|registers~518feeder_combout\);

-- Location: FF_X77_Y69_N23
\Banco_Regis|registers~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~518feeder_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~518_q\);

-- Location: FF_X80_Y68_N9
\Banco_Regis|registers~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~486_q\);

-- Location: FF_X81_Y68_N1
\Banco_Regis|registers~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~454_q\);

-- Location: FF_X80_Y68_N27
\Banco_Regis|registers~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~422_q\);

-- Location: LCCOMB_X80_Y68_N26
\Banco_Regis|registers~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1139_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~454_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~422_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~454_q\,
	datac => \Banco_Regis|registers~422_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1139_combout\);

-- Location: LCCOMB_X80_Y66_N12
\Banco_Regis|registers~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1140_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1139_combout\ & (\Banco_Regis|registers~518_q\)) # (!\Banco_Regis|registers~1139_combout\ & 
-- ((\Banco_Regis|registers~486_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~518_q\,
	datab => \Banco_Regis|registers~486_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datad => \Banco_Regis|registers~1139_combout\,
	combout => \Banco_Regis|registers~1140_combout\);

-- Location: FF_X85_Y65_N31
\Banco_Regis|registers~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2377_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~262_q\);

-- Location: FF_X81_Y66_N5
\Banco_Regis|registers~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~230_q\);

-- Location: FF_X83_Y65_N17
\Banco_Regis|registers~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~166_q\);

-- Location: FF_X85_Y65_N17
\Banco_Regis|registers~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~198_q\);

-- Location: LCCOMB_X85_Y65_N16
\Banco_Regis|registers~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1132_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~198_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~166_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~166_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~198_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1132_combout\);

-- Location: LCCOMB_X81_Y66_N4
\Banco_Regis|registers~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1133_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1132_combout\ & (\Banco_Regis|registers~262_q\)) # (!\Banco_Regis|registers~1132_combout\ & 
-- ((\Banco_Regis|registers~230_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~262_q\,
	datac => \Banco_Regis|registers~230_q\,
	datad => \Banco_Regis|registers~1132_combout\,
	combout => \Banco_Regis|registers~1133_combout\);

-- Location: FF_X86_Y65_N29
\Banco_Regis|registers~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2382_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~70_q\);

-- Location: FF_X86_Y65_N19
\Banco_Regis|registers~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~134_q\);

-- Location: FF_X85_Y64_N29
\Banco_Regis|registers~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2383_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~102_q\);

-- Location: FF_X83_Y65_N15
\Banco_Regis|registers~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2384_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~38_q\);

-- Location: LCCOMB_X83_Y65_N14
\Banco_Regis|registers~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1136_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~102_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~38_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~102_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~38_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1136_combout\);

-- Location: LCCOMB_X86_Y65_N18
\Banco_Regis|registers~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1137_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1136_combout\ & ((\Banco_Regis|registers~134_q\))) # (!\Banco_Regis|registers~1136_combout\ & 
-- (\Banco_Regis|registers~70_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~70_q\,
	datac => \Banco_Regis|registers~134_q\,
	datad => \Banco_Regis|registers~1136_combout\,
	combout => \Banco_Regis|registers~1137_combout\);

-- Location: LCCOMB_X84_Y62_N0
\Banco_Regis|registers~2391\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2391_combout\ = !\muxDepoisULA|X[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[0]~1_combout\,
	combout => \Banco_Regis|registers~2391_combout\);

-- Location: FF_X84_Y62_N1
\Banco_Regis|registers~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~2391_combout\,
	ena => \Banco_Regis|registers~2380_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~294_q\);

-- Location: FF_X84_Y63_N13
\Banco_Regis|registers~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2379_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~358_q\);

-- Location: LCCOMB_X84_Y63_N12
\Banco_Regis|registers~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1134_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~358_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (!\Banco_Regis|registers~294_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~294_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~358_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1134_combout\);

-- Location: FF_X83_Y63_N9
\Banco_Regis|registers~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2378_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~326_q\);

-- Location: FF_X84_Y63_N3
\Banco_Regis|registers~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~390_q\);

-- Location: LCCOMB_X84_Y63_N2
\Banco_Regis|registers~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1135_combout\ = (\Banco_Regis|registers~1134_combout\ & (((\Banco_Regis|registers~390_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Banco_Regis|registers~1134_combout\ & 
-- (\Banco_Regis|registers~326_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1134_combout\,
	datab => \Banco_Regis|registers~326_q\,
	datac => \Banco_Regis|registers~390_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1135_combout\);

-- Location: LCCOMB_X81_Y66_N18
\Banco_Regis|registers~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1138_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\) # ((\Banco_Regis|registers~1135_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~1137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~1137_combout\,
	datad => \Banco_Regis|registers~1135_combout\,
	combout => \Banco_Regis|registers~1138_combout\);

-- Location: LCCOMB_X81_Y66_N12
\Banco_Regis|registers~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1141_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1138_combout\ & (\Banco_Regis|registers~1140_combout\)) # (!\Banco_Regis|registers~1138_combout\ & 
-- ((\Banco_Regis|registers~1133_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1140_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~1133_combout\,
	datad => \Banco_Regis|registers~1138_combout\,
	combout => \Banco_Regis|registers~1141_combout\);

-- Location: FF_X74_Y66_N21
\Banco_Regis|registers~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~774_q\);

-- Location: FF_X75_Y66_N19
\Banco_Regis|registers~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1030_q\);

-- Location: FF_X75_Y66_N17
\Banco_Regis|registers~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~902_q\);

-- Location: FF_X74_Y66_N23
\Banco_Regis|registers~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~646_q\);

-- Location: LCCOMB_X74_Y66_N22
\Banco_Regis|registers~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1129_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~902_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~646_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~902_q\,
	datac => \Banco_Regis|registers~646_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1129_combout\);

-- Location: LCCOMB_X75_Y66_N18
\Banco_Regis|registers~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1130_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1129_combout\ & ((\Banco_Regis|registers~1030_q\))) # (!\Banco_Regis|registers~1129_combout\ & 
-- (\Banco_Regis|registers~774_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~774_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~1030_q\,
	datad => \Banco_Regis|registers~1129_combout\,
	combout => \Banco_Regis|registers~1130_combout\);

-- Location: FF_X74_Y64_N7
\Banco_Regis|registers~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2359_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~806_q\);

-- Location: FF_X74_Y65_N1
\Banco_Regis|registers~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2365_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~934_q\);

-- Location: FF_X74_Y64_N1
\Banco_Regis|registers~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~678_q\);

-- Location: LCCOMB_X75_Y65_N20
\Banco_Regis|registers~550feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~550feeder_combout\ = \muxDepoisULA|X[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[0]~1_combout\,
	combout => \Banco_Regis|registers~550feeder_combout\);

-- Location: FF_X75_Y65_N21
\Banco_Regis|registers~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~550feeder_combout\,
	ena => \Banco_Regis|registers~2363_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~550_q\);

-- Location: LCCOMB_X74_Y65_N18
\Banco_Regis|registers~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1126_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~678_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & \Banco_Regis|registers~550_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~678_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Banco_Regis|registers~550_q\,
	combout => \Banco_Regis|registers~1126_combout\);

-- Location: LCCOMB_X74_Y65_N0
\Banco_Regis|registers~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1127_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1126_combout\ & ((\Banco_Regis|registers~934_q\))) # (!\Banco_Regis|registers~1126_combout\ & 
-- (\Banco_Regis|registers~806_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~806_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~934_q\,
	datad => \Banco_Regis|registers~1126_combout\,
	combout => \Banco_Regis|registers~1127_combout\);

-- Location: FF_X85_Y63_N21
\Banco_Regis|registers~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~870_q\);

-- Location: FF_X86_Y63_N25
\Banco_Regis|registers~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2353_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~742_q\);

-- Location: FF_X86_Y63_N27
\Banco_Regis|registers~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2355_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~614_q\);

-- Location: LCCOMB_X86_Y63_N26
\Banco_Regis|registers~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1124_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~742_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~614_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~742_q\,
	datac => \Banco_Regis|registers~614_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1124_combout\);

-- Location: LCCOMB_X85_Y63_N6
\Banco_Regis|registers~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1125_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1124_combout\ & ((\Banco_Regis|registers~998_q\))) # (!\Banco_Regis|registers~1124_combout\ & 
-- (\Banco_Regis|registers~870_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~870_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~998_q\,
	datad => \Banco_Regis|registers~1124_combout\,
	combout => \Banco_Regis|registers~1125_combout\);

-- Location: LCCOMB_X81_Y66_N14
\Banco_Regis|registers~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1128_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\) # ((\Banco_Regis|registers~1125_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~1127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~1127_combout\,
	datad => \Banco_Regis|registers~1125_combout\,
	combout => \Banco_Regis|registers~1128_combout\);

-- Location: FF_X86_Y67_N3
\Banco_Regis|registers~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~966_q\);

-- Location: FF_X87_Y67_N21
\Banco_Regis|registers~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~710_q\);

-- Location: FF_X87_Y67_N27
\Banco_Regis|registers~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2347_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~582_q\);

-- Location: FF_X86_Y67_N9
\Banco_Regis|registers~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~838_q\);

-- Location: LCCOMB_X86_Y67_N8
\Banco_Regis|registers~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1122_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~838_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~582_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~582_q\,
	datac => \Banco_Regis|registers~838_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1122_combout\);

-- Location: LCCOMB_X87_Y67_N20
\Banco_Regis|registers~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1123_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1122_combout\ & (\Banco_Regis|registers~966_q\)) # (!\Banco_Regis|registers~1122_combout\ & 
-- ((\Banco_Regis|registers~710_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~966_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~710_q\,
	datad => \Banco_Regis|registers~1122_combout\,
	combout => \Banco_Regis|registers~1123_combout\);

-- Location: LCCOMB_X81_Y66_N24
\Banco_Regis|registers~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1131_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1128_combout\ & (\Banco_Regis|registers~1130_combout\)) # (!\Banco_Regis|registers~1128_combout\ & 
-- ((\Banco_Regis|registers~1123_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1130_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~1128_combout\,
	datad => \Banco_Regis|registers~1123_combout\,
	combout => \Banco_Regis|registers~1131_combout\);

-- Location: LCCOMB_X81_Y66_N8
\Banco_Regis|DadoLidoReg1[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[0]~1_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~1131_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (\Banco_Regis|registers~1141_combout\ & (!\Banco_Regis|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1141_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datac => \Banco_Regis|Equal0~0_combout\,
	datad => \Banco_Regis|registers~1131_combout\,
	combout => \Banco_Regis|DadoLidoReg1[0]~1_combout\);

-- Location: FF_X81_Y66_N9
\Registrador_pipeline2|DOUT[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(74));

-- Location: LCCOMB_X85_Y71_N0
\ALU|somaSub[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[0]~0_combout\ = (\ALU|Bnot|Add0~1_combout\ & (\Registrador_pipeline2|DOUT\(74) $ (VCC))) # (!\ALU|Bnot|Add0~1_combout\ & (\Registrador_pipeline2|DOUT\(74) & VCC))
-- \ALU|somaSub[0]~1\ = CARRY((\ALU|Bnot|Add0~1_combout\ & \Registrador_pipeline2|DOUT\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~1_combout\,
	datab => \Registrador_pipeline2|DOUT\(74),
	datad => VCC,
	combout => \ALU|somaSub[0]~0_combout\,
	cout => \ALU|somaSub[0]~1\);

-- Location: LCCOMB_X85_Y71_N2
\ALU|somaSub[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[1]~2_combout\ = (\ALU|Bnot|Add0~3_combout\ & ((\Registrador_pipeline2|DOUT\(75) & (\ALU|somaSub[0]~1\ & VCC)) # (!\Registrador_pipeline2|DOUT\(75) & (!\ALU|somaSub[0]~1\)))) # (!\ALU|Bnot|Add0~3_combout\ & ((\Registrador_pipeline2|DOUT\(75) & 
-- (!\ALU|somaSub[0]~1\)) # (!\Registrador_pipeline2|DOUT\(75) & ((\ALU|somaSub[0]~1\) # (GND)))))
-- \ALU|somaSub[1]~3\ = CARRY((\ALU|Bnot|Add0~3_combout\ & (!\Registrador_pipeline2|DOUT\(75) & !\ALU|somaSub[0]~1\)) # (!\ALU|Bnot|Add0~3_combout\ & ((!\ALU|somaSub[0]~1\) # (!\Registrador_pipeline2|DOUT\(75)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~3_combout\,
	datab => \Registrador_pipeline2|DOUT\(75),
	datad => VCC,
	cin => \ALU|somaSub[0]~1\,
	combout => \ALU|somaSub[1]~2_combout\,
	cout => \ALU|somaSub[1]~3\);

-- Location: LCCOMB_X85_Y71_N4
\ALU|somaSub[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[2]~4_combout\ = ((\Registrador_pipeline2|DOUT\(76) $ (\ALU|Bnot|Add0~5_combout\ $ (!\ALU|somaSub[1]~3\)))) # (GND)
-- \ALU|somaSub[2]~5\ = CARRY((\Registrador_pipeline2|DOUT\(76) & ((\ALU|Bnot|Add0~5_combout\) # (!\ALU|somaSub[1]~3\))) # (!\Registrador_pipeline2|DOUT\(76) & (\ALU|Bnot|Add0~5_combout\ & !\ALU|somaSub[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(76),
	datab => \ALU|Bnot|Add0~5_combout\,
	datad => VCC,
	cin => \ALU|somaSub[1]~3\,
	combout => \ALU|somaSub[2]~4_combout\,
	cout => \ALU|somaSub[2]~5\);

-- Location: LCCOMB_X85_Y71_N6
\ALU|somaSub[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[3]~6_combout\ = (\Registrador_pipeline2|DOUT\(77) & ((\ALU|Bnot|Add0~7_combout\ & (\ALU|somaSub[2]~5\ & VCC)) # (!\ALU|Bnot|Add0~7_combout\ & (!\ALU|somaSub[2]~5\)))) # (!\Registrador_pipeline2|DOUT\(77) & ((\ALU|Bnot|Add0~7_combout\ & 
-- (!\ALU|somaSub[2]~5\)) # (!\ALU|Bnot|Add0~7_combout\ & ((\ALU|somaSub[2]~5\) # (GND)))))
-- \ALU|somaSub[3]~7\ = CARRY((\Registrador_pipeline2|DOUT\(77) & (!\ALU|Bnot|Add0~7_combout\ & !\ALU|somaSub[2]~5\)) # (!\Registrador_pipeline2|DOUT\(77) & ((!\ALU|somaSub[2]~5\) # (!\ALU|Bnot|Add0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(77),
	datab => \ALU|Bnot|Add0~7_combout\,
	datad => VCC,
	cin => \ALU|somaSub[2]~5\,
	combout => \ALU|somaSub[3]~6_combout\,
	cout => \ALU|somaSub[3]~7\);

-- Location: LCCOMB_X85_Y71_N8
\ALU|somaSub[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[4]~8_combout\ = ((\ALU|Bnot|Add0~9_combout\ $ (\Registrador_pipeline2|DOUT\(78) $ (!\ALU|somaSub[3]~7\)))) # (GND)
-- \ALU|somaSub[4]~9\ = CARRY((\ALU|Bnot|Add0~9_combout\ & ((\Registrador_pipeline2|DOUT\(78)) # (!\ALU|somaSub[3]~7\))) # (!\ALU|Bnot|Add0~9_combout\ & (\Registrador_pipeline2|DOUT\(78) & !\ALU|somaSub[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~9_combout\,
	datab => \Registrador_pipeline2|DOUT\(78),
	datad => VCC,
	cin => \ALU|somaSub[3]~7\,
	combout => \ALU|somaSub[4]~8_combout\,
	cout => \ALU|somaSub[4]~9\);

-- Location: LCCOMB_X85_Y71_N10
\ALU|somaSub[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[5]~10_combout\ = (\ALU|Bnot|Add0~11_combout\ & ((\Registrador_pipeline2|DOUT\(79) & (\ALU|somaSub[4]~9\ & VCC)) # (!\Registrador_pipeline2|DOUT\(79) & (!\ALU|somaSub[4]~9\)))) # (!\ALU|Bnot|Add0~11_combout\ & 
-- ((\Registrador_pipeline2|DOUT\(79) & (!\ALU|somaSub[4]~9\)) # (!\Registrador_pipeline2|DOUT\(79) & ((\ALU|somaSub[4]~9\) # (GND)))))
-- \ALU|somaSub[5]~11\ = CARRY((\ALU|Bnot|Add0~11_combout\ & (!\Registrador_pipeline2|DOUT\(79) & !\ALU|somaSub[4]~9\)) # (!\ALU|Bnot|Add0~11_combout\ & ((!\ALU|somaSub[4]~9\) # (!\Registrador_pipeline2|DOUT\(79)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~11_combout\,
	datab => \Registrador_pipeline2|DOUT\(79),
	datad => VCC,
	cin => \ALU|somaSub[4]~9\,
	combout => \ALU|somaSub[5]~10_combout\,
	cout => \ALU|somaSub[5]~11\);

-- Location: LCCOMB_X85_Y71_N12
\ALU|somaSub[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[6]~12_combout\ = ((\ALU|Bnot|Add0~13_combout\ $ (\Registrador_pipeline2|DOUT\(80) $ (!\ALU|somaSub[5]~11\)))) # (GND)
-- \ALU|somaSub[6]~13\ = CARRY((\ALU|Bnot|Add0~13_combout\ & ((\Registrador_pipeline2|DOUT\(80)) # (!\ALU|somaSub[5]~11\))) # (!\ALU|Bnot|Add0~13_combout\ & (\Registrador_pipeline2|DOUT\(80) & !\ALU|somaSub[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~13_combout\,
	datab => \Registrador_pipeline2|DOUT\(80),
	datad => VCC,
	cin => \ALU|somaSub[5]~11\,
	combout => \ALU|somaSub[6]~12_combout\,
	cout => \ALU|somaSub[6]~13\);

-- Location: LCCOMB_X85_Y71_N14
\ALU|somaSub[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[7]~14_combout\ = (\ALU|Bnot|Add0~15_combout\ & ((\Registrador_pipeline2|DOUT\(81) & (\ALU|somaSub[6]~13\ & VCC)) # (!\Registrador_pipeline2|DOUT\(81) & (!\ALU|somaSub[6]~13\)))) # (!\ALU|Bnot|Add0~15_combout\ & 
-- ((\Registrador_pipeline2|DOUT\(81) & (!\ALU|somaSub[6]~13\)) # (!\Registrador_pipeline2|DOUT\(81) & ((\ALU|somaSub[6]~13\) # (GND)))))
-- \ALU|somaSub[7]~15\ = CARRY((\ALU|Bnot|Add0~15_combout\ & (!\Registrador_pipeline2|DOUT\(81) & !\ALU|somaSub[6]~13\)) # (!\ALU|Bnot|Add0~15_combout\ & ((!\ALU|somaSub[6]~13\) # (!\Registrador_pipeline2|DOUT\(81)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~15_combout\,
	datab => \Registrador_pipeline2|DOUT\(81),
	datad => VCC,
	cin => \ALU|somaSub[6]~13\,
	combout => \ALU|somaSub[7]~14_combout\,
	cout => \ALU|somaSub[7]~15\);

-- Location: LCCOMB_X85_Y71_N16
\ALU|somaSub[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[8]~16_combout\ = ((\ALU|Bnot|Add0~17_combout\ $ (\Registrador_pipeline2|DOUT\(82) $ (!\ALU|somaSub[7]~15\)))) # (GND)
-- \ALU|somaSub[8]~17\ = CARRY((\ALU|Bnot|Add0~17_combout\ & ((\Registrador_pipeline2|DOUT\(82)) # (!\ALU|somaSub[7]~15\))) # (!\ALU|Bnot|Add0~17_combout\ & (\Registrador_pipeline2|DOUT\(82) & !\ALU|somaSub[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~17_combout\,
	datab => \Registrador_pipeline2|DOUT\(82),
	datad => VCC,
	cin => \ALU|somaSub[7]~15\,
	combout => \ALU|somaSub[8]~16_combout\,
	cout => \ALU|somaSub[8]~17\);

-- Location: LCCOMB_X85_Y71_N18
\ALU|somaSub[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[9]~18_combout\ = (\Registrador_pipeline2|DOUT\(83) & ((\ALU|Bnot|Add0~19_combout\ & (\ALU|somaSub[8]~17\ & VCC)) # (!\ALU|Bnot|Add0~19_combout\ & (!\ALU|somaSub[8]~17\)))) # (!\Registrador_pipeline2|DOUT\(83) & ((\ALU|Bnot|Add0~19_combout\ & 
-- (!\ALU|somaSub[8]~17\)) # (!\ALU|Bnot|Add0~19_combout\ & ((\ALU|somaSub[8]~17\) # (GND)))))
-- \ALU|somaSub[9]~19\ = CARRY((\Registrador_pipeline2|DOUT\(83) & (!\ALU|Bnot|Add0~19_combout\ & !\ALU|somaSub[8]~17\)) # (!\Registrador_pipeline2|DOUT\(83) & ((!\ALU|somaSub[8]~17\) # (!\ALU|Bnot|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(83),
	datab => \ALU|Bnot|Add0~19_combout\,
	datad => VCC,
	cin => \ALU|somaSub[8]~17\,
	combout => \ALU|somaSub[9]~18_combout\,
	cout => \ALU|somaSub[9]~19\);

-- Location: LCCOMB_X85_Y71_N20
\ALU|somaSub[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[10]~20_combout\ = ((\Registrador_pipeline2|DOUT\(84) $ (\ALU|Bnot|Add0~21_combout\ $ (!\ALU|somaSub[9]~19\)))) # (GND)
-- \ALU|somaSub[10]~21\ = CARRY((\Registrador_pipeline2|DOUT\(84) & ((\ALU|Bnot|Add0~21_combout\) # (!\ALU|somaSub[9]~19\))) # (!\Registrador_pipeline2|DOUT\(84) & (\ALU|Bnot|Add0~21_combout\ & !\ALU|somaSub[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(84),
	datab => \ALU|Bnot|Add0~21_combout\,
	datad => VCC,
	cin => \ALU|somaSub[9]~19\,
	combout => \ALU|somaSub[10]~20_combout\,
	cout => \ALU|somaSub[10]~21\);

-- Location: LCCOMB_X85_Y71_N22
\ALU|somaSub[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[11]~22_combout\ = (\Registrador_pipeline2|DOUT\(85) & ((\ALU|Bnot|Add0~23_combout\ & (\ALU|somaSub[10]~21\ & VCC)) # (!\ALU|Bnot|Add0~23_combout\ & (!\ALU|somaSub[10]~21\)))) # (!\Registrador_pipeline2|DOUT\(85) & ((\ALU|Bnot|Add0~23_combout\ 
-- & (!\ALU|somaSub[10]~21\)) # (!\ALU|Bnot|Add0~23_combout\ & ((\ALU|somaSub[10]~21\) # (GND)))))
-- \ALU|somaSub[11]~23\ = CARRY((\Registrador_pipeline2|DOUT\(85) & (!\ALU|Bnot|Add0~23_combout\ & !\ALU|somaSub[10]~21\)) # (!\Registrador_pipeline2|DOUT\(85) & ((!\ALU|somaSub[10]~21\) # (!\ALU|Bnot|Add0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(85),
	datab => \ALU|Bnot|Add0~23_combout\,
	datad => VCC,
	cin => \ALU|somaSub[10]~21\,
	combout => \ALU|somaSub[11]~22_combout\,
	cout => \ALU|somaSub[11]~23\);

-- Location: LCCOMB_X85_Y71_N24
\ALU|somaSub[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[12]~24_combout\ = ((\Registrador_pipeline2|DOUT\(86) $ (\ALU|Bnot|Add0~25_combout\ $ (!\ALU|somaSub[11]~23\)))) # (GND)
-- \ALU|somaSub[12]~25\ = CARRY((\Registrador_pipeline2|DOUT\(86) & ((\ALU|Bnot|Add0~25_combout\) # (!\ALU|somaSub[11]~23\))) # (!\Registrador_pipeline2|DOUT\(86) & (\ALU|Bnot|Add0~25_combout\ & !\ALU|somaSub[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(86),
	datab => \ALU|Bnot|Add0~25_combout\,
	datad => VCC,
	cin => \ALU|somaSub[11]~23\,
	combout => \ALU|somaSub[12]~24_combout\,
	cout => \ALU|somaSub[12]~25\);

-- Location: LCCOMB_X85_Y71_N26
\ALU|somaSub[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[13]~26_combout\ = (\ALU|Bnot|Add0~27_combout\ & ((\Registrador_pipeline2|DOUT\(87) & (\ALU|somaSub[12]~25\ & VCC)) # (!\Registrador_pipeline2|DOUT\(87) & (!\ALU|somaSub[12]~25\)))) # (!\ALU|Bnot|Add0~27_combout\ & 
-- ((\Registrador_pipeline2|DOUT\(87) & (!\ALU|somaSub[12]~25\)) # (!\Registrador_pipeline2|DOUT\(87) & ((\ALU|somaSub[12]~25\) # (GND)))))
-- \ALU|somaSub[13]~27\ = CARRY((\ALU|Bnot|Add0~27_combout\ & (!\Registrador_pipeline2|DOUT\(87) & !\ALU|somaSub[12]~25\)) # (!\ALU|Bnot|Add0~27_combout\ & ((!\ALU|somaSub[12]~25\) # (!\Registrador_pipeline2|DOUT\(87)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~27_combout\,
	datab => \Registrador_pipeline2|DOUT\(87),
	datad => VCC,
	cin => \ALU|somaSub[12]~25\,
	combout => \ALU|somaSub[13]~26_combout\,
	cout => \ALU|somaSub[13]~27\);

-- Location: LCCOMB_X85_Y71_N28
\ALU|somaSub[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[14]~28_combout\ = ((\Registrador_pipeline2|DOUT\(88) $ (\ALU|Bnot|Add0~29_combout\ $ (!\ALU|somaSub[13]~27\)))) # (GND)
-- \ALU|somaSub[14]~29\ = CARRY((\Registrador_pipeline2|DOUT\(88) & ((\ALU|Bnot|Add0~29_combout\) # (!\ALU|somaSub[13]~27\))) # (!\Registrador_pipeline2|DOUT\(88) & (\ALU|Bnot|Add0~29_combout\ & !\ALU|somaSub[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(88),
	datab => \ALU|Bnot|Add0~29_combout\,
	datad => VCC,
	cin => \ALU|somaSub[13]~27\,
	combout => \ALU|somaSub[14]~28_combout\,
	cout => \ALU|somaSub[14]~29\);

-- Location: LCCOMB_X85_Y71_N30
\ALU|somaSub[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[15]~30_combout\ = (\Registrador_pipeline2|DOUT\(89) & ((\ALU|Bnot|Add0~31_combout\ & (\ALU|somaSub[14]~29\ & VCC)) # (!\ALU|Bnot|Add0~31_combout\ & (!\ALU|somaSub[14]~29\)))) # (!\Registrador_pipeline2|DOUT\(89) & ((\ALU|Bnot|Add0~31_combout\ 
-- & (!\ALU|somaSub[14]~29\)) # (!\ALU|Bnot|Add0~31_combout\ & ((\ALU|somaSub[14]~29\) # (GND)))))
-- \ALU|somaSub[15]~31\ = CARRY((\Registrador_pipeline2|DOUT\(89) & (!\ALU|Bnot|Add0~31_combout\ & !\ALU|somaSub[14]~29\)) # (!\Registrador_pipeline2|DOUT\(89) & ((!\ALU|somaSub[14]~29\) # (!\ALU|Bnot|Add0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(89),
	datab => \ALU|Bnot|Add0~31_combout\,
	datad => VCC,
	cin => \ALU|somaSub[14]~29\,
	combout => \ALU|somaSub[15]~30_combout\,
	cout => \ALU|somaSub[15]~31\);

-- Location: LCCOMB_X85_Y70_N0
\ALU|somaSub[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[16]~32_combout\ = ((\ALU|Bnot|Add0~33_combout\ $ (\Registrador_pipeline2|DOUT\(90) $ (!\ALU|somaSub[15]~31\)))) # (GND)
-- \ALU|somaSub[16]~33\ = CARRY((\ALU|Bnot|Add0~33_combout\ & ((\Registrador_pipeline2|DOUT\(90)) # (!\ALU|somaSub[15]~31\))) # (!\ALU|Bnot|Add0~33_combout\ & (\Registrador_pipeline2|DOUT\(90) & !\ALU|somaSub[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~33_combout\,
	datab => \Registrador_pipeline2|DOUT\(90),
	datad => VCC,
	cin => \ALU|somaSub[15]~31\,
	combout => \ALU|somaSub[16]~32_combout\,
	cout => \ALU|somaSub[16]~33\);

-- Location: LCCOMB_X85_Y70_N2
\ALU|somaSub[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[17]~34_combout\ = (\ALU|Bnot|Add0~35_combout\ & ((\Registrador_pipeline2|DOUT\(91) & (\ALU|somaSub[16]~33\ & VCC)) # (!\Registrador_pipeline2|DOUT\(91) & (!\ALU|somaSub[16]~33\)))) # (!\ALU|Bnot|Add0~35_combout\ & 
-- ((\Registrador_pipeline2|DOUT\(91) & (!\ALU|somaSub[16]~33\)) # (!\Registrador_pipeline2|DOUT\(91) & ((\ALU|somaSub[16]~33\) # (GND)))))
-- \ALU|somaSub[17]~35\ = CARRY((\ALU|Bnot|Add0~35_combout\ & (!\Registrador_pipeline2|DOUT\(91) & !\ALU|somaSub[16]~33\)) # (!\ALU|Bnot|Add0~35_combout\ & ((!\ALU|somaSub[16]~33\) # (!\Registrador_pipeline2|DOUT\(91)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~35_combout\,
	datab => \Registrador_pipeline2|DOUT\(91),
	datad => VCC,
	cin => \ALU|somaSub[16]~33\,
	combout => \ALU|somaSub[17]~34_combout\,
	cout => \ALU|somaSub[17]~35\);

-- Location: LCCOMB_X85_Y70_N4
\ALU|somaSub[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[18]~36_combout\ = ((\Registrador_pipeline2|DOUT\(92) $ (\ALU|Bnot|Add0~37_combout\ $ (!\ALU|somaSub[17]~35\)))) # (GND)
-- \ALU|somaSub[18]~37\ = CARRY((\Registrador_pipeline2|DOUT\(92) & ((\ALU|Bnot|Add0~37_combout\) # (!\ALU|somaSub[17]~35\))) # (!\Registrador_pipeline2|DOUT\(92) & (\ALU|Bnot|Add0~37_combout\ & !\ALU|somaSub[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(92),
	datab => \ALU|Bnot|Add0~37_combout\,
	datad => VCC,
	cin => \ALU|somaSub[17]~35\,
	combout => \ALU|somaSub[18]~36_combout\,
	cout => \ALU|somaSub[18]~37\);

-- Location: LCCOMB_X85_Y70_N6
\ALU|somaSub[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[19]~38_combout\ = (\Registrador_pipeline2|DOUT\(93) & ((\ALU|Bnot|Add0~39_combout\ & (\ALU|somaSub[18]~37\ & VCC)) # (!\ALU|Bnot|Add0~39_combout\ & (!\ALU|somaSub[18]~37\)))) # (!\Registrador_pipeline2|DOUT\(93) & ((\ALU|Bnot|Add0~39_combout\ 
-- & (!\ALU|somaSub[18]~37\)) # (!\ALU|Bnot|Add0~39_combout\ & ((\ALU|somaSub[18]~37\) # (GND)))))
-- \ALU|somaSub[19]~39\ = CARRY((\Registrador_pipeline2|DOUT\(93) & (!\ALU|Bnot|Add0~39_combout\ & !\ALU|somaSub[18]~37\)) # (!\Registrador_pipeline2|DOUT\(93) & ((!\ALU|somaSub[18]~37\) # (!\ALU|Bnot|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(93),
	datab => \ALU|Bnot|Add0~39_combout\,
	datad => VCC,
	cin => \ALU|somaSub[18]~37\,
	combout => \ALU|somaSub[19]~38_combout\,
	cout => \ALU|somaSub[19]~39\);

-- Location: LCCOMB_X85_Y70_N8
\ALU|somaSub[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[20]~40_combout\ = ((\ALU|Bnot|Add0~41_combout\ $ (\Registrador_pipeline2|DOUT\(94) $ (!\ALU|somaSub[19]~39\)))) # (GND)
-- \ALU|somaSub[20]~41\ = CARRY((\ALU|Bnot|Add0~41_combout\ & ((\Registrador_pipeline2|DOUT\(94)) # (!\ALU|somaSub[19]~39\))) # (!\ALU|Bnot|Add0~41_combout\ & (\Registrador_pipeline2|DOUT\(94) & !\ALU|somaSub[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~41_combout\,
	datab => \Registrador_pipeline2|DOUT\(94),
	datad => VCC,
	cin => \ALU|somaSub[19]~39\,
	combout => \ALU|somaSub[20]~40_combout\,
	cout => \ALU|somaSub[20]~41\);

-- Location: LCCOMB_X85_Y70_N10
\ALU|somaSub[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[21]~42_combout\ = (\ALU|Bnot|Add0~43_combout\ & ((\Registrador_pipeline2|DOUT\(95) & (\ALU|somaSub[20]~41\ & VCC)) # (!\Registrador_pipeline2|DOUT\(95) & (!\ALU|somaSub[20]~41\)))) # (!\ALU|Bnot|Add0~43_combout\ & 
-- ((\Registrador_pipeline2|DOUT\(95) & (!\ALU|somaSub[20]~41\)) # (!\Registrador_pipeline2|DOUT\(95) & ((\ALU|somaSub[20]~41\) # (GND)))))
-- \ALU|somaSub[21]~43\ = CARRY((\ALU|Bnot|Add0~43_combout\ & (!\Registrador_pipeline2|DOUT\(95) & !\ALU|somaSub[20]~41\)) # (!\ALU|Bnot|Add0~43_combout\ & ((!\ALU|somaSub[20]~41\) # (!\Registrador_pipeline2|DOUT\(95)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~43_combout\,
	datab => \Registrador_pipeline2|DOUT\(95),
	datad => VCC,
	cin => \ALU|somaSub[20]~41\,
	combout => \ALU|somaSub[21]~42_combout\,
	cout => \ALU|somaSub[21]~43\);

-- Location: LCCOMB_X85_Y70_N12
\ALU|somaSub[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[22]~44_combout\ = ((\ALU|Bnot|Add0~45_combout\ $ (\Registrador_pipeline2|DOUT\(96) $ (!\ALU|somaSub[21]~43\)))) # (GND)
-- \ALU|somaSub[22]~45\ = CARRY((\ALU|Bnot|Add0~45_combout\ & ((\Registrador_pipeline2|DOUT\(96)) # (!\ALU|somaSub[21]~43\))) # (!\ALU|Bnot|Add0~45_combout\ & (\Registrador_pipeline2|DOUT\(96) & !\ALU|somaSub[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~45_combout\,
	datab => \Registrador_pipeline2|DOUT\(96),
	datad => VCC,
	cin => \ALU|somaSub[21]~43\,
	combout => \ALU|somaSub[22]~44_combout\,
	cout => \ALU|somaSub[22]~45\);

-- Location: LCCOMB_X85_Y70_N14
\ALU|somaSub[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[23]~46_combout\ = (\ALU|Bnot|Add0~47_combout\ & ((\Registrador_pipeline2|DOUT\(97) & (\ALU|somaSub[22]~45\ & VCC)) # (!\Registrador_pipeline2|DOUT\(97) & (!\ALU|somaSub[22]~45\)))) # (!\ALU|Bnot|Add0~47_combout\ & 
-- ((\Registrador_pipeline2|DOUT\(97) & (!\ALU|somaSub[22]~45\)) # (!\Registrador_pipeline2|DOUT\(97) & ((\ALU|somaSub[22]~45\) # (GND)))))
-- \ALU|somaSub[23]~47\ = CARRY((\ALU|Bnot|Add0~47_combout\ & (!\Registrador_pipeline2|DOUT\(97) & !\ALU|somaSub[22]~45\)) # (!\ALU|Bnot|Add0~47_combout\ & ((!\ALU|somaSub[22]~45\) # (!\Registrador_pipeline2|DOUT\(97)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~47_combout\,
	datab => \Registrador_pipeline2|DOUT\(97),
	datad => VCC,
	cin => \ALU|somaSub[22]~45\,
	combout => \ALU|somaSub[23]~46_combout\,
	cout => \ALU|somaSub[23]~47\);

-- Location: LCCOMB_X85_Y70_N16
\ALU|somaSub[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[24]~48_combout\ = ((\ALU|Bnot|Add0~49_combout\ $ (\Registrador_pipeline2|DOUT\(98) $ (!\ALU|somaSub[23]~47\)))) # (GND)
-- \ALU|somaSub[24]~49\ = CARRY((\ALU|Bnot|Add0~49_combout\ & ((\Registrador_pipeline2|DOUT\(98)) # (!\ALU|somaSub[23]~47\))) # (!\ALU|Bnot|Add0~49_combout\ & (\Registrador_pipeline2|DOUT\(98) & !\ALU|somaSub[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~49_combout\,
	datab => \Registrador_pipeline2|DOUT\(98),
	datad => VCC,
	cin => \ALU|somaSub[23]~47\,
	combout => \ALU|somaSub[24]~48_combout\,
	cout => \ALU|somaSub[24]~49\);

-- Location: LCCOMB_X85_Y70_N18
\ALU|somaSub[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[25]~50_combout\ = (\Registrador_pipeline2|DOUT\(99) & ((\ALU|Bnot|Add0~51_combout\ & (\ALU|somaSub[24]~49\ & VCC)) # (!\ALU|Bnot|Add0~51_combout\ & (!\ALU|somaSub[24]~49\)))) # (!\Registrador_pipeline2|DOUT\(99) & ((\ALU|Bnot|Add0~51_combout\ 
-- & (!\ALU|somaSub[24]~49\)) # (!\ALU|Bnot|Add0~51_combout\ & ((\ALU|somaSub[24]~49\) # (GND)))))
-- \ALU|somaSub[25]~51\ = CARRY((\Registrador_pipeline2|DOUT\(99) & (!\ALU|Bnot|Add0~51_combout\ & !\ALU|somaSub[24]~49\)) # (!\Registrador_pipeline2|DOUT\(99) & ((!\ALU|somaSub[24]~49\) # (!\ALU|Bnot|Add0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(99),
	datab => \ALU|Bnot|Add0~51_combout\,
	datad => VCC,
	cin => \ALU|somaSub[24]~49\,
	combout => \ALU|somaSub[25]~50_combout\,
	cout => \ALU|somaSub[25]~51\);

-- Location: LCCOMB_X85_Y70_N20
\ALU|somaSub[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[26]~52_combout\ = ((\Registrador_pipeline2|DOUT\(100) $ (\ALU|Bnot|Add0~53_combout\ $ (!\ALU|somaSub[25]~51\)))) # (GND)
-- \ALU|somaSub[26]~53\ = CARRY((\Registrador_pipeline2|DOUT\(100) & ((\ALU|Bnot|Add0~53_combout\) # (!\ALU|somaSub[25]~51\))) # (!\Registrador_pipeline2|DOUT\(100) & (\ALU|Bnot|Add0~53_combout\ & !\ALU|somaSub[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(100),
	datab => \ALU|Bnot|Add0~53_combout\,
	datad => VCC,
	cin => \ALU|somaSub[25]~51\,
	combout => \ALU|somaSub[26]~52_combout\,
	cout => \ALU|somaSub[26]~53\);

-- Location: LCCOMB_X85_Y70_N22
\ALU|somaSub[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[27]~54_combout\ = (\Registrador_pipeline2|DOUT\(101) & ((\ALU|Bnot|Add0~55_combout\ & (\ALU|somaSub[26]~53\ & VCC)) # (!\ALU|Bnot|Add0~55_combout\ & (!\ALU|somaSub[26]~53\)))) # (!\Registrador_pipeline2|DOUT\(101) & 
-- ((\ALU|Bnot|Add0~55_combout\ & (!\ALU|somaSub[26]~53\)) # (!\ALU|Bnot|Add0~55_combout\ & ((\ALU|somaSub[26]~53\) # (GND)))))
-- \ALU|somaSub[27]~55\ = CARRY((\Registrador_pipeline2|DOUT\(101) & (!\ALU|Bnot|Add0~55_combout\ & !\ALU|somaSub[26]~53\)) # (!\Registrador_pipeline2|DOUT\(101) & ((!\ALU|somaSub[26]~53\) # (!\ALU|Bnot|Add0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(101),
	datab => \ALU|Bnot|Add0~55_combout\,
	datad => VCC,
	cin => \ALU|somaSub[26]~53\,
	combout => \ALU|somaSub[27]~54_combout\,
	cout => \ALU|somaSub[27]~55\);

-- Location: LCCOMB_X85_Y70_N24
\ALU|somaSub[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[28]~56_combout\ = ((\Registrador_pipeline2|DOUT\(102) $ (\ALU|Bnot|Add0~57_combout\ $ (!\ALU|somaSub[27]~55\)))) # (GND)
-- \ALU|somaSub[28]~57\ = CARRY((\Registrador_pipeline2|DOUT\(102) & ((\ALU|Bnot|Add0~57_combout\) # (!\ALU|somaSub[27]~55\))) # (!\Registrador_pipeline2|DOUT\(102) & (\ALU|Bnot|Add0~57_combout\ & !\ALU|somaSub[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(102),
	datab => \ALU|Bnot|Add0~57_combout\,
	datad => VCC,
	cin => \ALU|somaSub[27]~55\,
	combout => \ALU|somaSub[28]~56_combout\,
	cout => \ALU|somaSub[28]~57\);

-- Location: LCCOMB_X85_Y70_N26
\ALU|somaSub[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[29]~58_combout\ = (\ALU|Bnot|Add0~59_combout\ & ((\Registrador_pipeline2|DOUT\(103) & (\ALU|somaSub[28]~57\ & VCC)) # (!\Registrador_pipeline2|DOUT\(103) & (!\ALU|somaSub[28]~57\)))) # (!\ALU|Bnot|Add0~59_combout\ & 
-- ((\Registrador_pipeline2|DOUT\(103) & (!\ALU|somaSub[28]~57\)) # (!\Registrador_pipeline2|DOUT\(103) & ((\ALU|somaSub[28]~57\) # (GND)))))
-- \ALU|somaSub[29]~59\ = CARRY((\ALU|Bnot|Add0~59_combout\ & (!\Registrador_pipeline2|DOUT\(103) & !\ALU|somaSub[28]~57\)) # (!\ALU|Bnot|Add0~59_combout\ & ((!\ALU|somaSub[28]~57\) # (!\Registrador_pipeline2|DOUT\(103)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Bnot|Add0~59_combout\,
	datab => \Registrador_pipeline2|DOUT\(103),
	datad => VCC,
	cin => \ALU|somaSub[28]~57\,
	combout => \ALU|somaSub[29]~58_combout\,
	cout => \ALU|somaSub[29]~59\);

-- Location: LCCOMB_X85_Y70_N28
\ALU|somaSub[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[30]~60_combout\ = ((\Registrador_pipeline2|DOUT\(104) $ (\ALU|Bnot|Add0~61_combout\ $ (!\ALU|somaSub[29]~59\)))) # (GND)
-- \ALU|somaSub[30]~61\ = CARRY((\Registrador_pipeline2|DOUT\(104) & ((\ALU|Bnot|Add0~61_combout\) # (!\ALU|somaSub[29]~59\))) # (!\Registrador_pipeline2|DOUT\(104) & (\ALU|Bnot|Add0~61_combout\ & !\ALU|somaSub[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(104),
	datab => \ALU|Bnot|Add0~61_combout\,
	datad => VCC,
	cin => \ALU|somaSub[29]~59\,
	combout => \ALU|somaSub[30]~60_combout\,
	cout => \ALU|somaSub[30]~61\);

-- Location: LCCOMB_X87_Y70_N20
\ALU|opmux|X[30]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[30]~63_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\UC_ULA|ULActrl~2_combout\ & ((\Registrador_pipeline2|DOUT\(104)) # (\ALU|Bnot|Add0~61_combout\))) # (!\UC_ULA|ULActrl~2_combout\ & (\Registrador_pipeline2|DOUT\(104) & 
-- \ALU|Bnot|Add0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \Registrador_pipeline2|DOUT\(104),
	datad => \ALU|Bnot|Add0~61_combout\,
	combout => \ALU|opmux|X[30]~63_combout\);

-- Location: LCCOMB_X87_Y70_N8
\ALU|opmux|X[30]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[30]~64_combout\ = (\ALU|opmux|X[30]~63_combout\) # ((!\UC_ULA|ULActrl~2_combout\ & (\UC_ULA|ULActrl[1]~6_combout\ & \ALU|somaSub[30]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \ALU|somaSub[30]~60_combout\,
	datad => \ALU|opmux|X[30]~63_combout\,
	combout => \ALU|opmux|X[30]~64_combout\);

-- Location: FF_X87_Y70_N9
\Registrador_pipeline3|DOUT[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[30]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(67));

-- Location: LCCOMB_X87_Y68_N0
\Registrador_pipeline4|DOUT[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[30]~feeder_combout\ = \Registrador_pipeline3|DOUT\(67)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(67),
	combout => \Registrador_pipeline4|DOUT[30]~feeder_combout\);

-- Location: FF_X87_Y68_N1
\Registrador_pipeline4|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(30));

-- Location: LCCOMB_X76_Y71_N10
\Mem_dados|Memoria_rtl_0_bypass[61]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[61]~feeder_combout\ = \Registrador_pipeline3|DOUT\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(30),
	combout => \Mem_dados|Memoria_rtl_0_bypass[61]~feeder_combout\);

-- Location: FF_X76_Y71_N11
\Mem_dados|Memoria_rtl_0_bypass[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[61]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(61));

-- Location: LCCOMB_X76_Y71_N12
\Mem_dados|Memoria_rtl_0_bypass[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[62]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[62]~feeder_combout\);

-- Location: FF_X76_Y71_N13
\Mem_dados|Memoria_rtl_0_bypass[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(62));

-- Location: LCCOMB_X76_Y71_N4
\Mem_dados|Memoria~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~50_combout\ = (\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0_bypass\(61))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(62) & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a25\))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(62) & (\Mem_dados|Memoria_rtl_0_bypass\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~41_combout\,
	datab => \Mem_dados|Memoria_rtl_0_bypass\(61),
	datac => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a25\,
	datad => \Mem_dados|Memoria_rtl_0_bypass\(62),
	combout => \Mem_dados|Memoria~50_combout\);

-- Location: FF_X76_Y71_N5
\Registrador_pipeline4|DOUT[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~50_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(62));

-- Location: LCCOMB_X75_Y68_N4
\muxDepoisULA|X[25]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[25]~8_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(62)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(30),
	datab => \Registrador_pipeline4|DOUT\(69),
	datad => \Registrador_pipeline4|DOUT\(62),
	combout => \muxDepoisULA|X[25]~8_combout\);

-- Location: LCCOMB_X75_Y68_N18
\Banco_Regis|registers~543feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~543feeder_combout\ = \muxDepoisULA|X[25]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[25]~8_combout\,
	combout => \Banco_Regis|registers~543feeder_combout\);

-- Location: FF_X75_Y68_N19
\Banco_Regis|registers~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~543feeder_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~543_q\);

-- Location: LCCOMB_X81_Y68_N4
\Banco_Regis|registers~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1299_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # ((\Banco_Regis|registers~479_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~447_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~479_q\,
	datad => \Banco_Regis|registers~447_q\,
	combout => \Banco_Regis|registers~1299_combout\);

-- Location: LCCOMB_X80_Y68_N0
\Banco_Regis|registers~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1300_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1299_combout\ & (\Banco_Regis|registers~543_q\)) # (!\Banco_Regis|registers~1299_combout\ & 
-- ((\Banco_Regis|registers~511_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~543_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~511_q\,
	datad => \Banco_Regis|registers~1299_combout\,
	combout => \Banco_Regis|registers~1300_combout\);

-- Location: LCCOMB_X87_Y65_N4
\Banco_Regis|registers~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1296_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~127_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~63_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~63_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~127_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1296_combout\);

-- Location: LCCOMB_X86_Y65_N22
\Banco_Regis|registers~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1297_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1296_combout\ & (\Banco_Regis|registers~159_q\)) # (!\Banco_Regis|registers~1296_combout\ & 
-- ((\Banco_Regis|registers~95_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~159_q\,
	datac => \Banco_Regis|registers~95_q\,
	datad => \Banco_Regis|registers~1296_combout\,
	combout => \Banco_Regis|registers~1297_combout\);

-- Location: LCCOMB_X86_Y62_N28
\Banco_Regis|registers~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1294_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~383_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~319_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~319_q\,
	datac => \Banco_Regis|registers~383_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1294_combout\);

-- Location: LCCOMB_X85_Y62_N20
\Banco_Regis|registers~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1295_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1294_combout\ & (\Banco_Regis|registers~415_q\)) # (!\Banco_Regis|registers~1294_combout\ & 
-- ((\Banco_Regis|registers~351_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~415_q\,
	datac => \Banco_Regis|registers~351_q\,
	datad => \Banco_Regis|registers~1294_combout\,
	combout => \Banco_Regis|registers~1295_combout\);

-- Location: LCCOMB_X86_Y65_N10
\Banco_Regis|registers~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1298_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1295_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1297_combout\,
	datad => \Banco_Regis|registers~1295_combout\,
	combout => \Banco_Regis|registers~1298_combout\);

-- Location: LCCOMB_X85_Y68_N20
\Banco_Regis|registers~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1292_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~223_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~191_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~191_q\,
	datac => \Banco_Regis|registers~223_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1292_combout\);

-- Location: LCCOMB_X85_Y68_N14
\Banco_Regis|registers~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1293_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1292_combout\ & ((\Banco_Regis|registers~287_q\))) # (!\Banco_Regis|registers~1292_combout\ & 
-- (\Banco_Regis|registers~255_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~255_q\,
	datac => \Banco_Regis|registers~287_q\,
	datad => \Banco_Regis|registers~1292_combout\,
	combout => \Banco_Regis|registers~1293_combout\);

-- Location: LCCOMB_X83_Y69_N30
\Banco_Regis|registers~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1301_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1298_combout\ & (\Banco_Regis|registers~1300_combout\)) # (!\Banco_Regis|registers~1298_combout\ & 
-- ((\Banco_Regis|registers~1293_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1300_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1298_combout\,
	datad => \Banco_Regis|registers~1293_combout\,
	combout => \Banco_Regis|registers~1301_combout\);

-- Location: LCCOMB_X84_Y67_N24
\Banco_Regis|registers~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1282_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~863_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~607_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~607_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~863_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1282_combout\);

-- Location: LCCOMB_X84_Y67_N2
\Banco_Regis|registers~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1283_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1282_combout\ & ((\Banco_Regis|registers~991_q\))) # (!\Banco_Regis|registers~1282_combout\ & 
-- (\Banco_Regis|registers~735_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~735_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~991_q\,
	datad => \Banco_Regis|registers~1282_combout\,
	combout => \Banco_Regis|registers~1283_combout\);

-- Location: LCCOMB_X75_Y63_N28
\Banco_Regis|registers~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1289_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~927_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~671_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~671_q\,
	datac => \Banco_Regis|registers~927_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1289_combout\);

-- Location: LCCOMB_X75_Y63_N26
\Banco_Regis|registers~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1290_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1289_combout\ & ((\Banco_Regis|registers~1055_q\))) # (!\Banco_Regis|registers~1289_combout\ & 
-- (\Banco_Regis|registers~799_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~799_q\,
	datac => \Banco_Regis|registers~1055_q\,
	datad => \Banco_Regis|registers~1289_combout\,
	combout => \Banco_Regis|registers~1290_combout\);

-- Location: LCCOMB_X77_Y63_N12
\Banco_Regis|registers~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1286_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~703_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~575_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~575_q\,
	datac => \Banco_Regis|registers~703_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1286_combout\);

-- Location: LCCOMB_X76_Y63_N20
\Banco_Regis|registers~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1287_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1286_combout\ & (\Banco_Regis|registers~959_q\)) # (!\Banco_Regis|registers~1286_combout\ & 
-- ((\Banco_Regis|registers~831_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~959_q\,
	datac => \Banco_Regis|registers~831_q\,
	datad => \Banco_Regis|registers~1286_combout\,
	combout => \Banco_Regis|registers~1287_combout\);

-- Location: LCCOMB_X79_Y61_N8
\Banco_Regis|registers~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1284_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~767_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~639_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~639_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~767_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1284_combout\);

-- Location: LCCOMB_X80_Y61_N20
\Banco_Regis|registers~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1285_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1284_combout\ & (\Banco_Regis|registers~1023_q\)) # (!\Banco_Regis|registers~1284_combout\ & 
-- ((\Banco_Regis|registers~895_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1023_q\,
	datac => \Banco_Regis|registers~895_q\,
	datad => \Banco_Regis|registers~1284_combout\,
	combout => \Banco_Regis|registers~1285_combout\);

-- Location: LCCOMB_X83_Y69_N18
\Banco_Regis|registers~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1288_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1285_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1287_combout\,
	datad => \Banco_Regis|registers~1285_combout\,
	combout => \Banco_Regis|registers~1288_combout\);

-- Location: LCCOMB_X83_Y69_N16
\Banco_Regis|registers~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1291_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1288_combout\ & ((\Banco_Regis|registers~1290_combout\))) # (!\Banco_Regis|registers~1288_combout\ & 
-- (\Banco_Regis|registers~1283_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~1283_combout\,
	datac => \Banco_Regis|registers~1290_combout\,
	datad => \Banco_Regis|registers~1288_combout\,
	combout => \Banco_Regis|registers~1291_combout\);

-- Location: LCCOMB_X83_Y69_N0
\Banco_Regis|DadoLidoReg2[25]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[25]~8_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1291_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & (\Banco_Regis|registers~1301_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1301_combout\,
	datad => \Banco_Regis|registers~1291_combout\,
	combout => \Banco_Regis|DadoLidoReg2[25]~8_combout\);

-- Location: FF_X83_Y69_N1
\Registrador_pipeline2|DOUT[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[25]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(67));

-- Location: FF_X83_Y70_N31
\Registrador_pipeline3|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline2|DOUT\(67),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(30));

-- Location: LCCOMB_X77_Y71_N22
\Mem_dados|Memoria~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~52_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(58) & ((\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0_bypass\(57))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a23\))))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(58) & (\Mem_dados|Memoria_rtl_0_bypass\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(58),
	datab => \Mem_dados|Memoria_rtl_0_bypass\(57),
	datac => \Mem_dados|Memoria~41_combout\,
	datad => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a23\,
	combout => \Mem_dados|Memoria~52_combout\);

-- Location: FF_X77_Y71_N23
\Registrador_pipeline4|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~52_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(60));

-- Location: LCCOMB_X86_Y70_N26
\ALU|opmux|X[28]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[28]~59_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(102) & ((\UC_ULA|ULActrl~2_combout\) # (\ALU|Bnot|Add0~57_combout\))) # (!\Registrador_pipeline2|DOUT\(102) & (\UC_ULA|ULActrl~2_combout\ & 
-- \ALU|Bnot|Add0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(102),
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \UC_ULA|ULActrl[1]~6_combout\,
	datad => \ALU|Bnot|Add0~57_combout\,
	combout => \ALU|opmux|X[28]~59_combout\);

-- Location: LCCOMB_X86_Y70_N8
\ALU|opmux|X[28]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[28]~60_combout\ = (\ALU|opmux|X[28]~59_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[28]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|opmux|X[28]~59_combout\,
	datad => \ALU|somaSub[28]~56_combout\,
	combout => \ALU|opmux|X[28]~60_combout\);

-- Location: FF_X86_Y70_N9
\Registrador_pipeline3|DOUT[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[28]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(65));

-- Location: LCCOMB_X81_Y70_N8
\Registrador_pipeline4|DOUT[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[28]~feeder_combout\ = \Registrador_pipeline3|DOUT\(65)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(65),
	combout => \Registrador_pipeline4|DOUT[28]~feeder_combout\);

-- Location: FF_X81_Y70_N9
\Registrador_pipeline4|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(28));

-- Location: LCCOMB_X77_Y69_N24
\muxDepoisULA|X[23]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[23]~10_combout\ = (\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(60))) # (!\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(69),
	datab => \Registrador_pipeline4|DOUT\(60),
	datad => \Registrador_pipeline4|DOUT\(28),
	combout => \muxDepoisULA|X[23]~10_combout\);

-- Location: FF_X81_Y65_N11
\Banco_Regis|registers~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[23]~10_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2374_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~253_q\);

-- Location: LCCOMB_X82_Y65_N16
\Banco_Regis|registers~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1332_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~221_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~189_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~189_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~221_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1332_combout\);

-- Location: LCCOMB_X82_Y65_N18
\Banco_Regis|registers~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1333_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1332_combout\ & ((\Banco_Regis|registers~285_q\))) # (!\Banco_Regis|registers~1332_combout\ & 
-- (\Banco_Regis|registers~253_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~253_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~285_q\,
	datad => \Banco_Regis|registers~1332_combout\,
	combout => \Banco_Regis|registers~1333_combout\);

-- Location: LCCOMB_X81_Y68_N6
\Banco_Regis|registers~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1339_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # ((\Banco_Regis|registers~477_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~445_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~477_q\,
	datad => \Banco_Regis|registers~445_q\,
	combout => \Banco_Regis|registers~1339_combout\);

-- Location: LCCOMB_X81_Y69_N16
\Banco_Regis|registers~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1340_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1339_combout\ & ((\Banco_Regis|registers~541_q\))) # (!\Banco_Regis|registers~1339_combout\ & 
-- (\Banco_Regis|registers~509_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~509_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~541_q\,
	datad => \Banco_Regis|registers~1339_combout\,
	combout => \Banco_Regis|registers~1340_combout\);

-- Location: LCCOMB_X87_Y65_N20
\Banco_Regis|registers~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1336_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~125_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~61_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~61_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~125_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1336_combout\);

-- Location: LCCOMB_X83_Y66_N12
\Banco_Regis|registers~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1337_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1336_combout\ & (\Banco_Regis|registers~157_q\)) # (!\Banco_Regis|registers~1336_combout\ & 
-- ((\Banco_Regis|registers~93_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~157_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~93_q\,
	datad => \Banco_Regis|registers~1336_combout\,
	combout => \Banco_Regis|registers~1337_combout\);

-- Location: LCCOMB_X86_Y62_N12
\Banco_Regis|registers~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1334_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~381_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~317_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~317_q\,
	datac => \Banco_Regis|registers~381_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1334_combout\);

-- Location: LCCOMB_X87_Y62_N24
\Banco_Regis|registers~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1335_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1334_combout\ & (\Banco_Regis|registers~413_q\)) # (!\Banco_Regis|registers~1334_combout\ & 
-- ((\Banco_Regis|registers~349_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~413_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~349_q\,
	datad => \Banco_Regis|registers~1334_combout\,
	combout => \Banco_Regis|registers~1335_combout\);

-- Location: LCCOMB_X82_Y69_N24
\Banco_Regis|registers~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1338_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1335_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1337_combout\,
	datad => \Banco_Regis|registers~1335_combout\,
	combout => \Banco_Regis|registers~1338_combout\);

-- Location: LCCOMB_X82_Y69_N22
\Banco_Regis|registers~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1341_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1338_combout\ & ((\Banco_Regis|registers~1340_combout\))) # (!\Banco_Regis|registers~1338_combout\ & 
-- (\Banco_Regis|registers~1333_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~1333_combout\,
	datac => \Banco_Regis|registers~1340_combout\,
	datad => \Banco_Regis|registers~1338_combout\,
	combout => \Banco_Regis|registers~1341_combout\);

-- Location: LCCOMB_X75_Y63_N20
\Banco_Regis|registers~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1329_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~925_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~669_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~669_q\,
	datac => \Banco_Regis|registers~925_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1329_combout\);

-- Location: LCCOMB_X75_Y63_N18
\Banco_Regis|registers~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1330_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1329_combout\ & ((\Banco_Regis|registers~1053_q\))) # (!\Banco_Regis|registers~1329_combout\ & 
-- (\Banco_Regis|registers~797_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~797_q\,
	datac => \Banco_Regis|registers~1053_q\,
	datad => \Banco_Regis|registers~1329_combout\,
	combout => \Banco_Regis|registers~1330_combout\);

-- Location: LCCOMB_X84_Y67_N16
\Banco_Regis|registers~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1322_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~861_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~605_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~605_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~861_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1322_combout\);

-- Location: LCCOMB_X84_Y67_N18
\Banco_Regis|registers~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1323_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1322_combout\ & ((\Banco_Regis|registers~989_q\))) # (!\Banco_Regis|registers~1322_combout\ & 
-- (\Banco_Regis|registers~733_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~733_q\,
	datac => \Banco_Regis|registers~989_q\,
	datad => \Banco_Regis|registers~1322_combout\,
	combout => \Banco_Regis|registers~1323_combout\);

-- Location: LCCOMB_X79_Y61_N28
\Banco_Regis|registers~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1324_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~765_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~637_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~637_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~765_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1324_combout\);

-- Location: LCCOMB_X80_Y61_N8
\Banco_Regis|registers~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1325_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1324_combout\ & (\Banco_Regis|registers~1021_q\)) # (!\Banco_Regis|registers~1324_combout\ & 
-- ((\Banco_Regis|registers~893_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1021_q\,
	datac => \Banco_Regis|registers~893_q\,
	datad => \Banco_Regis|registers~1324_combout\,
	combout => \Banco_Regis|registers~1325_combout\);

-- Location: LCCOMB_X77_Y63_N4
\Banco_Regis|registers~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1326_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~701_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~573_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~573_q\,
	datac => \Banco_Regis|registers~701_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1326_combout\);

-- Location: LCCOMB_X76_Y63_N16
\Banco_Regis|registers~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1327_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1326_combout\ & (\Banco_Regis|registers~957_q\)) # (!\Banco_Regis|registers~1326_combout\ & 
-- ((\Banco_Regis|registers~829_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~957_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~829_q\,
	datad => \Banco_Regis|registers~1326_combout\,
	combout => \Banco_Regis|registers~1327_combout\);

-- Location: LCCOMB_X81_Y63_N10
\Banco_Regis|registers~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1328_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1325_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1327_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1325_combout\,
	datad => \Banco_Regis|registers~1327_combout\,
	combout => \Banco_Regis|registers~1328_combout\);

-- Location: LCCOMB_X81_Y63_N20
\Banco_Regis|registers~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1331_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1328_combout\ & (\Banco_Regis|registers~1330_combout\)) # (!\Banco_Regis|registers~1328_combout\ & 
-- ((\Banco_Regis|registers~1323_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~1330_combout\,
	datac => \Banco_Regis|registers~1323_combout\,
	datad => \Banco_Regis|registers~1328_combout\,
	combout => \Banco_Regis|registers~1331_combout\);

-- Location: LCCOMB_X82_Y69_N16
\Banco_Regis|DadoLidoReg2[23]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[23]~10_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1331_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & (\Banco_Regis|registers~1341_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal1~0_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datac => \Banco_Regis|registers~1341_combout\,
	datad => \Banco_Regis|registers~1331_combout\,
	combout => \Banco_Regis|DadoLidoReg2[23]~10_combout\);

-- Location: FF_X82_Y69_N17
\Registrador_pipeline2|DOUT[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[23]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(65));

-- Location: LCCOMB_X82_Y69_N20
\Registrador_pipeline3|DOUT[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[28]~feeder_combout\ = \Registrador_pipeline2|DOUT\(65)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(65),
	combout => \Registrador_pipeline3|DOUT[28]~feeder_combout\);

-- Location: FF_X82_Y69_N21
\Registrador_pipeline3|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(28));

-- Location: LCCOMB_X77_Y71_N0
\Mem_dados|Memoria_rtl_0_bypass[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[54]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[54]~feeder_combout\);

-- Location: FF_X77_Y71_N1
\Mem_dados|Memoria_rtl_0_bypass[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(54));

-- Location: LCCOMB_X77_Y71_N24
\Mem_dados|Memoria~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~54_combout\ = (\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0_bypass\(53))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(54) & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a21\))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(54) & (\Mem_dados|Memoria_rtl_0_bypass\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(53),
	datab => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a21\,
	datac => \Mem_dados|Memoria~41_combout\,
	datad => \Mem_dados|Memoria_rtl_0_bypass\(54),
	combout => \Mem_dados|Memoria~54_combout\);

-- Location: FF_X77_Y71_N25
\Registrador_pipeline4|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~54_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(58));

-- Location: LCCOMB_X86_Y70_N4
\ALU|opmux|X[26]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[26]~55_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\UC_ULA|ULActrl~2_combout\ & ((\ALU|Bnot|Add0~53_combout\) # (\Registrador_pipeline2|DOUT\(100)))) # (!\UC_ULA|ULActrl~2_combout\ & (\ALU|Bnot|Add0~53_combout\ & 
-- \Registrador_pipeline2|DOUT\(100)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|Bnot|Add0~53_combout\,
	datad => \Registrador_pipeline2|DOUT\(100),
	combout => \ALU|opmux|X[26]~55_combout\);

-- Location: LCCOMB_X86_Y70_N0
\ALU|opmux|X[26]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[26]~56_combout\ = (\ALU|opmux|X[26]~55_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[26]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|opmux|X[26]~55_combout\,
	datad => \ALU|somaSub[26]~52_combout\,
	combout => \ALU|opmux|X[26]~56_combout\);

-- Location: FF_X86_Y70_N1
\Registrador_pipeline3|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[26]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(63));

-- Location: FF_X85_Y70_N9
\Registrador_pipeline4|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(63),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(26));

-- Location: LCCOMB_X77_Y69_N14
\muxDepoisULA|X[21]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[21]~12_combout\ = (\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(58))) # (!\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(58),
	datac => \Registrador_pipeline4|DOUT\(26),
	datad => \Registrador_pipeline4|DOUT\(69),
	combout => \muxDepoisULA|X[21]~12_combout\);

-- Location: FF_X85_Y67_N5
\Banco_Regis|registers~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[21]~12_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~731_q\);

-- Location: LCCOMB_X84_Y67_N8
\Banco_Regis|registers~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1362_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~859_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~603_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~603_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~859_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1362_combout\);

-- Location: LCCOMB_X84_Y67_N10
\Banco_Regis|registers~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1363_combout\ = (\Banco_Regis|registers~1362_combout\ & (((\Banco_Regis|registers~987_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1362_combout\ & 
-- (\Banco_Regis|registers~731_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~731_q\,
	datab => \Banco_Regis|registers~1362_combout\,
	datac => \Banco_Regis|registers~987_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1363_combout\);

-- Location: LCCOMB_X75_Y63_N4
\Banco_Regis|registers~1369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1369_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~923_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~667_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~667_q\,
	datac => \Banco_Regis|registers~923_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1369_combout\);

-- Location: LCCOMB_X75_Y63_N2
\Banco_Regis|registers~1370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1370_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1369_combout\ & (\Banco_Regis|registers~1051_q\)) # (!\Banco_Regis|registers~1369_combout\ & 
-- ((\Banco_Regis|registers~795_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~1369_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~1369_combout\,
	datac => \Banco_Regis|registers~1051_q\,
	datad => \Banco_Regis|registers~795_q\,
	combout => \Banco_Regis|registers~1370_combout\);

-- Location: LCCOMB_X79_Y61_N4
\Banco_Regis|registers~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1364_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~763_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~635_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~635_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~763_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1364_combout\);

-- Location: LCCOMB_X80_Y61_N0
\Banco_Regis|registers~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1365_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1364_combout\ & ((\Banco_Regis|registers~1019_q\))) # (!\Banco_Regis|registers~1364_combout\ & 
-- (\Banco_Regis|registers~891_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1364_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1364_combout\,
	datac => \Banco_Regis|registers~891_q\,
	datad => \Banco_Regis|registers~1019_q\,
	combout => \Banco_Regis|registers~1365_combout\);

-- Location: LCCOMB_X77_Y63_N16
\Banco_Regis|registers~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1366_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~699_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~571_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~699_q\,
	datad => \Banco_Regis|registers~571_q\,
	combout => \Banco_Regis|registers~1366_combout\);

-- Location: LCCOMB_X76_Y63_N8
\Banco_Regis|registers~1367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1367_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1366_combout\ & (\Banco_Regis|registers~955_q\)) # (!\Banco_Regis|registers~1366_combout\ & 
-- ((\Banco_Regis|registers~827_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~955_q\,
	datac => \Banco_Regis|registers~827_q\,
	datad => \Banco_Regis|registers~1366_combout\,
	combout => \Banco_Regis|registers~1367_combout\);

-- Location: LCCOMB_X81_Y70_N28
\Banco_Regis|registers~1368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1368_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\) # ((\Banco_Regis|registers~1365_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1365_combout\,
	datad => \Banco_Regis|registers~1367_combout\,
	combout => \Banco_Regis|registers~1368_combout\);

-- Location: LCCOMB_X81_Y70_N22
\Banco_Regis|registers~1371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1371_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1368_combout\ & ((\Banco_Regis|registers~1370_combout\))) # (!\Banco_Regis|registers~1368_combout\ & 
-- (\Banco_Regis|registers~1363_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1363_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1370_combout\,
	datad => \Banco_Regis|registers~1368_combout\,
	combout => \Banco_Regis|registers~1371_combout\);

-- Location: LCCOMB_X80_Y64_N26
\Banco_Regis|registers~1372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1372_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~219_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~187_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~187_q\,
	datac => \Banco_Regis|registers~219_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1372_combout\);

-- Location: LCCOMB_X81_Y69_N10
\Banco_Regis|registers~1373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1373_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1372_combout\ & ((\Banco_Regis|registers~283_q\))) # (!\Banco_Regis|registers~1372_combout\ & 
-- (\Banco_Regis|registers~251_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~251_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~283_q\,
	datad => \Banco_Regis|registers~1372_combout\,
	combout => \Banco_Regis|registers~1373_combout\);

-- Location: LCCOMB_X81_Y68_N24
\Banco_Regis|registers~1379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1379_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~475_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~443_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~443_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~475_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1379_combout\);

-- Location: LCCOMB_X81_Y70_N4
\Banco_Regis|registers~1380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1380_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1379_combout\ & ((\Banco_Regis|registers~539_q\))) # (!\Banco_Regis|registers~1379_combout\ & 
-- (\Banco_Regis|registers~507_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~507_q\,
	datac => \Banco_Regis|registers~539_q\,
	datad => \Banco_Regis|registers~1379_combout\,
	combout => \Banco_Regis|registers~1380_combout\);

-- Location: LCCOMB_X87_Y65_N16
\Banco_Regis|registers~1376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1376_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~123_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~59_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~59_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~123_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1376_combout\);

-- Location: LCCOMB_X83_Y66_N20
\Banco_Regis|registers~1377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1377_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1376_combout\ & (\Banco_Regis|registers~155_q\)) # (!\Banco_Regis|registers~1376_combout\ & 
-- ((\Banco_Regis|registers~91_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~155_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~91_q\,
	datad => \Banco_Regis|registers~1376_combout\,
	combout => \Banco_Regis|registers~1377_combout\);

-- Location: LCCOMB_X86_Y62_N20
\Banco_Regis|registers~1374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1374_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~379_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~315_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~315_q\,
	datac => \Banco_Regis|registers~379_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1374_combout\);

-- Location: LCCOMB_X87_Y62_N8
\Banco_Regis|registers~1375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1375_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1374_combout\ & (\Banco_Regis|registers~411_q\)) # (!\Banco_Regis|registers~1374_combout\ & 
-- ((\Banco_Regis|registers~347_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~411_q\,
	datac => \Banco_Regis|registers~347_q\,
	datad => \Banco_Regis|registers~1374_combout\,
	combout => \Banco_Regis|registers~1375_combout\);

-- Location: LCCOMB_X82_Y70_N6
\Banco_Regis|registers~1378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1378_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\) # ((\Banco_Regis|registers~1375_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~1377_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1377_combout\,
	datad => \Banco_Regis|registers~1375_combout\,
	combout => \Banco_Regis|registers~1378_combout\);

-- Location: LCCOMB_X81_Y70_N2
\Banco_Regis|registers~1381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1381_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1378_combout\ & ((\Banco_Regis|registers~1380_combout\))) # (!\Banco_Regis|registers~1378_combout\ & 
-- (\Banco_Regis|registers~1373_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1373_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1380_combout\,
	datad => \Banco_Regis|registers~1378_combout\,
	combout => \Banco_Regis|registers~1381_combout\);

-- Location: LCCOMB_X81_Y70_N26
\Banco_Regis|DadoLidoReg2[21]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[21]~12_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1371_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & ((\Banco_Regis|registers~1381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1371_combout\,
	datad => \Banco_Regis|registers~1381_combout\,
	combout => \Banco_Regis|DadoLidoReg2[21]~12_combout\);

-- Location: FF_X81_Y70_N27
\Registrador_pipeline2|DOUT[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[21]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(63));

-- Location: FF_X81_Y70_N19
\Registrador_pipeline3|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline2|DOUT\(63),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(26));

-- Location: LCCOMB_X76_Y71_N20
\Mem_dados|Memoria_rtl_0_bypass[55]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[55]~feeder_combout\ = \Registrador_pipeline3|DOUT\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline3|DOUT\(27),
	combout => \Mem_dados|Memoria_rtl_0_bypass[55]~feeder_combout\);

-- Location: FF_X76_Y71_N21
\Mem_dados|Memoria_rtl_0_bypass[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(55));

-- Location: LCCOMB_X76_Y71_N30
\Mem_dados|Memoria~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~53_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(56) & ((\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(55)))) # (!\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(56) & (((\Mem_dados|Memoria_rtl_0_bypass\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(56),
	datab => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a22\,
	datac => \Mem_dados|Memoria~41_combout\,
	datad => \Mem_dados|Memoria_rtl_0_bypass\(55),
	combout => \Mem_dados|Memoria~53_combout\);

-- Location: FF_X76_Y71_N31
\Registrador_pipeline4|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~53_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(59));

-- Location: LCCOMB_X75_Y68_N0
\muxDepoisULA|X[22]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[22]~11_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(59)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(27),
	datac => \Registrador_pipeline4|DOUT\(69),
	datad => \Registrador_pipeline4|DOUT\(59),
	combout => \muxDepoisULA|X[22]~11_combout\);

-- Location: FF_X79_Y66_N31
\Banco_Regis|registers~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[22]~11_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~156_q\);

-- Location: LCCOMB_X79_Y64_N18
\Banco_Regis|registers~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1356_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~92_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~60_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~60_q\,
	datac => \Banco_Regis|registers~92_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1356_combout\);

-- Location: LCCOMB_X79_Y66_N20
\Banco_Regis|registers~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1357_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1356_combout\ & (\Banco_Regis|registers~156_q\)) # (!\Banco_Regis|registers~1356_combout\ & 
-- ((\Banco_Regis|registers~124_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~156_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~124_q\,
	datad => \Banco_Regis|registers~1356_combout\,
	combout => \Banco_Regis|registers~1357_combout\);

-- Location: LCCOMB_X84_Y65_N20
\Banco_Regis|registers~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1354_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~252_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~188_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~188_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~252_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1354_combout\);

-- Location: LCCOMB_X85_Y65_N0
\Banco_Regis|registers~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1355_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1354_combout\ & (\Banco_Regis|registers~284_q\)) # (!\Banco_Regis|registers~1354_combout\ & 
-- ((\Banco_Regis|registers~220_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~284_q\,
	datac => \Banco_Regis|registers~220_q\,
	datad => \Banco_Regis|registers~1354_combout\,
	combout => \Banco_Regis|registers~1355_combout\);

-- Location: LCCOMB_X83_Y70_N12
\Banco_Regis|registers~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1358_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # (\Banco_Regis|registers~1355_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~1357_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1357_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datad => \Banco_Regis|registers~1355_combout\,
	combout => \Banco_Regis|registers~1358_combout\);

-- Location: LCCOMB_X76_Y68_N2
\Banco_Regis|registers~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1359_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~508_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~444_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~444_q\,
	datac => \Banco_Regis|registers~508_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1359_combout\);

-- Location: LCCOMB_X76_Y68_N8
\Banco_Regis|registers~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1360_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1359_combout\ & (\Banco_Regis|registers~540_q\)) # (!\Banco_Regis|registers~1359_combout\ & 
-- ((\Banco_Regis|registers~476_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~540_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~476_q\,
	datad => \Banco_Regis|registers~1359_combout\,
	combout => \Banco_Regis|registers~1360_combout\);

-- Location: LCCOMB_X87_Y62_N0
\Banco_Regis|registers~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1352_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~348_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~316_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~316_q\,
	datac => \Banco_Regis|registers~348_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1352_combout\);

-- Location: LCCOMB_X87_Y62_N18
\Banco_Regis|registers~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1353_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1352_combout\ & ((\Banco_Regis|registers~412_q\))) # (!\Banco_Regis|registers~1352_combout\ & 
-- (\Banco_Regis|registers~380_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~380_q\,
	datac => \Banco_Regis|registers~412_q\,
	datad => \Banco_Regis|registers~1352_combout\,
	combout => \Banco_Regis|registers~1353_combout\);

-- Location: LCCOMB_X83_Y70_N22
\Banco_Regis|registers~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1361_combout\ = (\Banco_Regis|registers~1358_combout\ & (((\Banco_Regis|registers~1360_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))) # (!\Banco_Regis|registers~1358_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1358_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1360_combout\,
	datad => \Banco_Regis|registers~1353_combout\,
	combout => \Banco_Regis|registers~1361_combout\);

-- Location: LCCOMB_X74_Y66_N0
\Banco_Regis|registers~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1349_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~796_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~668_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~796_q\,
	datad => \Banco_Regis|registers~668_q\,
	combout => \Banco_Regis|registers~1349_combout\);

-- Location: LCCOMB_X73_Y66_N14
\Banco_Regis|registers~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1350_combout\ = (\Banco_Regis|registers~1349_combout\ & (((\Banco_Regis|registers~1052_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Banco_Regis|registers~1349_combout\ & 
-- (\Banco_Regis|registers~924_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~924_q\,
	datab => \Banco_Regis|registers~1349_combout\,
	datac => \Banco_Regis|registers~1052_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1350_combout\);

-- Location: LCCOMB_X85_Y63_N16
\Banco_Regis|registers~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1342_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~892_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~636_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~636_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~892_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1342_combout\);

-- Location: LCCOMB_X85_Y63_N30
\Banco_Regis|registers~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1343_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1342_combout\ & ((\Banco_Regis|registers~1020_q\))) # (!\Banco_Regis|registers~1342_combout\ & 
-- (\Banco_Regis|registers~764_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~764_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1020_q\,
	datad => \Banco_Regis|registers~1342_combout\,
	combout => \Banco_Regis|registers~1343_combout\);

-- Location: LCCOMB_X87_Y67_N0
\Banco_Regis|registers~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1344_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~732_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~604_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~604_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~732_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1344_combout\);

-- Location: LCCOMB_X86_Y67_N16
\Banco_Regis|registers~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1345_combout\ = (\Banco_Regis|registers~1344_combout\ & ((\Banco_Regis|registers~988_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Banco_Regis|registers~1344_combout\ & 
-- (((\Banco_Regis|registers~860_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~988_q\,
	datab => \Banco_Regis|registers~1344_combout\,
	datac => \Banco_Regis|registers~860_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1345_combout\);

-- Location: LCCOMB_X76_Y65_N24
\Banco_Regis|registers~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1346_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~828_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~572_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~572_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~828_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1346_combout\);

-- Location: LCCOMB_X77_Y65_N20
\Banco_Regis|registers~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1347_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1346_combout\ & (\Banco_Regis|registers~956_q\)) # (!\Banco_Regis|registers~1346_combout\ & 
-- ((\Banco_Regis|registers~700_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~956_q\,
	datac => \Banco_Regis|registers~700_q\,
	datad => \Banco_Regis|registers~1346_combout\,
	combout => \Banco_Regis|registers~1347_combout\);

-- Location: LCCOMB_X82_Y66_N6
\Banco_Regis|registers~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1348_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # ((\Banco_Regis|registers~1345_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1345_combout\,
	datad => \Banco_Regis|registers~1347_combout\,
	combout => \Banco_Regis|registers~1348_combout\);

-- Location: LCCOMB_X82_Y66_N8
\Banco_Regis|registers~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1351_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1348_combout\ & (\Banco_Regis|registers~1350_combout\)) # (!\Banco_Regis|registers~1348_combout\ & 
-- ((\Banco_Regis|registers~1343_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1350_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1343_combout\,
	datad => \Banco_Regis|registers~1348_combout\,
	combout => \Banco_Regis|registers~1351_combout\);

-- Location: LCCOMB_X83_Y70_N8
\Banco_Regis|DadoLidoReg2[22]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[22]~11_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1351_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & (\Banco_Regis|registers~1361_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal1~0_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datac => \Banco_Regis|registers~1361_combout\,
	datad => \Banco_Regis|registers~1351_combout\,
	combout => \Banco_Regis|DadoLidoReg2[22]~11_combout\);

-- Location: FF_X83_Y70_N9
\Registrador_pipeline2|DOUT[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[22]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(64));

-- Location: LCCOMB_X83_Y70_N18
\muxAntesULA|X[22]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[22]~10_combout\ = (\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(41)))) # (!\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(138),
	datac => \Registrador_pipeline2|DOUT\(64),
	datad => \Registrador_pipeline2|DOUT\(41),
	combout => \muxAntesULA|X[22]~10_combout\);

-- Location: LCCOMB_X88_Y71_N12
\ALU|opmux|X[22]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[22]~47_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(96) & ((\UC_ULA|ULActrl~2_combout\) # (\ALU|Bnot|Add0~45_combout\))) # (!\Registrador_pipeline2|DOUT\(96) & (\UC_ULA|ULActrl~2_combout\ & 
-- \ALU|Bnot|Add0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(96),
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \UC_ULA|ULActrl~2_combout\,
	datad => \ALU|Bnot|Add0~45_combout\,
	combout => \ALU|opmux|X[22]~47_combout\);

-- Location: LCCOMB_X88_Y71_N28
\ALU|opmux|X[22]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[22]~48_combout\ = (\ALU|opmux|X[22]~47_combout\) # ((!\UC_ULA|ULActrl~2_combout\ & (\UC_ULA|ULActrl[1]~6_combout\ & \ALU|somaSub[22]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \ALU|somaSub[22]~44_combout\,
	datad => \ALU|opmux|X[22]~47_combout\,
	combout => \ALU|opmux|X[22]~48_combout\);

-- Location: FF_X88_Y71_N29
\Registrador_pipeline3|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[22]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(59));

-- Location: LCCOMB_X88_Y70_N8
\Registrador_pipeline4|DOUT[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[22]~feeder_combout\ = \Registrador_pipeline3|DOUT\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(59),
	combout => \Registrador_pipeline4|DOUT[22]~feeder_combout\);

-- Location: FF_X88_Y70_N9
\Registrador_pipeline4|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(22));

-- Location: LCCOMB_X79_Y70_N26
\Mem_dados|Memoria_rtl_0_bypass[45]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[45]~feeder_combout\ = \Registrador_pipeline3|DOUT\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(22),
	combout => \Mem_dados|Memoria_rtl_0_bypass[45]~feeder_combout\);

-- Location: FF_X79_Y70_N27
\Mem_dados|Memoria_rtl_0_bypass[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(45));

-- Location: LCCOMB_X79_Y70_N16
\Mem_dados|Memoria_rtl_0_bypass[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[46]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[46]~feeder_combout\);

-- Location: FF_X79_Y70_N17
\Mem_dados|Memoria_rtl_0_bypass[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(46));

-- Location: LCCOMB_X79_Y70_N28
\Mem_dados|Memoria~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~58_combout\ = (\Mem_dados|Memoria~41_combout\ & (((\Mem_dados|Memoria_rtl_0_bypass\(45))))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(46) & (\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a17\)) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(46) & ((\Mem_dados|Memoria_rtl_0_bypass\(45))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a17\,
	datab => \Mem_dados|Memoria~41_combout\,
	datac => \Mem_dados|Memoria_rtl_0_bypass\(45),
	datad => \Mem_dados|Memoria_rtl_0_bypass\(46),
	combout => \Mem_dados|Memoria~58_combout\);

-- Location: FF_X79_Y70_N29
\Registrador_pipeline4|DOUT[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~58_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(54));

-- Location: LCCOMB_X80_Y70_N30
\muxDepoisULA|X[17]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[17]~16_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(54)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(69),
	datab => \Registrador_pipeline4|DOUT\(22),
	datad => \Registrador_pipeline4|DOUT\(54),
	combout => \muxDepoisULA|X[17]~16_combout\);

-- Location: FF_X79_Y68_N15
\Banco_Regis|registers~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[17]~16_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~503_q\);

-- Location: LCCOMB_X86_Y65_N14
\Banco_Regis|registers~1459\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1459_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~471_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~439_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~471_q\,
	datac => \Banco_Regis|registers~439_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1459_combout\);

-- Location: LCCOMB_X86_Y65_N20
\Banco_Regis|registers~1460\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1460_combout\ = (\Banco_Regis|registers~1459_combout\ & (((\Banco_Regis|registers~535_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1459_combout\ & 
-- (\Banco_Regis|registers~503_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~503_q\,
	datab => \Banco_Regis|registers~535_q\,
	datac => \Banco_Regis|registers~1459_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1460_combout\);

-- Location: LCCOMB_X82_Y65_N24
\Banco_Regis|registers~1452\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1452_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~215_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~183_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~183_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~215_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1452_combout\);

-- Location: LCCOMB_X82_Y65_N6
\Banco_Regis|registers~1453\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1453_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1452_combout\ & ((\Banco_Regis|registers~279_q\))) # (!\Banco_Regis|registers~1452_combout\ & 
-- (\Banco_Regis|registers~247_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~247_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~279_q\,
	datad => \Banco_Regis|registers~1452_combout\,
	combout => \Banco_Regis|registers~1453_combout\);

-- Location: LCCOMB_X86_Y65_N6
\Banco_Regis|registers~1456\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1456_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~119_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~55_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~55_q\,
	datac => \Banco_Regis|registers~119_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1456_combout\);

-- Location: LCCOMB_X86_Y65_N12
\Banco_Regis|registers~1457\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1457_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1456_combout\ & (\Banco_Regis|registers~151_q\)) # (!\Banco_Regis|registers~1456_combout\ & 
-- ((\Banco_Regis|registers~87_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~151_q\,
	datac => \Banco_Regis|registers~87_q\,
	datad => \Banco_Regis|registers~1456_combout\,
	combout => \Banco_Regis|registers~1457_combout\);

-- Location: LCCOMB_X82_Y62_N8
\Banco_Regis|registers~1454\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1454_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~375_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~311_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~311_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~375_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1454_combout\);

-- Location: LCCOMB_X83_Y62_N4
\Banco_Regis|registers~1455\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1455_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1454_combout\ & (\Banco_Regis|registers~407_q\)) # (!\Banco_Regis|registers~1454_combout\ & 
-- ((\Banco_Regis|registers~343_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~407_q\,
	datac => \Banco_Regis|registers~343_q\,
	datad => \Banco_Regis|registers~1454_combout\,
	combout => \Banco_Regis|registers~1455_combout\);

-- Location: LCCOMB_X86_Y65_N24
\Banco_Regis|registers~1458\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1458_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\) # (\Banco_Regis|registers~1455_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1457_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1457_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datad => \Banco_Regis|registers~1455_combout\,
	combout => \Banco_Regis|registers~1458_combout\);

-- Location: LCCOMB_X86_Y65_N26
\Banco_Regis|registers~1461\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1461_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1458_combout\ & (\Banco_Regis|registers~1460_combout\)) # (!\Banco_Regis|registers~1458_combout\ & 
-- ((\Banco_Regis|registers~1453_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~1460_combout\,
	datac => \Banco_Regis|registers~1453_combout\,
	datad => \Banco_Regis|registers~1458_combout\,
	combout => \Banco_Regis|registers~1461_combout\);

-- Location: LCCOMB_X79_Y62_N16
\Banco_Regis|registers~1444\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1444_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~759_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~631_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~631_q\,
	datac => \Banco_Regis|registers~759_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1444_combout\);

-- Location: LCCOMB_X80_Y62_N16
\Banco_Regis|registers~1445\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1445_combout\ = (\Banco_Regis|registers~1444_combout\ & (((\Banco_Regis|registers~1015_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))) # (!\Banco_Regis|registers~1444_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~887_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1444_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~887_q\,
	datad => \Banco_Regis|registers~1015_q\,
	combout => \Banco_Regis|registers~1445_combout\);

-- Location: LCCOMB_X77_Y67_N12
\Banco_Regis|registers~1446\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1446_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~695_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~567_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~567_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~695_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1446_combout\);

-- Location: LCCOMB_X76_Y66_N6
\Banco_Regis|registers~1447\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1447_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1446_combout\ & (\Banco_Regis|registers~951_q\)) # (!\Banco_Regis|registers~1446_combout\ & 
-- ((\Banco_Regis|registers~823_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~951_q\,
	datab => \Banco_Regis|registers~823_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datad => \Banco_Regis|registers~1446_combout\,
	combout => \Banco_Regis|registers~1447_combout\);

-- Location: LCCOMB_X82_Y66_N30
\Banco_Regis|registers~1448\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1448_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1445_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1447_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1445_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1447_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1448_combout\);

-- Location: LCCOMB_X75_Y63_N24
\Banco_Regis|registers~1449\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1449_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~919_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~663_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~663_q\,
	datac => \Banco_Regis|registers~919_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1449_combout\);

-- Location: LCCOMB_X75_Y63_N14
\Banco_Regis|registers~1450\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1450_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1449_combout\ & ((\Banco_Regis|registers~1047_q\))) # (!\Banco_Regis|registers~1449_combout\ & 
-- (\Banco_Regis|registers~791_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~791_q\,
	datac => \Banco_Regis|registers~1047_q\,
	datad => \Banco_Regis|registers~1449_combout\,
	combout => \Banco_Regis|registers~1450_combout\);

-- Location: LCCOMB_X88_Y66_N16
\Banco_Regis|registers~1442\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1442_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~855_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~599_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~599_q\,
	datac => \Banco_Regis|registers~855_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1442_combout\);

-- Location: LCCOMB_X88_Y66_N26
\Banco_Regis|registers~1443\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1443_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1442_combout\ & ((\Banco_Regis|registers~983_q\))) # (!\Banco_Regis|registers~1442_combout\ & 
-- (\Banco_Regis|registers~727_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~727_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~983_q\,
	datad => \Banco_Regis|registers~1442_combout\,
	combout => \Banco_Regis|registers~1443_combout\);

-- Location: LCCOMB_X82_Y66_N4
\Banco_Regis|registers~1451\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1451_combout\ = (\Banco_Regis|registers~1448_combout\ & (((\Banco_Regis|registers~1450_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))) # (!\Banco_Regis|registers~1448_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1448_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1450_combout\,
	datad => \Banco_Regis|registers~1443_combout\,
	combout => \Banco_Regis|registers~1451_combout\);

-- Location: LCCOMB_X83_Y70_N14
\Banco_Regis|DadoLidoReg2[17]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[17]~16_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1451_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & (\Banco_Regis|registers~1461_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal1~0_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datac => \Banco_Regis|registers~1461_combout\,
	datad => \Banco_Regis|registers~1451_combout\,
	combout => \Banco_Regis|DadoLidoReg2[17]~16_combout\);

-- Location: FF_X83_Y70_N15
\Registrador_pipeline2|DOUT[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[17]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(59));

-- Location: LCCOMB_X79_Y70_N0
\Registrador_pipeline3|DOUT[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[22]~feeder_combout\ = \Registrador_pipeline2|DOUT\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(59),
	combout => \Registrador_pipeline3|DOUT[22]~feeder_combout\);

-- Location: FF_X79_Y70_N1
\Registrador_pipeline3|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(22));

-- Location: LCCOMB_X74_Y68_N12
\Mem_dados|Memoria~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~57_combout\ = (\Mem_dados|Memoria~41_combout\ & (((\Mem_dados|Memoria_rtl_0_bypass\(47))))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(48) & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a18\))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(48) & (\Mem_dados|Memoria_rtl_0_bypass\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~41_combout\,
	datab => \Mem_dados|Memoria_rtl_0_bypass\(48),
	datac => \Mem_dados|Memoria_rtl_0_bypass\(47),
	datad => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a18\,
	combout => \Mem_dados|Memoria~57_combout\);

-- Location: FF_X74_Y68_N13
\Registrador_pipeline4|DOUT[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~57_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(55));

-- Location: LCCOMB_X87_Y70_N12
\ALU|opmux|X[23]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[23]~45_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\UC_ULA|ULActrl~2_combout\ & ((\Registrador_pipeline2|DOUT\(97)) # (\ALU|Bnot|Add0~47_combout\))) # (!\UC_ULA|ULActrl~2_combout\ & (\Registrador_pipeline2|DOUT\(97) & 
-- \ALU|Bnot|Add0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \Registrador_pipeline2|DOUT\(97),
	datad => \ALU|Bnot|Add0~47_combout\,
	combout => \ALU|opmux|X[23]~45_combout\);

-- Location: LCCOMB_X86_Y70_N2
\ALU|opmux|X[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[23]~46_combout\ = (\ALU|opmux|X[23]~45_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[23]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|opmux|X[23]~45_combout\,
	datad => \ALU|somaSub[23]~46_combout\,
	combout => \ALU|opmux|X[23]~46_combout\);

-- Location: FF_X86_Y70_N3
\Registrador_pipeline3|DOUT[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[23]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(60));

-- Location: LCCOMB_X87_Y70_N14
\Registrador_pipeline4|DOUT[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[23]~feeder_combout\ = \Registrador_pipeline3|DOUT\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(60),
	combout => \Registrador_pipeline4|DOUT[23]~feeder_combout\);

-- Location: FF_X87_Y70_N15
\Registrador_pipeline4|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(23));

-- Location: LCCOMB_X75_Y68_N26
\muxDepoisULA|X[18]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[18]~15_combout\ = (\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(55))) # (!\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(55),
	datab => \Registrador_pipeline4|DOUT\(69),
	datad => \Registrador_pipeline4|DOUT\(23),
	combout => \muxDepoisULA|X[18]~15_combout\);

-- Location: FF_X75_Y68_N17
\Banco_Regis|registers~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[18]~15_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~536_q\);

-- Location: LCCOMB_X77_Y68_N4
\Banco_Regis|registers~2019\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2019_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~504_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~440_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~504_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~440_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2019_combout\);

-- Location: LCCOMB_X76_Y68_N10
\Banco_Regis|registers~2020\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2020_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2019_combout\ & (\Banco_Regis|registers~536_q\)) # (!\Banco_Regis|registers~2019_combout\ & 
-- ((\Banco_Regis|registers~472_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2019_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~536_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~472_q\,
	datad => \Banco_Regis|registers~2019_combout\,
	combout => \Banco_Regis|registers~2020_combout\);

-- Location: LCCOMB_X84_Y65_N28
\Banco_Regis|registers~2014\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2014_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~248_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~184_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~248_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~184_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2014_combout\);

-- Location: LCCOMB_X85_Y65_N2
\Banco_Regis|registers~2015\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2015_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2014_combout\ & ((\Banco_Regis|registers~280_q\))) # (!\Banco_Regis|registers~2014_combout\ & 
-- (\Banco_Regis|registers~216_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2014_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~216_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~280_q\,
	datad => \Banco_Regis|registers~2014_combout\,
	combout => \Banco_Regis|registers~2015_combout\);

-- Location: LCCOMB_X79_Y64_N0
\Banco_Regis|registers~2016\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2016_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~88_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~56_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~88_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~56_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2016_combout\);

-- Location: LCCOMB_X79_Y65_N14
\Banco_Regis|registers~2017\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2017_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2016_combout\ & ((\Banco_Regis|registers~152_q\))) # (!\Banco_Regis|registers~2016_combout\ & 
-- (\Banco_Regis|registers~120_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2016_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~120_q\,
	datac => \Banco_Regis|registers~152_q\,
	datad => \Banco_Regis|registers~2016_combout\,
	combout => \Banco_Regis|registers~2017_combout\);

-- Location: LCCOMB_X79_Y65_N30
\Banco_Regis|registers~2018\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2018_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~2015_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2017_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2015_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~2017_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2018_combout\);

-- Location: LCCOMB_X84_Y62_N28
\Banco_Regis|registers~2012\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2012_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~344_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~312_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~344_q\,
	datac => \Banco_Regis|registers~312_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2012_combout\);

-- Location: LCCOMB_X84_Y62_N22
\Banco_Regis|registers~2013\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2013_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2012_combout\ & (\Banco_Regis|registers~408_q\)) # (!\Banco_Regis|registers~2012_combout\ & 
-- ((\Banco_Regis|registers~376_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2012_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~408_q\,
	datac => \Banco_Regis|registers~376_q\,
	datad => \Banco_Regis|registers~2012_combout\,
	combout => \Banco_Regis|registers~2013_combout\);

-- Location: LCCOMB_X79_Y65_N16
\Banco_Regis|registers~2021\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2021_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2018_combout\ & (\Banco_Regis|registers~2020_combout\)) # (!\Banco_Regis|registers~2018_combout\ & 
-- ((\Banco_Regis|registers~2013_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2018_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2020_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~2018_combout\,
	datad => \Banco_Regis|registers~2013_combout\,
	combout => \Banco_Regis|registers~2021_combout\);

-- Location: LCCOMB_X74_Y63_N22
\Banco_Regis|registers~2009\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2009_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~792_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~664_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~792_q\,
	datac => \Banco_Regis|registers~664_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2009_combout\);

-- Location: LCCOMB_X75_Y65_N18
\Banco_Regis|registers~2010\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2010_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2009_combout\ & (\Banco_Regis|registers~1048_q\)) # (!\Banco_Regis|registers~2009_combout\ & 
-- ((\Banco_Regis|registers~920_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2009_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1048_q\,
	datab => \Banco_Regis|registers~920_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Banco_Regis|registers~2009_combout\,
	combout => \Banco_Regis|registers~2010_combout\);

-- Location: LCCOMB_X86_Y63_N2
\Banco_Regis|registers~2002\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2002_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~888_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~632_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~888_q\,
	datac => \Banco_Regis|registers~632_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2002_combout\);

-- Location: LCCOMB_X86_Y63_N4
\Banco_Regis|registers~2003\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2003_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2002_combout\ & (\Banco_Regis|registers~1016_q\)) # (!\Banco_Regis|registers~2002_combout\ & 
-- ((\Banco_Regis|registers~760_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2002_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1016_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~760_q\,
	datad => \Banco_Regis|registers~2002_combout\,
	combout => \Banco_Regis|registers~2003_combout\);

-- Location: LCCOMB_X76_Y65_N22
\Banco_Regis|registers~2006\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2006_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~824_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~568_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~824_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~568_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2006_combout\);

-- Location: LCCOMB_X77_Y65_N22
\Banco_Regis|registers~2007\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2007_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2006_combout\ & ((\Banco_Regis|registers~952_q\))) # (!\Banco_Regis|registers~2006_combout\ & 
-- (\Banco_Regis|registers~696_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2006_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~696_q\,
	datac => \Banco_Regis|registers~952_q\,
	datad => \Banco_Regis|registers~2006_combout\,
	combout => \Banco_Regis|registers~2007_combout\);

-- Location: LCCOMB_X86_Y66_N14
\Banco_Regis|registers~2004\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2004_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~728_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~600_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~728_q\,
	datac => \Banco_Regis|registers~600_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2004_combout\);

-- Location: LCCOMB_X85_Y66_N18
\Banco_Regis|registers~2005\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2005_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2004_combout\ & ((\Banco_Regis|registers~984_q\))) # (!\Banco_Regis|registers~2004_combout\ & 
-- (\Banco_Regis|registers~856_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2004_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~856_q\,
	datac => \Banco_Regis|registers~984_q\,
	datad => \Banco_Regis|registers~2004_combout\,
	combout => \Banco_Regis|registers~2005_combout\);

-- Location: LCCOMB_X79_Y65_N6
\Banco_Regis|registers~2008\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2008_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\) # ((\Banco_Regis|registers~2005_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~2007_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2007_combout\,
	datad => \Banco_Regis|registers~2005_combout\,
	combout => \Banco_Regis|registers~2008_combout\);

-- Location: LCCOMB_X79_Y65_N28
\Banco_Regis|registers~2011\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2011_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2008_combout\ & (\Banco_Regis|registers~2010_combout\)) # (!\Banco_Regis|registers~2008_combout\ & 
-- ((\Banco_Regis|registers~2003_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2008_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2010_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2003_combout\,
	datad => \Banco_Regis|registers~2008_combout\,
	combout => \Banco_Regis|registers~2011_combout\);

-- Location: LCCOMB_X79_Y67_N28
\Banco_Regis|DadoLidoReg1[18]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[18]~15_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~2011_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & (\Banco_Regis|registers~2021_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datab => \Banco_Regis|Equal0~0_combout\,
	datac => \Banco_Regis|registers~2021_combout\,
	datad => \Banco_Regis|registers~2011_combout\,
	combout => \Banco_Regis|DadoLidoReg1[18]~15_combout\);

-- Location: FF_X79_Y67_N29
\Registrador_pipeline2|DOUT[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[18]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(92));

-- Location: LCCOMB_X88_Y70_N26
\ALU|opmux|X[18]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[18]~39_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(92) & ((\ALU|Bnot|Add0~37_combout\) # (\UC_ULA|ULActrl~2_combout\))) # (!\Registrador_pipeline2|DOUT\(92) & (\ALU|Bnot|Add0~37_combout\ & 
-- \UC_ULA|ULActrl~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \Registrador_pipeline2|DOUT\(92),
	datac => \ALU|Bnot|Add0~37_combout\,
	datad => \UC_ULA|ULActrl~2_combout\,
	combout => \ALU|opmux|X[18]~39_combout\);

-- Location: LCCOMB_X88_Y70_N14
\ALU|opmux|X[18]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[18]~40_combout\ = (\ALU|opmux|X[18]~39_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[18]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|opmux|X[18]~39_combout\,
	datad => \ALU|somaSub[18]~36_combout\,
	combout => \ALU|opmux|X[18]~40_combout\);

-- Location: FF_X88_Y70_N15
\Registrador_pipeline3|DOUT[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[18]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(55));

-- Location: LCCOMB_X77_Y70_N8
\Registrador_pipeline4|DOUT[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[18]~feeder_combout\ = \Registrador_pipeline3|DOUT\(55)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline3|DOUT\(55),
	combout => \Registrador_pipeline4|DOUT[18]~feeder_combout\);

-- Location: FF_X77_Y70_N9
\Registrador_pipeline4|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(18));

-- Location: LCCOMB_X77_Y70_N24
\Mem_dados|Memoria_rtl_0_bypass[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[38]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[38]~feeder_combout\);

-- Location: FF_X77_Y70_N25
\Mem_dados|Memoria_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(38));

-- Location: LCCOMB_X77_Y70_N30
\Mem_dados|Memoria_rtl_0_bypass[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[37]~feeder_combout\ = \Registrador_pipeline3|DOUT\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline3|DOUT\(18),
	combout => \Mem_dados|Memoria_rtl_0_bypass[37]~feeder_combout\);

-- Location: FF_X77_Y70_N31
\Mem_dados|Memoria_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(37));

-- Location: LCCOMB_X77_Y70_N28
\Mem_dados|Memoria~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~62_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(38) & ((\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(37)))) # (!\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a13\)))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(38) & (((\Mem_dados|Memoria_rtl_0_bypass\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a13\,
	datab => \Mem_dados|Memoria_rtl_0_bypass\(38),
	datac => \Mem_dados|Memoria_rtl_0_bypass\(37),
	datad => \Mem_dados|Memoria~41_combout\,
	combout => \Mem_dados|Memoria~62_combout\);

-- Location: FF_X77_Y70_N29
\Registrador_pipeline4|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~62_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(50));

-- Location: LCCOMB_X77_Y70_N14
\muxDepoisULA|X[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[13]~20_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(50)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(69),
	datac => \Registrador_pipeline4|DOUT\(18),
	datad => \Registrador_pipeline4|DOUT\(50),
	combout => \muxDepoisULA|X[13]~20_combout\);

-- Location: LCCOMB_X81_Y64_N0
\Banco_Regis|registers~179feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~179feeder_combout\ = \muxDepoisULA|X[13]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[13]~20_combout\,
	combout => \Banco_Regis|registers~179feeder_combout\);

-- Location: FF_X81_Y64_N1
\Banco_Regis|registers~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~179feeder_combout\,
	ena => \Banco_Regis|registers~2376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~179_q\);

-- Location: LCCOMB_X85_Y68_N4
\Banco_Regis|registers~1532\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1532_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~211_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~179_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~179_q\,
	datac => \Banco_Regis|registers~211_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1532_combout\);

-- Location: LCCOMB_X85_Y68_N30
\Banco_Regis|registers~1533\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1533_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1532_combout\ & (\Banco_Regis|registers~275_q\)) # (!\Banco_Regis|registers~1532_combout\ & 
-- ((\Banco_Regis|registers~243_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1532_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~1532_combout\,
	datac => \Banco_Regis|registers~275_q\,
	datad => \Banco_Regis|registers~243_q\,
	combout => \Banco_Regis|registers~1533_combout\);

-- Location: LCCOMB_X76_Y68_N30
\Banco_Regis|registers~1539\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1539_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~467_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~435_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~435_q\,
	datac => \Banco_Regis|registers~467_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1539_combout\);

-- Location: LCCOMB_X81_Y67_N8
\Banco_Regis|registers~1540\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1540_combout\ = (\Banco_Regis|registers~1539_combout\ & ((\Banco_Regis|registers~531_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1539_combout\ & 
-- (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & \Banco_Regis|registers~499_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~531_q\,
	datab => \Banco_Regis|registers~1539_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datad => \Banco_Regis|registers~499_q\,
	combout => \Banco_Regis|registers~1540_combout\);

-- Location: LCCOMB_X82_Y63_N8
\Banco_Regis|registers~1536\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1536_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~115_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~51_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~115_q\,
	datac => \Banco_Regis|registers~51_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1536_combout\);

-- Location: LCCOMB_X82_Y63_N12
\Banco_Regis|registers~1537\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1537_combout\ = (\Banco_Regis|registers~1536_combout\ & ((\Banco_Regis|registers~147_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Banco_Regis|registers~1536_combout\ & 
-- (((\Banco_Regis|registers~83_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~147_q\,
	datab => \Banco_Regis|registers~1536_combout\,
	datac => \Banco_Regis|registers~83_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1537_combout\);

-- Location: LCCOMB_X81_Y62_N6
\Banco_Regis|registers~1534\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1534_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~371_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~307_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~307_q\,
	datac => \Banco_Regis|registers~371_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1534_combout\);

-- Location: LCCOMB_X83_Y63_N28
\Banco_Regis|registers~1535\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1535_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1534_combout\ & (\Banco_Regis|registers~403_q\)) # (!\Banco_Regis|registers~1534_combout\ & 
-- ((\Banco_Regis|registers~339_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~403_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~339_q\,
	datad => \Banco_Regis|registers~1534_combout\,
	combout => \Banco_Regis|registers~1535_combout\);

-- Location: LCCOMB_X82_Y63_N2
\Banco_Regis|registers~1538\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1538_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\) # (\Banco_Regis|registers~1535_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1537_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1537_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datad => \Banco_Regis|registers~1535_combout\,
	combout => \Banco_Regis|registers~1538_combout\);

-- Location: LCCOMB_X81_Y67_N22
\Banco_Regis|registers~1541\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1541_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1538_combout\ & ((\Banco_Regis|registers~1540_combout\))) # (!\Banco_Regis|registers~1538_combout\ & 
-- (\Banco_Regis|registers~1533_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1533_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1540_combout\,
	datad => \Banco_Regis|registers~1538_combout\,
	combout => \Banco_Regis|registers~1541_combout\);

-- Location: LCCOMB_X75_Y63_N12
\Banco_Regis|registers~1529\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1529_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~915_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~659_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~659_q\,
	datac => \Banco_Regis|registers~915_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1529_combout\);

-- Location: LCCOMB_X75_Y63_N22
\Banco_Regis|registers~1530\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1530_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1529_combout\ & ((\Banco_Regis|registers~1043_q\))) # (!\Banco_Regis|registers~1529_combout\ & 
-- (\Banco_Regis|registers~787_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~787_q\,
	datac => \Banco_Regis|registers~1043_q\,
	datad => \Banco_Regis|registers~1529_combout\,
	combout => \Banco_Regis|registers~1530_combout\);

-- Location: LCCOMB_X88_Y66_N18
\Banco_Regis|registers~1522\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1522_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~851_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~595_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~595_q\,
	datac => \Banco_Regis|registers~851_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1522_combout\);

-- Location: LCCOMB_X88_Y66_N0
\Banco_Regis|registers~1523\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1523_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1522_combout\ & ((\Banco_Regis|registers~979_q\))) # (!\Banco_Regis|registers~1522_combout\ & 
-- (\Banco_Regis|registers~723_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~723_q\,
	datac => \Banco_Regis|registers~979_q\,
	datad => \Banco_Regis|registers~1522_combout\,
	combout => \Banco_Regis|registers~1523_combout\);

-- Location: LCCOMB_X77_Y67_N28
\Banco_Regis|registers~1526\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1526_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~691_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~563_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~563_q\,
	datac => \Banco_Regis|registers~691_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1526_combout\);

-- Location: LCCOMB_X76_Y67_N16
\Banco_Regis|registers~1527\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1527_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1526_combout\ & (\Banco_Regis|registers~947_q\)) # (!\Banco_Regis|registers~1526_combout\ & 
-- ((\Banco_Regis|registers~819_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~947_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~819_q\,
	datad => \Banco_Regis|registers~1526_combout\,
	combout => \Banco_Regis|registers~1527_combout\);

-- Location: LCCOMB_X79_Y62_N0
\Banco_Regis|registers~1524\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1524_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~755_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~627_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~627_q\,
	datac => \Banco_Regis|registers~755_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1524_combout\);

-- Location: LCCOMB_X80_Y62_N12
\Banco_Regis|registers~1525\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1525_combout\ = (\Banco_Regis|registers~1524_combout\ & ((\Banco_Regis|registers~1011_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Banco_Regis|registers~1524_combout\ & 
-- (((\Banco_Regis|registers~883_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1524_combout\,
	datab => \Banco_Regis|registers~1011_q\,
	datac => \Banco_Regis|registers~883_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1525_combout\);

-- Location: LCCOMB_X81_Y67_N24
\Banco_Regis|registers~1528\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1528_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\) # (\Banco_Regis|registers~1525_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1527_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1527_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datad => \Banco_Regis|registers~1525_combout\,
	combout => \Banco_Regis|registers~1528_combout\);

-- Location: LCCOMB_X81_Y67_N18
\Banco_Regis|registers~1531\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1531_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1528_combout\ & (\Banco_Regis|registers~1530_combout\)) # (!\Banco_Regis|registers~1528_combout\ & 
-- ((\Banco_Regis|registers~1523_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~1530_combout\,
	datac => \Banco_Regis|registers~1523_combout\,
	datad => \Banco_Regis|registers~1528_combout\,
	combout => \Banco_Regis|registers~1531_combout\);

-- Location: LCCOMB_X81_Y67_N10
\Banco_Regis|DadoLidoReg2[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[13]~20_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1531_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & (\Banco_Regis|registers~1541_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1541_combout\,
	datad => \Banco_Regis|registers~1531_combout\,
	combout => \Banco_Regis|DadoLidoReg2[13]~20_combout\);

-- Location: FF_X81_Y67_N11
\Registrador_pipeline2|DOUT[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(55));

-- Location: FF_X80_Y70_N31
\Registrador_pipeline3|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline2|DOUT\(55),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(18));

-- Location: LCCOMB_X79_Y70_N18
\Mem_dados|Memoria_rtl_0_bypass[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[43]~feeder_combout\ = \Registrador_pipeline3|DOUT\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(21),
	combout => \Mem_dados|Memoria_rtl_0_bypass[43]~feeder_combout\);

-- Location: FF_X79_Y70_N19
\Mem_dados|Memoria_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(43));

-- Location: LCCOMB_X79_Y70_N6
\Mem_dados|Memoria~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~59_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(44) & ((\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(43)))) # (!\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(44) & (((\Mem_dados|Memoria_rtl_0_bypass\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(44),
	datab => \Mem_dados|Memoria~41_combout\,
	datac => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a16\,
	datad => \Mem_dados|Memoria_rtl_0_bypass\(43),
	combout => \Mem_dados|Memoria~59_combout\);

-- Location: FF_X79_Y70_N7
\Registrador_pipeline4|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~59_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(53));

-- Location: LCCOMB_X87_Y70_N18
\ALU|opmux|X[21]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[21]~41_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\UC_ULA|ULActrl~2_combout\ & ((\ALU|Bnot|Add0~43_combout\) # (\Registrador_pipeline2|DOUT\(95)))) # (!\UC_ULA|ULActrl~2_combout\ & (\ALU|Bnot|Add0~43_combout\ & 
-- \Registrador_pipeline2|DOUT\(95)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \ALU|Bnot|Add0~43_combout\,
	datad => \Registrador_pipeline2|DOUT\(95),
	combout => \ALU|opmux|X[21]~41_combout\);

-- Location: LCCOMB_X87_Y71_N30
\ALU|opmux|X[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[21]~42_combout\ = (\ALU|opmux|X[21]~41_combout\) # ((!\UC_ULA|ULActrl~2_combout\ & (\UC_ULA|ULActrl[1]~6_combout\ & \ALU|somaSub[21]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \ALU|somaSub[21]~42_combout\,
	datad => \ALU|opmux|X[21]~41_combout\,
	combout => \ALU|opmux|X[21]~42_combout\);

-- Location: FF_X87_Y71_N31
\Registrador_pipeline3|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[21]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(58));

-- Location: FF_X87_Y70_N29
\Registrador_pipeline4|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(58),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(21));

-- Location: LCCOMB_X79_Y70_N8
\muxDepoisULA|X[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[16]~17_combout\ = (\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(53))) # (!\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(53),
	datac => \Registrador_pipeline4|DOUT\(69),
	datad => \Registrador_pipeline4|DOUT\(21),
	combout => \muxDepoisULA|X[16]~17_combout\);

-- Location: FF_X75_Y66_N25
\Banco_Regis|registers~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[16]~17_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~918_q\);

-- Location: LCCOMB_X74_Y67_N28
\Banco_Regis|registers~1469\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1469_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~790_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~662_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~662_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~790_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1469_combout\);

-- Location: LCCOMB_X75_Y66_N14
\Banco_Regis|registers~1470\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1470_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1469_combout\ & ((\Banco_Regis|registers~1046_q\))) # (!\Banco_Regis|registers~1469_combout\ & 
-- (\Banco_Regis|registers~918_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~918_q\,
	datac => \Banco_Regis|registers~1046_q\,
	datad => \Banco_Regis|registers~1469_combout\,
	combout => \Banco_Regis|registers~1470_combout\);

-- Location: LCCOMB_X85_Y61_N8
\Banco_Regis|registers~1462\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1462_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\) # ((\Banco_Regis|registers~886_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~630_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~886_q\,
	datad => \Banco_Regis|registers~630_q\,
	combout => \Banco_Regis|registers~1462_combout\);

-- Location: LCCOMB_X85_Y61_N10
\Banco_Regis|registers~1463\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1463_combout\ = (\Banco_Regis|registers~1462_combout\ & (((\Banco_Regis|registers~1014_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1462_combout\ & 
-- (\Banco_Regis|registers~758_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~758_q\,
	datab => \Banco_Regis|registers~1462_combout\,
	datac => \Banco_Regis|registers~1014_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1463_combout\);

-- Location: LCCOMB_X76_Y65_N0
\Banco_Regis|registers~1466\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1466_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~822_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~566_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~566_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~822_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1466_combout\);

-- Location: LCCOMB_X76_Y66_N12
\Banco_Regis|registers~1467\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1467_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1466_combout\ & (\Banco_Regis|registers~950_q\)) # (!\Banco_Regis|registers~1466_combout\ & 
-- ((\Banco_Regis|registers~694_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~950_q\,
	datac => \Banco_Regis|registers~694_q\,
	datad => \Banco_Regis|registers~1466_combout\,
	combout => \Banco_Regis|registers~1467_combout\);

-- Location: LCCOMB_X86_Y66_N8
\Banco_Regis|registers~1464\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1464_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~726_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~598_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~598_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~726_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1464_combout\);

-- Location: LCCOMB_X85_Y66_N4
\Banco_Regis|registers~1465\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1465_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1464_combout\ & ((\Banco_Regis|registers~982_q\))) # (!\Banco_Regis|registers~1464_combout\ & 
-- (\Banco_Regis|registers~854_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1464_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1464_combout\,
	datac => \Banco_Regis|registers~854_q\,
	datad => \Banco_Regis|registers~982_q\,
	combout => \Banco_Regis|registers~1465_combout\);

-- Location: LCCOMB_X82_Y66_N2
\Banco_Regis|registers~1468\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1468_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1465_combout\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~1467_combout\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1467_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1465_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1468_combout\);

-- Location: LCCOMB_X82_Y66_N28
\Banco_Regis|registers~1471\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1471_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1468_combout\ & (\Banco_Regis|registers~1470_combout\)) # (!\Banco_Regis|registers~1468_combout\ & 
-- ((\Banco_Regis|registers~1463_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~1470_combout\,
	datac => \Banco_Regis|registers~1463_combout\,
	datad => \Banco_Regis|registers~1468_combout\,
	combout => \Banco_Regis|registers~1471_combout\);

-- Location: LCCOMB_X76_Y68_N4
\Banco_Regis|registers~1479\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1479_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~502_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~438_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~438_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~502_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1479_combout\);

-- Location: LCCOMB_X75_Y68_N30
\Banco_Regis|registers~1480\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1480_combout\ = (\Banco_Regis|registers~1479_combout\ & (((\Banco_Regis|registers~534_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Banco_Regis|registers~1479_combout\ & 
-- (\Banco_Regis|registers~470_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1479_combout\,
	datab => \Banco_Regis|registers~470_q\,
	datac => \Banco_Regis|registers~534_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1480_combout\);

-- Location: LCCOMB_X81_Y65_N28
\Banco_Regis|registers~1474\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1474_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~246_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~182_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~182_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~246_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1474_combout\);

-- Location: LCCOMB_X80_Y65_N14
\Banco_Regis|registers~1475\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1475_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1474_combout\ & (\Banco_Regis|registers~278_q\)) # (!\Banco_Regis|registers~1474_combout\ & 
-- ((\Banco_Regis|registers~214_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~278_q\,
	datac => \Banco_Regis|registers~214_q\,
	datad => \Banco_Regis|registers~1474_combout\,
	combout => \Banco_Regis|registers~1475_combout\);

-- Location: LCCOMB_X79_Y64_N14
\Banco_Regis|registers~1476\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1476_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~86_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~54_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~54_q\,
	datac => \Banco_Regis|registers~86_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1476_combout\);

-- Location: LCCOMB_X80_Y66_N24
\Banco_Regis|registers~1477\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1477_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1476_combout\ & ((\Banco_Regis|registers~150_q\))) # (!\Banco_Regis|registers~1476_combout\ & 
-- (\Banco_Regis|registers~118_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~118_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~150_q\,
	datad => \Banco_Regis|registers~1476_combout\,
	combout => \Banco_Regis|registers~1477_combout\);

-- Location: LCCOMB_X79_Y66_N14
\Banco_Regis|registers~1478\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1478_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~1475_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1477_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1475_combout\,
	datad => \Banco_Regis|registers~1477_combout\,
	combout => \Banco_Regis|registers~1478_combout\);

-- Location: LCCOMB_X87_Y62_N20
\Banco_Regis|registers~1472\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1472_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~342_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~310_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~310_q\,
	datac => \Banco_Regis|registers~342_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1472_combout\);

-- Location: LCCOMB_X87_Y62_N26
\Banco_Regis|registers~1473\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1473_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1472_combout\ & ((\Banco_Regis|registers~406_q\))) # (!\Banco_Regis|registers~1472_combout\ & 
-- (\Banco_Regis|registers~374_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~374_q\,
	datac => \Banco_Regis|registers~406_q\,
	datad => \Banco_Regis|registers~1472_combout\,
	combout => \Banco_Regis|registers~1473_combout\);

-- Location: LCCOMB_X79_Y66_N12
\Banco_Regis|registers~1481\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1481_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1478_combout\ & (\Banco_Regis|registers~1480_combout\)) # (!\Banco_Regis|registers~1478_combout\ & 
-- ((\Banco_Regis|registers~1473_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1480_combout\,
	datac => \Banco_Regis|registers~1478_combout\,
	datad => \Banco_Regis|registers~1473_combout\,
	combout => \Banco_Regis|registers~1481_combout\);

-- Location: LCCOMB_X82_Y70_N14
\Banco_Regis|DadoLidoReg2[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[16]~17_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1471_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & ((\Banco_Regis|registers~1481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal1~0_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datac => \Banco_Regis|registers~1471_combout\,
	datad => \Banco_Regis|registers~1481_combout\,
	combout => \Banco_Regis|DadoLidoReg2[16]~17_combout\);

-- Location: FF_X82_Y70_N15
\Registrador_pipeline2|DOUT[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[16]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(58));

-- Location: LCCOMB_X83_Y70_N6
\muxAntesULA|X[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[16]~16_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(41))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(138),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => \Registrador_pipeline2|DOUT\(58),
	combout => \muxAntesULA|X[16]~16_combout\);

-- Location: LCCOMB_X86_Y70_N10
\ALU|opmux|X[16]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[16]~35_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\UC_ULA|ULActrl~2_combout\ & ((\Registrador_pipeline2|DOUT\(90)) # (\ALU|Bnot|Add0~33_combout\))) # (!\UC_ULA|ULActrl~2_combout\ & (\Registrador_pipeline2|DOUT\(90) & 
-- \ALU|Bnot|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \Registrador_pipeline2|DOUT\(90),
	datad => \ALU|Bnot|Add0~33_combout\,
	combout => \ALU|opmux|X[16]~35_combout\);

-- Location: LCCOMB_X86_Y70_N12
\ALU|opmux|X[16]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[16]~36_combout\ = (\ALU|opmux|X[16]~35_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[16]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|somaSub[16]~32_combout\,
	datad => \ALU|opmux|X[16]~35_combout\,
	combout => \ALU|opmux|X[16]~36_combout\);

-- Location: FF_X86_Y70_N13
\Registrador_pipeline3|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[16]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(53));

-- Location: LCCOMB_X77_Y70_N4
\Registrador_pipeline4|DOUT[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[16]~feeder_combout\ = \Registrador_pipeline3|DOUT\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(53),
	combout => \Registrador_pipeline4|DOUT[16]~feeder_combout\);

-- Location: FF_X77_Y70_N5
\Registrador_pipeline4|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(16));

-- Location: LCCOMB_X77_Y70_N26
\Mem_dados|Memoria_rtl_0_bypass[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[33]~feeder_combout\ = \Registrador_pipeline3|DOUT\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(16),
	combout => \Mem_dados|Memoria_rtl_0_bypass[33]~feeder_combout\);

-- Location: FF_X77_Y70_N27
\Mem_dados|Memoria_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(33));

-- Location: LCCOMB_X77_Y70_N20
\Mem_dados|Memoria_rtl_0_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[34]~feeder_combout\);

-- Location: FF_X77_Y70_N21
\Mem_dados|Memoria_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(34));

-- Location: LCCOMB_X77_Y70_N18
\Mem_dados|Memoria~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~64_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(34) & ((\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0_bypass\(33))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a11\))))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(34) & (\Mem_dados|Memoria_rtl_0_bypass\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(33),
	datab => \Mem_dados|Memoria_rtl_0_bypass\(34),
	datac => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a11\,
	datad => \Mem_dados|Memoria~41_combout\,
	combout => \Mem_dados|Memoria~64_combout\);

-- Location: FF_X77_Y70_N19
\Registrador_pipeline4|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~64_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(48));

-- Location: LCCOMB_X77_Y70_N2
\muxDepoisULA|X[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[11]~22_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(48)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(69),
	datac => \Registrador_pipeline4|DOUT\(16),
	datad => \Registrador_pipeline4|DOUT\(48),
	combout => \muxDepoisULA|X[11]~22_combout\);

-- Location: LCCOMB_X80_Y68_N6
\Banco_Regis|registers~433feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~433feeder_combout\ = \muxDepoisULA|X[11]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[11]~22_combout\,
	combout => \Banco_Regis|registers~433feeder_combout\);

-- Location: FF_X80_Y68_N7
\Banco_Regis|registers~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~433feeder_combout\,
	ena => \Banco_Regis|registers~2388_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~433_q\);

-- Location: LCCOMB_X81_Y68_N16
\Banco_Regis|registers~1579\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1579_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~465_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~433_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~433_q\,
	datac => \Banco_Regis|registers~465_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1579_combout\);

-- Location: LCCOMB_X82_Y68_N16
\Banco_Regis|registers~1580\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1580_combout\ = (\Banco_Regis|registers~1579_combout\ & (((\Banco_Regis|registers~529_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1579_combout\ & 
-- (\Banco_Regis|registers~497_q\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1579_combout\,
	datab => \Banco_Regis|registers~497_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datad => \Banco_Regis|registers~529_q\,
	combout => \Banco_Regis|registers~1580_combout\);

-- Location: LCCOMB_X80_Y64_N12
\Banco_Regis|registers~1572\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1572_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~209_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~177_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~177_q\,
	datac => \Banco_Regis|registers~209_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1572_combout\);

-- Location: LCCOMB_X83_Y68_N20
\Banco_Regis|registers~1573\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1573_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1572_combout\ & ((\Banco_Regis|registers~273_q\))) # (!\Banco_Regis|registers~1572_combout\ & 
-- (\Banco_Regis|registers~241_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~241_q\,
	datac => \Banco_Regis|registers~273_q\,
	datad => \Banco_Regis|registers~1572_combout\,
	combout => \Banco_Regis|registers~1573_combout\);

-- Location: LCCOMB_X81_Y62_N22
\Banco_Regis|registers~1574\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1574_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~369_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~305_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~305_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~369_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1574_combout\);

-- Location: LCCOMB_X82_Y70_N16
\Banco_Regis|registers~1575\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1575_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1574_combout\ & (\Banco_Regis|registers~401_q\)) # (!\Banco_Regis|registers~1574_combout\ & 
-- ((\Banco_Regis|registers~337_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~401_q\,
	datac => \Banco_Regis|registers~337_q\,
	datad => \Banco_Regis|registers~1574_combout\,
	combout => \Banco_Regis|registers~1575_combout\);

-- Location: LCCOMB_X84_Y66_N2
\Banco_Regis|registers~1576\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1576_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~113_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~49_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~49_q\,
	datac => \Banco_Regis|registers~113_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1576_combout\);

-- Location: LCCOMB_X83_Y66_N16
\Banco_Regis|registers~1577\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1577_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1576_combout\ & (\Banco_Regis|registers~145_q\)) # (!\Banco_Regis|registers~1576_combout\ & 
-- ((\Banco_Regis|registers~81_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~145_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~81_q\,
	datad => \Banco_Regis|registers~1576_combout\,
	combout => \Banco_Regis|registers~1577_combout\);

-- Location: LCCOMB_X82_Y70_N18
\Banco_Regis|registers~1578\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1578_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1575_combout\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & \Banco_Regis|registers~1577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1575_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datad => \Banco_Regis|registers~1577_combout\,
	combout => \Banco_Regis|registers~1578_combout\);

-- Location: LCCOMB_X82_Y70_N24
\Banco_Regis|registers~1581\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1581_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1578_combout\ & (\Banco_Regis|registers~1580_combout\)) # (!\Banco_Regis|registers~1578_combout\ & 
-- ((\Banco_Regis|registers~1573_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1580_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1573_combout\,
	datad => \Banco_Regis|registers~1578_combout\,
	combout => \Banco_Regis|registers~1581_combout\);

-- Location: LCCOMB_X79_Y62_N20
\Banco_Regis|registers~1564\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1564_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~753_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~625_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~625_q\,
	datac => \Banco_Regis|registers~753_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1564_combout\);

-- Location: LCCOMB_X80_Y62_N20
\Banco_Regis|registers~1565\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1565_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1564_combout\ & (\Banco_Regis|registers~1009_q\)) # (!\Banco_Regis|registers~1564_combout\ & 
-- ((\Banco_Regis|registers~881_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1009_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~881_q\,
	datad => \Banco_Regis|registers~1564_combout\,
	combout => \Banco_Regis|registers~1565_combout\);

-- Location: LCCOMB_X77_Y67_N16
\Banco_Regis|registers~1566\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1566_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~689_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~561_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~561_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~689_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1566_combout\);

-- Location: LCCOMB_X77_Y64_N22
\Banco_Regis|registers~1567\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1567_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1566_combout\ & (\Banco_Regis|registers~945_q\)) # (!\Banco_Regis|registers~1566_combout\ & 
-- ((\Banco_Regis|registers~817_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~945_q\,
	datac => \Banco_Regis|registers~817_q\,
	datad => \Banco_Regis|registers~1566_combout\,
	combout => \Banco_Regis|registers~1567_combout\);

-- Location: LCCOMB_X82_Y70_N20
\Banco_Regis|registers~1568\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1568_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1565_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1567_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1565_combout\,
	datad => \Banco_Regis|registers~1567_combout\,
	combout => \Banco_Regis|registers~1568_combout\);

-- Location: LCCOMB_X88_Y66_N10
\Banco_Regis|registers~1562\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1562_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~849_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~593_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~593_q\,
	datac => \Banco_Regis|registers~849_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1562_combout\);

-- Location: LCCOMB_X83_Y70_N4
\Banco_Regis|registers~1563\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1563_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1562_combout\ & ((\Banco_Regis|registers~977_q\))) # (!\Banco_Regis|registers~1562_combout\ & 
-- (\Banco_Regis|registers~721_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~721_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~977_q\,
	datad => \Banco_Regis|registers~1562_combout\,
	combout => \Banco_Regis|registers~1563_combout\);

-- Location: LCCOMB_X75_Y64_N22
\Banco_Regis|registers~1569\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1569_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~913_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~657_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~657_q\,
	datac => \Banco_Regis|registers~913_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1569_combout\);

-- Location: LCCOMB_X75_Y64_N30
\Banco_Regis|registers~1570\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1570_combout\ = (\Banco_Regis|registers~1569_combout\ & (((\Banco_Regis|registers~1041_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1569_combout\ & 
-- (\Banco_Regis|registers~785_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~785_q\,
	datab => \Banco_Regis|registers~1041_q\,
	datac => \Banco_Regis|registers~1569_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1570_combout\);

-- Location: LCCOMB_X82_Y70_N10
\Banco_Regis|registers~1571\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1571_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1568_combout\ & ((\Banco_Regis|registers~1570_combout\))) # (!\Banco_Regis|registers~1568_combout\ & 
-- (\Banco_Regis|registers~1563_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~1568_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~1568_combout\,
	datac => \Banco_Regis|registers~1563_combout\,
	datad => \Banco_Regis|registers~1570_combout\,
	combout => \Banco_Regis|registers~1571_combout\);

-- Location: LCCOMB_X82_Y70_N12
\Banco_Regis|DadoLidoReg2[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[11]~22_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1571_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (\Banco_Regis|registers~1581_combout\ & (!\Banco_Regis|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|registers~1581_combout\,
	datac => \Banco_Regis|Equal1~0_combout\,
	datad => \Banco_Regis|registers~1571_combout\,
	combout => \Banco_Regis|DadoLidoReg2[11]~22_combout\);

-- Location: FF_X82_Y70_N13
\Registrador_pipeline2|DOUT[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(53));

-- Location: LCCOMB_X77_Y70_N10
\Registrador_pipeline3|DOUT[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[16]~feeder_combout\ = \Registrador_pipeline2|DOUT\(53)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(53),
	combout => \Registrador_pipeline3|DOUT[16]~feeder_combout\);

-- Location: FF_X77_Y70_N11
\Registrador_pipeline3|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(16));

-- Location: LCCOMB_X79_Y71_N14
\Mem_dados|Memoria_rtl_0_bypass[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[13]~feeder_combout\ = \Registrador_pipeline3|DOUT\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline3|DOUT\(6),
	combout => \Mem_dados|Memoria_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X79_Y71_N15
\Mem_dados|Memoria_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(13));

-- Location: LCCOMB_X79_Y71_N28
\Mem_dados|Memoria_rtl_0_bypass[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[14]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[14]~feeder_combout\);

-- Location: FF_X79_Y71_N29
\Mem_dados|Memoria_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(14));

-- Location: LCCOMB_X79_Y71_N0
\Mem_dados|Memoria~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~42_combout\ = (\Mem_dados|Memoria~41_combout\ & (((\Mem_dados|Memoria_rtl_0_bypass\(13))))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(14) & (\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a1\)) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(14) & ((\Mem_dados|Memoria_rtl_0_bypass\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~41_combout\,
	datab => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a1\,
	datac => \Mem_dados|Memoria_rtl_0_bypass\(13),
	datad => \Mem_dados|Memoria_rtl_0_bypass\(14),
	combout => \Mem_dados|Memoria~42_combout\);

-- Location: FF_X79_Y71_N1
\Registrador_pipeline4|DOUT[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~42_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(38));

-- Location: LCCOMB_X81_Y71_N6
\muxDepoisULA|X[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[1]~0_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(38)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(69),
	datac => \Registrador_pipeline4|DOUT\(6),
	datad => \Registrador_pipeline4|DOUT\(38),
	combout => \muxDepoisULA|X[1]~0_combout\);

-- Location: LCCOMB_X85_Y67_N16
\Banco_Regis|registers~711feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~711feeder_combout\ = \muxDepoisULA|X[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[1]~0_combout\,
	combout => \Banco_Regis|registers~711feeder_combout\);

-- Location: FF_X85_Y67_N17
\Banco_Regis|registers~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~711feeder_combout\,
	ena => \Banco_Regis|registers~2343_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~711_q\);

-- Location: LCCOMB_X84_Y67_N4
\Banco_Regis|registers~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1062_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~839_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~583_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~583_q\,
	datac => \Banco_Regis|registers~839_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1062_combout\);

-- Location: LCCOMB_X83_Y67_N4
\Banco_Regis|registers~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1063_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1062_combout\ & ((\Banco_Regis|registers~967_q\))) # (!\Banco_Regis|registers~1062_combout\ & 
-- (\Banco_Regis|registers~711_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~711_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~967_q\,
	datad => \Banco_Regis|registers~1062_combout\,
	combout => \Banco_Regis|registers~1063_combout\);

-- Location: LCCOMB_X75_Y66_N4
\Banco_Regis|registers~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1069_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~903_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~647_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~647_q\,
	datac => \Banco_Regis|registers~903_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1069_combout\);

-- Location: LCCOMB_X74_Y63_N24
\Banco_Regis|registers~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1070_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1069_combout\ & (\Banco_Regis|registers~1031_q\)) # (!\Banco_Regis|registers~1069_combout\ & 
-- ((\Banco_Regis|registers~775_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~1031_q\,
	datac => \Banco_Regis|registers~775_q\,
	datad => \Banco_Regis|registers~1069_combout\,
	combout => \Banco_Regis|registers~1070_combout\);

-- Location: LCCOMB_X79_Y61_N18
\Banco_Regis|registers~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1064_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~743_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~615_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~743_q\,
	datac => \Banco_Regis|registers~615_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1064_combout\);

-- Location: LCCOMB_X80_Y61_N30
\Banco_Regis|registers~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1065_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1064_combout\ & ((\Banco_Regis|registers~999_q\))) # (!\Banco_Regis|registers~1064_combout\ & 
-- (\Banco_Regis|registers~871_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~871_q\,
	datac => \Banco_Regis|registers~999_q\,
	datad => \Banco_Regis|registers~1064_combout\,
	combout => \Banco_Regis|registers~1065_combout\);

-- Location: LCCOMB_X77_Y63_N20
\Banco_Regis|registers~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1066_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~679_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~551_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~679_q\,
	datad => \Banco_Regis|registers~551_q\,
	combout => \Banco_Regis|registers~1066_combout\);

-- Location: LCCOMB_X76_Y63_N4
\Banco_Regis|registers~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1067_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1066_combout\ & (\Banco_Regis|registers~935_q\)) # (!\Banco_Regis|registers~1066_combout\ & 
-- ((\Banco_Regis|registers~807_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~935_q\,
	datac => \Banco_Regis|registers~807_q\,
	datad => \Banco_Regis|registers~1066_combout\,
	combout => \Banco_Regis|registers~1067_combout\);

-- Location: LCCOMB_X81_Y63_N24
\Banco_Regis|registers~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1068_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1065_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1067_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1065_combout\,
	datad => \Banco_Regis|registers~1067_combout\,
	combout => \Banco_Regis|registers~1068_combout\);

-- Location: LCCOMB_X82_Y63_N16
\Banco_Regis|registers~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1071_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1068_combout\ & ((\Banco_Regis|registers~1070_combout\))) # (!\Banco_Regis|registers~1068_combout\ & 
-- (\Banco_Regis|registers~1063_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1063_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1070_combout\,
	datad => \Banco_Regis|registers~1068_combout\,
	combout => \Banco_Regis|registers~1071_combout\);

-- Location: LCCOMB_X80_Y64_N30
\Banco_Regis|registers~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1072_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~199_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~167_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~167_q\,
	datac => \Banco_Regis|registers~199_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1072_combout\);

-- Location: LCCOMB_X80_Y64_N28
\Banco_Regis|registers~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1073_combout\ = (\Banco_Regis|registers~1072_combout\ & ((\Banco_Regis|registers~263_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Banco_Regis|registers~1072_combout\ & 
-- (((\Banco_Regis|registers~231_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1072_combout\,
	datab => \Banco_Regis|registers~263_q\,
	datac => \Banco_Regis|registers~231_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1073_combout\);

-- Location: LCCOMB_X76_Y68_N6
\Banco_Regis|registers~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1079_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~455_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~423_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~423_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~455_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1079_combout\);

-- Location: LCCOMB_X76_Y68_N24
\Banco_Regis|registers~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1080_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1079_combout\ & (\Banco_Regis|registers~519_q\)) # (!\Banco_Regis|registers~1079_combout\ & 
-- ((\Banco_Regis|registers~487_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~519_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~487_q\,
	datad => \Banco_Regis|registers~1079_combout\,
	combout => \Banco_Regis|registers~1080_combout\);

-- Location: LCCOMB_X82_Y66_N20
\Banco_Regis|registers~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1076_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~103_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~39_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~39_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~103_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1076_combout\);

-- Location: LCCOMB_X82_Y63_N22
\Banco_Regis|registers~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1077_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1076_combout\ & (\Banco_Regis|registers~135_q\)) # (!\Banco_Regis|registers~1076_combout\ & 
-- ((\Banco_Regis|registers~71_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~135_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~71_q\,
	datad => \Banco_Regis|registers~1076_combout\,
	combout => \Banco_Regis|registers~1077_combout\);

-- Location: LCCOMB_X82_Y62_N4
\Banco_Regis|registers~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1074_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~359_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~295_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~359_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~295_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1074_combout\);

-- Location: LCCOMB_X82_Y62_N26
\Banco_Regis|registers~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1075_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1074_combout\ & ((\Banco_Regis|registers~391_q\))) # (!\Banco_Regis|registers~1074_combout\ & 
-- (!\Banco_Regis|registers~327_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1074_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~327_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1074_combout\,
	datad => \Banco_Regis|registers~391_q\,
	combout => \Banco_Regis|registers~1075_combout\);

-- Location: LCCOMB_X82_Y63_N28
\Banco_Regis|registers~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1078_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1075_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1077_combout\,
	datad => \Banco_Regis|registers~1075_combout\,
	combout => \Banco_Regis|registers~1078_combout\);

-- Location: LCCOMB_X82_Y63_N14
\Banco_Regis|registers~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1081_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1078_combout\ & ((\Banco_Regis|registers~1080_combout\))) # (!\Banco_Regis|registers~1078_combout\ & 
-- (\Banco_Regis|registers~1073_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~1073_combout\,
	datac => \Banco_Regis|registers~1080_combout\,
	datad => \Banco_Regis|registers~1078_combout\,
	combout => \Banco_Regis|registers~1081_combout\);

-- Location: LCCOMB_X83_Y71_N24
\Banco_Regis|DadoLidoReg2[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[1]~0_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1071_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & ((\Banco_Regis|registers~1081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1071_combout\,
	datad => \Banco_Regis|registers~1081_combout\,
	combout => \Banco_Regis|DadoLidoReg2[1]~0_combout\);

-- Location: FF_X83_Y71_N25
\Registrador_pipeline2|DOUT[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(43));

-- Location: LCCOMB_X79_Y71_N8
\Registrador_pipeline3|DOUT[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[6]~feeder_combout\ = \Registrador_pipeline2|DOUT\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline2|DOUT\(43),
	combout => \Registrador_pipeline3|DOUT[6]~feeder_combout\);

-- Location: FF_X79_Y71_N9
\Registrador_pipeline3|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(6));

-- Location: LCCOMB_X79_Y72_N10
\Mem_dados|Memoria~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~69_combout\ = (\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0_bypass\(23))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(24) & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a6\))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(24) & (\Mem_dados|Memoria_rtl_0_bypass\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(23),
	datab => \Mem_dados|Memoria~41_combout\,
	datac => \Mem_dados|Memoria_rtl_0_bypass\(24),
	datad => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a6\,
	combout => \Mem_dados|Memoria~69_combout\);

-- Location: FF_X79_Y72_N11
\Registrador_pipeline4|DOUT[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~69_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(43));

-- Location: LCCOMB_X86_Y71_N30
\ALU|opmux|X[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[11]~21_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(85) & ((\ALU|Bnot|Add0~23_combout\) # (\UC_ULA|ULActrl~2_combout\))) # (!\Registrador_pipeline2|DOUT\(85) & (\ALU|Bnot|Add0~23_combout\ & 
-- \UC_ULA|ULActrl~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \Registrador_pipeline2|DOUT\(85),
	datac => \ALU|Bnot|Add0~23_combout\,
	datad => \UC_ULA|ULActrl~2_combout\,
	combout => \ALU|opmux|X[11]~21_combout\);

-- Location: LCCOMB_X86_Y71_N10
\ALU|opmux|X[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[11]~22_combout\ = (\ALU|opmux|X[11]~21_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[11]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|opmux|X[11]~21_combout\,
	datad => \ALU|somaSub[11]~22_combout\,
	combout => \ALU|opmux|X[11]~22_combout\);

-- Location: FF_X86_Y71_N11
\Registrador_pipeline3|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[11]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(48));

-- Location: FF_X81_Y69_N3
\Registrador_pipeline4|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(48),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(11));

-- Location: LCCOMB_X80_Y69_N30
\muxDepoisULA|X[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[6]~27_combout\ = (\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(43))) # (!\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(43),
	datac => \Registrador_pipeline4|DOUT\(11),
	datad => \Registrador_pipeline4|DOUT\(69),
	combout => \muxDepoisULA|X[6]~27_combout\);

-- Location: FF_X80_Y69_N1
\Banco_Regis|registers~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[6]~27_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2387_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~460_q\);

-- Location: LCCOMB_X79_Y68_N24
\Banco_Regis|registers~1679\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1679_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~492_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~428_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~428_q\,
	datac => \Banco_Regis|registers~492_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1679_combout\);

-- Location: LCCOMB_X80_Y69_N22
\Banco_Regis|registers~1680\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1680_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1679_combout\ & ((\Banco_Regis|registers~524_q\))) # (!\Banco_Regis|registers~1679_combout\ & 
-- (\Banco_Regis|registers~460_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~460_q\,
	datac => \Banco_Regis|registers~524_q\,
	datad => \Banco_Regis|registers~1679_combout\,
	combout => \Banco_Regis|registers~1680_combout\);

-- Location: LCCOMB_X83_Y62_N20
\Banco_Regis|registers~1672\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1672_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~332_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~300_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~300_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~332_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1672_combout\);

-- Location: LCCOMB_X83_Y62_N26
\Banco_Regis|registers~1673\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1673_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1672_combout\ & ((\Banco_Regis|registers~396_q\))) # (!\Banco_Regis|registers~1672_combout\ & 
-- (\Banco_Regis|registers~364_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~364_q\,
	datac => \Banco_Regis|registers~396_q\,
	datad => \Banco_Regis|registers~1672_combout\,
	combout => \Banco_Regis|registers~1673_combout\);

-- Location: LCCOMB_X84_Y65_N22
\Banco_Regis|registers~1674\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1674_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~236_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~172_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~172_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~236_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1674_combout\);

-- Location: LCCOMB_X85_Y65_N4
\Banco_Regis|registers~1675\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1675_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1674_combout\ & (\Banco_Regis|registers~268_q\)) # (!\Banco_Regis|registers~1674_combout\ & 
-- ((\Banco_Regis|registers~204_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1674_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~268_q\,
	datac => \Banco_Regis|registers~204_q\,
	datad => \Banco_Regis|registers~1674_combout\,
	combout => \Banco_Regis|registers~1675_combout\);

-- Location: LCCOMB_X82_Y63_N0
\Banco_Regis|registers~1676\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1676_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~76_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~44_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~44_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~76_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1676_combout\);

-- Location: LCCOMB_X83_Y61_N16
\Banco_Regis|registers~1677\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1677_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1676_combout\ & (\Banco_Regis|registers~140_q\)) # (!\Banco_Regis|registers~1676_combout\ & 
-- ((\Banco_Regis|registers~108_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~140_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~108_q\,
	datad => \Banco_Regis|registers~1676_combout\,
	combout => \Banco_Regis|registers~1677_combout\);

-- Location: LCCOMB_X84_Y69_N2
\Banco_Regis|registers~1678\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1678_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~1675_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1675_combout\,
	datad => \Banco_Regis|registers~1677_combout\,
	combout => \Banco_Regis|registers~1678_combout\);

-- Location: LCCOMB_X84_Y69_N8
\Banco_Regis|registers~1681\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1681_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1678_combout\ & (\Banco_Regis|registers~1680_combout\)) # (!\Banco_Regis|registers~1678_combout\ & 
-- ((\Banco_Regis|registers~1673_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1680_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1673_combout\,
	datad => \Banco_Regis|registers~1678_combout\,
	combout => \Banco_Regis|registers~1681_combout\);

-- Location: LCCOMB_X74_Y66_N28
\Banco_Regis|registers~1669\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1669_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~780_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~652_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~652_q\,
	datac => \Banco_Regis|registers~780_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1669_combout\);

-- Location: LCCOMB_X73_Y66_N26
\Banco_Regis|registers~1670\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1670_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1669_combout\ & ((\Banco_Regis|registers~1036_q\))) # (!\Banco_Regis|registers~1669_combout\ & 
-- (\Banco_Regis|registers~908_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~908_q\,
	datac => \Banco_Regis|registers~1036_q\,
	datad => \Banco_Regis|registers~1669_combout\,
	combout => \Banco_Regis|registers~1670_combout\);

-- Location: LCCOMB_X85_Y61_N4
\Banco_Regis|registers~1662\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1662_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\) # ((\Banco_Regis|registers~876_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~620_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~876_q\,
	datad => \Banco_Regis|registers~620_q\,
	combout => \Banco_Regis|registers~1662_combout\);

-- Location: LCCOMB_X85_Y61_N2
\Banco_Regis|registers~1663\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1663_combout\ = (\Banco_Regis|registers~1662_combout\ & (((\Banco_Regis|registers~1004_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1662_combout\ & 
-- (\Banco_Regis|registers~748_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~748_q\,
	datab => \Banco_Regis|registers~1662_combout\,
	datac => \Banco_Regis|registers~1004_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1663_combout\);

-- Location: LCCOMB_X85_Y67_N12
\Banco_Regis|registers~1664\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1664_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~716_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~588_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~588_q\,
	datac => \Banco_Regis|registers~716_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1664_combout\);

-- Location: LCCOMB_X85_Y66_N28
\Banco_Regis|registers~1665\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1665_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1664_combout\ & (\Banco_Regis|registers~972_q\)) # (!\Banco_Regis|registers~1664_combout\ & 
-- ((\Banco_Regis|registers~844_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~972_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~844_q\,
	datad => \Banco_Regis|registers~1664_combout\,
	combout => \Banco_Regis|registers~1665_combout\);

-- Location: LCCOMB_X75_Y65_N26
\Banco_Regis|registers~1666\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1666_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~812_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~556_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~556_q\,
	datac => \Banco_Regis|registers~812_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1666_combout\);

-- Location: LCCOMB_X76_Y66_N24
\Banco_Regis|registers~1667\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1667_combout\ = (\Banco_Regis|registers~1666_combout\ & ((\Banco_Regis|registers~940_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1666_combout\ & 
-- (((\Banco_Regis|registers~684_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~940_q\,
	datab => \Banco_Regis|registers~1666_combout\,
	datac => \Banco_Regis|registers~684_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1667_combout\);

-- Location: LCCOMB_X84_Y69_N6
\Banco_Regis|registers~1668\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1668_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~1665_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1667_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1665_combout\,
	datad => \Banco_Regis|registers~1667_combout\,
	combout => \Banco_Regis|registers~1668_combout\);

-- Location: LCCOMB_X84_Y69_N0
\Banco_Regis|registers~1671\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1671_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1668_combout\ & (\Banco_Regis|registers~1670_combout\)) # (!\Banco_Regis|registers~1668_combout\ & 
-- ((\Banco_Regis|registers~1663_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1670_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1663_combout\,
	datad => \Banco_Regis|registers~1668_combout\,
	combout => \Banco_Regis|registers~1671_combout\);

-- Location: LCCOMB_X84_Y69_N30
\Banco_Regis|DadoLidoReg2[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[6]~27_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1671_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & (\Banco_Regis|registers~1681_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1681_combout\,
	datad => \Banco_Regis|registers~1671_combout\,
	combout => \Banco_Regis|DadoLidoReg2[6]~27_combout\);

-- Location: FF_X84_Y69_N31
\Registrador_pipeline2|DOUT[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[6]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(48));

-- Location: LCCOMB_X84_Y69_N24
\Registrador_pipeline2|DOUT[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline2|DOUT[16]~feeder_combout\ = \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a6\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a6\,
	combout => \Registrador_pipeline2|DOUT[16]~feeder_combout\);

-- Location: FF_X84_Y69_N25
\Registrador_pipeline2|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline2|DOUT[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(16));

-- Location: LCCOMB_X84_Y69_N12
\muxAntesULA|X[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[6]~26_combout\ = (\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(16)))) # (!\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(48),
	datab => \Registrador_pipeline2|DOUT\(16),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[6]~26_combout\);

-- Location: LCCOMB_X83_Y71_N22
\ALU|opmux|X[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[6]~15_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\UC_ULA|ULActrl~2_combout\ & ((\ALU|Bnot|Add0~13_combout\) # (\Registrador_pipeline2|DOUT\(80)))) # (!\UC_ULA|ULActrl~2_combout\ & (\ALU|Bnot|Add0~13_combout\ & 
-- \Registrador_pipeline2|DOUT\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|Bnot|Add0~13_combout\,
	datad => \Registrador_pipeline2|DOUT\(80),
	combout => \ALU|opmux|X[6]~15_combout\);

-- Location: LCCOMB_X87_Y71_N22
\ALU|opmux|X[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[6]~16_combout\ = (\ALU|opmux|X[6]~15_combout\) # ((!\UC_ULA|ULActrl~2_combout\ & (\UC_ULA|ULActrl[1]~6_combout\ & \ALU|somaSub[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \ALU|opmux|X[6]~15_combout\,
	datad => \ALU|somaSub[6]~12_combout\,
	combout => \ALU|opmux|X[6]~16_combout\);

-- Location: LCCOMB_X82_Y71_N8
\Registrador_pipeline3|DOUT[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[43]~feeder_combout\ = \ALU|opmux|X[6]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|opmux|X[6]~16_combout\,
	combout => \Registrador_pipeline3|DOUT[43]~feeder_combout\);

-- Location: FF_X82_Y71_N9
\Registrador_pipeline3|DOUT[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(43));

-- Location: LCCOMB_X77_Y71_N12
\Mem_dados|Memoria_rtl_0_bypass[59]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[59]~feeder_combout\ = \Registrador_pipeline3|DOUT\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(29),
	combout => \Mem_dados|Memoria_rtl_0_bypass[59]~feeder_combout\);

-- Location: FF_X77_Y71_N13
\Mem_dados|Memoria_rtl_0_bypass[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(59));

-- Location: LCCOMB_X77_Y71_N20
\Mem_dados|Memoria~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~51_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(60) & ((\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(59)))) # (!\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(60) & (((\Mem_dados|Memoria_rtl_0_bypass\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(60),
	datab => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a24\,
	datac => \Mem_dados|Memoria~41_combout\,
	datad => \Mem_dados|Memoria_rtl_0_bypass\(59),
	combout => \Mem_dados|Memoria~51_combout\);

-- Location: FF_X77_Y71_N21
\Registrador_pipeline4|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~51_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(61));

-- Location: LCCOMB_X87_Y70_N26
\ALU|opmux|X[29]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[29]~57_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\UC_ULA|ULActrl~2_combout\ & ((\Registrador_pipeline2|DOUT\(103)) # (\ALU|Bnot|Add0~59_combout\))) # (!\UC_ULA|ULActrl~2_combout\ & (\Registrador_pipeline2|DOUT\(103) & 
-- \ALU|Bnot|Add0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \Registrador_pipeline2|DOUT\(103),
	datad => \ALU|Bnot|Add0~59_combout\,
	combout => \ALU|opmux|X[29]~57_combout\);

-- Location: LCCOMB_X87_Y70_N24
\ALU|opmux|X[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[29]~58_combout\ = (\ALU|opmux|X[29]~57_combout\) # ((!\UC_ULA|ULActrl~2_combout\ & (\UC_ULA|ULActrl[1]~6_combout\ & \ALU|somaSub[29]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \ALU|opmux|X[29]~57_combout\,
	datad => \ALU|somaSub[29]~58_combout\,
	combout => \ALU|opmux|X[29]~58_combout\);

-- Location: FF_X87_Y70_N25
\Registrador_pipeline3|DOUT[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[29]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(66));

-- Location: FF_X83_Y70_N1
\Registrador_pipeline4|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(66),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(29));

-- Location: LCCOMB_X75_Y68_N14
\muxDepoisULA|X[24]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[24]~9_combout\ = (\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(61))) # (!\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(61),
	datab => \Registrador_pipeline4|DOUT\(69),
	datad => \Registrador_pipeline4|DOUT\(29),
	combout => \muxDepoisULA|X[24]~9_combout\);

-- Location: LCCOMB_X73_Y65_N16
\Banco_Regis|registers~926feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~926feeder_combout\ = \muxDepoisULA|X[24]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[24]~9_combout\,
	combout => \Banco_Regis|registers~926feeder_combout\);

-- Location: FF_X73_Y65_N17
\Banco_Regis|registers~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~926feeder_combout\,
	ena => \Banco_Regis|registers~2369_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~926_q\);

-- Location: LCCOMB_X74_Y65_N22
\Banco_Regis|registers~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1309_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~798_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~670_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~798_q\,
	datac => \Banco_Regis|registers~670_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1309_combout\);

-- Location: LCCOMB_X73_Y65_N6
\Banco_Regis|registers~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1310_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1309_combout\ & ((\Banco_Regis|registers~1054_q\))) # (!\Banco_Regis|registers~1309_combout\ & 
-- (\Banco_Regis|registers~926_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~926_q\,
	datac => \Banco_Regis|registers~1054_q\,
	datad => \Banco_Regis|registers~1309_combout\,
	combout => \Banco_Regis|registers~1310_combout\);

-- Location: LCCOMB_X85_Y63_N4
\Banco_Regis|registers~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1302_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~894_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~638_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~638_q\,
	datac => \Banco_Regis|registers~894_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1302_combout\);

-- Location: LCCOMB_X85_Y63_N18
\Banco_Regis|registers~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1303_combout\ = (\Banco_Regis|registers~1302_combout\ & (((\Banco_Regis|registers~1022_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1302_combout\ & 
-- (\Banco_Regis|registers~766_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~766_q\,
	datab => \Banco_Regis|registers~1302_combout\,
	datac => \Banco_Regis|registers~1022_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1303_combout\);

-- Location: LCCOMB_X75_Y65_N22
\Banco_Regis|registers~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1306_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~830_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~574_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~574_q\,
	datac => \Banco_Regis|registers~830_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1306_combout\);

-- Location: LCCOMB_X77_Y65_N8
\Banco_Regis|registers~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1307_combout\ = (\Banco_Regis|registers~1306_combout\ & ((\Banco_Regis|registers~958_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1306_combout\ & 
-- (((\Banco_Regis|registers~702_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~958_q\,
	datab => \Banco_Regis|registers~1306_combout\,
	datac => \Banco_Regis|registers~702_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1307_combout\);

-- Location: LCCOMB_X87_Y67_N12
\Banco_Regis|registers~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1304_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~734_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~606_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~606_q\,
	datac => \Banco_Regis|registers~734_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1304_combout\);

-- Location: LCCOMB_X86_Y67_N28
\Banco_Regis|registers~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1305_combout\ = (\Banco_Regis|registers~1304_combout\ & ((\Banco_Regis|registers~990_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Banco_Regis|registers~1304_combout\ & 
-- (((\Banco_Regis|registers~862_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~990_q\,
	datab => \Banco_Regis|registers~1304_combout\,
	datac => \Banco_Regis|registers~862_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1305_combout\);

-- Location: LCCOMB_X85_Y69_N2
\Banco_Regis|registers~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1308_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1305_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~1307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~1307_combout\,
	datad => \Banco_Regis|registers~1305_combout\,
	combout => \Banco_Regis|registers~1308_combout\);

-- Location: LCCOMB_X85_Y69_N28
\Banco_Regis|registers~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1311_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1308_combout\ & (\Banco_Regis|registers~1310_combout\)) # (!\Banco_Regis|registers~1308_combout\ & 
-- ((\Banco_Regis|registers~1303_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~1310_combout\,
	datac => \Banco_Regis|registers~1303_combout\,
	datad => \Banco_Regis|registers~1308_combout\,
	combout => \Banco_Regis|registers~1311_combout\);

-- Location: LCCOMB_X76_Y68_N26
\Banco_Regis|registers~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1319_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~510_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~446_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~446_q\,
	datac => \Banco_Regis|registers~510_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1319_combout\);

-- Location: LCCOMB_X75_Y68_N10
\Banco_Regis|registers~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1320_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1319_combout\ & ((\Banco_Regis|registers~542_q\))) # (!\Banco_Regis|registers~1319_combout\ & 
-- (\Banco_Regis|registers~478_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~478_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~542_q\,
	datad => \Banco_Regis|registers~1319_combout\,
	combout => \Banco_Regis|registers~1320_combout\);

-- Location: LCCOMB_X87_Y62_N12
\Banco_Regis|registers~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1312_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~350_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~318_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~318_q\,
	datac => \Banco_Regis|registers~350_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1312_combout\);

-- Location: LCCOMB_X87_Y62_N6
\Banco_Regis|registers~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1313_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1312_combout\ & ((\Banco_Regis|registers~414_q\))) # (!\Banco_Regis|registers~1312_combout\ & 
-- (\Banco_Regis|registers~382_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~382_q\,
	datac => \Banco_Regis|registers~414_q\,
	datad => \Banco_Regis|registers~1312_combout\,
	combout => \Banco_Regis|registers~1313_combout\);

-- Location: LCCOMB_X81_Y65_N20
\Banco_Regis|registers~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1314_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~254_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~190_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~190_q\,
	datac => \Banco_Regis|registers~254_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1314_combout\);

-- Location: LCCOMB_X82_Y65_N10
\Banco_Regis|registers~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1315_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1314_combout\ & (\Banco_Regis|registers~286_q\)) # (!\Banco_Regis|registers~1314_combout\ & 
-- ((\Banco_Regis|registers~222_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~286_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~222_q\,
	datad => \Banco_Regis|registers~1314_combout\,
	combout => \Banco_Regis|registers~1315_combout\);

-- Location: LCCOMB_X79_Y64_N30
\Banco_Regis|registers~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1316_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~94_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~62_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~62_q\,
	datac => \Banco_Regis|registers~94_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1316_combout\);

-- Location: LCCOMB_X83_Y61_N2
\Banco_Regis|registers~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1317_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1316_combout\ & (\Banco_Regis|registers~158_q\)) # (!\Banco_Regis|registers~1316_combout\ & 
-- ((\Banco_Regis|registers~126_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~158_q\,
	datac => \Banco_Regis|registers~126_q\,
	datad => \Banco_Regis|registers~1316_combout\,
	combout => \Banco_Regis|registers~1317_combout\);

-- Location: LCCOMB_X84_Y69_N20
\Banco_Regis|registers~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1318_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~1315_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1315_combout\,
	datad => \Banco_Regis|registers~1317_combout\,
	combout => \Banco_Regis|registers~1318_combout\);

-- Location: LCCOMB_X85_Y69_N6
\Banco_Regis|registers~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1321_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1318_combout\ & (\Banco_Regis|registers~1320_combout\)) # (!\Banco_Regis|registers~1318_combout\ & 
-- ((\Banco_Regis|registers~1313_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1320_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1313_combout\,
	datad => \Banco_Regis|registers~1318_combout\,
	combout => \Banco_Regis|registers~1321_combout\);

-- Location: LCCOMB_X85_Y69_N0
\Banco_Regis|DadoLidoReg2[24]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[24]~9_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (\Banco_Regis|registers~1311_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (((!\Banco_Regis|Equal1~0_combout\ & \Banco_Regis|registers~1321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|registers~1311_combout\,
	datac => \Banco_Regis|Equal1~0_combout\,
	datad => \Banco_Regis|registers~1321_combout\,
	combout => \Banco_Regis|DadoLidoReg2[24]~9_combout\);

-- Location: FF_X85_Y69_N1
\Registrador_pipeline2|DOUT[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[24]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(66));

-- Location: LCCOMB_X81_Y70_N24
\muxAntesULA|X[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[24]~8_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(41))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(41),
	datac => \Registrador_pipeline2|DOUT\(138),
	datad => \Registrador_pipeline2|DOUT\(66),
	combout => \muxAntesULA|X[24]~8_combout\);

-- Location: LCCOMB_X86_Y70_N28
\ALU|opmux|X[24]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[24]~51_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(98) & ((\ALU|Bnot|Add0~49_combout\) # (\UC_ULA|ULActrl~2_combout\))) # (!\Registrador_pipeline2|DOUT\(98) & (\ALU|Bnot|Add0~49_combout\ & 
-- \UC_ULA|ULActrl~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \Registrador_pipeline2|DOUT\(98),
	datac => \ALU|Bnot|Add0~49_combout\,
	datad => \UC_ULA|ULActrl~2_combout\,
	combout => \ALU|opmux|X[24]~51_combout\);

-- Location: LCCOMB_X86_Y70_N24
\ALU|opmux|X[24]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[24]~52_combout\ = (\ALU|opmux|X[24]~51_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[24]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|somaSub[24]~48_combout\,
	datad => \ALU|opmux|X[24]~51_combout\,
	combout => \ALU|opmux|X[24]~52_combout\);

-- Location: FF_X86_Y70_N25
\Registrador_pipeline3|DOUT[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[24]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(61));

-- Location: FF_X84_Y69_N13
\Registrador_pipeline4|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(61),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(24));

-- Location: LCCOMB_X75_Y71_N24
\Mem_dados|Memoria_rtl_0_bypass[49]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[49]~feeder_combout\ = \Registrador_pipeline3|DOUT\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(24),
	combout => \Mem_dados|Memoria_rtl_0_bypass[49]~feeder_combout\);

-- Location: FF_X75_Y71_N25
\Mem_dados|Memoria_rtl_0_bypass[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(49));

-- Location: LCCOMB_X76_Y71_N6
\Mem_dados|Memoria_rtl_0_bypass[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[50]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[50]~feeder_combout\);

-- Location: FF_X76_Y71_N7
\Mem_dados|Memoria_rtl_0_bypass[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(50));

-- Location: LCCOMB_X76_Y71_N28
\Mem_dados|Memoria~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~56_combout\ = (\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0_bypass\(49))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(50) & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a19\))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(50) & (\Mem_dados|Memoria_rtl_0_bypass\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~41_combout\,
	datab => \Mem_dados|Memoria_rtl_0_bypass\(49),
	datac => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a19\,
	datad => \Mem_dados|Memoria_rtl_0_bypass\(50),
	combout => \Mem_dados|Memoria~56_combout\);

-- Location: FF_X76_Y71_N29
\Registrador_pipeline4|DOUT[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~56_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(56));

-- Location: LCCOMB_X77_Y69_N20
\muxDepoisULA|X[19]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[19]~14_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(56)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(69),
	datac => \Registrador_pipeline4|DOUT\(24),
	datad => \Registrador_pipeline4|DOUT\(56),
	combout => \muxDepoisULA|X[19]~14_combout\);

-- Location: FF_X75_Y63_N31
\Banco_Regis|registers~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[19]~14_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1049_q\);

-- Location: LCCOMB_X74_Y63_N10
\Banco_Regis|registers~1989\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1989_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~921_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~665_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~921_q\,
	datac => \Banco_Regis|registers~665_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1989_combout\);

-- Location: LCCOMB_X74_Y63_N20
\Banco_Regis|registers~1990\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1990_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1989_combout\ & (\Banco_Regis|registers~1049_q\)) # (!\Banco_Regis|registers~1989_combout\ & 
-- ((\Banco_Regis|registers~793_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1989_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1049_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~793_q\,
	datad => \Banco_Regis|registers~1989_combout\,
	combout => \Banco_Regis|registers~1990_combout\);

-- Location: LCCOMB_X77_Y63_N14
\Banco_Regis|registers~1986\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1986_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~697_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~569_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~697_q\,
	datac => \Banco_Regis|registers~569_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1986_combout\);

-- Location: LCCOMB_X76_Y63_N14
\Banco_Regis|registers~1987\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1987_combout\ = (\Banco_Regis|registers~1986_combout\ & (((\Banco_Regis|registers~953_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Banco_Regis|registers~1986_combout\ & 
-- (\Banco_Regis|registers~825_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~825_q\,
	datab => \Banco_Regis|registers~1986_combout\,
	datac => \Banco_Regis|registers~953_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1987_combout\);

-- Location: LCCOMB_X79_Y61_N2
\Banco_Regis|registers~1984\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1984_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~761_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~633_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~761_q\,
	datac => \Banco_Regis|registers~633_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1984_combout\);

-- Location: LCCOMB_X80_Y61_N10
\Banco_Regis|registers~1985\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1985_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1984_combout\ & ((\Banco_Regis|registers~1017_q\))) # (!\Banco_Regis|registers~1984_combout\ & 
-- (\Banco_Regis|registers~889_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1984_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~889_q\,
	datac => \Banco_Regis|registers~1017_q\,
	datad => \Banco_Regis|registers~1984_combout\,
	combout => \Banco_Regis|registers~1985_combout\);

-- Location: LCCOMB_X82_Y64_N4
\Banco_Regis|registers~1988\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1988_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\) # ((\Banco_Regis|registers~1985_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~1987_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~1987_combout\,
	datad => \Banco_Regis|registers~1985_combout\,
	combout => \Banco_Regis|registers~1988_combout\);

-- Location: LCCOMB_X85_Y67_N26
\Banco_Regis|registers~1982\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1982_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~857_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~601_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~857_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~601_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1982_combout\);

-- Location: LCCOMB_X85_Y67_N8
\Banco_Regis|registers~1983\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1983_combout\ = (\Banco_Regis|registers~1982_combout\ & (((\Banco_Regis|registers~985_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))) # (!\Banco_Regis|registers~1982_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~729_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1982_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~729_q\,
	datad => \Banco_Regis|registers~985_q\,
	combout => \Banco_Regis|registers~1983_combout\);

-- Location: LCCOMB_X82_Y64_N6
\Banco_Regis|registers~1991\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1991_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1988_combout\ & (\Banco_Regis|registers~1990_combout\)) # (!\Banco_Regis|registers~1988_combout\ & 
-- ((\Banco_Regis|registers~1983_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1988_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~1990_combout\,
	datac => \Banco_Regis|registers~1988_combout\,
	datad => \Banco_Regis|registers~1983_combout\,
	combout => \Banco_Regis|registers~1991_combout\);

-- Location: LCCOMB_X83_Y65_N2
\Banco_Regis|registers~1992\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1992_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~217_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~185_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~217_q\,
	datac => \Banco_Regis|registers~185_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1992_combout\);

-- Location: LCCOMB_X84_Y65_N16
\Banco_Regis|registers~1993\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1993_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1992_combout\ & (\Banco_Regis|registers~281_q\)) # (!\Banco_Regis|registers~1992_combout\ & 
-- ((\Banco_Regis|registers~249_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1992_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~281_q\,
	datac => \Banco_Regis|registers~249_q\,
	datad => \Banco_Regis|registers~1992_combout\,
	combout => \Banco_Regis|registers~1993_combout\);

-- Location: LCCOMB_X80_Y68_N24
\Banco_Regis|registers~1999\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1999_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~473_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~441_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~473_q\,
	datac => \Banco_Regis|registers~441_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1999_combout\);

-- Location: LCCOMB_X80_Y68_N30
\Banco_Regis|registers~2000\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2000_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1999_combout\ & (\Banco_Regis|registers~537_q\)) # (!\Banco_Regis|registers~1999_combout\ & 
-- ((\Banco_Regis|registers~505_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1999_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~537_q\,
	datac => \Banco_Regis|registers~505_q\,
	datad => \Banco_Regis|registers~1999_combout\,
	combout => \Banco_Regis|registers~2000_combout\);

-- Location: LCCOMB_X87_Y65_N14
\Banco_Regis|registers~1996\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1996_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~121_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~57_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~121_q\,
	datac => \Banco_Regis|registers~57_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1996_combout\);

-- Location: LCCOMB_X82_Y64_N28
\Banco_Regis|registers~1997\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1997_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1996_combout\ & ((\Banco_Regis|registers~153_q\))) # (!\Banco_Regis|registers~1996_combout\ & 
-- (\Banco_Regis|registers~89_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1996_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~89_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~153_q\,
	datad => \Banco_Regis|registers~1996_combout\,
	combout => \Banco_Regis|registers~1997_combout\);

-- Location: LCCOMB_X84_Y62_N4
\Banco_Regis|registers~1994\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1994_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~377_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~313_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~377_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~313_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1994_combout\);

-- Location: LCCOMB_X85_Y62_N30
\Banco_Regis|registers~1995\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1995_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1994_combout\ & (\Banco_Regis|registers~409_q\)) # (!\Banco_Regis|registers~1994_combout\ & 
-- ((\Banco_Regis|registers~345_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~1994_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~1994_combout\,
	datac => \Banco_Regis|registers~409_q\,
	datad => \Banco_Regis|registers~345_q\,
	combout => \Banco_Regis|registers~1995_combout\);

-- Location: LCCOMB_X82_Y64_N20
\Banco_Regis|registers~1998\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1998_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1995_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~1997_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~1997_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Banco_Regis|registers~1995_combout\,
	combout => \Banco_Regis|registers~1998_combout\);

-- Location: LCCOMB_X82_Y64_N30
\Banco_Regis|registers~2001\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2001_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1998_combout\ & ((\Banco_Regis|registers~2000_combout\))) # (!\Banco_Regis|registers~1998_combout\ & 
-- (\Banco_Regis|registers~1993_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1998_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1993_combout\,
	datab => \Banco_Regis|registers~2000_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datad => \Banco_Regis|registers~1998_combout\,
	combout => \Banco_Regis|registers~2001_combout\);

-- Location: LCCOMB_X83_Y64_N0
\Banco_Regis|DadoLidoReg1[19]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[19]~14_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~1991_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~2001_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datab => \Banco_Regis|Equal0~0_combout\,
	datac => \Banco_Regis|registers~1991_combout\,
	datad => \Banco_Regis|registers~2001_combout\,
	combout => \Banco_Regis|DadoLidoReg1[19]~14_combout\);

-- Location: FF_X83_Y64_N1
\Registrador_pipeline2|DOUT[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(93));

-- Location: LCCOMB_X88_Y70_N0
\ALU|opmux|X[19]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[19]~37_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(93) & ((\UC_ULA|ULActrl~2_combout\) # (\ALU|Bnot|Add0~39_combout\))) # (!\Registrador_pipeline2|DOUT\(93) & (\UC_ULA|ULActrl~2_combout\ & 
-- \ALU|Bnot|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(93),
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \UC_ULA|ULActrl[1]~6_combout\,
	datad => \ALU|Bnot|Add0~39_combout\,
	combout => \ALU|opmux|X[19]~37_combout\);

-- Location: LCCOMB_X88_Y70_N24
\ALU|opmux|X[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[19]~38_combout\ = (\ALU|opmux|X[19]~37_combout\) # ((!\UC_ULA|ULActrl~2_combout\ & (\UC_ULA|ULActrl[1]~6_combout\ & \ALU|somaSub[19]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \ALU|opmux|X[19]~37_combout\,
	datac => \UC_ULA|ULActrl[1]~6_combout\,
	datad => \ALU|somaSub[19]~38_combout\,
	combout => \ALU|opmux|X[19]~38_combout\);

-- Location: FF_X88_Y70_N25
\Registrador_pipeline3|DOUT[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[19]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(56));

-- Location: FF_X83_Y70_N21
\Registrador_pipeline4|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(56),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(19));

-- Location: LCCOMB_X74_Y68_N26
\Mem_dados|Memoria_rtl_0_bypass[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[39]~feeder_combout\ = \Registrador_pipeline3|DOUT\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(19),
	combout => \Mem_dados|Memoria_rtl_0_bypass[39]~feeder_combout\);

-- Location: FF_X74_Y68_N27
\Mem_dados|Memoria_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(39));

-- Location: LCCOMB_X74_Y68_N0
\Mem_dados|Memoria_rtl_0_bypass[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[40]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[40]~feeder_combout\);

-- Location: FF_X74_Y68_N1
\Mem_dados|Memoria_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(40));

-- Location: LCCOMB_X74_Y68_N18
\Mem_dados|Memoria~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~61_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(40) & ((\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0_bypass\(39))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a14\))))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(40) & (\Mem_dados|Memoria_rtl_0_bypass\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(39),
	datab => \Mem_dados|Memoria_rtl_0_bypass\(40),
	datac => \Mem_dados|Memoria~41_combout\,
	datad => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a14\,
	combout => \Mem_dados|Memoria~61_combout\);

-- Location: FF_X74_Y68_N19
\Registrador_pipeline4|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~61_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(51));

-- Location: LCCOMB_X75_Y68_N20
\muxDepoisULA|X[14]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[14]~19_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(51)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(19),
	datab => \Registrador_pipeline4|DOUT\(69),
	datad => \Registrador_pipeline4|DOUT\(51),
	combout => \muxDepoisULA|X[14]~19_combout\);

-- Location: LCCOMB_X81_Y63_N18
\Banco_Regis|registers~148feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~148feeder_combout\ = \muxDepoisULA|X[14]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[14]~19_combout\,
	combout => \Banco_Regis|registers~148feeder_combout\);

-- Location: FF_X81_Y63_N19
\Banco_Regis|registers~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~148feeder_combout\,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~148_q\);

-- Location: LCCOMB_X79_Y65_N22
\Banco_Regis|registers~2096\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2096_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~84_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~52_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~84_q\,
	datac => \Banco_Regis|registers~52_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2096_combout\);

-- Location: LCCOMB_X80_Y65_N8
\Banco_Regis|registers~2097\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2097_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2096_combout\ & (\Banco_Regis|registers~148_q\)) # (!\Banco_Regis|registers~2096_combout\ & 
-- ((\Banco_Regis|registers~116_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~148_q\,
	datac => \Banco_Regis|registers~116_q\,
	datad => \Banco_Regis|registers~2096_combout\,
	combout => \Banco_Regis|registers~2097_combout\);

-- Location: LCCOMB_X80_Y65_N6
\Banco_Regis|registers~2094\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2094_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~244_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~180_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~244_q\,
	datac => \Banco_Regis|registers~180_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2094_combout\);

-- Location: LCCOMB_X80_Y65_N16
\Banco_Regis|registers~2095\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2095_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2094_combout\ & ((\Banco_Regis|registers~276_q\))) # (!\Banco_Regis|registers~2094_combout\ & 
-- (\Banco_Regis|registers~212_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~212_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~276_q\,
	datad => \Banco_Regis|registers~2094_combout\,
	combout => \Banco_Regis|registers~2095_combout\);

-- Location: LCCOMB_X80_Y65_N2
\Banco_Regis|registers~2098\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2098_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\) # ((\Banco_Regis|registers~2095_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~2097_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~2097_combout\,
	datad => \Banco_Regis|registers~2095_combout\,
	combout => \Banco_Regis|registers~2098_combout\);

-- Location: LCCOMB_X84_Y62_N16
\Banco_Regis|registers~2092\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2092_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~340_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~308_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~340_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~308_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2092_combout\);

-- Location: LCCOMB_X84_Y62_N26
\Banco_Regis|registers~2093\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2093_combout\ = (\Banco_Regis|registers~2092_combout\ & ((\Banco_Regis|registers~404_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Banco_Regis|registers~2092_combout\ & 
-- (((\Banco_Regis|registers~372_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~404_q\,
	datab => \Banco_Regis|registers~2092_combout\,
	datac => \Banco_Regis|registers~372_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2093_combout\);

-- Location: LCCOMB_X77_Y68_N6
\Banco_Regis|registers~2099\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2099_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~500_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~436_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~500_q\,
	datac => \Banco_Regis|registers~436_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2099_combout\);

-- Location: LCCOMB_X76_Y68_N22
\Banco_Regis|registers~2100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2100_combout\ = (\Banco_Regis|registers~2099_combout\ & ((\Banco_Regis|registers~532_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Banco_Regis|registers~2099_combout\ & 
-- (((\Banco_Regis|registers~468_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2099_combout\,
	datab => \Banco_Regis|registers~532_q\,
	datac => \Banco_Regis|registers~468_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2100_combout\);

-- Location: LCCOMB_X84_Y62_N14
\Banco_Regis|registers~2101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2101_combout\ = (\Banco_Regis|registers~2098_combout\ & (((\Banco_Regis|registers~2100_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))) # (!\Banco_Regis|registers~2098_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~2093_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2098_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~2093_combout\,
	datad => \Banco_Regis|registers~2100_combout\,
	combout => \Banco_Regis|registers~2101_combout\);

-- Location: LCCOMB_X74_Y67_N2
\Banco_Regis|registers~2089\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2089_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~788_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~660_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~788_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~660_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2089_combout\);

-- Location: LCCOMB_X75_Y67_N0
\Banco_Regis|registers~2090\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2090_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2089_combout\ & (\Banco_Regis|registers~1044_q\)) # (!\Banco_Regis|registers~2089_combout\ & 
-- ((\Banco_Regis|registers~916_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1044_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~916_q\,
	datad => \Banco_Regis|registers~2089_combout\,
	combout => \Banco_Regis|registers~2090_combout\);

-- Location: LCCOMB_X84_Y61_N14
\Banco_Regis|registers~2082\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2082_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~884_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~628_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~884_q\,
	datac => \Banco_Regis|registers~628_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2082_combout\);

-- Location: LCCOMB_X84_Y61_N8
\Banco_Regis|registers~2083\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2083_combout\ = (\Banco_Regis|registers~2082_combout\ & ((\Banco_Regis|registers~1012_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~2082_combout\ & 
-- (((\Banco_Regis|registers~756_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1012_q\,
	datab => \Banco_Regis|registers~2082_combout\,
	datac => \Banco_Regis|registers~756_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2083_combout\);

-- Location: LCCOMB_X75_Y65_N24
\Banco_Regis|registers~2086\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2086_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~820_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~564_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~820_q\,
	datac => \Banco_Regis|registers~564_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2086_combout\);

-- Location: LCCOMB_X76_Y66_N10
\Banco_Regis|registers~2087\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2087_combout\ = (\Banco_Regis|registers~2086_combout\ & (((\Banco_Regis|registers~948_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~2086_combout\ & 
-- (\Banco_Regis|registers~692_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2086_combout\,
	datab => \Banco_Regis|registers~692_q\,
	datac => \Banco_Regis|registers~948_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2087_combout\);

-- Location: LCCOMB_X86_Y66_N10
\Banco_Regis|registers~2084\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2084_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~724_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~596_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~724_q\,
	datac => \Banco_Regis|registers~596_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2084_combout\);

-- Location: LCCOMB_X85_Y66_N2
\Banco_Regis|registers~2085\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2085_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2084_combout\ & ((\Banco_Regis|registers~980_q\))) # (!\Banco_Regis|registers~2084_combout\ & 
-- (\Banco_Regis|registers~852_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~852_q\,
	datac => \Banco_Regis|registers~980_q\,
	datad => \Banco_Regis|registers~2084_combout\,
	combout => \Banco_Regis|registers~2085_combout\);

-- Location: LCCOMB_X84_Y63_N6
\Banco_Regis|registers~2088\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2088_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\) # ((\Banco_Regis|registers~2085_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~2087_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2087_combout\,
	datad => \Banco_Regis|registers~2085_combout\,
	combout => \Banco_Regis|registers~2088_combout\);

-- Location: LCCOMB_X84_Y63_N0
\Banco_Regis|registers~2091\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2091_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2088_combout\ & (\Banco_Regis|registers~2090_combout\)) # (!\Banco_Regis|registers~2088_combout\ & 
-- ((\Banco_Regis|registers~2083_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2090_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2083_combout\,
	datad => \Banco_Regis|registers~2088_combout\,
	combout => \Banco_Regis|registers~2091_combout\);

-- Location: LCCOMB_X84_Y64_N18
\Banco_Regis|DadoLidoReg1[14]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[14]~19_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~2091_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & (\Banco_Regis|registers~2101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal0~0_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datac => \Banco_Regis|registers~2101_combout\,
	datad => \Banco_Regis|registers~2091_combout\,
	combout => \Banco_Regis|DadoLidoReg1[14]~19_combout\);

-- Location: FF_X84_Y64_N19
\Registrador_pipeline2|DOUT[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(88));

-- Location: LCCOMB_X88_Y71_N22
\ALU|opmux|X[14]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[14]~31_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(88) & ((\UC_ULA|ULActrl~2_combout\) # (\ALU|Bnot|Add0~29_combout\))) # (!\Registrador_pipeline2|DOUT\(88) & (\UC_ULA|ULActrl~2_combout\ & 
-- \ALU|Bnot|Add0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(88),
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \UC_ULA|ULActrl~2_combout\,
	datad => \ALU|Bnot|Add0~29_combout\,
	combout => \ALU|opmux|X[14]~31_combout\);

-- Location: LCCOMB_X87_Y71_N12
\ALU|opmux|X[14]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[14]~32_combout\ = (\ALU|opmux|X[14]~31_combout\) # ((!\UC_ULA|ULActrl~2_combout\ & (\UC_ULA|ULActrl[1]~6_combout\ & \ALU|somaSub[14]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \ALU|somaSub[14]~28_combout\,
	datad => \ALU|opmux|X[14]~31_combout\,
	combout => \ALU|opmux|X[14]~32_combout\);

-- Location: FF_X87_Y71_N13
\Registrador_pipeline3|DOUT[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[14]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(51));

-- Location: FF_X88_Y71_N7
\Registrador_pipeline4|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(51),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(14));

-- Location: LCCOMB_X82_Y72_N20
\Mem_dados|Memoria_rtl_0_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[30]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[30]~feeder_combout\);

-- Location: FF_X82_Y72_N21
\Mem_dados|Memoria_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(30));

-- Location: LCCOMB_X81_Y72_N16
\Mem_dados|Memoria_rtl_0_bypass[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[29]~feeder_combout\ = \Registrador_pipeline3|DOUT\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(14),
	combout => \Mem_dados|Memoria_rtl_0_bypass[29]~feeder_combout\);

-- Location: FF_X81_Y72_N17
\Mem_dados|Memoria_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(29));

-- Location: LCCOMB_X82_Y72_N28
\Mem_dados|Memoria~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~66_combout\ = (\Mem_dados|Memoria~41_combout\ & (((\Mem_dados|Memoria_rtl_0_bypass\(29))))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(30) & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a9\))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(30) & (\Mem_dados|Memoria_rtl_0_bypass\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~41_combout\,
	datab => \Mem_dados|Memoria_rtl_0_bypass\(30),
	datac => \Mem_dados|Memoria_rtl_0_bypass\(29),
	datad => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a9\,
	combout => \Mem_dados|Memoria~66_combout\);

-- Location: FF_X82_Y72_N29
\Registrador_pipeline4|DOUT[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~66_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(46));

-- Location: LCCOMB_X82_Y72_N24
\muxDepoisULA|X[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[9]~24_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(46)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(69),
	datac => \Registrador_pipeline4|DOUT\(14),
	datad => \Registrador_pipeline4|DOUT\(46),
	combout => \muxDepoisULA|X[9]~24_combout\);

-- Location: LCCOMB_X76_Y64_N2
\Banco_Regis|registers~1039feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1039feeder_combout\ = \muxDepoisULA|X[9]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[9]~24_combout\,
	combout => \Banco_Regis|registers~1039feeder_combout\);

-- Location: FF_X76_Y64_N3
\Banco_Regis|registers~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~1039feeder_combout\,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1039_q\);

-- Location: LCCOMB_X75_Y64_N18
\Banco_Regis|registers~2189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2189_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~911_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~655_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~911_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~655_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2189_combout\);

-- Location: LCCOMB_X76_Y64_N0
\Banco_Regis|registers~2190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2190_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2189_combout\ & (\Banco_Regis|registers~1039_q\)) # (!\Banco_Regis|registers~2189_combout\ & 
-- ((\Banco_Regis|registers~783_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~1039_q\,
	datac => \Banco_Regis|registers~783_q\,
	datad => \Banco_Regis|registers~2189_combout\,
	combout => \Banco_Regis|registers~2190_combout\);

-- Location: LCCOMB_X77_Y67_N6
\Banco_Regis|registers~2186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2186_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~687_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~559_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~559_q\,
	datad => \Banco_Regis|registers~687_q\,
	combout => \Banco_Regis|registers~2186_combout\);

-- Location: LCCOMB_X77_Y64_N8
\Banco_Regis|registers~2187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2187_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2186_combout\ & ((\Banco_Regis|registers~943_q\))) # (!\Banco_Regis|registers~2186_combout\ & 
-- (\Banco_Regis|registers~815_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~815_q\,
	datac => \Banco_Regis|registers~943_q\,
	datad => \Banco_Regis|registers~2186_combout\,
	combout => \Banco_Regis|registers~2187_combout\);

-- Location: LCCOMB_X79_Y62_N14
\Banco_Regis|registers~2184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2184_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~751_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~623_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~751_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~623_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2184_combout\);

-- Location: LCCOMB_X80_Y62_N10
\Banco_Regis|registers~2185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2185_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2184_combout\ & ((\Banco_Regis|registers~1007_q\))) # (!\Banco_Regis|registers~2184_combout\ & 
-- (\Banco_Regis|registers~879_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~879_q\,
	datac => \Banco_Regis|registers~1007_q\,
	datad => \Banco_Regis|registers~2184_combout\,
	combout => \Banco_Regis|registers~2185_combout\);

-- Location: LCCOMB_X80_Y64_N14
\Banco_Regis|registers~2188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2188_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\) # ((\Banco_Regis|registers~2185_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~2187_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~2187_combout\,
	datad => \Banco_Regis|registers~2185_combout\,
	combout => \Banco_Regis|registers~2188_combout\);

-- Location: LCCOMB_X87_Y66_N30
\Banco_Regis|registers~2182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2182_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~847_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~591_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~847_q\,
	datac => \Banco_Regis|registers~591_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2182_combout\);

-- Location: LCCOMB_X87_Y66_N28
\Banco_Regis|registers~2183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2183_combout\ = (\Banco_Regis|registers~2182_combout\ & ((\Banco_Regis|registers~975_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~2182_combout\ & 
-- (((\Banco_Regis|registers~719_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~975_q\,
	datab => \Banco_Regis|registers~2182_combout\,
	datac => \Banco_Regis|registers~719_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2183_combout\);

-- Location: LCCOMB_X83_Y64_N30
\Banco_Regis|registers~2191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2191_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2188_combout\ & (\Banco_Regis|registers~2190_combout\)) # (!\Banco_Regis|registers~2188_combout\ & 
-- ((\Banco_Regis|registers~2183_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2190_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~2188_combout\,
	datad => \Banco_Regis|registers~2183_combout\,
	combout => \Banco_Regis|registers~2191_combout\);

-- Location: LCCOMB_X79_Y68_N26
\Banco_Regis|registers~2199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2199_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\) # ((\Banco_Regis|registers~463_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~431_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~431_q\,
	datad => \Banco_Regis|registers~463_q\,
	combout => \Banco_Regis|registers~2199_combout\);

-- Location: LCCOMB_X82_Y68_N4
\Banco_Regis|registers~2200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2200_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2199_combout\ & (\Banco_Regis|registers~527_q\)) # (!\Banco_Regis|registers~2199_combout\ & 
-- ((\Banco_Regis|registers~495_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~527_q\,
	datac => \Banco_Regis|registers~495_q\,
	datad => \Banco_Regis|registers~2199_combout\,
	combout => \Banco_Regis|registers~2200_combout\);

-- Location: LCCOMB_X81_Y64_N10
\Banco_Regis|registers~2192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2192_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~207_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~175_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~207_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~175_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2192_combout\);

-- Location: LCCOMB_X82_Y68_N26
\Banco_Regis|registers~2193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2193_combout\ = (\Banco_Regis|registers~2192_combout\ & (((\Banco_Regis|registers~271_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))) # (!\Banco_Regis|registers~2192_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~239_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2192_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~239_q\,
	datad => \Banco_Regis|registers~271_q\,
	combout => \Banco_Regis|registers~2193_combout\);

-- Location: LCCOMB_X84_Y66_N28
\Banco_Regis|registers~2196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2196_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~111_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~47_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~111_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~47_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2196_combout\);

-- Location: LCCOMB_X83_Y66_N26
\Banco_Regis|registers~2197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2197_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2196_combout\ & ((\Banco_Regis|registers~143_q\))) # (!\Banco_Regis|registers~2196_combout\ & 
-- (\Banco_Regis|registers~79_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~79_q\,
	datac => \Banco_Regis|registers~143_q\,
	datad => \Banco_Regis|registers~2196_combout\,
	combout => \Banco_Regis|registers~2197_combout\);

-- Location: LCCOMB_X81_Y62_N24
\Banco_Regis|registers~2194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2194_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~367_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~303_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~367_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~303_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2194_combout\);

-- Location: LCCOMB_X85_Y62_N26
\Banco_Regis|registers~2195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2195_combout\ = (\Banco_Regis|registers~2194_combout\ & (((\Banco_Regis|registers~399_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Banco_Regis|registers~2194_combout\ & 
-- (\Banco_Regis|registers~335_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2194_combout\,
	datab => \Banco_Regis|registers~335_q\,
	datac => \Banco_Regis|registers~399_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2195_combout\);

-- Location: LCCOMB_X83_Y66_N24
\Banco_Regis|registers~2198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2198_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\) # ((\Banco_Regis|registers~2195_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~2197_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~2197_combout\,
	datad => \Banco_Regis|registers~2195_combout\,
	combout => \Banco_Regis|registers~2198_combout\);

-- Location: LCCOMB_X83_Y66_N2
\Banco_Regis|registers~2201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2201_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2198_combout\ & (\Banco_Regis|registers~2200_combout\)) # (!\Banco_Regis|registers~2198_combout\ & 
-- ((\Banco_Regis|registers~2193_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2200_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~2193_combout\,
	datad => \Banco_Regis|registers~2198_combout\,
	combout => \Banco_Regis|registers~2201_combout\);

-- Location: LCCOMB_X83_Y64_N22
\Banco_Regis|DadoLidoReg1[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[9]~24_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~2191_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~2201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datab => \Banco_Regis|Equal0~0_combout\,
	datac => \Banco_Regis|registers~2191_combout\,
	datad => \Banco_Regis|registers~2201_combout\,
	combout => \Banco_Regis|DadoLidoReg1[9]~24_combout\);

-- Location: FF_X83_Y64_N23
\Registrador_pipeline2|DOUT[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(83));

-- Location: LCCOMB_X86_Y71_N2
\ALU|opmux|X[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[9]~17_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\UC_ULA|ULActrl~2_combout\ & ((\Registrador_pipeline2|DOUT\(83)) # (\ALU|Bnot|Add0~19_combout\))) # (!\UC_ULA|ULActrl~2_combout\ & (\Registrador_pipeline2|DOUT\(83) & 
-- \ALU|Bnot|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \Registrador_pipeline2|DOUT\(83),
	datad => \ALU|Bnot|Add0~19_combout\,
	combout => \ALU|opmux|X[9]~17_combout\);

-- Location: LCCOMB_X86_Y71_N16
\ALU|opmux|X[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[9]~18_combout\ = (\ALU|opmux|X[9]~17_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[9]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \ALU|opmux|X[9]~17_combout\,
	datac => \UC_ULA|ULActrl~2_combout\,
	datad => \ALU|somaSub[9]~18_combout\,
	combout => \ALU|opmux|X[9]~18_combout\);

-- Location: FF_X86_Y71_N17
\Registrador_pipeline3|DOUT[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(46));

-- Location: LCCOMB_X79_Y70_N14
\Registrador_pipeline4|DOUT[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[9]~feeder_combout\ = \Registrador_pipeline3|DOUT\(46)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline3|DOUT\(46),
	combout => \Registrador_pipeline4|DOUT[9]~feeder_combout\);

-- Location: FF_X79_Y70_N15
\Registrador_pipeline4|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(9));

-- Location: LCCOMB_X83_Y67_N28
\Mem_dados|Memoria_rtl_0_bypass[19]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[19]~0_combout\ = !\Registrador_pipeline3|DOUT\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(9),
	combout => \Mem_dados|Memoria_rtl_0_bypass[19]~0_combout\);

-- Location: FF_X83_Y67_N29
\Mem_dados|Memoria_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(19));

-- Location: LCCOMB_X79_Y71_N2
\Mem_dados|Memoria_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[20]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X79_Y71_N3
\Mem_dados|Memoria_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(20));

-- Location: LCCOMB_X79_Y71_N12
\Mem_dados|Memoria~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~71_combout\ = (\Mem_dados|Memoria~41_combout\ & (((!\Mem_dados|Memoria_rtl_0_bypass\(19))))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(20) & (\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a4\)) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(20) & ((!\Mem_dados|Memoria_rtl_0_bypass\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~41_combout\,
	datab => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a4\,
	datac => \Mem_dados|Memoria_rtl_0_bypass\(19),
	datad => \Mem_dados|Memoria_rtl_0_bypass\(20),
	combout => \Mem_dados|Memoria~71_combout\);

-- Location: FF_X79_Y71_N13
\Registrador_pipeline4|DOUT[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~71_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(41));

-- Location: LCCOMB_X79_Y70_N20
\muxDepoisULA|X[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[4]~29_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(41)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(69),
	datab => \Registrador_pipeline4|DOUT\(9),
	datac => \Registrador_pipeline4|DOUT\(41),
	combout => \muxDepoisULA|X[4]~29_combout\);

-- Location: LCCOMB_X85_Y64_N22
\Banco_Regis|registers~138feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~138feeder_combout\ = \muxDepoisULA|X[4]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \muxDepoisULA|X[4]~29_combout\,
	combout => \Banco_Regis|registers~138feeder_combout\);

-- Location: FF_X85_Y64_N23
\Banco_Regis|registers~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~138feeder_combout\,
	ena => \Banco_Regis|registers~2385_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~138_q\);

-- Location: LCCOMB_X79_Y64_N28
\Banco_Regis|registers~2296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2296_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~74_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~42_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~74_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~42_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2296_combout\);

-- Location: LCCOMB_X79_Y64_N26
\Banco_Regis|registers~2297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2297_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2296_combout\ & (\Banco_Regis|registers~138_q\)) # (!\Banco_Regis|registers~2296_combout\ & 
-- ((\Banco_Regis|registers~106_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~138_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~106_q\,
	datad => \Banco_Regis|registers~2296_combout\,
	combout => \Banco_Regis|registers~2297_combout\);

-- Location: LCCOMB_X84_Y65_N24
\Banco_Regis|registers~2294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2294_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~234_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~170_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~234_q\,
	datac => \Banco_Regis|registers~170_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2294_combout\);

-- Location: LCCOMB_X85_Y65_N18
\Banco_Regis|registers~2295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2295_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2294_combout\ & ((\Banco_Regis|registers~266_q\))) # (!\Banco_Regis|registers~2294_combout\ & 
-- (\Banco_Regis|registers~202_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~202_q\,
	datac => \Banco_Regis|registers~266_q\,
	datad => \Banco_Regis|registers~2294_combout\,
	combout => \Banco_Regis|registers~2295_combout\);

-- Location: LCCOMB_X77_Y66_N12
\Banco_Regis|registers~2298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2298_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2295_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~2297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~2297_combout\,
	datad => \Banco_Regis|registers~2295_combout\,
	combout => \Banco_Regis|registers~2298_combout\);

-- Location: LCCOMB_X80_Y68_N22
\Banco_Regis|registers~2299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2299_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~490_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~426_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~490_q\,
	datac => \Banco_Regis|registers~426_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2299_combout\);

-- Location: LCCOMB_X81_Y68_N18
\Banco_Regis|registers~2300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2300_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2299_combout\ & (\Banco_Regis|registers~522_q\)) # (!\Banco_Regis|registers~2299_combout\ & 
-- ((\Banco_Regis|registers~458_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~522_q\,
	datac => \Banco_Regis|registers~458_q\,
	datad => \Banco_Regis|registers~2299_combout\,
	combout => \Banco_Regis|registers~2300_combout\);

-- Location: LCCOMB_X82_Y62_N2
\Banco_Regis|registers~2292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2292_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~330_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~298_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~330_q\,
	datac => \Banco_Regis|registers~298_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2292_combout\);

-- Location: LCCOMB_X82_Y62_N24
\Banco_Regis|registers~2293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2293_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2292_combout\ & (!\Banco_Regis|registers~394_q\)) # (!\Banco_Regis|registers~2292_combout\ & 
-- ((\Banco_Regis|registers~362_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~394_q\,
	datac => \Banco_Regis|registers~362_q\,
	datad => \Banco_Regis|registers~2292_combout\,
	combout => \Banco_Regis|registers~2293_combout\);

-- Location: LCCOMB_X77_Y66_N30
\Banco_Regis|registers~2301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2301_combout\ = (\Banco_Regis|registers~2298_combout\ & (((\Banco_Regis|registers~2300_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))) # (!\Banco_Regis|registers~2298_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2298_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~2300_combout\,
	datad => \Banco_Regis|registers~2293_combout\,
	combout => \Banco_Regis|registers~2301_combout\);

-- Location: LCCOMB_X74_Y67_N18
\Banco_Regis|registers~2289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2289_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~778_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~650_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~778_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~650_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2289_combout\);

-- Location: LCCOMB_X75_Y67_N30
\Banco_Regis|registers~2290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2290_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2289_combout\ & (\Banco_Regis|registers~1034_q\)) # (!\Banco_Regis|registers~2289_combout\ & 
-- ((\Banco_Regis|registers~906_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1034_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~906_q\,
	datad => \Banco_Regis|registers~2289_combout\,
	combout => \Banco_Regis|registers~2290_combout\);

-- Location: LCCOMB_X76_Y65_N30
\Banco_Regis|registers~2286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2286_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~810_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~554_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~810_q\,
	datac => \Banco_Regis|registers~554_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2286_combout\);

-- Location: LCCOMB_X76_Y66_N26
\Banco_Regis|registers~2287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2287_combout\ = (\Banco_Regis|registers~2286_combout\ & (((\Banco_Regis|registers~938_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))) # (!\Banco_Regis|registers~2286_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~682_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2286_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~938_q\,
	datad => \Banco_Regis|registers~682_q\,
	combout => \Banco_Regis|registers~2287_combout\);

-- Location: LCCOMB_X84_Y67_N20
\Banco_Regis|registers~2284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2284_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~714_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~586_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~586_q\,
	datab => \Banco_Regis|registers~714_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2284_combout\);

-- Location: LCCOMB_X84_Y67_N22
\Banco_Regis|registers~2285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2285_combout\ = (\Banco_Regis|registers~2284_combout\ & (((\Banco_Regis|registers~970_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Banco_Regis|registers~2284_combout\ & 
-- (\Banco_Regis|registers~842_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~842_q\,
	datab => \Banco_Regis|registers~2284_combout\,
	datac => \Banco_Regis|registers~970_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2285_combout\);

-- Location: LCCOMB_X77_Y66_N8
\Banco_Regis|registers~2288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2288_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2285_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~2287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2287_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datad => \Banco_Regis|registers~2285_combout\,
	combout => \Banco_Regis|registers~2288_combout\);

-- Location: LCCOMB_X84_Y61_N22
\Banco_Regis|registers~2282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2282_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~874_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~618_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~874_q\,
	datac => \Banco_Regis|registers~618_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2282_combout\);

-- Location: LCCOMB_X84_Y61_N20
\Banco_Regis|registers~2283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2283_combout\ = (\Banco_Regis|registers~2282_combout\ & ((\Banco_Regis|registers~1002_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~2282_combout\ & 
-- (((\Banco_Regis|registers~746_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2282_combout\,
	datab => \Banco_Regis|registers~1002_q\,
	datac => \Banco_Regis|registers~746_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2283_combout\);

-- Location: LCCOMB_X77_Y66_N6
\Banco_Regis|registers~2291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2291_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2288_combout\ & (\Banco_Regis|registers~2290_combout\)) # (!\Banco_Regis|registers~2288_combout\ & 
-- ((\Banco_Regis|registers~2283_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2290_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2288_combout\,
	datad => \Banco_Regis|registers~2283_combout\,
	combout => \Banco_Regis|registers~2291_combout\);

-- Location: LCCOMB_X77_Y66_N0
\Banco_Regis|DadoLidoReg1[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[4]~29_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~2291_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & (\Banco_Regis|registers~2301_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datab => \Banco_Regis|Equal0~0_combout\,
	datac => \Banco_Regis|registers~2301_combout\,
	datad => \Banco_Regis|registers~2291_combout\,
	combout => \Banco_Regis|DadoLidoReg1[4]~29_combout\);

-- Location: FF_X77_Y66_N1
\Registrador_pipeline2|DOUT[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(78));

-- Location: LCCOMB_X82_Y71_N4
\ALU|opmux|X[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[4]~11_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\UC_ULA|ULActrl~2_combout\ & ((\Registrador_pipeline2|DOUT\(78)) # (\ALU|Bnot|Add0~9_combout\))) # (!\UC_ULA|ULActrl~2_combout\ & (\Registrador_pipeline2|DOUT\(78) & 
-- \ALU|Bnot|Add0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \Registrador_pipeline2|DOUT\(78),
	datac => \UC_ULA|ULActrl[1]~6_combout\,
	datad => \ALU|Bnot|Add0~9_combout\,
	combout => \ALU|opmux|X[4]~11_combout\);

-- Location: LCCOMB_X82_Y71_N18
\ALU|opmux|X[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[4]~12_combout\ = (\ALU|opmux|X[4]~11_combout\) # ((!\UC_ULA|ULActrl~2_combout\ & (\UC_ULA|ULActrl[1]~6_combout\ & \ALU|somaSub[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \ALU|opmux|X[4]~11_combout\,
	datac => \UC_ULA|ULActrl[1]~6_combout\,
	datad => \ALU|somaSub[4]~8_combout\,
	combout => \ALU|opmux|X[4]~12_combout\);

-- Location: LCCOMB_X82_Y71_N22
\Registrador_pipeline3|DOUT[41]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[41]~feeder_combout\ = \ALU|opmux|X[4]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|opmux|X[4]~12_combout\,
	combout => \Registrador_pipeline3|DOUT[41]~feeder_combout\);

-- Location: FF_X82_Y71_N23
\Registrador_pipeline3|DOUT[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(41));

-- Location: LCCOMB_X79_Y72_N12
\Mem_dados|Memoria~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~67_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(28) & ((\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0_bypass\(27))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a8\))))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(28) & (\Mem_dados|Memoria_rtl_0_bypass\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(27),
	datab => \Mem_dados|Memoria_rtl_0_bypass\(28),
	datac => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a8\,
	datad => \Mem_dados|Memoria~41_combout\,
	combout => \Mem_dados|Memoria~67_combout\);

-- Location: FF_X79_Y72_N13
\Registrador_pipeline4|DOUT[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~67_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(45));

-- Location: LCCOMB_X86_Y70_N30
\ALU|opmux|X[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[13]~25_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(87) & ((\ALU|Bnot|Add0~27_combout\) # (\UC_ULA|ULActrl~2_combout\))) # (!\Registrador_pipeline2|DOUT\(87) & (\ALU|Bnot|Add0~27_combout\ & 
-- \UC_ULA|ULActrl~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \Registrador_pipeline2|DOUT\(87),
	datac => \ALU|Bnot|Add0~27_combout\,
	datad => \UC_ULA|ULActrl~2_combout\,
	combout => \ALU|opmux|X[13]~25_combout\);

-- Location: LCCOMB_X86_Y70_N16
\ALU|opmux|X[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[13]~26_combout\ = (\ALU|opmux|X[13]~25_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|opmux|X[13]~25_combout\,
	datad => \ALU|somaSub[13]~26_combout\,
	combout => \ALU|opmux|X[13]~26_combout\);

-- Location: FF_X86_Y70_N17
\Registrador_pipeline3|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[13]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(50));

-- Location: LCCOMB_X87_Y70_N30
\Registrador_pipeline4|DOUT[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[13]~feeder_combout\ = \Registrador_pipeline3|DOUT\(50)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(50),
	combout => \Registrador_pipeline4|DOUT[13]~feeder_combout\);

-- Location: FF_X87_Y70_N31
\Registrador_pipeline4|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(13));

-- Location: LCCOMB_X80_Y69_N26
\muxDepoisULA|X[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[8]~25_combout\ = (\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(45))) # (!\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(45),
	datab => \Registrador_pipeline4|DOUT\(13),
	datad => \Registrador_pipeline4|DOUT\(69),
	combout => \muxDepoisULA|X[8]~25_combout\);

-- Location: FF_X85_Y66_N15
\Banco_Regis|registers~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[8]~25_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~974_q\);

-- Location: LCCOMB_X86_Y66_N24
\Banco_Regis|registers~1624\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1624_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~718_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~590_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~590_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~718_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1624_combout\);

-- Location: LCCOMB_X85_Y66_N12
\Banco_Regis|registers~1625\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1625_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1624_combout\ & (\Banco_Regis|registers~974_q\)) # (!\Banco_Regis|registers~1624_combout\ & 
-- ((\Banco_Regis|registers~846_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~974_q\,
	datac => \Banco_Regis|registers~846_q\,
	datad => \Banco_Regis|registers~1624_combout\,
	combout => \Banco_Regis|registers~1625_combout\);

-- Location: LCCOMB_X75_Y65_N10
\Banco_Regis|registers~1626\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1626_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~814_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~558_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~558_q\,
	datac => \Banco_Regis|registers~814_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \Banco_Regis|registers~1626_combout\);

-- Location: LCCOMB_X76_Y66_N20
\Banco_Regis|registers~1627\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1627_combout\ = (\Banco_Regis|registers~1626_combout\ & ((\Banco_Regis|registers~942_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Banco_Regis|registers~1626_combout\ & 
-- (((\Banco_Regis|registers~686_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~942_q\,
	datab => \Banco_Regis|registers~1626_combout\,
	datac => \Banco_Regis|registers~686_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1627_combout\);

-- Location: LCCOMB_X81_Y69_N22
\Banco_Regis|registers~1628\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1628_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # ((\Banco_Regis|registers~1625_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1625_combout\,
	datad => \Banco_Regis|registers~1627_combout\,
	combout => \Banco_Regis|registers~1628_combout\);

-- Location: LCCOMB_X85_Y61_N12
\Banco_Regis|registers~1622\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1622_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\) # ((\Banco_Regis|registers~878_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~622_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~878_q\,
	datad => \Banco_Regis|registers~622_q\,
	combout => \Banco_Regis|registers~1622_combout\);

-- Location: LCCOMB_X85_Y61_N18
\Banco_Regis|registers~1623\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1623_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1622_combout\ & ((\Banco_Regis|registers~1006_q\))) # (!\Banco_Regis|registers~1622_combout\ & 
-- (\Banco_Regis|registers~750_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~750_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1006_q\,
	datad => \Banco_Regis|registers~1622_combout\,
	combout => \Banco_Regis|registers~1623_combout\);

-- Location: LCCOMB_X74_Y67_N4
\Banco_Regis|registers~1629\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1629_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~782_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~654_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~654_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~782_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1629_combout\);

-- Location: LCCOMB_X73_Y67_N16
\Banco_Regis|registers~1630\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1630_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1629_combout\ & ((\Banco_Regis|registers~1038_q\))) # (!\Banco_Regis|registers~1629_combout\ & 
-- (\Banco_Regis|registers~910_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~910_q\,
	datac => \Banco_Regis|registers~1038_q\,
	datad => \Banco_Regis|registers~1629_combout\,
	combout => \Banco_Regis|registers~1630_combout\);

-- Location: LCCOMB_X81_Y69_N4
\Banco_Regis|registers~1631\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1631_combout\ = (\Banco_Regis|registers~1628_combout\ & (((\Banco_Regis|registers~1630_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))) # (!\Banco_Regis|registers~1628_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1623_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1628_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1623_combout\,
	datad => \Banco_Regis|registers~1630_combout\,
	combout => \Banco_Regis|registers~1631_combout\);

-- Location: LCCOMB_X82_Y61_N24
\Banco_Regis|registers~1636\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1636_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~78_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~46_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~46_q\,
	datac => \Banco_Regis|registers~78_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1636_combout\);

-- Location: LCCOMB_X82_Y61_N8
\Banco_Regis|registers~1637\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1637_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1636_combout\ & ((\Banco_Regis|registers~142_q\))) # (!\Banco_Regis|registers~1636_combout\ & 
-- (\Banco_Regis|registers~110_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~110_q\,
	datab => \Banco_Regis|registers~142_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datad => \Banco_Regis|registers~1636_combout\,
	combout => \Banco_Regis|registers~1637_combout\);

-- Location: LCCOMB_X81_Y65_N18
\Banco_Regis|registers~1634\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1634_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~238_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~174_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~174_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~238_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1634_combout\);

-- Location: LCCOMB_X80_Y65_N28
\Banco_Regis|registers~1635\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1635_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1634_combout\ & (\Banco_Regis|registers~270_q\)) # (!\Banco_Regis|registers~1634_combout\ & 
-- ((\Banco_Regis|registers~206_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~270_q\,
	datac => \Banco_Regis|registers~206_q\,
	datad => \Banco_Regis|registers~1634_combout\,
	combout => \Banco_Regis|registers~1635_combout\);

-- Location: LCCOMB_X81_Y69_N18
\Banco_Regis|registers~1638\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1638_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1635_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~1637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~1637_combout\,
	datad => \Banco_Regis|registers~1635_combout\,
	combout => \Banco_Regis|registers~1638_combout\);

-- Location: LCCOMB_X83_Y62_N28
\Banco_Regis|registers~1632\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1632_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~334_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~302_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~302_q\,
	datac => \Banco_Regis|registers~334_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1632_combout\);

-- Location: LCCOMB_X83_Y62_N22
\Banco_Regis|registers~1633\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1633_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1632_combout\ & ((\Banco_Regis|registers~398_q\))) # (!\Banco_Regis|registers~1632_combout\ & 
-- (\Banco_Regis|registers~366_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~366_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~398_q\,
	datad => \Banco_Regis|registers~1632_combout\,
	combout => \Banco_Regis|registers~1633_combout\);

-- Location: LCCOMB_X79_Y68_N8
\Banco_Regis|registers~1639\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1639_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~494_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~430_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~430_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~494_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1639_combout\);

-- Location: LCCOMB_X80_Y69_N2
\Banco_Regis|registers~1640\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1640_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1639_combout\ & ((\Banco_Regis|registers~526_q\))) # (!\Banco_Regis|registers~1639_combout\ & 
-- (\Banco_Regis|registers~462_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~462_q\,
	datac => \Banco_Regis|registers~526_q\,
	datad => \Banco_Regis|registers~1639_combout\,
	combout => \Banco_Regis|registers~1640_combout\);

-- Location: LCCOMB_X81_Y69_N12
\Banco_Regis|registers~1641\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1641_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1638_combout\ & ((\Banco_Regis|registers~1640_combout\))) # (!\Banco_Regis|registers~1638_combout\ & 
-- (\Banco_Regis|registers~1633_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~1638_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1638_combout\,
	datac => \Banco_Regis|registers~1633_combout\,
	datad => \Banco_Regis|registers~1640_combout\,
	combout => \Banco_Regis|registers~1641_combout\);

-- Location: LCCOMB_X81_Y69_N20
\Banco_Regis|DadoLidoReg2[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[8]~25_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1631_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & ((\Banco_Regis|registers~1641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1631_combout\,
	datad => \Banco_Regis|registers~1641_combout\,
	combout => \Banco_Regis|DadoLidoReg2[8]~25_combout\);

-- Location: FF_X81_Y69_N21
\Registrador_pipeline2|DOUT[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(50));

-- Location: LCCOMB_X81_Y69_N2
\muxAntesULA|X[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[8]~24_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(18))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(18),
	datab => \Registrador_pipeline2|DOUT\(50),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[8]~24_combout\);

-- Location: LCCOMB_X86_Y71_N12
\ALU|opmux|X[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[8]~19_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\UC_ULA|ULActrl~2_combout\ & ((\Registrador_pipeline2|DOUT\(82)) # (\ALU|Bnot|Add0~17_combout\))) # (!\UC_ULA|ULActrl~2_combout\ & (\Registrador_pipeline2|DOUT\(82) & 
-- \ALU|Bnot|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \Registrador_pipeline2|DOUT\(82),
	datad => \ALU|Bnot|Add0~17_combout\,
	combout => \ALU|opmux|X[8]~19_combout\);

-- Location: LCCOMB_X86_Y71_N18
\ALU|opmux|X[8]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[8]~20_combout\ = (\ALU|opmux|X[8]~19_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|somaSub[8]~16_combout\,
	datad => \ALU|opmux|X[8]~19_combout\,
	combout => \ALU|opmux|X[8]~20_combout\);

-- Location: FF_X86_Y71_N19
\Registrador_pipeline3|DOUT[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[8]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(45));

-- Location: LCCOMB_X82_Y72_N26
\Registrador_pipeline4|DOUT[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[8]~feeder_combout\ = \Registrador_pipeline3|DOUT\(45)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(45),
	combout => \Registrador_pipeline4|DOUT[8]~feeder_combout\);

-- Location: FF_X82_Y72_N27
\Registrador_pipeline4|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(8));

-- Location: LCCOMB_X82_Y72_N0
\Mem_dados|Memoria_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[18]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X82_Y72_N1
\Mem_dados|Memoria_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(18));

-- Location: FF_X81_Y71_N5
\Mem_dados|Memoria_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(17));

-- Location: LCCOMB_X82_Y72_N16
\Mem_dados|Memoria~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~72_combout\ = (\Mem_dados|Memoria~41_combout\ & (((\Mem_dados|Memoria_rtl_0_bypass\(17))))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(18) & (\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a3\)) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(18) & ((\Mem_dados|Memoria_rtl_0_bypass\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~41_combout\,
	datab => \Mem_dados|Memoria_rtl_0_bypass\(18),
	datac => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a3\,
	datad => \Mem_dados|Memoria_rtl_0_bypass\(17),
	combout => \Mem_dados|Memoria~72_combout\);

-- Location: FF_X82_Y72_N17
\Registrador_pipeline4|DOUT[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~72_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(40));

-- Location: LCCOMB_X82_Y72_N4
\muxDepoisULA|X[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[3]~30_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(40)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(69),
	datac => \Registrador_pipeline4|DOUT\(8),
	datad => \Registrador_pipeline4|DOUT\(40),
	combout => \muxDepoisULA|X[3]~30_combout\);

-- Location: FF_X75_Y66_N7
\Banco_Regis|registers~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[3]~30_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2373_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~1033_q\);

-- Location: LCCOMB_X75_Y64_N6
\Banco_Regis|registers~2309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2309_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~905_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~649_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~905_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~649_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2309_combout\);

-- Location: LCCOMB_X79_Y63_N20
\Banco_Regis|registers~2310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2310_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2309_combout\ & (\Banco_Regis|registers~1033_q\)) # (!\Banco_Regis|registers~2309_combout\ & 
-- ((\Banco_Regis|registers~777_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~1033_q\,
	datac => \Banco_Regis|registers~777_q\,
	datad => \Banco_Regis|registers~2309_combout\,
	combout => \Banco_Regis|registers~2310_combout\);

-- Location: LCCOMB_X87_Y66_N6
\Banco_Regis|registers~2302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2302_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~841_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~585_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~841_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~585_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2302_combout\);

-- Location: LCCOMB_X87_Y66_N4
\Banco_Regis|registers~2303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2303_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2302_combout\ & (\Banco_Regis|registers~969_q\)) # (!\Banco_Regis|registers~2302_combout\ & 
-- ((\Banco_Regis|registers~713_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~969_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~713_q\,
	datad => \Banco_Regis|registers~2302_combout\,
	combout => \Banco_Regis|registers~2303_combout\);

-- Location: LCCOMB_X77_Y67_N26
\Banco_Regis|registers~2306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2306_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~681_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~553_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~681_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~553_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2306_combout\);

-- Location: LCCOMB_X76_Y67_N2
\Banco_Regis|registers~2307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2307_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2306_combout\ & ((\Banco_Regis|registers~937_q\))) # (!\Banco_Regis|registers~2306_combout\ & 
-- (\Banco_Regis|registers~809_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~809_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~937_q\,
	datad => \Banco_Regis|registers~2306_combout\,
	combout => \Banco_Regis|registers~2307_combout\);

-- Location: LCCOMB_X79_Y62_N18
\Banco_Regis|registers~2304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2304_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~745_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~617_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~745_q\,
	datac => \Banco_Regis|registers~617_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2304_combout\);

-- Location: LCCOMB_X80_Y62_N2
\Banco_Regis|registers~2305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2305_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2304_combout\ & ((\Banco_Regis|registers~1001_q\))) # (!\Banco_Regis|registers~2304_combout\ & 
-- (\Banco_Regis|registers~873_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~873_q\,
	datac => \Banco_Regis|registers~1001_q\,
	datad => \Banco_Regis|registers~2304_combout\,
	combout => \Banco_Regis|registers~2305_combout\);

-- Location: LCCOMB_X80_Y63_N12
\Banco_Regis|registers~2308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2308_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2305_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~2307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2307_combout\,
	datad => \Banco_Regis|registers~2305_combout\,
	combout => \Banco_Regis|registers~2308_combout\);

-- Location: LCCOMB_X80_Y63_N14
\Banco_Regis|registers~2311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2311_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2308_combout\ & (\Banco_Regis|registers~2310_combout\)) # (!\Banco_Regis|registers~2308_combout\ & 
-- ((\Banco_Regis|registers~2303_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~2310_combout\,
	datac => \Banco_Regis|registers~2303_combout\,
	datad => \Banco_Regis|registers~2308_combout\,
	combout => \Banco_Regis|registers~2311_combout\);

-- Location: LCCOMB_X83_Y65_N20
\Banco_Regis|registers~2312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2312_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~201_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~169_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~201_q\,
	datac => \Banco_Regis|registers~169_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2312_combout\);

-- Location: LCCOMB_X84_Y65_N26
\Banco_Regis|registers~2313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2313_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2312_combout\ & (\Banco_Regis|registers~265_q\)) # (!\Banco_Regis|registers~2312_combout\ & 
-- ((\Banco_Regis|registers~233_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~265_q\,
	datac => \Banco_Regis|registers~233_q\,
	datad => \Banco_Regis|registers~2312_combout\,
	combout => \Banco_Regis|registers~2313_combout\);

-- Location: LCCOMB_X81_Y68_N14
\Banco_Regis|registers~2319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2319_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~457_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~425_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~457_q\,
	datac => \Banco_Regis|registers~425_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2319_combout\);

-- Location: LCCOMB_X82_Y68_N10
\Banco_Regis|registers~2320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2320_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2319_combout\ & (\Banco_Regis|registers~521_q\)) # (!\Banco_Regis|registers~2319_combout\ & 
-- ((\Banco_Regis|registers~489_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~521_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~489_q\,
	datad => \Banco_Regis|registers~2319_combout\,
	combout => \Banco_Regis|registers~2320_combout\);

-- Location: LCCOMB_X84_Y66_N4
\Banco_Regis|registers~2316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2316_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~105_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~41_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~105_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~41_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2316_combout\);

-- Location: LCCOMB_X85_Y68_N22
\Banco_Regis|registers~2317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2317_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2316_combout\ & (\Banco_Regis|registers~137_q\)) # (!\Banco_Regis|registers~2316_combout\ & 
-- ((\Banco_Regis|registers~73_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~137_q\,
	datab => \Banco_Regis|registers~73_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datad => \Banco_Regis|registers~2316_combout\,
	combout => \Banco_Regis|registers~2317_combout\);

-- Location: LCCOMB_X81_Y62_N8
\Banco_Regis|registers~2314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2314_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~361_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~297_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~361_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~297_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2314_combout\);

-- Location: LCCOMB_X85_Y62_N2
\Banco_Regis|registers~2315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2315_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2314_combout\ & ((\Banco_Regis|registers~393_q\))) # (!\Banco_Regis|registers~2314_combout\ & 
-- (\Banco_Regis|registers~329_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~329_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~393_q\,
	datad => \Banco_Regis|registers~2314_combout\,
	combout => \Banco_Regis|registers~2315_combout\);

-- Location: LCCOMB_X85_Y68_N0
\Banco_Regis|registers~2318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2318_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\) # ((\Banco_Regis|registers~2315_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~2317_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~2317_combout\,
	datad => \Banco_Regis|registers~2315_combout\,
	combout => \Banco_Regis|registers~2318_combout\);

-- Location: LCCOMB_X85_Y68_N26
\Banco_Regis|registers~2321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2321_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2318_combout\ & ((\Banco_Regis|registers~2320_combout\))) # (!\Banco_Regis|registers~2318_combout\ & 
-- (\Banco_Regis|registers~2313_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2313_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~2320_combout\,
	datad => \Banco_Regis|registers~2318_combout\,
	combout => \Banco_Regis|registers~2321_combout\);

-- Location: LCCOMB_X84_Y64_N2
\Banco_Regis|DadoLidoReg1[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[3]~30_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (\Banco_Regis|registers~2311_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (((!\Banco_Regis|Equal0~0_combout\ & \Banco_Regis|registers~2321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2311_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datac => \Banco_Regis|Equal0~0_combout\,
	datad => \Banco_Regis|registers~2321_combout\,
	combout => \Banco_Regis|DadoLidoReg1[3]~30_combout\);

-- Location: FF_X84_Y64_N3
\Registrador_pipeline2|DOUT[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[3]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(77));

-- Location: LCCOMB_X83_Y71_N0
\ALU|opmux|X[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[3]~5_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(77) & ((\UC_ULA|ULActrl~2_combout\) # (\ALU|Bnot|Add0~7_combout\))) # (!\Registrador_pipeline2|DOUT\(77) & (\UC_ULA|ULActrl~2_combout\ & 
-- \ALU|Bnot|Add0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \Registrador_pipeline2|DOUT\(77),
	datac => \UC_ULA|ULActrl~2_combout\,
	datad => \ALU|Bnot|Add0~7_combout\,
	combout => \ALU|opmux|X[3]~5_combout\);

-- Location: LCCOMB_X87_Y71_N16
\ALU|opmux|X[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[3]~6_combout\ = (\ALU|opmux|X[3]~5_combout\) # ((!\UC_ULA|ULActrl~2_combout\ & (\UC_ULA|ULActrl[1]~6_combout\ & \ALU|somaSub[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \ALU|opmux|X[3]~5_combout\,
	datad => \ALU|somaSub[3]~6_combout\,
	combout => \ALU|opmux|X[3]~6_combout\);

-- Location: LCCOMB_X81_Y71_N28
\Registrador_pipeline3|DOUT[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[40]~feeder_combout\ = \ALU|opmux|X[3]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|opmux|X[3]~6_combout\,
	combout => \Registrador_pipeline3|DOUT[40]~feeder_combout\);

-- Location: FF_X81_Y71_N29
\Registrador_pipeline3|DOUT[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(40));

-- Location: LCCOMB_X79_Y72_N6
\Mem_dados|Memoria_rtl_0_bypass[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[36]~feeder_combout\);

-- Location: FF_X79_Y72_N7
\Mem_dados|Memoria_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(36));

-- Location: FF_X80_Y72_N25
\Mem_dados|Memoria_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(35));

-- Location: LCCOMB_X79_Y72_N8
\Mem_dados|Memoria~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~63_combout\ = (\Mem_dados|Memoria~41_combout\ & (((\Mem_dados|Memoria_rtl_0_bypass\(35))))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(36) & (\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a12\)) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(36) & ((\Mem_dados|Memoria_rtl_0_bypass\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a12\,
	datab => \Mem_dados|Memoria~41_combout\,
	datac => \Mem_dados|Memoria_rtl_0_bypass\(36),
	datad => \Mem_dados|Memoria_rtl_0_bypass\(35),
	combout => \Mem_dados|Memoria~63_combout\);

-- Location: FF_X79_Y72_N9
\Registrador_pipeline4|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~63_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(49));

-- Location: LCCOMB_X88_Y70_N30
\ALU|opmux|X[17]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[17]~33_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(91) & ((\ALU|Bnot|Add0~35_combout\) # (\UC_ULA|ULActrl~2_combout\))) # (!\Registrador_pipeline2|DOUT\(91) & (\ALU|Bnot|Add0~35_combout\ & 
-- \UC_ULA|ULActrl~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \Registrador_pipeline2|DOUT\(91),
	datac => \ALU|Bnot|Add0~35_combout\,
	datad => \UC_ULA|ULActrl~2_combout\,
	combout => \ALU|opmux|X[17]~33_combout\);

-- Location: LCCOMB_X88_Y70_N28
\ALU|opmux|X[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[17]~34_combout\ = (\ALU|opmux|X[17]~33_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[17]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|somaSub[17]~34_combout\,
	datad => \ALU|opmux|X[17]~33_combout\,
	combout => \ALU|opmux|X[17]~34_combout\);

-- Location: FF_X88_Y70_N29
\Registrador_pipeline3|DOUT[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[17]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(54));

-- Location: FF_X88_Y70_N11
\Registrador_pipeline4|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(54),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(17));

-- Location: LCCOMB_X80_Y69_N4
\muxDepoisULA|X[12]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[12]~21_combout\ = (\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(49))) # (!\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(49),
	datab => \Registrador_pipeline4|DOUT\(69),
	datac => \Registrador_pipeline4|DOUT\(17),
	combout => \muxDepoisULA|X[12]~21_combout\);

-- Location: FF_X84_Y63_N31
\Banco_Regis|registers~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[12]~21_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~402_q\);

-- Location: LCCOMB_X83_Y63_N2
\Banco_Regis|registers~2132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2132_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~338_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~306_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~306_q\,
	datac => \Banco_Regis|registers~338_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2132_combout\);

-- Location: LCCOMB_X84_Y63_N16
\Banco_Regis|registers~2133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2133_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2132_combout\ & (\Banco_Regis|registers~402_q\)) # (!\Banco_Regis|registers~2132_combout\ & 
-- ((\Banco_Regis|registers~370_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~402_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~370_q\,
	datad => \Banco_Regis|registers~2132_combout\,
	combout => \Banco_Regis|registers~2133_combout\);

-- Location: LCCOMB_X79_Y68_N0
\Banco_Regis|registers~2139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2139_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~498_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~434_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~498_q\,
	datac => \Banco_Regis|registers~434_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2139_combout\);

-- Location: LCCOMB_X80_Y69_N12
\Banco_Regis|registers~2140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2140_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2139_combout\ & (\Banco_Regis|registers~530_q\)) # (!\Banco_Regis|registers~2139_combout\ & 
-- ((\Banco_Regis|registers~466_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~530_q\,
	datac => \Banco_Regis|registers~466_q\,
	datad => \Banco_Regis|registers~2139_combout\,
	combout => \Banco_Regis|registers~2140_combout\);

-- Location: LCCOMB_X80_Y65_N20
\Banco_Regis|registers~2134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2134_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~242_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~178_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~242_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~178_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2134_combout\);

-- Location: LCCOMB_X80_Y65_N30
\Banco_Regis|registers~2135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2135_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2134_combout\ & ((\Banco_Regis|registers~274_q\))) # (!\Banco_Regis|registers~2134_combout\ & 
-- (\Banco_Regis|registers~210_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~210_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~274_q\,
	datad => \Banco_Regis|registers~2134_combout\,
	combout => \Banco_Regis|registers~2135_combout\);

-- Location: LCCOMB_X82_Y61_N28
\Banco_Regis|registers~2136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2136_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~82_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~50_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~82_q\,
	datac => \Banco_Regis|registers~50_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2136_combout\);

-- Location: LCCOMB_X81_Y63_N28
\Banco_Regis|registers~2137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2137_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2136_combout\ & ((\Banco_Regis|registers~146_q\))) # (!\Banco_Regis|registers~2136_combout\ & 
-- (\Banco_Regis|registers~114_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~114_q\,
	datac => \Banco_Regis|registers~146_q\,
	datad => \Banco_Regis|registers~2136_combout\,
	combout => \Banco_Regis|registers~2137_combout\);

-- Location: LCCOMB_X81_Y63_N2
\Banco_Regis|registers~2138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2138_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2135_combout\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & \Banco_Regis|registers~2137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~2135_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Banco_Regis|registers~2137_combout\,
	combout => \Banco_Regis|registers~2138_combout\);

-- Location: LCCOMB_X80_Y63_N28
\Banco_Regis|registers~2141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2141_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2138_combout\ & ((\Banco_Regis|registers~2140_combout\))) # (!\Banco_Regis|registers~2138_combout\ & 
-- (\Banco_Regis|registers~2133_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2133_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~2140_combout\,
	datad => \Banco_Regis|registers~2138_combout\,
	combout => \Banco_Regis|registers~2141_combout\);

-- Location: LCCOMB_X74_Y67_N22
\Banco_Regis|registers~2129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2129_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~786_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~658_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~786_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~658_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2129_combout\);

-- Location: LCCOMB_X75_Y67_N8
\Banco_Regis|registers~2130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2130_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2129_combout\ & (\Banco_Regis|registers~1042_q\)) # (!\Banco_Regis|registers~2129_combout\ & 
-- ((\Banco_Regis|registers~914_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~1042_q\,
	datac => \Banco_Regis|registers~914_q\,
	datad => \Banco_Regis|registers~2129_combout\,
	combout => \Banco_Regis|registers~2130_combout\);

-- Location: LCCOMB_X84_Y61_N2
\Banco_Regis|registers~2122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2122_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~882_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~626_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~882_q\,
	datac => \Banco_Regis|registers~626_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2122_combout\);

-- Location: LCCOMB_X84_Y61_N4
\Banco_Regis|registers~2123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2123_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2122_combout\ & (\Banco_Regis|registers~1010_q\)) # (!\Banco_Regis|registers~2122_combout\ & 
-- ((\Banco_Regis|registers~754_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~1010_q\,
	datac => \Banco_Regis|registers~754_q\,
	datad => \Banco_Regis|registers~2122_combout\,
	combout => \Banco_Regis|registers~2123_combout\);

-- Location: LCCOMB_X77_Y65_N6
\Banco_Regis|registers~2126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2126_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~818_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~562_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~562_q\,
	datab => \Banco_Regis|registers~818_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2126_combout\);

-- Location: LCCOMB_X77_Y65_N2
\Banco_Regis|registers~2127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2127_combout\ = (\Banco_Regis|registers~2126_combout\ & (((\Banco_Regis|registers~946_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~2126_combout\ & 
-- (\Banco_Regis|registers~690_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2126_combout\,
	datab => \Banco_Regis|registers~690_q\,
	datac => \Banco_Regis|registers~946_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2127_combout\);

-- Location: LCCOMB_X86_Y66_N26
\Banco_Regis|registers~2124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2124_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~722_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~594_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~722_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~594_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2124_combout\);

-- Location: LCCOMB_X85_Y66_N10
\Banco_Regis|registers~2125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2125_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2124_combout\ & ((\Banco_Regis|registers~978_q\))) # (!\Banco_Regis|registers~2124_combout\ & 
-- (\Banco_Regis|registers~850_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~850_q\,
	datac => \Banco_Regis|registers~978_q\,
	datad => \Banco_Regis|registers~2124_combout\,
	combout => \Banco_Regis|registers~2125_combout\);

-- Location: LCCOMB_X79_Y63_N14
\Banco_Regis|registers~2128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2128_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\) # ((\Banco_Regis|registers~2125_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~2127_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2127_combout\,
	datad => \Banco_Regis|registers~2125_combout\,
	combout => \Banco_Regis|registers~2128_combout\);

-- Location: LCCOMB_X80_Y63_N18
\Banco_Regis|registers~2131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2131_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2128_combout\ & (\Banco_Regis|registers~2130_combout\)) # (!\Banco_Regis|registers~2128_combout\ & 
-- ((\Banco_Regis|registers~2123_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2130_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2123_combout\,
	datad => \Banco_Regis|registers~2128_combout\,
	combout => \Banco_Regis|registers~2131_combout\);

-- Location: LCCOMB_X80_Y63_N24
\Banco_Regis|DadoLidoReg1[12]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[12]~21_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~2131_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & (\Banco_Regis|registers~2141_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal0~0_combout\,
	datab => \Banco_Regis|registers~2141_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datad => \Banco_Regis|registers~2131_combout\,
	combout => \Banco_Regis|DadoLidoReg1[12]~21_combout\);

-- Location: FF_X80_Y63_N25
\Registrador_pipeline2|DOUT[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(86));

-- Location: LCCOMB_X86_Y70_N20
\ALU|opmux|X[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[12]~27_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(86) & ((\ALU|Bnot|Add0~25_combout\) # (\UC_ULA|ULActrl~2_combout\))) # (!\Registrador_pipeline2|DOUT\(86) & (\ALU|Bnot|Add0~25_combout\ & 
-- \UC_ULA|ULActrl~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \Registrador_pipeline2|DOUT\(86),
	datac => \ALU|Bnot|Add0~25_combout\,
	datad => \UC_ULA|ULActrl~2_combout\,
	combout => \ALU|opmux|X[12]~27_combout\);

-- Location: LCCOMB_X86_Y70_N18
\ALU|opmux|X[12]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[12]~28_combout\ = (\ALU|opmux|X[12]~27_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[12]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|somaSub[12]~24_combout\,
	datad => \ALU|opmux|X[12]~27_combout\,
	combout => \ALU|opmux|X[12]~28_combout\);

-- Location: FF_X86_Y70_N19
\Registrador_pipeline3|DOUT[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[12]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(49));

-- Location: FF_X85_Y70_N23
\Registrador_pipeline4|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(49),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(12));

-- Location: LCCOMB_X77_Y70_N22
\Mem_dados|Memoria_rtl_0_bypass[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[25]~feeder_combout\ = \Registrador_pipeline3|DOUT\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(12),
	combout => \Mem_dados|Memoria_rtl_0_bypass[25]~feeder_combout\);

-- Location: FF_X77_Y70_N23
\Mem_dados|Memoria_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(25));

-- Location: LCCOMB_X77_Y70_N0
\Mem_dados|Memoria_rtl_0_bypass[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[26]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[26]~feeder_combout\);

-- Location: FF_X77_Y70_N1
\Mem_dados|Memoria_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(26));

-- Location: LCCOMB_X77_Y70_N12
\Mem_dados|Memoria~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~68_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(26) & ((\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0_bypass\(25))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a7\))))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(26) & (\Mem_dados|Memoria_rtl_0_bypass\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(25),
	datab => \Mem_dados|Memoria_rtl_0_bypass\(26),
	datac => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a7\,
	datad => \Mem_dados|Memoria~41_combout\,
	combout => \Mem_dados|Memoria~68_combout\);

-- Location: FF_X77_Y70_N13
\Registrador_pipeline4|DOUT[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~68_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(44));

-- Location: LCCOMB_X77_Y70_N16
\muxDepoisULA|X[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[7]~26_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(44)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(69),
	datac => \Registrador_pipeline4|DOUT\(12),
	datad => \Registrador_pipeline4|DOUT\(44),
	combout => \muxDepoisULA|X[7]~26_combout\);

-- Location: FF_X82_Y65_N1
\Banco_Regis|registers~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[7]~26_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2375_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~205_q\);

-- Location: LCCOMB_X81_Y65_N14
\Banco_Regis|registers~2232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2232_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~205_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~173_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~205_q\,
	datac => \Banco_Regis|registers~173_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2232_combout\);

-- Location: LCCOMB_X81_Y65_N0
\Banco_Regis|registers~2233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2233_combout\ = (\Banco_Regis|registers~2232_combout\ & ((\Banco_Regis|registers~269_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Banco_Regis|registers~2232_combout\ & 
-- (((\Banco_Regis|registers~237_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2232_combout\,
	datab => \Banco_Regis|registers~269_q\,
	datac => \Banco_Regis|registers~237_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2233_combout\);

-- Location: LCCOMB_X81_Y68_N12
\Banco_Regis|registers~2239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2239_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~461_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~429_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~461_q\,
	datac => \Banco_Regis|registers~429_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2239_combout\);

-- Location: LCCOMB_X82_Y68_N30
\Banco_Regis|registers~2240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2240_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2239_combout\ & (\Banco_Regis|registers~525_q\)) # (!\Banco_Regis|registers~2239_combout\ & 
-- ((\Banco_Regis|registers~493_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~525_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~493_q\,
	datad => \Banco_Regis|registers~2239_combout\,
	combout => \Banco_Regis|registers~2240_combout\);

-- Location: LCCOMB_X81_Y62_N0
\Banco_Regis|registers~2234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2234_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~365_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~301_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~365_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~301_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2234_combout\);

-- Location: LCCOMB_X84_Y63_N10
\Banco_Regis|registers~2235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2235_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2234_combout\ & ((\Banco_Regis|registers~397_q\))) # (!\Banco_Regis|registers~2234_combout\ & 
-- (\Banco_Regis|registers~333_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~333_q\,
	datac => \Banco_Regis|registers~2234_combout\,
	datad => \Banco_Regis|registers~397_q\,
	combout => \Banco_Regis|registers~2235_combout\);

-- Location: LCCOMB_X84_Y66_N8
\Banco_Regis|registers~2236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2236_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~109_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~45_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~109_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~45_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2236_combout\);

-- Location: LCCOMB_X81_Y66_N2
\Banco_Regis|registers~2237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2237_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2236_combout\ & ((\Banco_Regis|registers~141_q\))) # (!\Banco_Regis|registers~2236_combout\ & 
-- (\Banco_Regis|registers~77_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~77_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~141_q\,
	datad => \Banco_Regis|registers~2236_combout\,
	combout => \Banco_Regis|registers~2237_combout\);

-- Location: LCCOMB_X81_Y66_N0
\Banco_Regis|registers~2238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2238_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\) # ((\Banco_Regis|registers~2235_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~2235_combout\,
	datad => \Banco_Regis|registers~2237_combout\,
	combout => \Banco_Regis|registers~2238_combout\);

-- Location: LCCOMB_X81_Y66_N26
\Banco_Regis|registers~2241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2241_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2238_combout\ & ((\Banco_Regis|registers~2240_combout\))) # (!\Banco_Regis|registers~2238_combout\ & 
-- (\Banco_Regis|registers~2233_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~2233_combout\,
	datac => \Banco_Regis|registers~2240_combout\,
	datad => \Banco_Regis|registers~2238_combout\,
	combout => \Banco_Regis|registers~2241_combout\);

-- Location: LCCOMB_X75_Y64_N8
\Banco_Regis|registers~2229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2229_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~909_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~653_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~909_q\,
	datac => \Banco_Regis|registers~653_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2229_combout\);

-- Location: LCCOMB_X76_Y64_N24
\Banco_Regis|registers~2230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2230_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2229_combout\ & (\Banco_Regis|registers~1037_q\)) # (!\Banco_Regis|registers~2229_combout\ & 
-- ((\Banco_Regis|registers~781_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~1037_q\,
	datac => \Banco_Regis|registers~781_q\,
	datad => \Banco_Regis|registers~2229_combout\,
	combout => \Banco_Regis|registers~2230_combout\);

-- Location: LCCOMB_X87_Y66_N2
\Banco_Regis|registers~2222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2222_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~845_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~589_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~845_q\,
	datac => \Banco_Regis|registers~589_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2222_combout\);

-- Location: LCCOMB_X87_Y66_N8
\Banco_Regis|registers~2223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2223_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2222_combout\ & (\Banco_Regis|registers~973_q\)) # (!\Banco_Regis|registers~2222_combout\ & 
-- ((\Banco_Regis|registers~717_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~973_q\,
	datac => \Banco_Regis|registers~717_q\,
	datad => \Banco_Regis|registers~2222_combout\,
	combout => \Banco_Regis|registers~2223_combout\);

-- Location: LCCOMB_X77_Y67_N2
\Banco_Regis|registers~2226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2226_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~685_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~557_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~557_q\,
	datad => \Banco_Regis|registers~685_q\,
	combout => \Banco_Regis|registers~2226_combout\);

-- Location: LCCOMB_X76_Y67_N30
\Banco_Regis|registers~2227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2227_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2226_combout\ & ((\Banco_Regis|registers~941_q\))) # (!\Banco_Regis|registers~2226_combout\ & 
-- (\Banco_Regis|registers~813_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~813_q\,
	datac => \Banco_Regis|registers~941_q\,
	datad => \Banco_Regis|registers~2226_combout\,
	combout => \Banco_Regis|registers~2227_combout\);

-- Location: LCCOMB_X79_Y62_N30
\Banco_Regis|registers~2224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2224_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~749_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~621_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~749_q\,
	datac => \Banco_Regis|registers~621_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2224_combout\);

-- Location: LCCOMB_X80_Y62_N18
\Banco_Regis|registers~2225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2225_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2224_combout\ & ((\Banco_Regis|registers~1005_q\))) # (!\Banco_Regis|registers~2224_combout\ & 
-- (\Banco_Regis|registers~877_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~877_q\,
	datac => \Banco_Regis|registers~1005_q\,
	datad => \Banco_Regis|registers~2224_combout\,
	combout => \Banco_Regis|registers~2225_combout\);

-- Location: LCCOMB_X80_Y66_N18
\Banco_Regis|registers~2228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2228_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2225_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~2227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2227_combout\,
	datad => \Banco_Regis|registers~2225_combout\,
	combout => \Banco_Regis|registers~2228_combout\);

-- Location: LCCOMB_X80_Y66_N28
\Banco_Regis|registers~2231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2231_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2228_combout\ & (\Banco_Regis|registers~2230_combout\)) # (!\Banco_Regis|registers~2228_combout\ & 
-- ((\Banco_Regis|registers~2223_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2230_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~2223_combout\,
	datad => \Banco_Regis|registers~2228_combout\,
	combout => \Banco_Regis|registers~2231_combout\);

-- Location: LCCOMB_X81_Y66_N10
\Banco_Regis|DadoLidoReg1[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[7]~26_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~2231_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & (\Banco_Regis|registers~2241_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal0~0_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datac => \Banco_Regis|registers~2241_combout\,
	datad => \Banco_Regis|registers~2231_combout\,
	combout => \Banco_Regis|DadoLidoReg1[7]~26_combout\);

-- Location: FF_X81_Y66_N11
\Registrador_pipeline2|DOUT[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[7]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(81));

-- Location: LCCOMB_X86_Y71_N4
\ALU|opmux|X[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[7]~13_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\UC_ULA|ULActrl~2_combout\ & ((\Registrador_pipeline2|DOUT\(81)) # (\ALU|Bnot|Add0~15_combout\))) # (!\UC_ULA|ULActrl~2_combout\ & (\Registrador_pipeline2|DOUT\(81) & 
-- \ALU|Bnot|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \Registrador_pipeline2|DOUT\(81),
	datad => \ALU|Bnot|Add0~15_combout\,
	combout => \ALU|opmux|X[7]~13_combout\);

-- Location: LCCOMB_X87_Y71_N26
\ALU|opmux|X[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[7]~14_combout\ = (\ALU|opmux|X[7]~13_combout\) # ((!\UC_ULA|ULActrl~2_combout\ & (\UC_ULA|ULActrl[1]~6_combout\ & \ALU|somaSub[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \ALU|opmux|X[7]~13_combout\,
	datad => \ALU|somaSub[7]~14_combout\,
	combout => \ALU|opmux|X[7]~14_combout\);

-- Location: FF_X87_Y71_N27
\Registrador_pipeline3|DOUT[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(44));

-- Location: FF_X81_Y71_N21
\Registrador_pipeline4|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(44),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(7));

-- Location: LCCOMB_X79_Y72_N22
\Mem_dados|Memoria_rtl_0_bypass[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[15]~feeder_combout\ = \Registrador_pipeline3|DOUT\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline3|DOUT\(7),
	combout => \Mem_dados|Memoria_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X79_Y72_N23
\Mem_dados|Memoria_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(15));

-- Location: LCCOMB_X79_Y72_N16
\Mem_dados|Memoria_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[16]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X79_Y72_N17
\Mem_dados|Memoria_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(16));

-- Location: LCCOMB_X79_Y72_N24
\Mem_dados|Memoria~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~73_combout\ = (\Mem_dados|Memoria~41_combout\ & (((\Mem_dados|Memoria_rtl_0_bypass\(15))))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(16) & (\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a2\)) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(16) & ((\Mem_dados|Memoria_rtl_0_bypass\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a2\,
	datab => \Mem_dados|Memoria~41_combout\,
	datac => \Mem_dados|Memoria_rtl_0_bypass\(15),
	datad => \Mem_dados|Memoria_rtl_0_bypass\(16),
	combout => \Mem_dados|Memoria~73_combout\);

-- Location: FF_X79_Y72_N25
\Registrador_pipeline4|DOUT[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~73_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(39));

-- Location: LCCOMB_X81_Y71_N20
\muxDepoisULA|X[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[2]~31_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(39)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(69),
	datac => \Registrador_pipeline4|DOUT\(7),
	datad => \Registrador_pipeline4|DOUT\(39),
	combout => \muxDepoisULA|X[2]~31_combout\);

-- Location: FF_X85_Y62_N7
\Banco_Regis|registers~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[2]~31_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~392_q\);

-- Location: LCCOMB_X82_Y62_N6
\Banco_Regis|registers~2332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2332_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~328_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~296_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~328_q\,
	datac => \Banco_Regis|registers~296_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2332_combout\);

-- Location: LCCOMB_X82_Y62_N0
\Banco_Regis|registers~2333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2333_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2332_combout\ & (\Banco_Regis|registers~392_q\)) # (!\Banco_Regis|registers~2332_combout\ & 
-- ((\Banco_Regis|registers~360_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~392_q\,
	datac => \Banco_Regis|registers~360_q\,
	datad => \Banco_Regis|registers~2332_combout\,
	combout => \Banco_Regis|registers~2333_combout\);

-- Location: LCCOMB_X79_Y66_N26
\Banco_Regis|registers~2336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2336_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~72_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~40_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~72_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datad => \Banco_Regis|registers~40_q\,
	combout => \Banco_Regis|registers~2336_combout\);

-- Location: LCCOMB_X79_Y66_N8
\Banco_Regis|registers~2337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2337_combout\ = (\Banco_Regis|registers~2336_combout\ & (((\Banco_Regis|registers~136_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Banco_Regis|registers~2336_combout\ & 
-- (\Banco_Regis|registers~104_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2336_combout\,
	datab => \Banco_Regis|registers~104_q\,
	datac => \Banco_Regis|registers~136_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2337_combout\);

-- Location: LCCOMB_X81_Y65_N6
\Banco_Regis|registers~2334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2334_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~232_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~168_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~232_q\,
	datac => \Banco_Regis|registers~168_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2334_combout\);

-- Location: LCCOMB_X80_Y65_N0
\Banco_Regis|registers~2335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2335_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2334_combout\ & ((\Banco_Regis|registers~264_q\))) # (!\Banco_Regis|registers~2334_combout\ & 
-- (\Banco_Regis|registers~200_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~200_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~264_q\,
	datad => \Banco_Regis|registers~2334_combout\,
	combout => \Banco_Regis|registers~2335_combout\);

-- Location: LCCOMB_X79_Y66_N0
\Banco_Regis|registers~2338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2338_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\) # ((\Banco_Regis|registers~2335_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~2337_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~2337_combout\,
	datad => \Banco_Regis|registers~2335_combout\,
	combout => \Banco_Regis|registers~2338_combout\);

-- Location: LCCOMB_X79_Y68_N30
\Banco_Regis|registers~2339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2339_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~488_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~424_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~488_q\,
	datac => \Banco_Regis|registers~424_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2339_combout\);

-- Location: LCCOMB_X79_Y67_N20
\Banco_Regis|registers~2340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2340_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2339_combout\ & (\Banco_Regis|registers~520_q\)) # (!\Banco_Regis|registers~2339_combout\ & 
-- ((\Banco_Regis|registers~456_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~520_q\,
	datac => \Banco_Regis|registers~456_q\,
	datad => \Banco_Regis|registers~2339_combout\,
	combout => \Banco_Regis|registers~2340_combout\);

-- Location: LCCOMB_X79_Y67_N22
\Banco_Regis|registers~2341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2341_combout\ = (\Banco_Regis|registers~2338_combout\ & (((\Banco_Regis|registers~2340_combout\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Banco_Regis|registers~2338_combout\ & 
-- (\Banco_Regis|registers~2333_combout\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2333_combout\,
	datab => \Banco_Regis|registers~2338_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Banco_Regis|registers~2340_combout\,
	combout => \Banco_Regis|registers~2341_combout\);

-- Location: LCCOMB_X84_Y61_N30
\Banco_Regis|registers~2322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2322_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~872_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~616_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~872_q\,
	datac => \Banco_Regis|registers~616_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2322_combout\);

-- Location: LCCOMB_X84_Y61_N24
\Banco_Regis|registers~2323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2323_combout\ = (\Banco_Regis|registers~2322_combout\ & ((\Banco_Regis|registers~1000_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~2322_combout\ & 
-- (((\Banco_Regis|registers~744_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2322_combout\,
	datab => \Banco_Regis|registers~1000_q\,
	datac => \Banco_Regis|registers~744_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2323_combout\);

-- Location: LCCOMB_X75_Y67_N2
\Banco_Regis|registers~2329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2329_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~776_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~648_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~776_q\,
	datab => \Banco_Regis|registers~648_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2329_combout\);

-- Location: LCCOMB_X75_Y67_N20
\Banco_Regis|registers~2330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2330_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2329_combout\ & (\Banco_Regis|registers~1032_q\)) # (!\Banco_Regis|registers~2329_combout\ & 
-- ((\Banco_Regis|registers~904_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~1032_q\,
	datac => \Banco_Regis|registers~904_q\,
	datad => \Banco_Regis|registers~2329_combout\,
	combout => \Banco_Regis|registers~2330_combout\);

-- Location: LCCOMB_X86_Y66_N18
\Banco_Regis|registers~2324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2324_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~712_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~584_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~712_q\,
	datac => \Banco_Regis|registers~584_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2324_combout\);

-- Location: LCCOMB_X85_Y66_N30
\Banco_Regis|registers~2325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2325_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2324_combout\ & ((\Banco_Regis|registers~968_q\))) # (!\Banco_Regis|registers~2324_combout\ & 
-- (\Banco_Regis|registers~840_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~840_q\,
	datac => \Banco_Regis|registers~968_q\,
	datad => \Banco_Regis|registers~2324_combout\,
	combout => \Banco_Regis|registers~2325_combout\);

-- Location: LCCOMB_X74_Y65_N28
\Banco_Regis|registers~2326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2326_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~808_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~552_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~808_q\,
	datab => \Banco_Regis|registers~552_q\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2326_combout\);

-- Location: LCCOMB_X74_Y65_N16
\Banco_Regis|registers~2327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2327_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2326_combout\ & ((\Banco_Regis|registers~936_q\))) # (!\Banco_Regis|registers~2326_combout\ & 
-- (\Banco_Regis|registers~680_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~680_q\,
	datac => \Banco_Regis|registers~936_q\,
	datad => \Banco_Regis|registers~2326_combout\,
	combout => \Banco_Regis|registers~2327_combout\);

-- Location: LCCOMB_X79_Y65_N0
\Banco_Regis|registers~2328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2328_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~2325_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2327_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~2325_combout\,
	datac => \Banco_Regis|registers~2327_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2328_combout\);

-- Location: LCCOMB_X79_Y65_N26
\Banco_Regis|registers~2331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2331_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2328_combout\ & ((\Banco_Regis|registers~2330_combout\))) # (!\Banco_Regis|registers~2328_combout\ & 
-- (\Banco_Regis|registers~2323_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~2323_combout\,
	datac => \Banco_Regis|registers~2330_combout\,
	datad => \Banco_Regis|registers~2328_combout\,
	combout => \Banco_Regis|registers~2331_combout\);

-- Location: LCCOMB_X79_Y67_N18
\Banco_Regis|DadoLidoReg1[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[2]~31_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~2331_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & (\Banco_Regis|registers~2341_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datab => \Banco_Regis|Equal0~0_combout\,
	datac => \Banco_Regis|registers~2341_combout\,
	datad => \Banco_Regis|registers~2331_combout\,
	combout => \Banco_Regis|DadoLidoReg1[2]~31_combout\);

-- Location: FF_X79_Y67_N19
\Registrador_pipeline2|DOUT[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(76));

-- Location: LCCOMB_X86_Y71_N20
\ALU|opmux|X[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[2]~7_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(76) & ((\UC_ULA|ULActrl~2_combout\) # (\ALU|Bnot|Add0~5_combout\))) # (!\Registrador_pipeline2|DOUT\(76) & (\UC_ULA|ULActrl~2_combout\ & 
-- \ALU|Bnot|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(76),
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|Bnot|Add0~5_combout\,
	datad => \UC_ULA|ULActrl[1]~6_combout\,
	combout => \ALU|opmux|X[2]~7_combout\);

-- Location: LCCOMB_X86_Y71_N14
\ALU|opmux|X[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[2]~8_combout\ = (\ALU|opmux|X[2]~7_combout\) # ((!\UC_ULA|ULActrl~2_combout\ & (\UC_ULA|ULActrl[1]~6_combout\ & \ALU|somaSub[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \ALU|somaSub[2]~4_combout\,
	datad => \ALU|opmux|X[2]~7_combout\,
	combout => \ALU|opmux|X[2]~8_combout\);

-- Location: LCCOMB_X82_Y71_N30
\Registrador_pipeline3|DOUT[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[39]~feeder_combout\ = \ALU|opmux|X[2]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|opmux|X[2]~8_combout\,
	combout => \Registrador_pipeline3|DOUT[39]~feeder_combout\);

-- Location: FF_X82_Y71_N31
\Registrador_pipeline3|DOUT[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(39));

-- Location: LCCOMB_X77_Y71_N2
\Mem_dados|Memoria_rtl_0_bypass[51]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[51]~feeder_combout\ = \Registrador_pipeline3|DOUT\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline3|DOUT\(25),
	combout => \Mem_dados|Memoria_rtl_0_bypass[51]~feeder_combout\);

-- Location: FF_X77_Y71_N3
\Mem_dados|Memoria_rtl_0_bypass[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[51]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(51));

-- Location: LCCOMB_X77_Y71_N30
\Mem_dados|Memoria~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~55_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(52) & ((\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(51)))) # (!\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a20\)))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(52) & (((\Mem_dados|Memoria_rtl_0_bypass\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(52),
	datab => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a20\,
	datac => \Mem_dados|Memoria~41_combout\,
	datad => \Mem_dados|Memoria_rtl_0_bypass\(51),
	combout => \Mem_dados|Memoria~55_combout\);

-- Location: FF_X77_Y71_N31
\Registrador_pipeline4|DOUT[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~55_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(57));

-- Location: LCCOMB_X82_Y71_N2
\ALU|opmux|X[25]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[25]~49_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\UC_ULA|ULActrl~2_combout\ & ((\Registrador_pipeline2|DOUT\(99)) # (\ALU|Bnot|Add0~51_combout\))) # (!\UC_ULA|ULActrl~2_combout\ & (\Registrador_pipeline2|DOUT\(99) & 
-- \ALU|Bnot|Add0~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \Registrador_pipeline2|DOUT\(99),
	datac => \UC_ULA|ULActrl[1]~6_combout\,
	datad => \ALU|Bnot|Add0~51_combout\,
	combout => \ALU|opmux|X[25]~49_combout\);

-- Location: LCCOMB_X82_Y71_N26
\ALU|opmux|X[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[25]~50_combout\ = (\ALU|opmux|X[25]~49_combout\) # ((!\UC_ULA|ULActrl~2_combout\ & (\UC_ULA|ULActrl[1]~6_combout\ & \ALU|somaSub[25]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \ALU|opmux|X[25]~49_combout\,
	datad => \ALU|somaSub[25]~50_combout\,
	combout => \ALU|opmux|X[25]~50_combout\);

-- Location: FF_X82_Y71_N27
\Registrador_pipeline3|DOUT[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[25]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(62));

-- Location: FF_X82_Y70_N23
\Registrador_pipeline4|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(62),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(25));

-- Location: LCCOMB_X77_Y70_N6
\muxDepoisULA|X[20]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[20]~13_combout\ = (\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(57))) # (!\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(57),
	datac => \Registrador_pipeline4|DOUT\(25),
	datad => \Registrador_pipeline4|DOUT\(69),
	combout => \muxDepoisULA|X[20]~13_combout\);

-- Location: FF_X83_Y62_N7
\Banco_Regis|registers~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[20]~13_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~410_q\);

-- Location: LCCOMB_X84_Y62_N18
\Banco_Regis|registers~1972\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1972_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~346_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~314_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~346_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~314_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1972_combout\);

-- Location: LCCOMB_X84_Y62_N8
\Banco_Regis|registers~1973\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1973_combout\ = (\Banco_Regis|registers~1972_combout\ & ((\Banco_Regis|registers~410_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Banco_Regis|registers~1972_combout\ & 
-- (((\Banco_Regis|registers~378_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~410_q\,
	datab => \Banco_Regis|registers~1972_combout\,
	datac => \Banco_Regis|registers~378_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1973_combout\);

-- Location: LCCOMB_X80_Y68_N20
\Banco_Regis|registers~1979\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1979_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~506_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~442_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~506_q\,
	datac => \Banco_Regis|registers~442_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1979_combout\);

-- Location: LCCOMB_X81_Y67_N14
\Banco_Regis|registers~1980\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1980_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1979_combout\ & (\Banco_Regis|registers~538_q\)) # (!\Banco_Regis|registers~1979_combout\ & 
-- ((\Banco_Regis|registers~474_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1979_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~538_q\,
	datac => \Banco_Regis|registers~474_q\,
	datad => \Banco_Regis|registers~1979_combout\,
	combout => \Banco_Regis|registers~1980_combout\);

-- Location: LCCOMB_X81_Y64_N24
\Banco_Regis|registers~1974\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1974_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~250_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~186_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~250_q\,
	datac => \Banco_Regis|registers~186_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1974_combout\);

-- Location: LCCOMB_X82_Y64_N16
\Banco_Regis|registers~1975\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1975_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1974_combout\ & ((\Banco_Regis|registers~282_q\))) # (!\Banco_Regis|registers~1974_combout\ & 
-- (\Banco_Regis|registers~218_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1974_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~218_q\,
	datac => \Banco_Regis|registers~282_q\,
	datad => \Banco_Regis|registers~1974_combout\,
	combout => \Banco_Regis|registers~1975_combout\);

-- Location: LCCOMB_X79_Y64_N20
\Banco_Regis|registers~1976\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1976_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~90_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~58_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~58_q\,
	datad => \Banco_Regis|registers~90_q\,
	combout => \Banco_Regis|registers~1976_combout\);

-- Location: LCCOMB_X82_Y64_N26
\Banco_Regis|registers~1977\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1977_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1976_combout\ & ((\Banco_Regis|registers~154_q\))) # (!\Banco_Regis|registers~1976_combout\ & 
-- (\Banco_Regis|registers~122_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1976_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~122_q\,
	datac => \Banco_Regis|registers~154_q\,
	datad => \Banco_Regis|registers~1976_combout\,
	combout => \Banco_Regis|registers~1977_combout\);

-- Location: LCCOMB_X82_Y64_N14
\Banco_Regis|registers~1978\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1978_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1975_combout\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1977_combout\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~1975_combout\,
	datac => \Banco_Regis|registers~1977_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1978_combout\);

-- Location: LCCOMB_X83_Y64_N4
\Banco_Regis|registers~1981\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1981_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1978_combout\ & ((\Banco_Regis|registers~1980_combout\))) # (!\Banco_Regis|registers~1978_combout\ & 
-- (\Banco_Regis|registers~1973_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1978_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1973_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~1980_combout\,
	datad => \Banco_Regis|registers~1978_combout\,
	combout => \Banco_Regis|registers~1981_combout\);

-- Location: LCCOMB_X74_Y67_N10
\Banco_Regis|registers~1969\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1969_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\) # ((\Banco_Regis|registers~794_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~666_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~666_q\,
	datad => \Banco_Regis|registers~794_q\,
	combout => \Banco_Regis|registers~1969_combout\);

-- Location: LCCOMB_X75_Y67_N16
\Banco_Regis|registers~1970\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1970_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1969_combout\ & (\Banco_Regis|registers~1050_q\)) # (!\Banco_Regis|registers~1969_combout\ & 
-- ((\Banco_Regis|registers~922_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1969_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~1050_q\,
	datac => \Banco_Regis|registers~922_q\,
	datad => \Banco_Regis|registers~1969_combout\,
	combout => \Banco_Regis|registers~1970_combout\);

-- Location: LCCOMB_X86_Y63_N10
\Banco_Regis|registers~1962\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1962_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~890_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~634_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~890_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~634_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1962_combout\);

-- Location: LCCOMB_X86_Y63_N0
\Banco_Regis|registers~1963\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1963_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1962_combout\ & (\Banco_Regis|registers~1018_q\)) # (!\Banco_Regis|registers~1962_combout\ & 
-- ((\Banco_Regis|registers~762_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1962_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1018_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~762_q\,
	datad => \Banco_Regis|registers~1962_combout\,
	combout => \Banco_Regis|registers~1963_combout\);

-- Location: LCCOMB_X76_Y65_N18
\Banco_Regis|registers~1966\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1966_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~826_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~570_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~826_q\,
	datac => \Banco_Regis|registers~570_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1966_combout\);

-- Location: LCCOMB_X77_Y65_N26
\Banco_Regis|registers~1967\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1967_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1966_combout\ & ((\Banco_Regis|registers~954_q\))) # (!\Banco_Regis|registers~1966_combout\ & 
-- (\Banco_Regis|registers~698_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1966_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~698_q\,
	datac => \Banco_Regis|registers~954_q\,
	datad => \Banco_Regis|registers~1966_combout\,
	combout => \Banco_Regis|registers~1967_combout\);

-- Location: LCCOMB_X86_Y66_N30
\Banco_Regis|registers~1964\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1964_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~730_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~602_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~730_q\,
	datac => \Banco_Regis|registers~602_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1964_combout\);

-- Location: LCCOMB_X86_Y67_N14
\Banco_Regis|registers~1965\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1965_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~1964_combout\ & ((\Banco_Regis|registers~986_q\))) # (!\Banco_Regis|registers~1964_combout\ & 
-- (\Banco_Regis|registers~858_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~1964_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~858_q\,
	datac => \Banco_Regis|registers~986_q\,
	datad => \Banco_Regis|registers~1964_combout\,
	combout => \Banco_Regis|registers~1965_combout\);

-- Location: LCCOMB_X83_Y64_N28
\Banco_Regis|registers~1968\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1968_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1965_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~1967_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~1967_combout\,
	datad => \Banco_Regis|registers~1965_combout\,
	combout => \Banco_Regis|registers~1968_combout\);

-- Location: LCCOMB_X83_Y64_N6
\Banco_Regis|registers~1971\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1971_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1968_combout\ & (\Banco_Regis|registers~1970_combout\)) # (!\Banco_Regis|registers~1968_combout\ & 
-- ((\Banco_Regis|registers~1963_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1968_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~1970_combout\,
	datac => \Banco_Regis|registers~1963_combout\,
	datad => \Banco_Regis|registers~1968_combout\,
	combout => \Banco_Regis|registers~1971_combout\);

-- Location: LCCOMB_X83_Y64_N14
\Banco_Regis|DadoLidoReg1[20]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[20]~13_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~1971_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & (\Banco_Regis|registers~1981_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datab => \Banco_Regis|Equal0~0_combout\,
	datac => \Banco_Regis|registers~1981_combout\,
	datad => \Banco_Regis|registers~1971_combout\,
	combout => \Banco_Regis|DadoLidoReg1[20]~13_combout\);

-- Location: FF_X83_Y64_N15
\Registrador_pipeline2|DOUT[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[20]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(94));

-- Location: LCCOMB_X88_Y70_N4
\ALU|opmux|X[20]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[20]~43_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(94) & ((\UC_ULA|ULActrl~2_combout\) # (\ALU|Bnot|Add0~41_combout\))) # (!\Registrador_pipeline2|DOUT\(94) & (\UC_ULA|ULActrl~2_combout\ & 
-- \ALU|Bnot|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(94),
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \UC_ULA|ULActrl[1]~6_combout\,
	datad => \ALU|Bnot|Add0~41_combout\,
	combout => \ALU|opmux|X[20]~43_combout\);

-- Location: LCCOMB_X88_Y70_N18
\ALU|opmux|X[20]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[20]~44_combout\ = (\ALU|opmux|X[20]~43_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[20]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|opmux|X[20]~43_combout\,
	datad => \ALU|somaSub[20]~40_combout\,
	combout => \ALU|opmux|X[20]~44_combout\);

-- Location: FF_X88_Y70_N19
\Registrador_pipeline3|DOUT[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[20]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(57));

-- Location: FF_X88_Y70_N17
\Registrador_pipeline4|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(57),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(20));

-- Location: LCCOMB_X80_Y67_N30
\Mem_dados|Memoria_rtl_0_bypass[41]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[41]~feeder_combout\ = \Registrador_pipeline3|DOUT\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(20),
	combout => \Mem_dados|Memoria_rtl_0_bypass[41]~feeder_combout\);

-- Location: FF_X80_Y67_N31
\Mem_dados|Memoria_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(41));

-- Location: LCCOMB_X80_Y67_N28
\Mem_dados|Memoria_rtl_0_bypass[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[42]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[42]~feeder_combout\);

-- Location: FF_X80_Y67_N29
\Mem_dados|Memoria_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(42));

-- Location: LCCOMB_X80_Y67_N4
\Mem_dados|Memoria~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~60_combout\ = (\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0_bypass\(41))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(42) & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a15\))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(42) & (\Mem_dados|Memoria_rtl_0_bypass\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(41),
	datab => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a15\,
	datac => \Mem_dados|Memoria~41_combout\,
	datad => \Mem_dados|Memoria_rtl_0_bypass\(42),
	combout => \Mem_dados|Memoria~60_combout\);

-- Location: FF_X80_Y67_N5
\Registrador_pipeline4|DOUT[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~60_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(52));

-- Location: LCCOMB_X80_Y67_N12
\muxDepoisULA|X[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[15]~18_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(52)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(20),
	datab => \Registrador_pipeline4|DOUT\(52),
	datac => \Registrador_pipeline4|DOUT\(69),
	combout => \muxDepoisULA|X[15]~18_combout\);

-- Location: FF_X88_Y67_N5
\Banco_Regis|registers~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[15]~18_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2349_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~981_q\);

-- Location: LCCOMB_X87_Y66_N10
\Banco_Regis|registers~2062\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2062_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~853_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~597_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~853_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~597_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2062_combout\);

-- Location: LCCOMB_X87_Y66_N24
\Banco_Regis|registers~2063\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2063_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2062_combout\ & (\Banco_Regis|registers~981_q\)) # (!\Banco_Regis|registers~2062_combout\ & 
-- ((\Banco_Regis|registers~725_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~981_q\,
	datac => \Banco_Regis|registers~725_q\,
	datad => \Banco_Regis|registers~2062_combout\,
	combout => \Banco_Regis|registers~2063_combout\);

-- Location: LCCOMB_X79_Y62_N22
\Banco_Regis|registers~2064\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2064_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~757_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~629_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~757_q\,
	datac => \Banco_Regis|registers~629_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2064_combout\);

-- Location: LCCOMB_X80_Y62_N26
\Banco_Regis|registers~2065\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2065_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2064_combout\ & ((\Banco_Regis|registers~1013_q\))) # (!\Banco_Regis|registers~2064_combout\ & 
-- (\Banco_Regis|registers~885_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~885_q\,
	datac => \Banco_Regis|registers~1013_q\,
	datad => \Banco_Regis|registers~2064_combout\,
	combout => \Banco_Regis|registers~2065_combout\);

-- Location: LCCOMB_X77_Y67_N30
\Banco_Regis|registers~2066\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2066_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~693_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~565_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~565_q\,
	datad => \Banco_Regis|registers~693_q\,
	combout => \Banco_Regis|registers~2066_combout\);

-- Location: LCCOMB_X76_Y67_N8
\Banco_Regis|registers~2067\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2067_combout\ = (\Banco_Regis|registers~2066_combout\ & (((\Banco_Regis|registers~949_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))) # (!\Banco_Regis|registers~2066_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~821_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2066_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~821_q\,
	datad => \Banco_Regis|registers~949_q\,
	combout => \Banco_Regis|registers~2067_combout\);

-- Location: LCCOMB_X79_Y63_N22
\Banco_Regis|registers~2068\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2068_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~2065_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2067_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2065_combout\,
	datad => \Banco_Regis|registers~2067_combout\,
	combout => \Banco_Regis|registers~2068_combout\);

-- Location: LCCOMB_X79_Y63_N6
\Banco_Regis|registers~2069\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2069_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~917_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~661_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~917_q\,
	datac => \Banco_Regis|registers~661_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2069_combout\);

-- Location: LCCOMB_X79_Y63_N12
\Banco_Regis|registers~2070\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2070_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2069_combout\ & (\Banco_Regis|registers~1045_q\)) # (!\Banco_Regis|registers~2069_combout\ & 
-- ((\Banco_Regis|registers~789_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~1045_q\,
	datac => \Banco_Regis|registers~789_q\,
	datad => \Banco_Regis|registers~2069_combout\,
	combout => \Banco_Regis|registers~2070_combout\);

-- Location: LCCOMB_X79_Y63_N16
\Banco_Regis|registers~2071\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2071_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2068_combout\ & ((\Banco_Regis|registers~2070_combout\))) # (!\Banco_Regis|registers~2068_combout\ & 
-- (\Banco_Regis|registers~2063_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~2063_combout\,
	datac => \Banco_Regis|registers~2068_combout\,
	datad => \Banco_Regis|registers~2070_combout\,
	combout => \Banco_Regis|registers~2071_combout\);

-- Location: LCCOMB_X79_Y68_N20
\Banco_Regis|registers~2079\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2079_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\) # ((\Banco_Regis|registers~469_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~437_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~437_q\,
	datad => \Banco_Regis|registers~469_q\,
	combout => \Banco_Regis|registers~2079_combout\);

-- Location: LCCOMB_X79_Y68_N22
\Banco_Regis|registers~2080\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2080_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2079_combout\ & (\Banco_Regis|registers~533_q\)) # (!\Banco_Regis|registers~2079_combout\ & 
-- ((\Banco_Regis|registers~501_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~533_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~501_q\,
	datad => \Banco_Regis|registers~2079_combout\,
	combout => \Banco_Regis|registers~2080_combout\);

-- Location: LCCOMB_X83_Y65_N0
\Banco_Regis|registers~2072\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2072_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~213_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~181_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~213_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~181_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2072_combout\);

-- Location: LCCOMB_X80_Y66_N8
\Banco_Regis|registers~2073\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2073_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2072_combout\ & (\Banco_Regis|registers~277_q\)) # (!\Banco_Regis|registers~2072_combout\ & 
-- ((\Banco_Regis|registers~245_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~277_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~2072_combout\,
	datad => \Banco_Regis|registers~245_q\,
	combout => \Banco_Regis|registers~2073_combout\);

-- Location: LCCOMB_X84_Y66_N14
\Banco_Regis|registers~2076\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2076_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~117_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~53_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~117_q\,
	datac => \Banco_Regis|registers~53_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2076_combout\);

-- Location: LCCOMB_X80_Y66_N30
\Banco_Regis|registers~2077\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2077_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2076_combout\ & ((\Banco_Regis|registers~149_q\))) # (!\Banco_Regis|registers~2076_combout\ & 
-- (\Banco_Regis|registers~85_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~85_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~149_q\,
	datad => \Banco_Regis|registers~2076_combout\,
	combout => \Banco_Regis|registers~2077_combout\);

-- Location: LCCOMB_X82_Y62_N22
\Banco_Regis|registers~2074\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2074_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~373_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~309_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~373_q\,
	datac => \Banco_Regis|registers~309_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2074_combout\);

-- Location: LCCOMB_X84_Y63_N8
\Banco_Regis|registers~2075\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2075_combout\ = (\Banco_Regis|registers~2074_combout\ & (((\Banco_Regis|registers~405_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Banco_Regis|registers~2074_combout\ & 
-- (\Banco_Regis|registers~341_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2074_combout\,
	datab => \Banco_Regis|registers~341_q\,
	datac => \Banco_Regis|registers~405_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2075_combout\);

-- Location: LCCOMB_X80_Y66_N6
\Banco_Regis|registers~2078\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2078_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2075_combout\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~2077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2077_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Banco_Regis|registers~2075_combout\,
	combout => \Banco_Regis|registers~2078_combout\);

-- Location: LCCOMB_X80_Y66_N0
\Banco_Regis|registers~2081\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2081_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2078_combout\ & (\Banco_Regis|registers~2080_combout\)) # (!\Banco_Regis|registers~2078_combout\ & 
-- ((\Banco_Regis|registers~2073_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2080_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~2073_combout\,
	datad => \Banco_Regis|registers~2078_combout\,
	combout => \Banco_Regis|registers~2081_combout\);

-- Location: LCCOMB_X80_Y67_N6
\Banco_Regis|DadoLidoReg1[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[15]~18_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~2071_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~2081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal0~0_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datac => \Banco_Regis|registers~2071_combout\,
	datad => \Banco_Regis|registers~2081_combout\,
	combout => \Banco_Regis|DadoLidoReg1[15]~18_combout\);

-- Location: FF_X80_Y67_N7
\Registrador_pipeline2|DOUT[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[15]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(89));

-- Location: LCCOMB_X86_Y71_N26
\ALU|opmux|X[15]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[15]~29_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\UC_ULA|ULActrl~2_combout\ & ((\Registrador_pipeline2|DOUT\(89)) # (\ALU|Bnot|Add0~31_combout\))) # (!\UC_ULA|ULActrl~2_combout\ & (\Registrador_pipeline2|DOUT\(89) & 
-- \ALU|Bnot|Add0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \Registrador_pipeline2|DOUT\(89),
	datad => \ALU|Bnot|Add0~31_combout\,
	combout => \ALU|opmux|X[15]~29_combout\);

-- Location: LCCOMB_X86_Y71_N28
\ALU|opmux|X[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[15]~30_combout\ = (\ALU|opmux|X[15]~29_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[15]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|opmux|X[15]~29_combout\,
	datad => \ALU|somaSub[15]~30_combout\,
	combout => \ALU|opmux|X[15]~30_combout\);

-- Location: FF_X86_Y71_N29
\Registrador_pipeline3|DOUT[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[15]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(52));

-- Location: LCCOMB_X88_Y71_N24
\Registrador_pipeline4|DOUT[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[15]~feeder_combout\ = \Registrador_pipeline3|DOUT\(52)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(52),
	combout => \Registrador_pipeline4|DOUT[15]~feeder_combout\);

-- Location: FF_X88_Y71_N25
\Registrador_pipeline4|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(15));

-- Location: LCCOMB_X79_Y72_N2
\Mem_dados|Memoria_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[32]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X79_Y72_N3
\Mem_dados|Memoria_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(32));

-- Location: LCCOMB_X79_Y72_N28
\Mem_dados|Memoria_rtl_0_bypass[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[31]~feeder_combout\ = \Registrador_pipeline3|DOUT\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline3|DOUT\(15),
	combout => \Mem_dados|Memoria_rtl_0_bypass[31]~feeder_combout\);

-- Location: FF_X79_Y72_N29
\Mem_dados|Memoria_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(31));

-- Location: LCCOMB_X79_Y72_N14
\Mem_dados|Memoria~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~65_combout\ = (\Mem_dados|Memoria_rtl_0_bypass\(32) & ((\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(31)))) # (!\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a10\)))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(32) & (((\Mem_dados|Memoria_rtl_0_bypass\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a10\,
	datab => \Mem_dados|Memoria_rtl_0_bypass\(32),
	datac => \Mem_dados|Memoria_rtl_0_bypass\(31),
	datad => \Mem_dados|Memoria~41_combout\,
	combout => \Mem_dados|Memoria~65_combout\);

-- Location: FF_X79_Y72_N15
\Registrador_pipeline4|DOUT[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~65_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(47));

-- Location: LCCOMB_X80_Y69_N20
\muxDepoisULA|X[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[10]~23_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(47)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(15),
	datab => \Registrador_pipeline4|DOUT\(69),
	datad => \Registrador_pipeline4|DOUT\(47),
	combout => \muxDepoisULA|X[10]~23_combout\);

-- Location: FF_X85_Y61_N21
\Banco_Regis|registers~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[10]~23_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~880_q\);

-- Location: LCCOMB_X84_Y61_N26
\Banco_Regis|registers~2162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2162_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~880_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~624_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~880_q\,
	datac => \Banco_Regis|registers~624_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2162_combout\);

-- Location: LCCOMB_X84_Y61_N16
\Banco_Regis|registers~2163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2163_combout\ = (\Banco_Regis|registers~2162_combout\ & ((\Banco_Regis|registers~1008_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~2162_combout\ & 
-- (((\Banco_Regis|registers~752_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2162_combout\,
	datab => \Banco_Regis|registers~1008_q\,
	datac => \Banco_Regis|registers~752_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2163_combout\);

-- Location: LCCOMB_X74_Y67_N14
\Banco_Regis|registers~2169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2169_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~784_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~656_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~784_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~656_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2169_combout\);

-- Location: LCCOMB_X75_Y67_N14
\Banco_Regis|registers~2170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2170_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2169_combout\ & (\Banco_Regis|registers~1040_q\)) # (!\Banco_Regis|registers~2169_combout\ & 
-- ((\Banco_Regis|registers~912_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~1040_q\,
	datac => \Banco_Regis|registers~912_q\,
	datad => \Banco_Regis|registers~2169_combout\,
	combout => \Banco_Regis|registers~2170_combout\);

-- Location: LCCOMB_X75_Y65_N4
\Banco_Regis|registers~2166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2166_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~816_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~560_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~816_q\,
	datac => \Banco_Regis|registers~560_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2166_combout\);

-- Location: LCCOMB_X76_Y66_N14
\Banco_Regis|registers~2167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2167_combout\ = (\Banco_Regis|registers~2166_combout\ & (((\Banco_Regis|registers~944_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))) # (!\Banco_Regis|registers~2166_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~688_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2166_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~944_q\,
	datad => \Banco_Regis|registers~688_q\,
	combout => \Banco_Regis|registers~2167_combout\);

-- Location: LCCOMB_X86_Y66_N6
\Banco_Regis|registers~2164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2164_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~720_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~592_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~720_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~592_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2164_combout\);

-- Location: LCCOMB_X85_Y66_N22
\Banco_Regis|registers~2165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2165_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2164_combout\ & ((\Banco_Regis|registers~976_q\))) # (!\Banco_Regis|registers~2164_combout\ & 
-- (\Banco_Regis|registers~848_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~848_q\,
	datac => \Banco_Regis|registers~976_q\,
	datad => \Banco_Regis|registers~2164_combout\,
	combout => \Banco_Regis|registers~2165_combout\);

-- Location: LCCOMB_X80_Y63_N2
\Banco_Regis|registers~2168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2168_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2165_combout\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~2167_combout\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~2167_combout\,
	datac => \Banco_Regis|registers~2165_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2168_combout\);

-- Location: LCCOMB_X80_Y63_N16
\Banco_Regis|registers~2171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2171_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2168_combout\ & ((\Banco_Regis|registers~2170_combout\))) # (!\Banco_Regis|registers~2168_combout\ & 
-- (\Banco_Regis|registers~2163_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2163_combout\,
	datab => \Banco_Regis|registers~2170_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datad => \Banco_Regis|registers~2168_combout\,
	combout => \Banco_Regis|registers~2171_combout\);

-- Location: LCCOMB_X82_Y61_N2
\Banco_Regis|registers~2176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2176_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~80_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~48_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~80_q\,
	datac => \Banco_Regis|registers~48_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2176_combout\);

-- Location: LCCOMB_X81_Y63_N16
\Banco_Regis|registers~2177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2177_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2176_combout\ & ((\Banco_Regis|registers~144_q\))) # (!\Banco_Regis|registers~2176_combout\ & 
-- (\Banco_Regis|registers~112_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~112_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~144_q\,
	datad => \Banco_Regis|registers~2176_combout\,
	combout => \Banco_Regis|registers~2177_combout\);

-- Location: LCCOMB_X81_Y65_N12
\Banco_Regis|registers~2174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2174_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~240_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~176_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~240_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~176_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2174_combout\);

-- Location: LCCOMB_X82_Y65_N2
\Banco_Regis|registers~2175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2175_combout\ = (\Banco_Regis|registers~2174_combout\ & (((\Banco_Regis|registers~272_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Banco_Regis|registers~2174_combout\ & 
-- (\Banco_Regis|registers~208_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2174_combout\,
	datab => \Banco_Regis|registers~208_q\,
	datac => \Banco_Regis|registers~272_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2175_combout\);

-- Location: LCCOMB_X81_Y63_N4
\Banco_Regis|registers~2178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2178_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\) # (\Banco_Regis|registers~2175_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~2177_combout\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~2177_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \Banco_Regis|registers~2175_combout\,
	combout => \Banco_Regis|registers~2178_combout\);

-- Location: LCCOMB_X77_Y68_N2
\Banco_Regis|registers~2179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2179_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~496_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~432_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~496_q\,
	datac => \Banco_Regis|registers~432_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2179_combout\);

-- Location: LCCOMB_X80_Y69_N24
\Banco_Regis|registers~2180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2180_combout\ = (\Banco_Regis|registers~2179_combout\ & ((\Banco_Regis|registers~528_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Banco_Regis|registers~2179_combout\ & 
-- (((\Banco_Regis|registers~464_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~528_q\,
	datab => \Banco_Regis|registers~2179_combout\,
	datac => \Banco_Regis|registers~464_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2180_combout\);

-- Location: LCCOMB_X84_Y62_N20
\Banco_Regis|registers~2172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2172_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~336_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~304_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~336_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~304_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2172_combout\);

-- Location: LCCOMB_X84_Y62_N10
\Banco_Regis|registers~2173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2173_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2172_combout\ & (\Banco_Regis|registers~400_q\)) # (!\Banco_Regis|registers~2172_combout\ & 
-- ((\Banco_Regis|registers~368_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~400_q\,
	datac => \Banco_Regis|registers~368_q\,
	datad => \Banco_Regis|registers~2172_combout\,
	combout => \Banco_Regis|registers~2173_combout\);

-- Location: LCCOMB_X80_Y63_N10
\Banco_Regis|registers~2181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2181_combout\ = (\Banco_Regis|registers~2178_combout\ & (((\Banco_Regis|registers~2180_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))) # (!\Banco_Regis|registers~2178_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2178_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~2180_combout\,
	datad => \Banco_Regis|registers~2173_combout\,
	combout => \Banco_Regis|registers~2181_combout\);

-- Location: LCCOMB_X80_Y63_N0
\Banco_Regis|DadoLidoReg1[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[10]~23_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~2171_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~2181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal0~0_combout\,
	datab => \Banco_Regis|registers~2171_combout\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datad => \Banco_Regis|registers~2181_combout\,
	combout => \Banco_Regis|DadoLidoReg1[10]~23_combout\);

-- Location: FF_X80_Y63_N1
\Registrador_pipeline2|DOUT[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[10]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(84));

-- Location: LCCOMB_X86_Y71_N8
\ALU|opmux|X[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[10]~23_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(84) & ((\UC_ULA|ULActrl~2_combout\) # (\ALU|Bnot|Add0~21_combout\))) # (!\Registrador_pipeline2|DOUT\(84) & (\UC_ULA|ULActrl~2_combout\ & 
-- \ALU|Bnot|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(84),
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|Bnot|Add0~21_combout\,
	datad => \UC_ULA|ULActrl[1]~6_combout\,
	combout => \ALU|opmux|X[10]~23_combout\);

-- Location: LCCOMB_X86_Y71_N0
\ALU|opmux|X[10]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[10]~24_combout\ = (\ALU|opmux|X[10]~23_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[10]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|opmux|X[10]~23_combout\,
	datad => \ALU|somaSub[10]~20_combout\,
	combout => \ALU|opmux|X[10]~24_combout\);

-- Location: FF_X86_Y71_N1
\Registrador_pipeline3|DOUT[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[10]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(47));

-- Location: LCCOMB_X82_Y72_N14
\Registrador_pipeline4|DOUT[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline4|DOUT[10]~feeder_combout\ = \Registrador_pipeline3|DOUT\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(47),
	combout => \Registrador_pipeline4|DOUT[10]~feeder_combout\);

-- Location: FF_X82_Y72_N15
\Registrador_pipeline4|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline4|DOUT[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(10));

-- Location: FF_X81_Y72_N7
\Mem_dados|Memoria_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(21));

-- Location: LCCOMB_X82_Y72_N30
\Mem_dados|Memoria_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X82_Y72_N31
\Mem_dados|Memoria_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(22));

-- Location: LCCOMB_X82_Y72_N18
\Mem_dados|Memoria~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~70_combout\ = (\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0_bypass\(21))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(22) & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a5\))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(22) & (\Mem_dados|Memoria_rtl_0_bypass\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~41_combout\,
	datab => \Mem_dados|Memoria_rtl_0_bypass\(21),
	datac => \Mem_dados|Memoria_rtl_0_bypass\(22),
	datad => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a5\,
	combout => \Mem_dados|Memoria~70_combout\);

-- Location: FF_X82_Y72_N19
\Registrador_pipeline4|DOUT[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~70_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(42));

-- Location: LCCOMB_X82_Y72_N8
\muxDepoisULA|X[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[5]~28_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(42)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(69),
	datac => \Registrador_pipeline4|DOUT\(10),
	datad => \Registrador_pipeline4|DOUT\(42),
	combout => \muxDepoisULA|X[5]~28_combout\);

-- Location: LCCOMB_X82_Y72_N12
\Banco_Regis|registers~523feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~523feeder_combout\ = \muxDepoisULA|X[5]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \muxDepoisULA|X[5]~28_combout\,
	combout => \Banco_Regis|registers~523feeder_combout\);

-- Location: FF_X82_Y72_N13
\Banco_Regis|registers~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|registers~523feeder_combout\,
	ena => \Banco_Regis|registers~2389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~523_q\);

-- Location: LCCOMB_X81_Y68_N28
\Banco_Regis|registers~2279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2279_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~459_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~427_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~459_q\,
	datac => \Banco_Regis|registers~427_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2279_combout\);

-- Location: LCCOMB_X82_Y68_N22
\Banco_Regis|registers~2280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2280_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2279_combout\ & (\Banco_Regis|registers~523_q\)) # (!\Banco_Regis|registers~2279_combout\ & 
-- ((\Banco_Regis|registers~491_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~2279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~523_q\,
	datac => \Banco_Regis|registers~491_q\,
	datad => \Banco_Regis|registers~2279_combout\,
	combout => \Banco_Regis|registers~2280_combout\);

-- Location: LCCOMB_X81_Y64_N12
\Banco_Regis|registers~2272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2272_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~203_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~171_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~203_q\,
	datac => \Banco_Regis|registers~171_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2272_combout\);

-- Location: LCCOMB_X84_Y64_N14
\Banco_Regis|registers~2273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2273_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~2272_combout\ & ((\Banco_Regis|registers~267_q\))) # (!\Banco_Regis|registers~2272_combout\ & 
-- (\Banco_Regis|registers~235_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~2272_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~2272_combout\,
	datac => \Banco_Regis|registers~235_q\,
	datad => \Banco_Regis|registers~267_q\,
	combout => \Banco_Regis|registers~2273_combout\);

-- Location: LCCOMB_X81_Y62_N20
\Banco_Regis|registers~2274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2274_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~363_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~299_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~363_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~299_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~2274_combout\);

-- Location: LCCOMB_X85_Y62_N14
\Banco_Regis|registers~2275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2275_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2274_combout\ & ((\Banco_Regis|registers~395_q\))) # (!\Banco_Regis|registers~2274_combout\ & 
-- (\Banco_Regis|registers~331_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~331_q\,
	datac => \Banco_Regis|registers~395_q\,
	datad => \Banco_Regis|registers~2274_combout\,
	combout => \Banco_Regis|registers~2275_combout\);

-- Location: LCCOMB_X87_Y65_N6
\Banco_Regis|registers~2276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2276_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~107_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~43_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~107_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~43_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~2276_combout\);

-- Location: LCCOMB_X86_Y64_N18
\Banco_Regis|registers~2277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2277_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2276_combout\ & ((\Banco_Regis|registers~139_q\))) # (!\Banco_Regis|registers~2276_combout\ & 
-- (\Banco_Regis|registers~75_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~75_q\,
	datac => \Banco_Regis|registers~139_q\,
	datad => \Banco_Regis|registers~2276_combout\,
	combout => \Banco_Regis|registers~2277_combout\);

-- Location: LCCOMB_X85_Y64_N24
\Banco_Regis|registers~2278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2278_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\) # ((\Banco_Regis|registers~2275_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~2275_combout\,
	datad => \Banco_Regis|registers~2277_combout\,
	combout => \Banco_Regis|registers~2278_combout\);

-- Location: LCCOMB_X84_Y64_N30
\Banco_Regis|registers~2281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2281_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2278_combout\ & (\Banco_Regis|registers~2280_combout\)) # (!\Banco_Regis|registers~2278_combout\ & 
-- ((\Banco_Regis|registers~2273_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2280_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~2273_combout\,
	datad => \Banco_Regis|registers~2278_combout\,
	combout => \Banco_Regis|registers~2281_combout\);

-- Location: LCCOMB_X87_Y66_N14
\Banco_Regis|registers~2262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2262_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~843_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~587_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~843_q\,
	datac => \Banco_Regis|registers~587_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2262_combout\);

-- Location: LCCOMB_X87_Y66_N16
\Banco_Regis|registers~2263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2263_combout\ = (\Banco_Regis|registers~2262_combout\ & ((\Banco_Regis|registers~971_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Banco_Regis|registers~2262_combout\ & 
-- (((\Banco_Regis|registers~715_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~971_q\,
	datab => \Banco_Regis|registers~2262_combout\,
	datac => \Banco_Regis|registers~715_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2263_combout\);

-- Location: LCCOMB_X75_Y64_N28
\Banco_Regis|registers~2269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2269_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~907_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~651_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~907_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~651_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2269_combout\);

-- Location: LCCOMB_X76_Y64_N4
\Banco_Regis|registers~2270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2270_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~2269_combout\ & (\Banco_Regis|registers~1035_q\)) # (!\Banco_Regis|registers~2269_combout\ & 
-- ((\Banco_Regis|registers~779_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~2269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~1035_q\,
	datac => \Banco_Regis|registers~779_q\,
	datad => \Banco_Regis|registers~2269_combout\,
	combout => \Banco_Regis|registers~2270_combout\);

-- Location: LCCOMB_X77_Y67_N22
\Banco_Regis|registers~2266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2266_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~683_q\) # ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~555_q\ & !\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~683_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~555_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2266_combout\);

-- Location: LCCOMB_X77_Y64_N4
\Banco_Regis|registers~2267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2267_combout\ = (\Banco_Regis|registers~2266_combout\ & (((\Banco_Regis|registers~939_q\) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Banco_Regis|registers~2266_combout\ & 
-- (\Banco_Regis|registers~811_q\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~2266_combout\,
	datab => \Banco_Regis|registers~811_q\,
	datac => \Banco_Regis|registers~939_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~2267_combout\);

-- Location: LCCOMB_X79_Y62_N2
\Banco_Regis|registers~2264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2264_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~747_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~619_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~747_q\,
	datac => \Banco_Regis|registers~619_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~2264_combout\);

-- Location: LCCOMB_X80_Y62_N22
\Banco_Regis|registers~2265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2265_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~2264_combout\ & ((\Banco_Regis|registers~1003_q\))) # (!\Banco_Regis|registers~2264_combout\ & 
-- (\Banco_Regis|registers~875_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Banco_Regis|registers~2264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Banco_Regis|registers~875_q\,
	datac => \Banco_Regis|registers~1003_q\,
	datad => \Banco_Regis|registers~2264_combout\,
	combout => \Banco_Regis|registers~2265_combout\);

-- Location: LCCOMB_X77_Y64_N26
\Banco_Regis|registers~2268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2268_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\) # ((\Banco_Regis|registers~2265_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~2267_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~2267_combout\,
	datad => \Banco_Regis|registers~2265_combout\,
	combout => \Banco_Regis|registers~2268_combout\);

-- Location: LCCOMB_X84_Y64_N24
\Banco_Regis|registers~2271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~2271_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~2268_combout\ & ((\Banco_Regis|registers~2270_combout\))) # (!\Banco_Regis|registers~2268_combout\ & 
-- (\Banco_Regis|registers~2263_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~2268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~2263_combout\,
	datac => \Banco_Regis|registers~2270_combout\,
	datad => \Banco_Regis|registers~2268_combout\,
	combout => \Banco_Regis|registers~2271_combout\);

-- Location: LCCOMB_X84_Y64_N12
\Banco_Regis|DadoLidoReg1[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[5]~28_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~2271_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & (\Banco_Regis|registers~2281_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal0~0_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datac => \Banco_Regis|registers~2281_combout\,
	datad => \Banco_Regis|registers~2271_combout\,
	combout => \Banco_Regis|DadoLidoReg1[5]~28_combout\);

-- Location: FF_X84_Y64_N13
\Registrador_pipeline2|DOUT[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[5]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(79));

-- Location: LCCOMB_X82_Y71_N20
\ALU|opmux|X[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[5]~9_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\UC_ULA|ULActrl~2_combout\ & ((\Registrador_pipeline2|DOUT\(79)) # (\ALU|Bnot|Add0~11_combout\))) # (!\UC_ULA|ULActrl~2_combout\ & (\Registrador_pipeline2|DOUT\(79) & 
-- \ALU|Bnot|Add0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \Registrador_pipeline2|DOUT\(79),
	datac => \UC_ULA|ULActrl[1]~6_combout\,
	datad => \ALU|Bnot|Add0~11_combout\,
	combout => \ALU|opmux|X[5]~9_combout\);

-- Location: LCCOMB_X82_Y71_N14
\ALU|opmux|X[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[5]~10_combout\ = (\ALU|opmux|X[5]~9_combout\) # ((!\UC_ULA|ULActrl~2_combout\ & (\UC_ULA|ULActrl[1]~6_combout\ & \ALU|somaSub[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \ALU|opmux|X[5]~9_combout\,
	datad => \ALU|somaSub[5]~10_combout\,
	combout => \ALU|opmux|X[5]~10_combout\);

-- Location: FF_X82_Y71_N11
\Registrador_pipeline3|DOUT[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \ALU|opmux|X[5]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(42));

-- Location: FF_X81_Y71_N27
\Registrador_pipeline4|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(42),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(5));

-- Location: LCCOMB_X79_Y71_N22
\Mem_dados|Memoria_rtl_0_bypass[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[11]~feeder_combout\ = \Registrador_pipeline3|DOUT\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Registrador_pipeline3|DOUT\(5),
	combout => \Mem_dados|Memoria_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X79_Y71_N23
\Mem_dados|Memoria_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(11));

-- Location: LCCOMB_X79_Y71_N24
\Mem_dados|Memoria_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[12]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X79_Y71_N25
\Mem_dados|Memoria_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(12));

-- Location: LCCOMB_X79_Y71_N10
\Mem_dados|Memoria~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~43_combout\ = (\Mem_dados|Memoria~41_combout\ & (((\Mem_dados|Memoria_rtl_0_bypass\(11))))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(12) & 
-- (\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0~portbdataout\)) # (!\Mem_dados|Memoria_rtl_0_bypass\(12) & ((\Mem_dados|Memoria_rtl_0_bypass\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria~41_combout\,
	datab => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \Mem_dados|Memoria_rtl_0_bypass\(11),
	datad => \Mem_dados|Memoria_rtl_0_bypass\(12),
	combout => \Mem_dados|Memoria~43_combout\);

-- Location: FF_X79_Y71_N11
\Registrador_pipeline4|DOUT[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~43_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(37));

-- Location: LCCOMB_X81_Y71_N26
\muxDepoisULA|X[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[0]~1_combout\ = (\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(37)))) # (!\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline4|DOUT\(69),
	datac => \Registrador_pipeline4|DOUT\(5),
	datad => \Registrador_pipeline4|DOUT\(37),
	combout => \muxDepoisULA|X[0]~1_combout\);

-- Location: FF_X85_Y63_N7
\Banco_Regis|registers~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[0]~1_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2357_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~998_q\);

-- Location: LCCOMB_X85_Y63_N20
\Banco_Regis|registers~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1082_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~870_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~614_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~614_q\,
	datac => \Banco_Regis|registers~870_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1082_combout\);

-- Location: LCCOMB_X86_Y63_N24
\Banco_Regis|registers~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1083_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1082_combout\ & (\Banco_Regis|registers~998_q\)) # (!\Banco_Regis|registers~1082_combout\ & 
-- ((\Banco_Regis|registers~742_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~998_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datac => \Banco_Regis|registers~742_q\,
	datad => \Banco_Regis|registers~1082_combout\,
	combout => \Banco_Regis|registers~1083_combout\);

-- Location: LCCOMB_X74_Y66_N20
\Banco_Regis|registers~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1089_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~774_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~646_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~646_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~774_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1089_combout\);

-- Location: LCCOMB_X75_Y66_N16
\Banco_Regis|registers~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1090_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1089_combout\ & (\Banco_Regis|registers~1030_q\)) # (!\Banco_Regis|registers~1089_combout\ & 
-- ((\Banco_Regis|registers~902_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~1030_q\,
	datac => \Banco_Regis|registers~902_q\,
	datad => \Banco_Regis|registers~1089_combout\,
	combout => \Banco_Regis|registers~1090_combout\);

-- Location: LCCOMB_X74_Y64_N6
\Banco_Regis|registers~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1086_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~806_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (\Banco_Regis|registers~550_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~550_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~806_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1086_combout\);

-- Location: LCCOMB_X74_Y64_N0
\Banco_Regis|registers~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1087_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~1086_combout\ & (\Banco_Regis|registers~934_q\)) # (!\Banco_Regis|registers~1086_combout\ & 
-- ((\Banco_Regis|registers~678_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (((\Banco_Regis|registers~1086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Banco_Regis|registers~934_q\,
	datac => \Banco_Regis|registers~678_q\,
	datad => \Banco_Regis|registers~1086_combout\,
	combout => \Banco_Regis|registers~1087_combout\);

-- Location: LCCOMB_X87_Y67_N26
\Banco_Regis|registers~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1084_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (\Banco_Regis|registers~710_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Banco_Regis|registers~582_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datab => \Banco_Regis|registers~710_q\,
	datac => \Banco_Regis|registers~582_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	combout => \Banco_Regis|registers~1084_combout\);

-- Location: LCCOMB_X86_Y67_N2
\Banco_Regis|registers~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1085_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1084_combout\ & ((\Banco_Regis|registers~966_q\))) # (!\Banco_Regis|registers~1084_combout\ & 
-- (\Banco_Regis|registers~838_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & (((\Banco_Regis|registers~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~838_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~966_q\,
	datad => \Banco_Regis|registers~1084_combout\,
	combout => \Banco_Regis|registers~1085_combout\);

-- Location: LCCOMB_X82_Y66_N16
\Banco_Regis|registers~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1088_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\) # ((\Banco_Regis|registers~1085_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~1087_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datac => \Banco_Regis|registers~1087_combout\,
	datad => \Banco_Regis|registers~1085_combout\,
	combout => \Banco_Regis|registers~1088_combout\);

-- Location: LCCOMB_X82_Y66_N22
\Banco_Regis|registers~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1091_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1088_combout\ & ((\Banco_Regis|registers~1090_combout\))) # (!\Banco_Regis|registers~1088_combout\ & 
-- (\Banco_Regis|registers~1083_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~1083_combout\,
	datac => \Banco_Regis|registers~1090_combout\,
	datad => \Banco_Regis|registers~1088_combout\,
	combout => \Banco_Regis|registers~1091_combout\);

-- Location: LCCOMB_X83_Y65_N16
\Banco_Regis|registers~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1094_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~230_q\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~166_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~230_q\,
	datac => \Banco_Regis|registers~166_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1094_combout\);

-- Location: LCCOMB_X85_Y65_N30
\Banco_Regis|registers~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1095_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1094_combout\ & ((\Banco_Regis|registers~262_q\))) # (!\Banco_Regis|registers~1094_combout\ & 
-- (\Banco_Regis|registers~198_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~198_q\,
	datac => \Banco_Regis|registers~262_q\,
	datad => \Banco_Regis|registers~1094_combout\,
	combout => \Banco_Regis|registers~1095_combout\);

-- Location: LCCOMB_X86_Y65_N28
\Banco_Regis|registers~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1096_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~70_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (\Banco_Regis|registers~38_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~38_q\,
	datac => \Banco_Regis|registers~70_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1096_combout\);

-- Location: LCCOMB_X85_Y64_N28
\Banco_Regis|registers~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1097_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1096_combout\ & (\Banco_Regis|registers~134_q\)) # (!\Banco_Regis|registers~1096_combout\ & 
-- ((\Banco_Regis|registers~102_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~134_q\,
	datac => \Banco_Regis|registers~102_q\,
	datad => \Banco_Regis|registers~1096_combout\,
	combout => \Banco_Regis|registers~1097_combout\);

-- Location: LCCOMB_X85_Y64_N30
\Banco_Regis|registers~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1098_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\) # ((\Banco_Regis|registers~1095_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1095_combout\,
	datad => \Banco_Regis|registers~1097_combout\,
	combout => \Banco_Regis|registers~1098_combout\);

-- Location: LCCOMB_X80_Y68_N8
\Banco_Regis|registers~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1099_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~486_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (\Banco_Regis|registers~422_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~422_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datac => \Banco_Regis|registers~486_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \Banco_Regis|registers~1099_combout\);

-- Location: LCCOMB_X81_Y68_N0
\Banco_Regis|registers~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1100_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~1099_combout\ & (\Banco_Regis|registers~518_q\)) # (!\Banco_Regis|registers~1099_combout\ & 
-- ((\Banco_Regis|registers~454_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (((\Banco_Regis|registers~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	datab => \Banco_Regis|registers~518_q\,
	datac => \Banco_Regis|registers~454_q\,
	datad => \Banco_Regis|registers~1099_combout\,
	combout => \Banco_Regis|registers~1100_combout\);

-- Location: LCCOMB_X83_Y63_N8
\Banco_Regis|registers~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1092_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & ((\Banco_Regis|registers~326_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\ & (!\Banco_Regis|registers~294_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~294_q\,
	datac => \Banco_Regis|registers~326_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \Banco_Regis|registers~1092_combout\);

-- Location: LCCOMB_X84_Y63_N4
\Banco_Regis|registers~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1093_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & ((\Banco_Regis|registers~1092_combout\ & (\Banco_Regis|registers~390_q\)) # (!\Banco_Regis|registers~1092_combout\ & 
-- ((\Banco_Regis|registers~358_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\ & (((\Banco_Regis|registers~1092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	datab => \Banco_Regis|registers~390_q\,
	datac => \Banco_Regis|registers~358_q\,
	datad => \Banco_Regis|registers~1092_combout\,
	combout => \Banco_Regis|registers~1093_combout\);

-- Location: LCCOMB_X85_Y64_N12
\Banco_Regis|registers~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1101_combout\ = (\Banco_Regis|registers~1098_combout\ & (((\Banco_Regis|registers~1100_combout\)) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))) # (!\Banco_Regis|registers~1098_combout\ & 
-- (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\ & ((\Banco_Regis|registers~1093_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1098_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	datac => \Banco_Regis|registers~1100_combout\,
	datad => \Banco_Regis|registers~1093_combout\,
	combout => \Banco_Regis|registers~1101_combout\);

-- Location: LCCOMB_X82_Y67_N24
\Banco_Regis|DadoLidoReg2[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg2[0]~1_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & (((\Banco_Regis|registers~1091_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\ & 
-- (!\Banco_Regis|Equal1~0_combout\ & ((\Banco_Regis|registers~1101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datab => \Banco_Regis|Equal1~0_combout\,
	datac => \Banco_Regis|registers~1091_combout\,
	datad => \Banco_Regis|registers~1101_combout\,
	combout => \Banco_Regis|DadoLidoReg2[0]~1_combout\);

-- Location: FF_X82_Y67_N25
\Registrador_pipeline2|DOUT[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg2[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(42));

-- Location: LCCOMB_X79_Y71_N18
\Registrador_pipeline3|DOUT[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[5]~feeder_combout\ = \Registrador_pipeline2|DOUT\(42)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registrador_pipeline2|DOUT\(42),
	combout => \Registrador_pipeline3|DOUT[5]~feeder_combout\);

-- Location: FF_X79_Y71_N19
\Registrador_pipeline3|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(5));

-- Location: LCCOMB_X79_Y71_N20
\Mem_dados|Memoria_rtl_0_bypass[74]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria_rtl_0_bypass[74]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Mem_dados|Memoria_rtl_0_bypass[74]~feeder_combout\);

-- Location: FF_X79_Y71_N21
\Mem_dados|Memoria_rtl_0_bypass[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria_rtl_0_bypass[74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem_dados|Memoria_rtl_0_bypass\(74));

-- Location: LCCOMB_X79_Y71_N16
\Mem_dados|Memoria~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mem_dados|Memoria~44_combout\ = (\Mem_dados|Memoria~41_combout\ & (\Mem_dados|Memoria_rtl_0_bypass\(73))) # (!\Mem_dados|Memoria~41_combout\ & ((\Mem_dados|Memoria_rtl_0_bypass\(74) & ((\Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a31\))) # 
-- (!\Mem_dados|Memoria_rtl_0_bypass\(74) & (\Mem_dados|Memoria_rtl_0_bypass\(73)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_dados|Memoria_rtl_0_bypass\(73),
	datab => \Mem_dados|Memoria_rtl_0|auto_generated|ram_block1a31\,
	datac => \Mem_dados|Memoria~41_combout\,
	datad => \Mem_dados|Memoria_rtl_0_bypass\(74),
	combout => \Mem_dados|Memoria~44_combout\);

-- Location: FF_X79_Y71_N17
\Registrador_pipeline4|DOUT[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mem_dados|Memoria~44_combout\,
	sclr => \Registrador_pipeline3|ALT_INV_DOUT\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(68));

-- Location: FF_X81_Y67_N27
\Registrador_pipeline4|DOUT[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Registrador_pipeline3|DOUT\(73),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline4|DOUT\(36));

-- Location: LCCOMB_X81_Y67_N26
\muxDepoisULA|X[31]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxDepoisULA|X[31]~2_combout\ = (\Registrador_pipeline4|DOUT\(69) & (\Registrador_pipeline4|DOUT\(68))) # (!\Registrador_pipeline4|DOUT\(69) & ((\Registrador_pipeline4|DOUT\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline4|DOUT\(68),
	datac => \Registrador_pipeline4|DOUT\(36),
	datad => \Registrador_pipeline4|DOUT\(69),
	combout => \muxDepoisULA|X[31]~2_combout\);

-- Location: FF_X74_Y66_N9
\Banco_Regis|registers~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \muxDepoisULA|X[31]~2_combout\,
	sload => VCC,
	ena => \Banco_Regis|registers~2367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Banco_Regis|registers~805_q\);

-- Location: LCCOMB_X75_Y66_N0
\Banco_Regis|registers~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1149_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\) # ((\Banco_Regis|registers~933_q\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~677_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~933_q\,
	datad => \Banco_Regis|registers~677_q\,
	combout => \Banco_Regis|registers~1149_combout\);

-- Location: LCCOMB_X75_Y66_N10
\Banco_Regis|registers~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1150_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1149_combout\ & ((\Banco_Regis|registers~1061_q\))) # (!\Banco_Regis|registers~1149_combout\ & 
-- (\Banco_Regis|registers~805_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~805_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~1061_q\,
	datad => \Banco_Regis|registers~1149_combout\,
	combout => \Banco_Regis|registers~1150_combout\);

-- Location: LCCOMB_X79_Y61_N0
\Banco_Regis|registers~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1144_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~773_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~645_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~645_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~773_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1144_combout\);

-- Location: LCCOMB_X80_Y61_N28
\Banco_Regis|registers~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1145_combout\ = (\Banco_Regis|registers~1144_combout\ & ((\Banco_Regis|registers~1029_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Banco_Regis|registers~1144_combout\ & 
-- (((\Banco_Regis|registers~901_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1144_combout\,
	datab => \Banco_Regis|registers~1029_q\,
	datac => \Banco_Regis|registers~901_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1145_combout\);

-- Location: LCCOMB_X77_Y64_N30
\Banco_Regis|registers~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1146_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~709_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (\Banco_Regis|registers~581_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~581_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datac => \Banco_Regis|registers~709_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	combout => \Banco_Regis|registers~1146_combout\);

-- Location: LCCOMB_X77_Y64_N28
\Banco_Regis|registers~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1147_combout\ = (\Banco_Regis|registers~1146_combout\ & ((\Banco_Regis|registers~965_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Banco_Regis|registers~1146_combout\ & 
-- (((\Banco_Regis|registers~837_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1146_combout\,
	datab => \Banco_Regis|registers~965_q\,
	datac => \Banco_Regis|registers~837_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1147_combout\);

-- Location: LCCOMB_X76_Y64_N8
\Banco_Regis|registers~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1148_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\) # ((\Banco_Regis|registers~1145_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~1145_combout\,
	datad => \Banco_Regis|registers~1147_combout\,
	combout => \Banco_Regis|registers~1148_combout\);

-- Location: LCCOMB_X86_Y67_N24
\Banco_Regis|registers~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1142_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Banco_Regis|registers~869_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (\Banco_Regis|registers~613_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~613_q\,
	datac => \Banco_Regis|registers~869_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	combout => \Banco_Regis|registers~1142_combout\);

-- Location: LCCOMB_X86_Y67_N26
\Banco_Regis|registers~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1143_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1142_combout\ & ((\Banco_Regis|registers~997_q\))) # (!\Banco_Regis|registers~1142_combout\ & 
-- (\Banco_Regis|registers~741_q\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datab => \Banco_Regis|registers~741_q\,
	datac => \Banco_Regis|registers~997_q\,
	datad => \Banco_Regis|registers~1142_combout\,
	combout => \Banco_Regis|registers~1143_combout\);

-- Location: LCCOMB_X76_Y64_N22
\Banco_Regis|registers~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1151_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1148_combout\ & (\Banco_Regis|registers~1150_combout\)) # (!\Banco_Regis|registers~1148_combout\ & 
-- ((\Banco_Regis|registers~1143_combout\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1150_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datac => \Banco_Regis|registers~1148_combout\,
	datad => \Banco_Regis|registers~1143_combout\,
	combout => \Banco_Regis|registers~1151_combout\);

-- Location: LCCOMB_X80_Y64_N10
\Banco_Regis|registers~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1152_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~229_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~197_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datab => \Banco_Regis|registers~197_q\,
	datac => \Banco_Regis|registers~229_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	combout => \Banco_Regis|registers~1152_combout\);

-- Location: LCCOMB_X80_Y64_N0
\Banco_Regis|registers~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1153_combout\ = (\Banco_Regis|registers~1152_combout\ & ((\Banco_Regis|registers~293_q\) # ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Banco_Regis|registers~1152_combout\ & 
-- (((\Banco_Regis|registers~261_q\ & \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1152_combout\,
	datab => \Banco_Regis|registers~293_q\,
	datac => \Banco_Regis|registers~261_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1153_combout\);

-- Location: LCCOMB_X81_Y64_N20
\Banco_Regis|registers~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1159_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~485_q\) # (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (\Banco_Regis|registers~453_q\ & ((!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~453_q\,
	datac => \Banco_Regis|registers~485_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1159_combout\);

-- Location: LCCOMB_X81_Y64_N18
\Banco_Regis|registers~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1160_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~1159_combout\ & (\Banco_Regis|registers~549_q\)) # (!\Banco_Regis|registers~1159_combout\ & 
-- ((\Banco_Regis|registers~517_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (((\Banco_Regis|registers~1159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~549_q\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datac => \Banco_Regis|registers~517_q\,
	datad => \Banco_Regis|registers~1159_combout\,
	combout => \Banco_Regis|registers~1160_combout\);

-- Location: LCCOMB_X82_Y62_N20
\Banco_Regis|registers~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1154_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~389_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~325_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~325_q\,
	datac => \Banco_Regis|registers~389_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1154_combout\);

-- Location: LCCOMB_X85_Y62_N4
\Banco_Regis|registers~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1155_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1154_combout\ & (\Banco_Regis|registers~421_q\)) # (!\Banco_Regis|registers~1154_combout\ & 
-- ((\Banco_Regis|registers~357_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~421_q\,
	datac => \Banco_Regis|registers~357_q\,
	datad => \Banco_Regis|registers~1154_combout\,
	combout => \Banco_Regis|registers~1155_combout\);

-- Location: LCCOMB_X87_Y65_N28
\Banco_Regis|registers~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1156_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & 
-- ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & ((\Banco_Regis|registers~133_q\))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\ & (\Banco_Regis|registers~69_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~69_q\,
	datac => \Banco_Regis|registers~133_q\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	combout => \Banco_Regis|registers~1156_combout\);

-- Location: LCCOMB_X86_Y65_N4
\Banco_Regis|registers~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1157_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & ((\Banco_Regis|registers~1156_combout\ & (\Banco_Regis|registers~165_q\)) # (!\Banco_Regis|registers~1156_combout\ & 
-- ((\Banco_Regis|registers~101_q\))))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\ & (((\Banco_Regis|registers~1156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datab => \Banco_Regis|registers~165_q\,
	datac => \Banco_Regis|registers~101_q\,
	datad => \Banco_Regis|registers~1156_combout\,
	combout => \Banco_Regis|registers~1157_combout\);

-- Location: LCCOMB_X85_Y64_N18
\Banco_Regis|registers~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1158_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\) # ((\Banco_Regis|registers~1155_combout\)))) # 
-- (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\ & (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~1155_combout\,
	datad => \Banco_Regis|registers~1157_combout\,
	combout => \Banco_Regis|registers~1158_combout\);

-- Location: LCCOMB_X84_Y64_N28
\Banco_Regis|registers~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|registers~1161_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & ((\Banco_Regis|registers~1158_combout\ & ((\Banco_Regis|registers~1160_combout\))) # (!\Banco_Regis|registers~1158_combout\ & 
-- (\Banco_Regis|registers~1153_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\ & (((\Banco_Regis|registers~1158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|registers~1153_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datac => \Banco_Regis|registers~1160_combout\,
	datad => \Banco_Regis|registers~1158_combout\,
	combout => \Banco_Regis|registers~1161_combout\);

-- Location: LCCOMB_X84_Y64_N20
\Banco_Regis|DadoLidoReg1[31]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Banco_Regis|DadoLidoReg1[31]~2_combout\ = (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & (((\Banco_Regis|registers~1151_combout\)))) # (!\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\ & 
-- (!\Banco_Regis|Equal0~0_combout\ & ((\Banco_Regis|registers~1161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Banco_Regis|Equal0~0_combout\,
	datab => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datac => \Banco_Regis|registers~1151_combout\,
	datad => \Banco_Regis|registers~1161_combout\,
	combout => \Banco_Regis|DadoLidoReg1[31]~2_combout\);

-- Location: FF_X84_Y64_N21
\Registrador_pipeline2|DOUT[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Banco_Regis|DadoLidoReg1[31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(105));

-- Location: LCCOMB_X83_Y67_N0
\muxAntesULA|X[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxAntesULA|X[31]~1_combout\ = (\Registrador_pipeline2|DOUT\(138) & (\Registrador_pipeline2|DOUT\(41))) # (!\Registrador_pipeline2|DOUT\(138) & ((\Registrador_pipeline2|DOUT\(73))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(41),
	datac => \Registrador_pipeline2|DOUT\(73),
	datad => \Registrador_pipeline2|DOUT\(138),
	combout => \muxAntesULA|X[31]~1_combout\);

-- Location: LCCOMB_X84_Y70_N30
\ALU|Bnot|Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Bnot|Add0~63_combout\ = \muxAntesULA|X[31]~1_combout\ $ (\ALU|Bnot|Add0~62\ $ (\UC_ULA|ULActrl[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxAntesULA|X[31]~1_combout\,
	datad => \UC_ULA|ULActrl[2]~4_combout\,
	cin => \ALU|Bnot|Add0~62\,
	combout => \ALU|Bnot|Add0~63_combout\);

-- Location: LCCOMB_X88_Y71_N26
\ALU|opmux|X[31]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[31]~61_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\UC_ULA|ULActrl~2_combout\ & ((\Registrador_pipeline2|DOUT\(105)) # (\ALU|Bnot|Add0~63_combout\))) # (!\UC_ULA|ULActrl~2_combout\ & (\Registrador_pipeline2|DOUT\(105) & 
-- \ALU|Bnot|Add0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \Registrador_pipeline2|DOUT\(105),
	datac => \UC_ULA|ULActrl[1]~6_combout\,
	datad => \ALU|Bnot|Add0~63_combout\,
	combout => \ALU|opmux|X[31]~61_combout\);

-- Location: LCCOMB_X85_Y70_N30
\ALU|somaSub[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|somaSub[31]~62_combout\ = \Registrador_pipeline2|DOUT\(105) $ (\ALU|somaSub[30]~61\ $ (\ALU|Bnot|Add0~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline2|DOUT\(105),
	datad => \ALU|Bnot|Add0~63_combout\,
	cin => \ALU|somaSub[30]~61\,
	combout => \ALU|somaSub[31]~62_combout\);

-- Location: LCCOMB_X88_Y71_N30
\ALU|opmux|X[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[31]~62_combout\ = (\ALU|opmux|X[31]~61_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[31]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|opmux|X[31]~61_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \UC_ULA|ULActrl~2_combout\,
	datad => \ALU|somaSub[31]~62_combout\,
	combout => \ALU|opmux|X[31]~62_combout\);

-- Location: LCCOMB_X88_Y71_N20
\ALU|opmux|X[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[0]~3_combout\ = (\UC_ULA|ULActrl~2_combout\ & ((\UC_ULA|ULActrl[1]~6_combout\) # ((\ALU|Bnot|Add0~1_combout\) # (\Registrador_pipeline2|DOUT\(74))))) # (!\UC_ULA|ULActrl~2_combout\ & (!\UC_ULA|ULActrl[1]~6_combout\ & 
-- (\ALU|Bnot|Add0~1_combout\ & \Registrador_pipeline2|DOUT\(74))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \ALU|Bnot|Add0~1_combout\,
	datad => \Registrador_pipeline2|DOUT\(74),
	combout => \ALU|opmux|X[0]~3_combout\);

-- Location: LCCOMB_X88_Y71_N2
\ALU|opmux|X[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[0]~2_combout\ = (\Registrador_pipeline2|DOUT\(105) & ((\ALU|Bnot|Add0~63_combout\) # (\ALU|somaSub[31]~62_combout\))) # (!\Registrador_pipeline2|DOUT\(105) & (\ALU|Bnot|Add0~63_combout\ & \ALU|somaSub[31]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline2|DOUT\(105),
	datac => \ALU|Bnot|Add0~63_combout\,
	datad => \ALU|somaSub[31]~62_combout\,
	combout => \ALU|opmux|X[0]~2_combout\);

-- Location: LCCOMB_X88_Y71_N16
\ALU|opmux|X[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[0]~4_combout\ = (\ALU|opmux|X[0]~3_combout\ & (((\ALU|opmux|X[0]~2_combout\) # (!\UC_ULA|ULActrl[1]~6_combout\)))) # (!\ALU|opmux|X[0]~3_combout\ & (\ALU|somaSub[0]~0_combout\ & (\UC_ULA|ULActrl[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|somaSub[0]~0_combout\,
	datab => \ALU|opmux|X[0]~3_combout\,
	datac => \UC_ULA|ULActrl[1]~6_combout\,
	datad => \ALU|opmux|X[0]~2_combout\,
	combout => \ALU|opmux|X[0]~4_combout\);

-- Location: LCCOMB_X87_Y70_N10
\ALU|norZero|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|norZero|Equal0~9_combout\ = (!\ALU|opmux|X[30]~64_combout\ & !\ALU|opmux|X[29]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|opmux|X[30]~64_combout\,
	datad => \ALU|opmux|X[29]~58_combout\,
	combout => \ALU|norZero|Equal0~9_combout\);

-- Location: LCCOMB_X88_Y70_N6
\ALU|norZero|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|norZero|Equal0~5_combout\ = (!\ALU|opmux|X[19]~38_combout\ & (!\ALU|opmux|X[17]~34_combout\ & (!\ALU|opmux|X[18]~40_combout\ & !\ALU|opmux|X[20]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|opmux|X[19]~38_combout\,
	datab => \ALU|opmux|X[17]~34_combout\,
	datac => \ALU|opmux|X[18]~40_combout\,
	datad => \ALU|opmux|X[20]~44_combout\,
	combout => \ALU|norZero|Equal0~5_combout\);

-- Location: LCCOMB_X86_Y71_N22
\ALU|opmux|X[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[1]~0_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(75) & ((\UC_ULA|ULActrl~2_combout\) # (\ALU|Bnot|Add0~3_combout\))) # (!\Registrador_pipeline2|DOUT\(75) & (\UC_ULA|ULActrl~2_combout\ & 
-- \ALU|Bnot|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(75),
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|Bnot|Add0~3_combout\,
	datad => \UC_ULA|ULActrl[1]~6_combout\,
	combout => \ALU|opmux|X[1]~0_combout\);

-- Location: LCCOMB_X87_Y71_N4
\ALU|opmux|X[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[1]~1_combout\ = (\ALU|opmux|X[1]~0_combout\) # ((!\UC_ULA|ULActrl~2_combout\ & (\UC_ULA|ULActrl[1]~6_combout\ & \ALU|somaSub[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl~2_combout\,
	datab => \UC_ULA|ULActrl[1]~6_combout\,
	datac => \ALU|opmux|X[1]~0_combout\,
	datad => \ALU|somaSub[1]~2_combout\,
	combout => \ALU|opmux|X[1]~1_combout\);

-- Location: LCCOMB_X87_Y71_N2
\ALU|norZero|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|norZero|Equal0~0_combout\ = (!\ALU|opmux|X[2]~8_combout\ & (!\ALU|opmux|X[3]~6_combout\ & (!\ALU|opmux|X[1]~1_combout\ & !\ALU|opmux|X[4]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|opmux|X[2]~8_combout\,
	datab => \ALU|opmux|X[3]~6_combout\,
	datac => \ALU|opmux|X[1]~1_combout\,
	datad => \ALU|opmux|X[4]~12_combout\,
	combout => \ALU|norZero|Equal0~0_combout\);

-- Location: LCCOMB_X87_Y71_N20
\ALU|norZero|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|norZero|Equal0~1_combout\ = (!\ALU|opmux|X[7]~14_combout\ & (!\ALU|opmux|X[6]~16_combout\ & (!\ALU|opmux|X[5]~10_combout\ & \ALU|norZero|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|opmux|X[7]~14_combout\,
	datab => \ALU|opmux|X[6]~16_combout\,
	datac => \ALU|opmux|X[5]~10_combout\,
	datad => \ALU|norZero|Equal0~0_combout\,
	combout => \ALU|norZero|Equal0~1_combout\);

-- Location: LCCOMB_X87_Y71_N6
\ALU|norZero|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|norZero|Equal0~2_combout\ = (!\ALU|opmux|X[10]~24_combout\ & (!\ALU|opmux|X[8]~20_combout\ & (!\ALU|opmux|X[9]~18_combout\ & \ALU|norZero|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|opmux|X[10]~24_combout\,
	datab => \ALU|opmux|X[8]~20_combout\,
	datac => \ALU|opmux|X[9]~18_combout\,
	datad => \ALU|norZero|Equal0~1_combout\,
	combout => \ALU|norZero|Equal0~2_combout\);

-- Location: LCCOMB_X87_Y71_N0
\ALU|norZero|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|norZero|Equal0~3_combout\ = (!\ALU|opmux|X[13]~26_combout\ & (!\ALU|opmux|X[11]~22_combout\ & (!\ALU|opmux|X[12]~28_combout\ & \ALU|norZero|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|opmux|X[13]~26_combout\,
	datab => \ALU|opmux|X[11]~22_combout\,
	datac => \ALU|opmux|X[12]~28_combout\,
	datad => \ALU|norZero|Equal0~2_combout\,
	combout => \ALU|norZero|Equal0~3_combout\);

-- Location: LCCOMB_X87_Y71_N18
\ALU|norZero|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|norZero|Equal0~4_combout\ = (!\ALU|opmux|X[14]~32_combout\ & (!\ALU|opmux|X[15]~30_combout\ & (!\ALU|opmux|X[16]~36_combout\ & \ALU|norZero|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|opmux|X[14]~32_combout\,
	datab => \ALU|opmux|X[15]~30_combout\,
	datac => \ALU|opmux|X[16]~36_combout\,
	datad => \ALU|norZero|Equal0~3_combout\,
	combout => \ALU|norZero|Equal0~4_combout\);

-- Location: LCCOMB_X87_Y71_N24
\ALU|norZero|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|norZero|Equal0~6_combout\ = (!\ALU|opmux|X[21]~42_combout\ & (!\ALU|opmux|X[22]~48_combout\ & (\ALU|norZero|Equal0~5_combout\ & \ALU|norZero|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|opmux|X[21]~42_combout\,
	datab => \ALU|opmux|X[22]~48_combout\,
	datac => \ALU|norZero|Equal0~5_combout\,
	datad => \ALU|norZero|Equal0~4_combout\,
	combout => \ALU|norZero|Equal0~6_combout\);

-- Location: LCCOMB_X87_Y71_N10
\ALU|norZero|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|norZero|Equal0~7_combout\ = (!\ALU|opmux|X[23]~46_combout\ & (!\ALU|opmux|X[24]~52_combout\ & (!\ALU|opmux|X[25]~50_combout\ & \ALU|norZero|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|opmux|X[23]~46_combout\,
	datab => \ALU|opmux|X[24]~52_combout\,
	datac => \ALU|opmux|X[25]~50_combout\,
	datad => \ALU|norZero|Equal0~6_combout\,
	combout => \ALU|norZero|Equal0~7_combout\);

-- Location: LCCOMB_X87_Y71_N28
\ALU|norZero|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|norZero|Equal0~8_combout\ = (!\ALU|opmux|X[28]~60_combout\ & (!\ALU|opmux|X[26]~56_combout\ & (!\ALU|opmux|X[27]~54_combout\ & \ALU|norZero|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|opmux|X[28]~60_combout\,
	datab => \ALU|opmux|X[26]~56_combout\,
	datac => \ALU|opmux|X[27]~54_combout\,
	datad => \ALU|norZero|Equal0~7_combout\,
	combout => \ALU|norZero|Equal0~8_combout\);

-- Location: LCCOMB_X87_Y71_N8
\ALU|norZero|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|norZero|Equal0~10_combout\ = (!\ALU|opmux|X[31]~62_combout\ & (!\ALU|opmux|X[0]~4_combout\ & (\ALU|norZero|Equal0~9_combout\ & \ALU|norZero|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|opmux|X[31]~62_combout\,
	datab => \ALU|opmux|X[0]~4_combout\,
	datac => \ALU|norZero|Equal0~9_combout\,
	datad => \ALU|norZero|Equal0~8_combout\,
	combout => \ALU|norZero|Equal0~10_combout\);

-- Location: FF_X87_Y71_N9
\Registrador_pipeline3|DOUT[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|norZero|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(69));

-- Location: LCCOMB_X79_Y69_N18
\MuxProxPC|X[2]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[2]~56_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & ((\Registrador_pipeline3|DOUT\(72)))) # (!\Registrador_pipeline3|DOUT\(104) & (\add4toPC|X[2]~0_combout\)))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (\add4toPC|X[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(69),
	datab => \add4toPC|X[2]~0_combout\,
	datac => \Registrador_pipeline3|DOUT\(72),
	datad => \Registrador_pipeline3|DOUT\(104),
	combout => \MuxProxPC|X[2]~56_combout\);

-- Location: LCCOMB_X79_Y69_N8
\PC|DOUT[2]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[2]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[2]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[2]~56_combout\,
	combout => \PC|DOUT[2]~_Duplicate_1feeder_combout\);

-- Location: FF_X79_Y69_N9
\PC|DOUT[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[2]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0~portadataout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[2]~_Duplicate_1_q\);

-- Location: FF_X83_Y71_N11
\Registrador_pipeline2|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline2|DOUT\(13));

-- Location: LCCOMB_X83_Y71_N6
\UC_ULA|ULActrl[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl[1]~5_combout\ = (\Registrador_pipeline2|DOUT\(12)) # ((\Registrador_pipeline2|DOUT\(13) & !\Registrador_pipeline2|DOUT\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(13),
	datab => \Registrador_pipeline2|DOUT\(12),
	datad => \Registrador_pipeline2|DOUT\(11),
	combout => \UC_ULA|ULActrl[1]~5_combout\);

-- Location: LCCOMB_X83_Y71_N30
\UC_ULA|ULActrl[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC_ULA|ULActrl[1]~6_combout\ = ((!\UC_ULA|ULActrl[1]~5_combout\ & (\UC_ULA|ULActrl[1]~0_combout\ & !\Registrador_pipeline2|DOUT\(10)))) # (!\Registrador_pipeline2|DOUT\(140))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~5_combout\,
	datab => \Registrador_pipeline2|DOUT\(140),
	datac => \UC_ULA|ULActrl[1]~0_combout\,
	datad => \Registrador_pipeline2|DOUT\(10),
	combout => \UC_ULA|ULActrl[1]~6_combout\);

-- Location: LCCOMB_X86_Y70_N14
\ALU|opmux|X[27]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[27]~53_combout\ = (!\UC_ULA|ULActrl[1]~6_combout\ & ((\Registrador_pipeline2|DOUT\(101) & ((\ALU|Bnot|Add0~55_combout\) # (\UC_ULA|ULActrl~2_combout\))) # (!\Registrador_pipeline2|DOUT\(101) & (\ALU|Bnot|Add0~55_combout\ & 
-- \UC_ULA|ULActrl~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \Registrador_pipeline2|DOUT\(101),
	datac => \ALU|Bnot|Add0~55_combout\,
	datad => \UC_ULA|ULActrl~2_combout\,
	combout => \ALU|opmux|X[27]~53_combout\);

-- Location: LCCOMB_X86_Y70_N22
\ALU|opmux|X[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|opmux|X[27]~54_combout\ = (\ALU|opmux|X[27]~53_combout\) # ((\UC_ULA|ULActrl[1]~6_combout\ & (!\UC_ULA|ULActrl~2_combout\ & \ALU|somaSub[27]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC_ULA|ULActrl[1]~6_combout\,
	datab => \UC_ULA|ULActrl~2_combout\,
	datac => \ALU|opmux|X[27]~53_combout\,
	datad => \ALU|somaSub[27]~54_combout\,
	combout => \ALU|opmux|X[27]~54_combout\);

-- Location: FF_X86_Y70_N23
\Registrador_pipeline3|DOUT[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[27]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(64));

-- Location: IOIBUF_X87_Y73_N1
\enderecoDisplay[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(27),
	o => \enderecoDisplay[27]~input_o\);

-- Location: IOIBUF_X87_Y73_N22
\enderecoDisplay[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(26),
	o => \enderecoDisplay[26]~input_o\);

-- Location: LCCOMB_X86_Y70_N6
\comparadorDisplay|Equal0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~16_combout\ = (\Registrador_pipeline3|DOUT\(64) & (\enderecoDisplay[27]~input_o\ & (\enderecoDisplay[26]~input_o\ $ (!\Registrador_pipeline3|DOUT\(63))))) # (!\Registrador_pipeline3|DOUT\(64) & (!\enderecoDisplay[27]~input_o\ & 
-- (\enderecoDisplay[26]~input_o\ $ (!\Registrador_pipeline3|DOUT\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(64),
	datab => \enderecoDisplay[27]~input_o\,
	datac => \enderecoDisplay[26]~input_o\,
	datad => \Registrador_pipeline3|DOUT\(63),
	combout => \comparadorDisplay|Equal0~16_combout\);

-- Location: IOIBUF_X105_Y73_N8
\enderecoDisplay[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(31),
	o => \enderecoDisplay[31]~input_o\);

-- Location: IOIBUF_X94_Y73_N8
\enderecoDisplay[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(30),
	o => \enderecoDisplay[30]~input_o\);

-- Location: LCCOMB_X87_Y70_N2
\comparadorDisplay|Equal0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~18_combout\ = (\enderecoDisplay[31]~input_o\ & (\Registrador_pipeline3|DOUT\(68) & (\Registrador_pipeline3|DOUT\(67) $ (!\enderecoDisplay[30]~input_o\)))) # (!\enderecoDisplay[31]~input_o\ & (!\Registrador_pipeline3|DOUT\(68) & 
-- (\Registrador_pipeline3|DOUT\(67) $ (!\enderecoDisplay[30]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[31]~input_o\,
	datab => \Registrador_pipeline3|DOUT\(67),
	datac => \Registrador_pipeline3|DOUT\(68),
	datad => \enderecoDisplay[30]~input_o\,
	combout => \comparadorDisplay|Equal0~18_combout\);

-- Location: IOIBUF_X109_Y73_N1
\enderecoDisplay[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(29),
	o => \enderecoDisplay[29]~input_o\);

-- Location: IOIBUF_X102_Y73_N8
\enderecoDisplay[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(28),
	o => \enderecoDisplay[28]~input_o\);

-- Location: LCCOMB_X87_Y70_N22
\comparadorDisplay|Equal0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~17_combout\ = (\enderecoDisplay[29]~input_o\ & (\Registrador_pipeline3|DOUT\(66) & (\Registrador_pipeline3|DOUT\(65) $ (!\enderecoDisplay[28]~input_o\)))) # (!\enderecoDisplay[29]~input_o\ & (!\Registrador_pipeline3|DOUT\(66) & 
-- (\Registrador_pipeline3|DOUT\(65) $ (!\enderecoDisplay[28]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[29]~input_o\,
	datab => \Registrador_pipeline3|DOUT\(66),
	datac => \Registrador_pipeline3|DOUT\(65),
	datad => \enderecoDisplay[28]~input_o\,
	combout => \comparadorDisplay|Equal0~17_combout\);

-- Location: IOIBUF_X91_Y73_N15
\enderecoDisplay[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(24),
	o => \enderecoDisplay[24]~input_o\);

-- Location: IOIBUF_X107_Y73_N1
\enderecoDisplay[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(25),
	o => \enderecoDisplay[25]~input_o\);

-- Location: LCCOMB_X87_Y70_N6
\comparadorDisplay|Equal0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~15_combout\ = (\enderecoDisplay[24]~input_o\ & (\Registrador_pipeline3|DOUT\(61) & (\Registrador_pipeline3|DOUT\(62) $ (!\enderecoDisplay[25]~input_o\)))) # (!\enderecoDisplay[24]~input_o\ & (!\Registrador_pipeline3|DOUT\(61) & 
-- (\Registrador_pipeline3|DOUT\(62) $ (!\enderecoDisplay[25]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[24]~input_o\,
	datab => \Registrador_pipeline3|DOUT\(62),
	datac => \enderecoDisplay[25]~input_o\,
	datad => \Registrador_pipeline3|DOUT\(61),
	combout => \comparadorDisplay|Equal0~15_combout\);

-- Location: LCCOMB_X87_Y70_N0
\comparadorDisplay|Equal0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~19_combout\ = (\comparadorDisplay|Equal0~16_combout\ & (\comparadorDisplay|Equal0~18_combout\ & (\comparadorDisplay|Equal0~17_combout\ & \comparadorDisplay|Equal0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comparadorDisplay|Equal0~16_combout\,
	datab => \comparadorDisplay|Equal0~18_combout\,
	datac => \comparadorDisplay|Equal0~17_combout\,
	datad => \comparadorDisplay|Equal0~15_combout\,
	combout => \comparadorDisplay|Equal0~19_combout\);

-- Location: IOIBUF_X96_Y73_N22
\enderecoDisplay[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(16),
	o => \enderecoDisplay[16]~input_o\);

-- Location: IOIBUF_X109_Y73_N8
\enderecoDisplay[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(17),
	o => \enderecoDisplay[17]~input_o\);

-- Location: LCCOMB_X88_Y70_N10
\comparadorDisplay|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~10_combout\ = (\enderecoDisplay[16]~input_o\ & (\Registrador_pipeline3|DOUT\(53) & (\Registrador_pipeline3|DOUT\(54) $ (!\enderecoDisplay[17]~input_o\)))) # (!\enderecoDisplay[16]~input_o\ & (!\Registrador_pipeline3|DOUT\(53) & 
-- (\Registrador_pipeline3|DOUT\(54) $ (!\enderecoDisplay[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[16]~input_o\,
	datab => \Registrador_pipeline3|DOUT\(53),
	datac => \Registrador_pipeline3|DOUT\(54),
	datad => \enderecoDisplay[17]~input_o\,
	combout => \comparadorDisplay|Equal0~10_combout\);

-- Location: IOIBUF_X89_Y73_N15
\enderecoDisplay[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(21),
	o => \enderecoDisplay[21]~input_o\);

-- Location: IOIBUF_X96_Y73_N15
\enderecoDisplay[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(20),
	o => \enderecoDisplay[20]~input_o\);

-- Location: LCCOMB_X88_Y70_N16
\comparadorDisplay|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~12_combout\ = (\enderecoDisplay[21]~input_o\ & (\Registrador_pipeline3|DOUT\(58) & (\enderecoDisplay[20]~input_o\ $ (!\Registrador_pipeline3|DOUT\(57))))) # (!\enderecoDisplay[21]~input_o\ & (!\Registrador_pipeline3|DOUT\(58) & 
-- (\enderecoDisplay[20]~input_o\ $ (!\Registrador_pipeline3|DOUT\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[21]~input_o\,
	datab => \enderecoDisplay[20]~input_o\,
	datac => \Registrador_pipeline3|DOUT\(57),
	datad => \Registrador_pipeline3|DOUT\(58),
	combout => \comparadorDisplay|Equal0~12_combout\);

-- Location: IOIBUF_X89_Y73_N22
\enderecoDisplay[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(23),
	o => \enderecoDisplay[23]~input_o\);

-- Location: IOIBUF_X100_Y73_N15
\enderecoDisplay[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(22),
	o => \enderecoDisplay[22]~input_o\);

-- Location: LCCOMB_X88_Y70_N22
\comparadorDisplay|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~13_combout\ = (\Registrador_pipeline3|DOUT\(59) & (\enderecoDisplay[22]~input_o\ & (\Registrador_pipeline3|DOUT\(60) $ (!\enderecoDisplay[23]~input_o\)))) # (!\Registrador_pipeline3|DOUT\(59) & (!\enderecoDisplay[22]~input_o\ & 
-- (\Registrador_pipeline3|DOUT\(60) $ (!\enderecoDisplay[23]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(59),
	datab => \Registrador_pipeline3|DOUT\(60),
	datac => \enderecoDisplay[23]~input_o\,
	datad => \enderecoDisplay[22]~input_o\,
	combout => \comparadorDisplay|Equal0~13_combout\);

-- Location: IOIBUF_X107_Y73_N8
\enderecoDisplay[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(18),
	o => \enderecoDisplay[18]~input_o\);

-- Location: IOIBUF_X98_Y73_N15
\enderecoDisplay[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(19),
	o => \enderecoDisplay[19]~input_o\);

-- Location: LCCOMB_X88_Y70_N20
\comparadorDisplay|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~11_combout\ = (\enderecoDisplay[18]~input_o\ & (\Registrador_pipeline3|DOUT\(55) & (\enderecoDisplay[19]~input_o\ $ (!\Registrador_pipeline3|DOUT\(56))))) # (!\enderecoDisplay[18]~input_o\ & (!\Registrador_pipeline3|DOUT\(55) & 
-- (\enderecoDisplay[19]~input_o\ $ (!\Registrador_pipeline3|DOUT\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[18]~input_o\,
	datab => \enderecoDisplay[19]~input_o\,
	datac => \Registrador_pipeline3|DOUT\(55),
	datad => \Registrador_pipeline3|DOUT\(56),
	combout => \comparadorDisplay|Equal0~11_combout\);

-- Location: LCCOMB_X88_Y70_N12
\comparadorDisplay|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~14_combout\ = (\comparadorDisplay|Equal0~10_combout\ & (\comparadorDisplay|Equal0~12_combout\ & (\comparadorDisplay|Equal0~13_combout\ & \comparadorDisplay|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comparadorDisplay|Equal0~10_combout\,
	datab => \comparadorDisplay|Equal0~12_combout\,
	datac => \comparadorDisplay|Equal0~13_combout\,
	datad => \comparadorDisplay|Equal0~11_combout\,
	combout => \comparadorDisplay|Equal0~14_combout\);

-- Location: IOIBUF_X87_Y73_N15
\enderecoDisplay[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(8),
	o => \enderecoDisplay[8]~input_o\);

-- Location: IOIBUF_X85_Y73_N1
\enderecoDisplay[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(9),
	o => \enderecoDisplay[9]~input_o\);

-- Location: LCCOMB_X86_Y71_N24
\comparadorDisplay|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~5_combout\ = (\enderecoDisplay[8]~input_o\ & (\Registrador_pipeline3|DOUT\(45) & (\enderecoDisplay[9]~input_o\ $ (!\Registrador_pipeline3|DOUT\(46))))) # (!\enderecoDisplay[8]~input_o\ & (!\Registrador_pipeline3|DOUT\(45) & 
-- (\enderecoDisplay[9]~input_o\ $ (!\Registrador_pipeline3|DOUT\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[8]~input_o\,
	datab => \Registrador_pipeline3|DOUT\(45),
	datac => \enderecoDisplay[9]~input_o\,
	datad => \Registrador_pipeline3|DOUT\(46),
	combout => \comparadorDisplay|Equal0~5_combout\);

-- Location: IOIBUF_X100_Y73_N22
\enderecoDisplay[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(15),
	o => \enderecoDisplay[15]~input_o\);

-- Location: IOIBUF_X89_Y73_N8
\enderecoDisplay[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(14),
	o => \enderecoDisplay[14]~input_o\);

-- Location: LCCOMB_X88_Y71_N8
\comparadorDisplay|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~8_combout\ = (\enderecoDisplay[15]~input_o\ & (\Registrador_pipeline3|DOUT\(52) & (\enderecoDisplay[14]~input_o\ $ (!\Registrador_pipeline3|DOUT\(51))))) # (!\enderecoDisplay[15]~input_o\ & (!\Registrador_pipeline3|DOUT\(52) & 
-- (\enderecoDisplay[14]~input_o\ $ (!\Registrador_pipeline3|DOUT\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[15]~input_o\,
	datab => \enderecoDisplay[14]~input_o\,
	datac => \Registrador_pipeline3|DOUT\(51),
	datad => \Registrador_pipeline3|DOUT\(52),
	combout => \comparadorDisplay|Equal0~8_combout\);

-- Location: IOIBUF_X85_Y73_N22
\enderecoDisplay[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(10),
	o => \enderecoDisplay[10]~input_o\);

-- Location: IOIBUF_X87_Y73_N8
\enderecoDisplay[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(11),
	o => \enderecoDisplay[11]~input_o\);

-- Location: LCCOMB_X86_Y71_N6
\comparadorDisplay|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~6_combout\ = (\enderecoDisplay[10]~input_o\ & (\Registrador_pipeline3|DOUT\(47) & (\Registrador_pipeline3|DOUT\(48) $ (!\enderecoDisplay[11]~input_o\)))) # (!\enderecoDisplay[10]~input_o\ & (!\Registrador_pipeline3|DOUT\(47) & 
-- (\Registrador_pipeline3|DOUT\(48) $ (!\enderecoDisplay[11]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[10]~input_o\,
	datab => \Registrador_pipeline3|DOUT\(47),
	datac => \Registrador_pipeline3|DOUT\(48),
	datad => \enderecoDisplay[11]~input_o\,
	combout => \comparadorDisplay|Equal0~6_combout\);

-- Location: IOIBUF_X94_Y73_N1
\enderecoDisplay[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(12),
	o => \enderecoDisplay[12]~input_o\);

-- Location: IOIBUF_X105_Y73_N1
\enderecoDisplay[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(13),
	o => \enderecoDisplay[13]~input_o\);

-- Location: LCCOMB_X87_Y70_N4
\comparadorDisplay|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~7_combout\ = (\Registrador_pipeline3|DOUT\(50) & (\enderecoDisplay[13]~input_o\ & (\enderecoDisplay[12]~input_o\ $ (!\Registrador_pipeline3|DOUT\(49))))) # (!\Registrador_pipeline3|DOUT\(50) & (!\enderecoDisplay[13]~input_o\ & 
-- (\enderecoDisplay[12]~input_o\ $ (!\Registrador_pipeline3|DOUT\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(50),
	datab => \enderecoDisplay[12]~input_o\,
	datac => \enderecoDisplay[13]~input_o\,
	datad => \Registrador_pipeline3|DOUT\(49),
	combout => \comparadorDisplay|Equal0~7_combout\);

-- Location: LCCOMB_X88_Y71_N14
\comparadorDisplay|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~9_combout\ = (\comparadorDisplay|Equal0~5_combout\ & (\comparadorDisplay|Equal0~8_combout\ & (\comparadorDisplay|Equal0~6_combout\ & \comparadorDisplay|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comparadorDisplay|Equal0~5_combout\,
	datab => \comparadorDisplay|Equal0~8_combout\,
	datac => \comparadorDisplay|Equal0~6_combout\,
	datad => \comparadorDisplay|Equal0~7_combout\,
	combout => \comparadorDisplay|Equal0~9_combout\);

-- Location: IOIBUF_X81_Y73_N8
\enderecoDisplay[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(7),
	o => \enderecoDisplay[7]~input_o\);

-- Location: IOIBUF_X85_Y73_N15
\enderecoDisplay[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(6),
	o => \enderecoDisplay[6]~input_o\);

-- Location: LCCOMB_X81_Y71_N30
\comparadorDisplay|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~3_combout\ = (\enderecoDisplay[7]~input_o\ & (\Registrador_pipeline3|DOUT\(44) & (\Registrador_pipeline3|DOUT\(43) $ (!\enderecoDisplay[6]~input_o\)))) # (!\enderecoDisplay[7]~input_o\ & (!\Registrador_pipeline3|DOUT\(44) & 
-- (\Registrador_pipeline3|DOUT\(43) $ (!\enderecoDisplay[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[7]~input_o\,
	datab => \Registrador_pipeline3|DOUT\(43),
	datac => \Registrador_pipeline3|DOUT\(44),
	datad => \enderecoDisplay[6]~input_o\,
	combout => \comparadorDisplay|Equal0~3_combout\);

-- Location: IOIBUF_X115_Y37_N1
\enderecoDisplay[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(1),
	o => \enderecoDisplay[1]~input_o\);

-- Location: IOIBUF_X115_Y37_N8
\enderecoDisplay[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(0),
	o => \enderecoDisplay[0]~input_o\);

-- Location: FF_X87_Y71_N5
\Registrador_pipeline3|DOUT[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(38));

-- Location: FF_X88_Y71_N17
\Registrador_pipeline3|DOUT[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \ALU|opmux|X[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(37));

-- Location: LCCOMB_X88_Y71_N10
\comparadorDisplay|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~0_combout\ = (\enderecoDisplay[1]~input_o\ & (\Registrador_pipeline3|DOUT\(38) & (\enderecoDisplay[0]~input_o\ $ (!\Registrador_pipeline3|DOUT\(37))))) # (!\enderecoDisplay[1]~input_o\ & (!\Registrador_pipeline3|DOUT\(38) & 
-- (\enderecoDisplay[0]~input_o\ $ (!\Registrador_pipeline3|DOUT\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[1]~input_o\,
	datab => \enderecoDisplay[0]~input_o\,
	datac => \Registrador_pipeline3|DOUT\(38),
	datad => \Registrador_pipeline3|DOUT\(37),
	combout => \comparadorDisplay|Equal0~0_combout\);

-- Location: IOIBUF_X54_Y73_N8
\enderecoDisplay[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(2),
	o => \enderecoDisplay[2]~input_o\);

-- Location: IOIBUF_X52_Y73_N1
\enderecoDisplay[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(3),
	o => \enderecoDisplay[3]~input_o\);

-- Location: LCCOMB_X81_Y71_N22
\comparadorDisplay|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~1_combout\ = (\enderecoDisplay[2]~input_o\ & (\Registrador_pipeline3|DOUT\(39) & (\Registrador_pipeline3|DOUT\(40) $ (!\enderecoDisplay[3]~input_o\)))) # (!\enderecoDisplay[2]~input_o\ & (!\Registrador_pipeline3|DOUT\(39) & 
-- (\Registrador_pipeline3|DOUT\(40) $ (!\enderecoDisplay[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[2]~input_o\,
	datab => \Registrador_pipeline3|DOUT\(40),
	datac => \enderecoDisplay[3]~input_o\,
	datad => \Registrador_pipeline3|DOUT\(39),
	combout => \comparadorDisplay|Equal0~1_combout\);

-- Location: IOIBUF_X52_Y73_N8
\enderecoDisplay[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(4),
	o => \enderecoDisplay[4]~input_o\);

-- Location: IOIBUF_X52_Y73_N22
\enderecoDisplay[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enderecoDisplay(5),
	o => \enderecoDisplay[5]~input_o\);

-- Location: LCCOMB_X81_Y71_N12
\comparadorDisplay|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~2_combout\ = (\enderecoDisplay[4]~input_o\ & (\Registrador_pipeline3|DOUT\(41) & (\Registrador_pipeline3|DOUT\(42) $ (!\enderecoDisplay[5]~input_o\)))) # (!\enderecoDisplay[4]~input_o\ & (!\Registrador_pipeline3|DOUT\(41) & 
-- (\Registrador_pipeline3|DOUT\(42) $ (!\enderecoDisplay[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \enderecoDisplay[4]~input_o\,
	datab => \Registrador_pipeline3|DOUT\(42),
	datac => \enderecoDisplay[5]~input_o\,
	datad => \Registrador_pipeline3|DOUT\(41),
	combout => \comparadorDisplay|Equal0~2_combout\);

-- Location: LCCOMB_X81_Y71_N16
\comparadorDisplay|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~4_combout\ = (\comparadorDisplay|Equal0~3_combout\ & (\comparadorDisplay|Equal0~0_combout\ & (\comparadorDisplay|Equal0~1_combout\ & \comparadorDisplay|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comparadorDisplay|Equal0~3_combout\,
	datab => \comparadorDisplay|Equal0~0_combout\,
	datac => \comparadorDisplay|Equal0~1_combout\,
	datad => \comparadorDisplay|Equal0~2_combout\,
	combout => \comparadorDisplay|Equal0~4_combout\);

-- Location: LCCOMB_X88_Y71_N4
\comparadorDisplay|Equal0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \comparadorDisplay|Equal0~20_combout\ = (\comparadorDisplay|Equal0~19_combout\ & (\comparadorDisplay|Equal0~14_combout\ & (\comparadorDisplay|Equal0~9_combout\ & \comparadorDisplay|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comparadorDisplay|Equal0~19_combout\,
	datab => \comparadorDisplay|Equal0~14_combout\,
	datac => \comparadorDisplay|Equal0~9_combout\,
	datad => \comparadorDisplay|Equal0~4_combout\,
	combout => \comparadorDisplay|Equal0~20_combout\);

-- Location: FF_X74_Y70_N1
\PC|DOUT[0]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxBEQ|X[0]~0_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[0]~_Duplicate_2_q\);

-- Location: LCCOMB_X74_Y70_N0
\MuxBEQ|X[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxBEQ|X[0]~0_combout\ = (\Registrador_pipeline3|DOUT\(104) & ((\Registrador_pipeline3|DOUT\(69) & (\Registrador_pipeline3|DOUT\(71))) # (!\Registrador_pipeline3|DOUT\(69) & ((\PC|DOUT[0]~_Duplicate_2_q\))))) # (!\Registrador_pipeline3|DOUT\(104) & 
-- (((\PC|DOUT[0]~_Duplicate_2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(71),
	datab => \Registrador_pipeline3|DOUT\(104),
	datac => \PC|DOUT[0]~_Duplicate_2_q\,
	datad => \Registrador_pipeline3|DOUT\(69),
	combout => \MuxBEQ|X[0]~0_combout\);

-- Location: DDIOOUTCELL_X58_Y73_N11
\PC|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxBEQ|X[0]~0_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(0));

-- Location: DDIOOUTCELL_X58_Y73_N4
\PC|DOUT[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxBEQ|X[0]~0_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sclr => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X79_Y69_N0
\PC|DOUT[2]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[2]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0~portadataout\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[2]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \MuxProxPC|X[2]~56_combout\,
	combout => \PC|DOUT[2]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X81_Y73_N4
\PC|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[2]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(2));

-- Location: LCCOMB_X79_Y69_N30
\PC|DOUT[3]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[3]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a1\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[3]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a1\,
	datad => \MuxProxPC|X[3]~57_combout\,
	combout => \PC|DOUT[3]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X79_Y73_N11
\PC|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[3]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(3));

-- Location: LCCOMB_X76_Y69_N10
\PC|DOUT[4]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[4]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a2\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[4]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a2\,
	datab => \mux_PC~input_o\,
	datac => \MuxProxPC|X[4]~58_combout\,
	combout => \PC|DOUT[4]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X60_Y73_N18
\PC|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[4]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(4));

-- Location: LCCOMB_X76_Y69_N24
\PC|DOUT[5]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[5]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a3\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[5]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a3\,
	datad => \MuxProxPC|X[5]~59_combout\,
	combout => \PC|DOUT[5]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X60_Y73_N11
\PC|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[5]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(5));

-- Location: LCCOMB_X76_Y70_N22
\PC|DOUT[6]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[6]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a4\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[6]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a4\,
	datad => \MuxProxPC|X[6]~60_combout\,
	combout => \PC|DOUT[6]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X72_Y73_N25
\PC|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[6]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(6));

-- Location: LCCOMB_X80_Y71_N12
\Registrador_pipeline3|DOUT[77]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[77]~40_combout\ = (\Registrador_pipeline2|DOUT\(15) & ((\Registrador_pipeline2|DOUT\(41) & (\Registrador_pipeline3|DOUT[76]~39\ & VCC)) # (!\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline3|DOUT[76]~39\)))) # 
-- (!\Registrador_pipeline2|DOUT\(15) & ((\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline3|DOUT[76]~39\)) # (!\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline3|DOUT[76]~39\) # (GND)))))
-- \Registrador_pipeline3|DOUT[77]~41\ = CARRY((\Registrador_pipeline2|DOUT\(15) & (!\Registrador_pipeline2|DOUT\(41) & !\Registrador_pipeline3|DOUT[76]~39\)) # (!\Registrador_pipeline2|DOUT\(15) & ((!\Registrador_pipeline3|DOUT[76]~39\) # 
-- (!\Registrador_pipeline2|DOUT\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(15),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[76]~39\,
	combout => \Registrador_pipeline3|DOUT[77]~40_combout\,
	cout => \Registrador_pipeline3|DOUT[77]~41\);

-- Location: FF_X80_Y71_N13
\Registrador_pipeline3|DOUT[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[77]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(77));

-- Location: LCCOMB_X75_Y70_N0
\PC|DOUT[7]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[7]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[7]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxProxPC|X[7]~61_combout\,
	combout => \PC|DOUT[7]~_Duplicate_1feeder_combout\);

-- Location: FF_X75_Y70_N1
\PC|DOUT[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[7]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a5\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[7]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y70_N12
\add4toPC|X[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[7]~10_combout\ = (\PC|DOUT[7]~_Duplicate_1_q\ & (!\add4toPC|X[6]~9\)) # (!\PC|DOUT[7]~_Duplicate_1_q\ & ((\add4toPC|X[6]~9\) # (GND)))
-- \add4toPC|X[7]~11\ = CARRY((!\add4toPC|X[6]~9\) # (!\PC|DOUT[7]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[7]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[6]~9\,
	combout => \add4toPC|X[7]~10_combout\,
	cout => \add4toPC|X[7]~11\);

-- Location: LCCOMB_X74_Y70_N6
\MuxProxPC|X[7]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[7]~61_combout\ = (\Registrador_pipeline3|DOUT\(104) & ((\Registrador_pipeline3|DOUT\(69) & (\Registrador_pipeline3|DOUT\(77))) # (!\Registrador_pipeline3|DOUT\(69) & ((\add4toPC|X[7]~10_combout\))))) # (!\Registrador_pipeline3|DOUT\(104) & 
-- (((\add4toPC|X[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(77),
	datab => \add4toPC|X[7]~10_combout\,
	datac => \Registrador_pipeline3|DOUT\(104),
	datad => \Registrador_pipeline3|DOUT\(69),
	combout => \MuxProxPC|X[7]~61_combout\);

-- Location: LCCOMB_X74_Y70_N4
\PC|DOUT[7]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[7]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a5\))) # (!\mux_PC~input_o\ & (\MuxProxPC|X[7]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxProxPC|X[7]~61_combout\,
	datac => \mux_PC~input_o\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a5\,
	combout => \PC|DOUT[7]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X69_Y73_N25
\PC|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[7]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(7));

-- Location: LCCOMB_X80_Y71_N14
\Registrador_pipeline3|DOUT[78]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[78]~42_combout\ = ((\Registrador_pipeline2|DOUT\(16) $ (\Registrador_pipeline2|DOUT\(41) $ (!\Registrador_pipeline3|DOUT[77]~41\)))) # (GND)
-- \Registrador_pipeline3|DOUT[78]~43\ = CARRY((\Registrador_pipeline2|DOUT\(16) & ((\Registrador_pipeline2|DOUT\(41)) # (!\Registrador_pipeline3|DOUT[77]~41\))) # (!\Registrador_pipeline2|DOUT\(16) & (\Registrador_pipeline2|DOUT\(41) & 
-- !\Registrador_pipeline3|DOUT[77]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(16),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[77]~41\,
	combout => \Registrador_pipeline3|DOUT[78]~42_combout\,
	cout => \Registrador_pipeline3|DOUT[78]~43\);

-- Location: FF_X80_Y71_N15
\Registrador_pipeline3|DOUT[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[78]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(78));

-- Location: LCCOMB_X73_Y70_N28
\PC|DOUT[8]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[8]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[8]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[8]~62_combout\,
	combout => \PC|DOUT[8]~_Duplicate_1feeder_combout\);

-- Location: FF_X73_Y70_N29
\PC|DOUT[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[8]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a6\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[8]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y70_N14
\add4toPC|X[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[8]~12_combout\ = (\PC|DOUT[8]~_Duplicate_1_q\ & (\add4toPC|X[7]~11\ $ (GND))) # (!\PC|DOUT[8]~_Duplicate_1_q\ & (!\add4toPC|X[7]~11\ & VCC))
-- \add4toPC|X[8]~13\ = CARRY((\PC|DOUT[8]~_Duplicate_1_q\ & !\add4toPC|X[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[8]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[7]~11\,
	combout => \add4toPC|X[8]~12_combout\,
	cout => \add4toPC|X[8]~13\);

-- Location: LCCOMB_X74_Y70_N16
\MuxProxPC|X[8]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[8]~62_combout\ = (\Registrador_pipeline3|DOUT\(104) & ((\Registrador_pipeline3|DOUT\(69) & (\Registrador_pipeline3|DOUT\(78))) # (!\Registrador_pipeline3|DOUT\(69) & ((\add4toPC|X[8]~12_combout\))))) # (!\Registrador_pipeline3|DOUT\(104) & 
-- (((\add4toPC|X[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(78),
	datab => \Registrador_pipeline3|DOUT\(104),
	datac => \add4toPC|X[8]~12_combout\,
	datad => \Registrador_pipeline3|DOUT\(69),
	combout => \MuxProxPC|X[8]~62_combout\);

-- Location: LCCOMB_X73_Y70_N2
\PC|DOUT[8]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[8]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a6\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[8]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a6\,
	datad => \MuxProxPC|X[8]~62_combout\,
	combout => \PC|DOUT[8]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X65_Y73_N25
\PC|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[8]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(8));

-- Location: LCCOMB_X80_Y71_N16
\Registrador_pipeline3|DOUT[79]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[79]~44_combout\ = (\Registrador_pipeline2|DOUT\(17) & ((\Registrador_pipeline2|DOUT\(41) & (\Registrador_pipeline3|DOUT[78]~43\ & VCC)) # (!\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline3|DOUT[78]~43\)))) # 
-- (!\Registrador_pipeline2|DOUT\(17) & ((\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline3|DOUT[78]~43\)) # (!\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline3|DOUT[78]~43\) # (GND)))))
-- \Registrador_pipeline3|DOUT[79]~45\ = CARRY((\Registrador_pipeline2|DOUT\(17) & (!\Registrador_pipeline2|DOUT\(41) & !\Registrador_pipeline3|DOUT[78]~43\)) # (!\Registrador_pipeline2|DOUT\(17) & ((!\Registrador_pipeline3|DOUT[78]~43\) # 
-- (!\Registrador_pipeline2|DOUT\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(17),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[78]~43\,
	combout => \Registrador_pipeline3|DOUT[79]~44_combout\,
	cout => \Registrador_pipeline3|DOUT[79]~45\);

-- Location: FF_X80_Y71_N17
\Registrador_pipeline3|DOUT[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[79]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(79));

-- Location: LCCOMB_X73_Y70_N22
\PC|DOUT[9]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[9]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[9]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[9]~63_combout\,
	combout => \PC|DOUT[9]~_Duplicate_1feeder_combout\);

-- Location: FF_X73_Y70_N23
\PC|DOUT[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[9]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a7\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[9]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y70_N16
\add4toPC|X[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[9]~14_combout\ = (\PC|DOUT[9]~_Duplicate_1_q\ & (!\add4toPC|X[8]~13\)) # (!\PC|DOUT[9]~_Duplicate_1_q\ & ((\add4toPC|X[8]~13\) # (GND)))
-- \add4toPC|X[9]~15\ = CARRY((!\add4toPC|X[8]~13\) # (!\PC|DOUT[9]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[9]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[8]~13\,
	combout => \add4toPC|X[9]~14_combout\,
	cout => \add4toPC|X[9]~15\);

-- Location: LCCOMB_X74_Y70_N18
\MuxProxPC|X[9]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[9]~63_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & (\Registrador_pipeline3|DOUT\(79))) # (!\Registrador_pipeline3|DOUT\(104) & ((\add4toPC|X[9]~14_combout\))))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (((\add4toPC|X[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(79),
	datab => \Registrador_pipeline3|DOUT\(69),
	datac => \Registrador_pipeline3|DOUT\(104),
	datad => \add4toPC|X[9]~14_combout\,
	combout => \MuxProxPC|X[9]~63_combout\);

-- Location: LCCOMB_X73_Y70_N24
\PC|DOUT[9]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[9]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a7\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[9]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a7\,
	datad => \MuxProxPC|X[9]~63_combout\,
	combout => \PC|DOUT[9]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X69_Y73_N18
\PC|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[9]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(9));

-- Location: LCCOMB_X80_Y71_N18
\Registrador_pipeline3|DOUT[80]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[80]~46_combout\ = ((\Registrador_pipeline2|DOUT\(42) $ (\Registrador_pipeline2|DOUT\(18) $ (!\Registrador_pipeline3|DOUT[79]~45\)))) # (GND)
-- \Registrador_pipeline3|DOUT[80]~47\ = CARRY((\Registrador_pipeline2|DOUT\(42) & ((\Registrador_pipeline2|DOUT\(18)) # (!\Registrador_pipeline3|DOUT[79]~45\))) # (!\Registrador_pipeline2|DOUT\(42) & (\Registrador_pipeline2|DOUT\(18) & 
-- !\Registrador_pipeline3|DOUT[79]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(42),
	datab => \Registrador_pipeline2|DOUT\(18),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[79]~45\,
	combout => \Registrador_pipeline3|DOUT[80]~46_combout\,
	cout => \Registrador_pipeline3|DOUT[80]~47\);

-- Location: FF_X80_Y71_N19
\Registrador_pipeline3|DOUT[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[80]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(80));

-- Location: LCCOMB_X73_Y70_N12
\PC|DOUT[10]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[10]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[10]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[10]~64_combout\,
	combout => \PC|DOUT[10]~_Duplicate_1feeder_combout\);

-- Location: FF_X73_Y70_N13
\PC|DOUT[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[10]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a8\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[10]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y70_N18
\add4toPC|X[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[10]~16_combout\ = (\PC|DOUT[10]~_Duplicate_1_q\ & (\add4toPC|X[9]~15\ $ (GND))) # (!\PC|DOUT[10]~_Duplicate_1_q\ & (!\add4toPC|X[9]~15\ & VCC))
-- \add4toPC|X[10]~17\ = CARRY((\PC|DOUT[10]~_Duplicate_1_q\ & !\add4toPC|X[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[10]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[9]~15\,
	combout => \add4toPC|X[10]~16_combout\,
	cout => \add4toPC|X[10]~17\);

-- Location: LCCOMB_X74_Y70_N24
\MuxProxPC|X[10]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[10]~64_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & (\Registrador_pipeline3|DOUT\(80))) # (!\Registrador_pipeline3|DOUT\(104) & ((\add4toPC|X[10]~16_combout\))))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (((\add4toPC|X[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(80),
	datab => \Registrador_pipeline3|DOUT\(69),
	datac => \Registrador_pipeline3|DOUT\(104),
	datad => \add4toPC|X[10]~16_combout\,
	combout => \MuxProxPC|X[10]~64_combout\);

-- Location: LCCOMB_X73_Y70_N10
\PC|DOUT[10]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[10]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a8\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[10]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a8\,
	datad => \MuxProxPC|X[10]~64_combout\,
	combout => \PC|DOUT[10]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X72_Y73_N11
\PC|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[10]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(10));

-- Location: LCCOMB_X80_Y71_N20
\Registrador_pipeline3|DOUT[81]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[81]~48_combout\ = (\Registrador_pipeline2|DOUT\(43) & ((\Registrador_pipeline2|DOUT\(19) & (\Registrador_pipeline3|DOUT[80]~47\ & VCC)) # (!\Registrador_pipeline2|DOUT\(19) & (!\Registrador_pipeline3|DOUT[80]~47\)))) # 
-- (!\Registrador_pipeline2|DOUT\(43) & ((\Registrador_pipeline2|DOUT\(19) & (!\Registrador_pipeline3|DOUT[80]~47\)) # (!\Registrador_pipeline2|DOUT\(19) & ((\Registrador_pipeline3|DOUT[80]~47\) # (GND)))))
-- \Registrador_pipeline3|DOUT[81]~49\ = CARRY((\Registrador_pipeline2|DOUT\(43) & (!\Registrador_pipeline2|DOUT\(19) & !\Registrador_pipeline3|DOUT[80]~47\)) # (!\Registrador_pipeline2|DOUT\(43) & ((!\Registrador_pipeline3|DOUT[80]~47\) # 
-- (!\Registrador_pipeline2|DOUT\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(43),
	datab => \Registrador_pipeline2|DOUT\(19),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[80]~47\,
	combout => \Registrador_pipeline3|DOUT[81]~48_combout\,
	cout => \Registrador_pipeline3|DOUT[81]~49\);

-- Location: FF_X80_Y71_N21
\Registrador_pipeline3|DOUT[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[81]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(81));

-- Location: LCCOMB_X76_Y70_N2
\PC|DOUT[11]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[11]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[11]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[11]~65_combout\,
	combout => \PC|DOUT[11]~_Duplicate_1feeder_combout\);

-- Location: FF_X76_Y70_N3
\PC|DOUT[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[11]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a9\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[11]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y70_N20
\add4toPC|X[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[11]~18_combout\ = (\PC|DOUT[11]~_Duplicate_1_q\ & (!\add4toPC|X[10]~17\)) # (!\PC|DOUT[11]~_Duplicate_1_q\ & ((\add4toPC|X[10]~17\) # (GND)))
-- \add4toPC|X[11]~19\ = CARRY((!\add4toPC|X[10]~17\) # (!\PC|DOUT[11]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[11]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[10]~17\,
	combout => \add4toPC|X[11]~18_combout\,
	cout => \add4toPC|X[11]~19\);

-- Location: LCCOMB_X76_Y70_N18
\MuxProxPC|X[11]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[11]~65_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & (\Registrador_pipeline3|DOUT\(81))) # (!\Registrador_pipeline3|DOUT\(104) & ((\add4toPC|X[11]~18_combout\))))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (((\add4toPC|X[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(81),
	datab => \Registrador_pipeline3|DOUT\(69),
	datac => \Registrador_pipeline3|DOUT\(104),
	datad => \add4toPC|X[11]~18_combout\,
	combout => \MuxProxPC|X[11]~65_combout\);

-- Location: LCCOMB_X76_Y70_N8
\PC|DOUT[11]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[11]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a9\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[11]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a9\,
	datad => \MuxProxPC|X[11]~65_combout\,
	combout => \PC|DOUT[11]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X67_Y73_N11
\PC|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[11]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(11));

-- Location: LCCOMB_X80_Y71_N22
\Registrador_pipeline3|DOUT[82]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[82]~50_combout\ = ((\Registrador_pipeline2|DOUT\(20) $ (\Registrador_pipeline2|DOUT\(44) $ (!\Registrador_pipeline3|DOUT[81]~49\)))) # (GND)
-- \Registrador_pipeline3|DOUT[82]~51\ = CARRY((\Registrador_pipeline2|DOUT\(20) & ((\Registrador_pipeline2|DOUT\(44)) # (!\Registrador_pipeline3|DOUT[81]~49\))) # (!\Registrador_pipeline2|DOUT\(20) & (\Registrador_pipeline2|DOUT\(44) & 
-- !\Registrador_pipeline3|DOUT[81]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(20),
	datab => \Registrador_pipeline2|DOUT\(44),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[81]~49\,
	combout => \Registrador_pipeline3|DOUT[82]~50_combout\,
	cout => \Registrador_pipeline3|DOUT[82]~51\);

-- Location: FF_X80_Y71_N23
\Registrador_pipeline3|DOUT[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[82]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(82));

-- Location: LCCOMB_X76_Y70_N20
\PC|DOUT[12]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[12]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[12]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[12]~66_combout\,
	combout => \PC|DOUT[12]~_Duplicate_1feeder_combout\);

-- Location: FF_X76_Y70_N21
\PC|DOUT[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[12]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a10\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[12]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y70_N22
\add4toPC|X[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[12]~20_combout\ = (\PC|DOUT[12]~_Duplicate_1_q\ & (\add4toPC|X[11]~19\ $ (GND))) # (!\PC|DOUT[12]~_Duplicate_1_q\ & (!\add4toPC|X[11]~19\ & VCC))
-- \add4toPC|X[12]~21\ = CARRY((\PC|DOUT[12]~_Duplicate_1_q\ & !\add4toPC|X[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[12]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[11]~19\,
	combout => \add4toPC|X[12]~20_combout\,
	cout => \add4toPC|X[12]~21\);

-- Location: LCCOMB_X76_Y70_N12
\MuxProxPC|X[12]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[12]~66_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & (\Registrador_pipeline3|DOUT\(82))) # (!\Registrador_pipeline3|DOUT\(104) & ((\add4toPC|X[12]~20_combout\))))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (((\add4toPC|X[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(82),
	datab => \Registrador_pipeline3|DOUT\(69),
	datac => \Registrador_pipeline3|DOUT\(104),
	datad => \add4toPC|X[12]~20_combout\,
	combout => \MuxProxPC|X[12]~66_combout\);

-- Location: LCCOMB_X76_Y70_N26
\PC|DOUT[12]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[12]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a10\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[12]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a10\,
	datad => \MuxProxPC|X[12]~66_combout\,
	combout => \PC|DOUT[12]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X58_Y73_N18
\PC|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[12]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(12));

-- Location: LCCOMB_X80_Y71_N24
\Registrador_pipeline3|DOUT[83]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[83]~52_combout\ = (\Registrador_pipeline2|DOUT\(21) & ((\Registrador_pipeline2|DOUT\(45) & (\Registrador_pipeline3|DOUT[82]~51\ & VCC)) # (!\Registrador_pipeline2|DOUT\(45) & (!\Registrador_pipeline3|DOUT[82]~51\)))) # 
-- (!\Registrador_pipeline2|DOUT\(21) & ((\Registrador_pipeline2|DOUT\(45) & (!\Registrador_pipeline3|DOUT[82]~51\)) # (!\Registrador_pipeline2|DOUT\(45) & ((\Registrador_pipeline3|DOUT[82]~51\) # (GND)))))
-- \Registrador_pipeline3|DOUT[83]~53\ = CARRY((\Registrador_pipeline2|DOUT\(21) & (!\Registrador_pipeline2|DOUT\(45) & !\Registrador_pipeline3|DOUT[82]~51\)) # (!\Registrador_pipeline2|DOUT\(21) & ((!\Registrador_pipeline3|DOUT[82]~51\) # 
-- (!\Registrador_pipeline2|DOUT\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(21),
	datab => \Registrador_pipeline2|DOUT\(45),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[82]~51\,
	combout => \Registrador_pipeline3|DOUT[83]~52_combout\,
	cout => \Registrador_pipeline3|DOUT[83]~53\);

-- Location: FF_X80_Y71_N25
\Registrador_pipeline3|DOUT[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[83]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(83));

-- Location: LCCOMB_X76_Y70_N14
\PC|DOUT[13]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[13]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[13]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[13]~67_combout\,
	combout => \PC|DOUT[13]~_Duplicate_1feeder_combout\);

-- Location: FF_X76_Y70_N15
\PC|DOUT[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[13]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a11\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y70_N24
\add4toPC|X[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[13]~22_combout\ = (\PC|DOUT[13]~_Duplicate_1_q\ & (!\add4toPC|X[12]~21\)) # (!\PC|DOUT[13]~_Duplicate_1_q\ & ((\add4toPC|X[12]~21\) # (GND)))
-- \add4toPC|X[13]~23\ = CARRY((!\add4toPC|X[12]~21\) # (!\PC|DOUT[13]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[13]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[12]~21\,
	combout => \add4toPC|X[13]~22_combout\,
	cout => \add4toPC|X[13]~23\);

-- Location: LCCOMB_X76_Y70_N6
\MuxProxPC|X[13]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[13]~67_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & (\Registrador_pipeline3|DOUT\(83))) # (!\Registrador_pipeline3|DOUT\(104) & ((\add4toPC|X[13]~22_combout\))))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (((\add4toPC|X[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(83),
	datab => \Registrador_pipeline3|DOUT\(69),
	datac => \Registrador_pipeline3|DOUT\(104),
	datad => \add4toPC|X[13]~22_combout\,
	combout => \MuxProxPC|X[13]~67_combout\);

-- Location: LCCOMB_X79_Y70_N4
\PC|DOUT[13]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[13]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a11\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[13]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a11\,
	datad => \MuxProxPC|X[13]~67_combout\,
	combout => \PC|DOUT[13]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X83_Y73_N18
\PC|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[13]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(13));

-- Location: LCCOMB_X80_Y71_N26
\Registrador_pipeline3|DOUT[84]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[84]~54_combout\ = ((\Registrador_pipeline2|DOUT\(22) $ (\Registrador_pipeline2|DOUT\(46) $ (!\Registrador_pipeline3|DOUT[83]~53\)))) # (GND)
-- \Registrador_pipeline3|DOUT[84]~55\ = CARRY((\Registrador_pipeline2|DOUT\(22) & ((\Registrador_pipeline2|DOUT\(46)) # (!\Registrador_pipeline3|DOUT[83]~53\))) # (!\Registrador_pipeline2|DOUT\(22) & (\Registrador_pipeline2|DOUT\(46) & 
-- !\Registrador_pipeline3|DOUT[83]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(22),
	datab => \Registrador_pipeline2|DOUT\(46),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[83]~53\,
	combout => \Registrador_pipeline3|DOUT[84]~54_combout\,
	cout => \Registrador_pipeline3|DOUT[84]~55\);

-- Location: FF_X80_Y71_N27
\Registrador_pipeline3|DOUT[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[84]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(84));

-- Location: LCCOMB_X74_Y69_N12
\PC|DOUT[14]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[14]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[14]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[14]~68_combout\,
	combout => \PC|DOUT[14]~_Duplicate_1feeder_combout\);

-- Location: FF_X74_Y69_N13
\PC|DOUT[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[14]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a12\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y70_N26
\add4toPC|X[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[14]~24_combout\ = (\PC|DOUT[14]~_Duplicate_1_q\ & (\add4toPC|X[13]~23\ $ (GND))) # (!\PC|DOUT[14]~_Duplicate_1_q\ & (!\add4toPC|X[13]~23\ & VCC))
-- \add4toPC|X[14]~25\ = CARRY((\PC|DOUT[14]~_Duplicate_1_q\ & !\add4toPC|X[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[14]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[13]~23\,
	combout => \add4toPC|X[14]~24_combout\,
	cout => \add4toPC|X[14]~25\);

-- Location: LCCOMB_X74_Y70_N2
\MuxProxPC|X[14]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[14]~68_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & (\Registrador_pipeline3|DOUT\(84))) # (!\Registrador_pipeline3|DOUT\(104) & ((\add4toPC|X[14]~24_combout\))))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (((\add4toPC|X[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(84),
	datab => \Registrador_pipeline3|DOUT\(69),
	datac => \Registrador_pipeline3|DOUT\(104),
	datad => \add4toPC|X[14]~24_combout\,
	combout => \MuxProxPC|X[14]~68_combout\);

-- Location: LCCOMB_X74_Y69_N28
\PC|DOUT[14]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[14]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a12\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[14]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a12\,
	datad => \MuxProxPC|X[14]~68_combout\,
	combout => \PC|DOUT[14]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X69_Y73_N4
\PC|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[14]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(14));

-- Location: LCCOMB_X80_Y71_N28
\Registrador_pipeline3|DOUT[85]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[85]~56_combout\ = (\Registrador_pipeline2|DOUT\(23) & ((\Registrador_pipeline2|DOUT\(47) & (\Registrador_pipeline3|DOUT[84]~55\ & VCC)) # (!\Registrador_pipeline2|DOUT\(47) & (!\Registrador_pipeline3|DOUT[84]~55\)))) # 
-- (!\Registrador_pipeline2|DOUT\(23) & ((\Registrador_pipeline2|DOUT\(47) & (!\Registrador_pipeline3|DOUT[84]~55\)) # (!\Registrador_pipeline2|DOUT\(47) & ((\Registrador_pipeline3|DOUT[84]~55\) # (GND)))))
-- \Registrador_pipeline3|DOUT[85]~57\ = CARRY((\Registrador_pipeline2|DOUT\(23) & (!\Registrador_pipeline2|DOUT\(47) & !\Registrador_pipeline3|DOUT[84]~55\)) # (!\Registrador_pipeline2|DOUT\(23) & ((!\Registrador_pipeline3|DOUT[84]~55\) # 
-- (!\Registrador_pipeline2|DOUT\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(23),
	datab => \Registrador_pipeline2|DOUT\(47),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[84]~55\,
	combout => \Registrador_pipeline3|DOUT[85]~56_combout\,
	cout => \Registrador_pipeline3|DOUT[85]~57\);

-- Location: FF_X80_Y71_N29
\Registrador_pipeline3|DOUT[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[85]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(85));

-- Location: LCCOMB_X74_Y69_N30
\PC|DOUT[15]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[15]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[15]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[15]~69_combout\,
	combout => \PC|DOUT[15]~_Duplicate_1feeder_combout\);

-- Location: FF_X74_Y69_N31
\PC|DOUT[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[15]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a13\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y70_N28
\add4toPC|X[15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[15]~26_combout\ = (\PC|DOUT[15]~_Duplicate_1_q\ & (!\add4toPC|X[14]~25\)) # (!\PC|DOUT[15]~_Duplicate_1_q\ & ((\add4toPC|X[14]~25\) # (GND)))
-- \add4toPC|X[15]~27\ = CARRY((!\add4toPC|X[14]~25\) # (!\PC|DOUT[15]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[15]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[14]~25\,
	combout => \add4toPC|X[15]~26_combout\,
	cout => \add4toPC|X[15]~27\);

-- Location: LCCOMB_X74_Y70_N28
\MuxProxPC|X[15]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[15]~69_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & (\Registrador_pipeline3|DOUT\(85))) # (!\Registrador_pipeline3|DOUT\(104) & ((\add4toPC|X[15]~26_combout\))))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (((\add4toPC|X[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(85),
	datab => \Registrador_pipeline3|DOUT\(69),
	datac => \Registrador_pipeline3|DOUT\(104),
	datad => \add4toPC|X[15]~26_combout\,
	combout => \MuxProxPC|X[15]~69_combout\);

-- Location: LCCOMB_X74_Y69_N2
\PC|DOUT[15]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[15]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a13\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[15]~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a13\,
	datad => \MuxProxPC|X[15]~69_combout\,
	combout => \PC|DOUT[15]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X72_Y73_N4
\PC|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[15]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(15));

-- Location: LCCOMB_X74_Y69_N0
\PC|DOUT[16]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[16]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[16]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MuxProxPC|X[16]~70_combout\,
	combout => \PC|DOUT[16]~_Duplicate_1feeder_combout\);

-- Location: FF_X74_Y69_N1
\PC|DOUT[16]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[16]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a14\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[16]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y70_N30
\add4toPC|X[16]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[16]~28_combout\ = (\PC|DOUT[16]~_Duplicate_1_q\ & (\add4toPC|X[15]~27\ $ (GND))) # (!\PC|DOUT[16]~_Duplicate_1_q\ & (!\add4toPC|X[15]~27\ & VCC))
-- \add4toPC|X[16]~29\ = CARRY((\PC|DOUT[16]~_Duplicate_1_q\ & !\add4toPC|X[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[16]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[15]~27\,
	combout => \add4toPC|X[16]~28_combout\,
	cout => \add4toPC|X[16]~29\);

-- Location: LCCOMB_X80_Y71_N30
\Registrador_pipeline3|DOUT[86]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[86]~58_combout\ = ((\Registrador_pipeline2|DOUT\(48) $ (\Registrador_pipeline2|DOUT\(24) $ (!\Registrador_pipeline3|DOUT[85]~57\)))) # (GND)
-- \Registrador_pipeline3|DOUT[86]~59\ = CARRY((\Registrador_pipeline2|DOUT\(48) & ((\Registrador_pipeline2|DOUT\(24)) # (!\Registrador_pipeline3|DOUT[85]~57\))) # (!\Registrador_pipeline2|DOUT\(48) & (\Registrador_pipeline2|DOUT\(24) & 
-- !\Registrador_pipeline3|DOUT[85]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(48),
	datab => \Registrador_pipeline2|DOUT\(24),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[85]~57\,
	combout => \Registrador_pipeline3|DOUT[86]~58_combout\,
	cout => \Registrador_pipeline3|DOUT[86]~59\);

-- Location: FF_X80_Y71_N31
\Registrador_pipeline3|DOUT[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[86]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(86));

-- Location: LCCOMB_X74_Y70_N30
\MuxProxPC|X[16]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[16]~70_combout\ = (\Registrador_pipeline3|DOUT\(104) & ((\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(86)))) # (!\Registrador_pipeline3|DOUT\(69) & (\add4toPC|X[16]~28_combout\)))) # (!\Registrador_pipeline3|DOUT\(104) & 
-- (\add4toPC|X[16]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|X[16]~28_combout\,
	datab => \Registrador_pipeline3|DOUT\(104),
	datac => \Registrador_pipeline3|DOUT\(69),
	datad => \Registrador_pipeline3|DOUT\(86),
	combout => \MuxProxPC|X[16]~70_combout\);

-- Location: LCCOMB_X74_Y69_N8
\PC|DOUT[16]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[16]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a14\))) # (!\mux_PC~input_o\ & (\MuxProxPC|X[16]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \MuxProxPC|X[16]~70_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a14\,
	combout => \PC|DOUT[16]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X58_Y73_N25
\PC|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[16]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(16));

-- Location: LCCOMB_X74_Y69_N14
\PC|DOUT[17]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[17]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[17]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[17]~71_combout\,
	combout => \PC|DOUT[17]~_Duplicate_1feeder_combout\);

-- Location: FF_X74_Y69_N15
\PC|DOUT[17]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[17]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a15\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[17]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y69_N0
\add4toPC|X[17]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[17]~30_combout\ = (\PC|DOUT[17]~_Duplicate_1_q\ & (!\add4toPC|X[16]~29\)) # (!\PC|DOUT[17]~_Duplicate_1_q\ & ((\add4toPC|X[16]~29\) # (GND)))
-- \add4toPC|X[17]~31\ = CARRY((!\add4toPC|X[16]~29\) # (!\PC|DOUT[17]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[17]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[16]~29\,
	combout => \add4toPC|X[17]~30_combout\,
	cout => \add4toPC|X[17]~31\);

-- Location: LCCOMB_X80_Y70_N0
\Registrador_pipeline3|DOUT[87]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[87]~60_combout\ = (\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline2|DOUT\(49) & (\Registrador_pipeline3|DOUT[86]~59\ & VCC)) # (!\Registrador_pipeline2|DOUT\(49) & (!\Registrador_pipeline3|DOUT[86]~59\)))) # 
-- (!\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline2|DOUT\(49) & (!\Registrador_pipeline3|DOUT[86]~59\)) # (!\Registrador_pipeline2|DOUT\(49) & ((\Registrador_pipeline3|DOUT[86]~59\) # (GND)))))
-- \Registrador_pipeline3|DOUT[87]~61\ = CARRY((\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline2|DOUT\(49) & !\Registrador_pipeline3|DOUT[86]~59\)) # (!\Registrador_pipeline2|DOUT\(41) & ((!\Registrador_pipeline3|DOUT[86]~59\) # 
-- (!\Registrador_pipeline2|DOUT\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(41),
	datab => \Registrador_pipeline2|DOUT\(49),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[86]~59\,
	combout => \Registrador_pipeline3|DOUT[87]~60_combout\,
	cout => \Registrador_pipeline3|DOUT[87]~61\);

-- Location: FF_X80_Y70_N1
\Registrador_pipeline3|DOUT[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[87]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(87));

-- Location: LCCOMB_X74_Y69_N18
\MuxProxPC|X[17]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[17]~71_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & ((\Registrador_pipeline3|DOUT\(87)))) # (!\Registrador_pipeline3|DOUT\(104) & (\add4toPC|X[17]~30_combout\)))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (((\add4toPC|X[17]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(69),
	datab => \Registrador_pipeline3|DOUT\(104),
	datac => \add4toPC|X[17]~30_combout\,
	datad => \Registrador_pipeline3|DOUT\(87),
	combout => \MuxProxPC|X[17]~71_combout\);

-- Location: LCCOMB_X74_Y69_N26
\PC|DOUT[17]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[17]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a15\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[17]~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a15\,
	datad => \MuxProxPC|X[17]~71_combout\,
	combout => \PC|DOUT[17]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X65_Y73_N11
\PC|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[17]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(17));

-- Location: LCCOMB_X80_Y70_N2
\Registrador_pipeline3|DOUT[88]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[88]~62_combout\ = ((\Registrador_pipeline2|DOUT\(41) $ (\Registrador_pipeline2|DOUT\(50) $ (!\Registrador_pipeline3|DOUT[87]~61\)))) # (GND)
-- \Registrador_pipeline3|DOUT[88]~63\ = CARRY((\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline2|DOUT\(50)) # (!\Registrador_pipeline3|DOUT[87]~61\))) # (!\Registrador_pipeline2|DOUT\(41) & (\Registrador_pipeline2|DOUT\(50) & 
-- !\Registrador_pipeline3|DOUT[87]~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(41),
	datab => \Registrador_pipeline2|DOUT\(50),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[87]~61\,
	combout => \Registrador_pipeline3|DOUT[88]~62_combout\,
	cout => \Registrador_pipeline3|DOUT[88]~63\);

-- Location: FF_X80_Y70_N3
\Registrador_pipeline3|DOUT[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[88]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(88));

-- Location: LCCOMB_X74_Y69_N16
\PC|DOUT[18]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[18]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[18]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[18]~72_combout\,
	combout => \PC|DOUT[18]~_Duplicate_1feeder_combout\);

-- Location: FF_X74_Y69_N17
\PC|DOUT[18]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[18]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[18]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y69_N2
\add4toPC|X[18]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[18]~32_combout\ = (\PC|DOUT[18]~_Duplicate_1_q\ & (\add4toPC|X[17]~31\ $ (GND))) # (!\PC|DOUT[18]~_Duplicate_1_q\ & (!\add4toPC|X[17]~31\ & VCC))
-- \add4toPC|X[18]~33\ = CARRY((\PC|DOUT[18]~_Duplicate_1_q\ & !\add4toPC|X[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[18]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[17]~31\,
	combout => \add4toPC|X[18]~32_combout\,
	cout => \add4toPC|X[18]~33\);

-- Location: LCCOMB_X74_Y69_N24
\MuxProxPC|X[18]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[18]~72_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & (\Registrador_pipeline3|DOUT\(88))) # (!\Registrador_pipeline3|DOUT\(104) & ((\add4toPC|X[18]~32_combout\))))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (((\add4toPC|X[18]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(69),
	datab => \Registrador_pipeline3|DOUT\(88),
	datac => \Registrador_pipeline3|DOUT\(104),
	datad => \add4toPC|X[18]~32_combout\,
	combout => \MuxProxPC|X[18]~72_combout\);

-- Location: LCCOMB_X74_Y69_N20
\PC|DOUT[18]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[18]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\))) # (!\mux_PC~input_o\ & (\MuxProxPC|X[18]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datab => \MuxProxPC|X[18]~72_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a16\,
	combout => \PC|DOUT[18]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X60_Y73_N4
\PC|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[18]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(18));

-- Location: LCCOMB_X79_Y69_N20
\PC|DOUT[19]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[19]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[19]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[19]~73_combout\,
	combout => \PC|DOUT[19]~_Duplicate_1feeder_combout\);

-- Location: FF_X79_Y69_N21
\PC|DOUT[19]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[19]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[19]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y69_N4
\add4toPC|X[19]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[19]~34_combout\ = (\PC|DOUT[19]~_Duplicate_1_q\ & (!\add4toPC|X[18]~33\)) # (!\PC|DOUT[19]~_Duplicate_1_q\ & ((\add4toPC|X[18]~33\) # (GND)))
-- \add4toPC|X[19]~35\ = CARRY((!\add4toPC|X[18]~33\) # (!\PC|DOUT[19]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[19]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[18]~33\,
	combout => \add4toPC|X[19]~34_combout\,
	cout => \add4toPC|X[19]~35\);

-- Location: LCCOMB_X80_Y70_N4
\Registrador_pipeline3|DOUT[89]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[89]~64_combout\ = (\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline2|DOUT\(51) & (\Registrador_pipeline3|DOUT[88]~63\ & VCC)) # (!\Registrador_pipeline2|DOUT\(51) & (!\Registrador_pipeline3|DOUT[88]~63\)))) # 
-- (!\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline2|DOUT\(51) & (!\Registrador_pipeline3|DOUT[88]~63\)) # (!\Registrador_pipeline2|DOUT\(51) & ((\Registrador_pipeline3|DOUT[88]~63\) # (GND)))))
-- \Registrador_pipeline3|DOUT[89]~65\ = CARRY((\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline2|DOUT\(51) & !\Registrador_pipeline3|DOUT[88]~63\)) # (!\Registrador_pipeline2|DOUT\(41) & ((!\Registrador_pipeline3|DOUT[88]~63\) # 
-- (!\Registrador_pipeline2|DOUT\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(41),
	datab => \Registrador_pipeline2|DOUT\(51),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[88]~63\,
	combout => \Registrador_pipeline3|DOUT[89]~64_combout\,
	cout => \Registrador_pipeline3|DOUT[89]~65\);

-- Location: FF_X80_Y70_N5
\Registrador_pipeline3|DOUT[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[89]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(89));

-- Location: LCCOMB_X79_Y69_N2
\MuxProxPC|X[19]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[19]~73_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & ((\Registrador_pipeline3|DOUT\(89)))) # (!\Registrador_pipeline3|DOUT\(104) & (\add4toPC|X[19]~34_combout\)))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (\add4toPC|X[19]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(69),
	datab => \add4toPC|X[19]~34_combout\,
	datac => \Registrador_pipeline3|DOUT\(89),
	datad => \Registrador_pipeline3|DOUT\(104),
	combout => \MuxProxPC|X[19]~73_combout\);

-- Location: LCCOMB_X80_Y72_N0
\PC|DOUT[19]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[19]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\))) # (!\mux_PC~input_o\ & (\MuxProxPC|X[19]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \MuxProxPC|X[19]~73_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a17\,
	combout => \PC|DOUT[19]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X81_Y73_N25
\PC|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[19]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(19));

-- Location: LCCOMB_X80_Y70_N6
\Registrador_pipeline3|DOUT[90]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[90]~66_combout\ = ((\Registrador_pipeline2|DOUT\(41) $ (\Registrador_pipeline2|DOUT\(52) $ (!\Registrador_pipeline3|DOUT[89]~65\)))) # (GND)
-- \Registrador_pipeline3|DOUT[90]~67\ = CARRY((\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline2|DOUT\(52)) # (!\Registrador_pipeline3|DOUT[89]~65\))) # (!\Registrador_pipeline2|DOUT\(41) & (\Registrador_pipeline2|DOUT\(52) & 
-- !\Registrador_pipeline3|DOUT[89]~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(41),
	datab => \Registrador_pipeline2|DOUT\(52),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[89]~65\,
	combout => \Registrador_pipeline3|DOUT[90]~66_combout\,
	cout => \Registrador_pipeline3|DOUT[90]~67\);

-- Location: FF_X80_Y70_N7
\Registrador_pipeline3|DOUT[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[90]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(90));

-- Location: LCCOMB_X76_Y69_N20
\PC|DOUT[20]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[20]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[20]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MuxProxPC|X[20]~74_combout\,
	combout => \PC|DOUT[20]~_Duplicate_1feeder_combout\);

-- Location: FF_X76_Y69_N21
\PC|DOUT[20]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[20]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[20]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y69_N6
\add4toPC|X[20]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[20]~36_combout\ = (\PC|DOUT[20]~_Duplicate_1_q\ & (\add4toPC|X[19]~35\ $ (GND))) # (!\PC|DOUT[20]~_Duplicate_1_q\ & (!\add4toPC|X[19]~35\ & VCC))
-- \add4toPC|X[20]~37\ = CARRY((\PC|DOUT[20]~_Duplicate_1_q\ & !\add4toPC|X[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[20]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[19]~35\,
	combout => \add4toPC|X[20]~36_combout\,
	cout => \add4toPC|X[20]~37\);

-- Location: LCCOMB_X76_Y69_N14
\MuxProxPC|X[20]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[20]~74_combout\ = (\Registrador_pipeline3|DOUT\(104) & ((\Registrador_pipeline3|DOUT\(69) & (\Registrador_pipeline3|DOUT\(90))) # (!\Registrador_pipeline3|DOUT\(69) & ((\add4toPC|X[20]~36_combout\))))) # (!\Registrador_pipeline3|DOUT\(104) & 
-- (((\add4toPC|X[20]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(90),
	datab => \Registrador_pipeline3|DOUT\(104),
	datac => \add4toPC|X[20]~36_combout\,
	datad => \Registrador_pipeline3|DOUT\(69),
	combout => \MuxProxPC|X[20]~74_combout\);

-- Location: LCCOMB_X68_Y69_N0
\PC|DOUT[20]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[20]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[20]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a18\,
	datad => \MuxProxPC|X[20]~74_combout\,
	combout => \PC|DOUT[20]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X67_Y73_N25
\PC|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[20]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(20));

-- Location: LCCOMB_X80_Y70_N8
\Registrador_pipeline3|DOUT[91]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[91]~68_combout\ = (\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline2|DOUT\(53) & (\Registrador_pipeline3|DOUT[90]~67\ & VCC)) # (!\Registrador_pipeline2|DOUT\(53) & (!\Registrador_pipeline3|DOUT[90]~67\)))) # 
-- (!\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline2|DOUT\(53) & (!\Registrador_pipeline3|DOUT[90]~67\)) # (!\Registrador_pipeline2|DOUT\(53) & ((\Registrador_pipeline3|DOUT[90]~67\) # (GND)))))
-- \Registrador_pipeline3|DOUT[91]~69\ = CARRY((\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline2|DOUT\(53) & !\Registrador_pipeline3|DOUT[90]~67\)) # (!\Registrador_pipeline2|DOUT\(41) & ((!\Registrador_pipeline3|DOUT[90]~67\) # 
-- (!\Registrador_pipeline2|DOUT\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(41),
	datab => \Registrador_pipeline2|DOUT\(53),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[90]~67\,
	combout => \Registrador_pipeline3|DOUT[91]~68_combout\,
	cout => \Registrador_pipeline3|DOUT[91]~69\);

-- Location: FF_X80_Y70_N9
\Registrador_pipeline3|DOUT[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[91]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(91));

-- Location: LCCOMB_X76_Y69_N6
\PC|DOUT[21]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[21]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[21]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[21]~75_combout\,
	combout => \PC|DOUT[21]~_Duplicate_1feeder_combout\);

-- Location: FF_X76_Y69_N7
\PC|DOUT[21]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[21]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[21]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y69_N8
\add4toPC|X[21]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[21]~38_combout\ = (\PC|DOUT[21]~_Duplicate_1_q\ & (!\add4toPC|X[20]~37\)) # (!\PC|DOUT[21]~_Duplicate_1_q\ & ((\add4toPC|X[20]~37\) # (GND)))
-- \add4toPC|X[21]~39\ = CARRY((!\add4toPC|X[20]~37\) # (!\PC|DOUT[21]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[21]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[20]~37\,
	combout => \add4toPC|X[21]~38_combout\,
	cout => \add4toPC|X[21]~39\);

-- Location: LCCOMB_X76_Y69_N16
\MuxProxPC|X[21]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[21]~75_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & (\Registrador_pipeline3|DOUT\(91))) # (!\Registrador_pipeline3|DOUT\(104) & ((\add4toPC|X[21]~38_combout\))))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (((\add4toPC|X[21]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(69),
	datab => \Registrador_pipeline3|DOUT\(104),
	datac => \Registrador_pipeline3|DOUT\(91),
	datad => \add4toPC|X[21]~38_combout\,
	combout => \MuxProxPC|X[21]~75_combout\);

-- Location: LCCOMB_X80_Y72_N18
\PC|DOUT[21]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[21]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & ((\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\))) # (!\mux_PC~input_o\ & (\MuxProxPC|X[21]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \MuxProxPC|X[21]~75_combout\,
	datad => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a19\,
	combout => \PC|DOUT[21]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X81_Y73_N18
\PC|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[21]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(21));

-- Location: LCCOMB_X80_Y70_N10
\Registrador_pipeline3|DOUT[92]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[92]~70_combout\ = ((\Registrador_pipeline2|DOUT\(41) $ (\Registrador_pipeline2|DOUT\(54) $ (!\Registrador_pipeline3|DOUT[91]~69\)))) # (GND)
-- \Registrador_pipeline3|DOUT[92]~71\ = CARRY((\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline2|DOUT\(54)) # (!\Registrador_pipeline3|DOUT[91]~69\))) # (!\Registrador_pipeline2|DOUT\(41) & (\Registrador_pipeline2|DOUT\(54) & 
-- !\Registrador_pipeline3|DOUT[91]~69\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(41),
	datab => \Registrador_pipeline2|DOUT\(54),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[91]~69\,
	combout => \Registrador_pipeline3|DOUT[92]~70_combout\,
	cout => \Registrador_pipeline3|DOUT[92]~71\);

-- Location: FF_X80_Y70_N11
\Registrador_pipeline3|DOUT[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[92]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(92));

-- Location: LCCOMB_X76_Y70_N28
\PC|DOUT[22]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[22]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[22]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[22]~76_combout\,
	combout => \PC|DOUT[22]~_Duplicate_1feeder_combout\);

-- Location: FF_X76_Y70_N29
\PC|DOUT[22]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[22]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[22]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y69_N10
\add4toPC|X[22]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[22]~40_combout\ = (\PC|DOUT[22]~_Duplicate_1_q\ & (\add4toPC|X[21]~39\ $ (GND))) # (!\PC|DOUT[22]~_Duplicate_1_q\ & (!\add4toPC|X[21]~39\ & VCC))
-- \add4toPC|X[22]~41\ = CARRY((\PC|DOUT[22]~_Duplicate_1_q\ & !\add4toPC|X[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[22]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[21]~39\,
	combout => \add4toPC|X[22]~40_combout\,
	cout => \add4toPC|X[22]~41\);

-- Location: LCCOMB_X76_Y70_N16
\MuxProxPC|X[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[22]~76_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & (\Registrador_pipeline3|DOUT\(92))) # (!\Registrador_pipeline3|DOUT\(104) & ((\add4toPC|X[22]~40_combout\))))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (((\add4toPC|X[22]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(92),
	datab => \Registrador_pipeline3|DOUT\(69),
	datac => \Registrador_pipeline3|DOUT\(104),
	datad => \add4toPC|X[22]~40_combout\,
	combout => \MuxProxPC|X[22]~76_combout\);

-- Location: LCCOMB_X76_Y70_N0
\PC|DOUT[22]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[22]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[22]~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a20\,
	datad => \MuxProxPC|X[22]~76_combout\,
	combout => \PC|DOUT[22]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X65_Y73_N18
\PC|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[22]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(22));

-- Location: LCCOMB_X80_Y70_N12
\Registrador_pipeline3|DOUT[93]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[93]~72_combout\ = (\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline2|DOUT\(55) & (\Registrador_pipeline3|DOUT[92]~71\ & VCC)) # (!\Registrador_pipeline2|DOUT\(55) & (!\Registrador_pipeline3|DOUT[92]~71\)))) # 
-- (!\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline2|DOUT\(55) & (!\Registrador_pipeline3|DOUT[92]~71\)) # (!\Registrador_pipeline2|DOUT\(55) & ((\Registrador_pipeline3|DOUT[92]~71\) # (GND)))))
-- \Registrador_pipeline3|DOUT[93]~73\ = CARRY((\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline2|DOUT\(55) & !\Registrador_pipeline3|DOUT[92]~71\)) # (!\Registrador_pipeline2|DOUT\(41) & ((!\Registrador_pipeline3|DOUT[92]~71\) # 
-- (!\Registrador_pipeline2|DOUT\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(41),
	datab => \Registrador_pipeline2|DOUT\(55),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[92]~71\,
	combout => \Registrador_pipeline3|DOUT[93]~72_combout\,
	cout => \Registrador_pipeline3|DOUT[93]~73\);

-- Location: FF_X80_Y70_N13
\Registrador_pipeline3|DOUT[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[93]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(93));

-- Location: LCCOMB_X76_Y69_N4
\PC|DOUT[23]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[23]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[23]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[23]~77_combout\,
	combout => \PC|DOUT[23]~_Duplicate_1feeder_combout\);

-- Location: FF_X76_Y69_N5
\PC|DOUT[23]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[23]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[23]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y69_N12
\add4toPC|X[23]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[23]~42_combout\ = (\PC|DOUT[23]~_Duplicate_1_q\ & (!\add4toPC|X[22]~41\)) # (!\PC|DOUT[23]~_Duplicate_1_q\ & ((\add4toPC|X[22]~41\) # (GND)))
-- \add4toPC|X[23]~43\ = CARRY((!\add4toPC|X[22]~41\) # (!\PC|DOUT[23]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[23]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[22]~41\,
	combout => \add4toPC|X[23]~42_combout\,
	cout => \add4toPC|X[23]~43\);

-- Location: LCCOMB_X76_Y69_N18
\MuxProxPC|X[23]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[23]~77_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & (\Registrador_pipeline3|DOUT\(93))) # (!\Registrador_pipeline3|DOUT\(104) & ((\add4toPC|X[23]~42_combout\))))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (((\add4toPC|X[23]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(69),
	datab => \Registrador_pipeline3|DOUT\(104),
	datac => \Registrador_pipeline3|DOUT\(93),
	datad => \add4toPC|X[23]~42_combout\,
	combout => \MuxProxPC|X[23]~77_combout\);

-- Location: LCCOMB_X76_Y69_N26
\PC|DOUT[23]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[23]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[23]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a21\,
	datad => \MuxProxPC|X[23]~77_combout\,
	combout => \PC|DOUT[23]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X67_Y73_N4
\PC|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[23]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(23));

-- Location: LCCOMB_X80_Y70_N14
\Registrador_pipeline3|DOUT[94]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[94]~74_combout\ = ((\Registrador_pipeline2|DOUT\(56) $ (\Registrador_pipeline2|DOUT\(41) $ (!\Registrador_pipeline3|DOUT[93]~73\)))) # (GND)
-- \Registrador_pipeline3|DOUT[94]~75\ = CARRY((\Registrador_pipeline2|DOUT\(56) & ((\Registrador_pipeline2|DOUT\(41)) # (!\Registrador_pipeline3|DOUT[93]~73\))) # (!\Registrador_pipeline2|DOUT\(56) & (\Registrador_pipeline2|DOUT\(41) & 
-- !\Registrador_pipeline3|DOUT[93]~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(56),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[93]~73\,
	combout => \Registrador_pipeline3|DOUT[94]~74_combout\,
	cout => \Registrador_pipeline3|DOUT[94]~75\);

-- Location: FF_X80_Y70_N15
\Registrador_pipeline3|DOUT[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[94]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(94));

-- Location: LCCOMB_X79_Y69_N22
\PC|DOUT[24]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[24]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[24]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[24]~78_combout\,
	combout => \PC|DOUT[24]~_Duplicate_1feeder_combout\);

-- Location: FF_X79_Y69_N23
\PC|DOUT[24]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[24]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[24]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y69_N14
\add4toPC|X[24]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[24]~44_combout\ = (\PC|DOUT[24]~_Duplicate_1_q\ & (\add4toPC|X[23]~43\ $ (GND))) # (!\PC|DOUT[24]~_Duplicate_1_q\ & (!\add4toPC|X[23]~43\ & VCC))
-- \add4toPC|X[24]~45\ = CARRY((\PC|DOUT[24]~_Duplicate_1_q\ & !\add4toPC|X[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[24]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[23]~43\,
	combout => \add4toPC|X[24]~44_combout\,
	cout => \add4toPC|X[24]~45\);

-- Location: LCCOMB_X79_Y69_N16
\MuxProxPC|X[24]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[24]~78_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & (\Registrador_pipeline3|DOUT\(94))) # (!\Registrador_pipeline3|DOUT\(104) & ((\add4toPC|X[24]~44_combout\))))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (((\add4toPC|X[24]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(69),
	datab => \Registrador_pipeline3|DOUT\(94),
	datac => \add4toPC|X[24]~44_combout\,
	datad => \Registrador_pipeline3|DOUT\(104),
	combout => \MuxProxPC|X[24]~78_combout\);

-- Location: LCCOMB_X79_Y69_N12
\PC|DOUT[24]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[24]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[24]~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a22\,
	datad => \MuxProxPC|X[24]~78_combout\,
	combout => \PC|DOUT[24]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X107_Y73_N25
\PC|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[24]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(24));

-- Location: LCCOMB_X76_Y69_N22
\PC|DOUT[25]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[25]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[25]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[25]~79_combout\,
	combout => \PC|DOUT[25]~_Duplicate_1feeder_combout\);

-- Location: FF_X76_Y69_N23
\PC|DOUT[25]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[25]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[25]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y69_N16
\add4toPC|X[25]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[25]~46_combout\ = (\PC|DOUT[25]~_Duplicate_1_q\ & (!\add4toPC|X[24]~45\)) # (!\PC|DOUT[25]~_Duplicate_1_q\ & ((\add4toPC|X[24]~45\) # (GND)))
-- \add4toPC|X[25]~47\ = CARRY((!\add4toPC|X[24]~45\) # (!\PC|DOUT[25]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[25]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[24]~45\,
	combout => \add4toPC|X[25]~46_combout\,
	cout => \add4toPC|X[25]~47\);

-- Location: LCCOMB_X80_Y70_N16
\Registrador_pipeline3|DOUT[95]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[95]~76_combout\ = (\Registrador_pipeline2|DOUT\(57) & ((\Registrador_pipeline2|DOUT\(41) & (\Registrador_pipeline3|DOUT[94]~75\ & VCC)) # (!\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline3|DOUT[94]~75\)))) # 
-- (!\Registrador_pipeline2|DOUT\(57) & ((\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline3|DOUT[94]~75\)) # (!\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline3|DOUT[94]~75\) # (GND)))))
-- \Registrador_pipeline3|DOUT[95]~77\ = CARRY((\Registrador_pipeline2|DOUT\(57) & (!\Registrador_pipeline2|DOUT\(41) & !\Registrador_pipeline3|DOUT[94]~75\)) # (!\Registrador_pipeline2|DOUT\(57) & ((!\Registrador_pipeline3|DOUT[94]~75\) # 
-- (!\Registrador_pipeline2|DOUT\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(57),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[94]~75\,
	combout => \Registrador_pipeline3|DOUT[95]~76_combout\,
	cout => \Registrador_pipeline3|DOUT[95]~77\);

-- Location: FF_X80_Y70_N17
\Registrador_pipeline3|DOUT[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[95]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(95));

-- Location: LCCOMB_X76_Y69_N28
\MuxProxPC|X[25]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[25]~79_combout\ = (\Registrador_pipeline3|DOUT\(104) & ((\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(95)))) # (!\Registrador_pipeline3|DOUT\(69) & (\add4toPC|X[25]~46_combout\)))) # (!\Registrador_pipeline3|DOUT\(104) & 
-- (\add4toPC|X[25]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \add4toPC|X[25]~46_combout\,
	datab => \Registrador_pipeline3|DOUT\(95),
	datac => \Registrador_pipeline3|DOUT\(104),
	datad => \Registrador_pipeline3|DOUT\(69),
	combout => \MuxProxPC|X[25]~79_combout\);

-- Location: LCCOMB_X76_Y69_N8
\PC|DOUT[25]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[25]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[25]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a23\,
	datad => \MuxProxPC|X[25]~79_combout\,
	combout => \PC|DOUT[25]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X72_Y73_N18
\PC|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[25]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(25));

-- Location: LCCOMB_X80_Y70_N18
\Registrador_pipeline3|DOUT[96]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[96]~78_combout\ = ((\Registrador_pipeline2|DOUT\(58) $ (\Registrador_pipeline2|DOUT\(41) $ (!\Registrador_pipeline3|DOUT[95]~77\)))) # (GND)
-- \Registrador_pipeline3|DOUT[96]~79\ = CARRY((\Registrador_pipeline2|DOUT\(58) & ((\Registrador_pipeline2|DOUT\(41)) # (!\Registrador_pipeline3|DOUT[95]~77\))) # (!\Registrador_pipeline2|DOUT\(58) & (\Registrador_pipeline2|DOUT\(41) & 
-- !\Registrador_pipeline3|DOUT[95]~77\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(58),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[95]~77\,
	combout => \Registrador_pipeline3|DOUT[96]~78_combout\,
	cout => \Registrador_pipeline3|DOUT[96]~79\);

-- Location: FF_X80_Y70_N19
\Registrador_pipeline3|DOUT[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[96]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(96));

-- Location: LCCOMB_X74_Y69_N6
\PC|DOUT[26]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[26]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[26]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[26]~80_combout\,
	combout => \PC|DOUT[26]~_Duplicate_1feeder_combout\);

-- Location: FF_X74_Y69_N7
\PC|DOUT[26]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[26]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[26]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y69_N18
\add4toPC|X[26]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[26]~48_combout\ = (\PC|DOUT[26]~_Duplicate_1_q\ & (\add4toPC|X[25]~47\ $ (GND))) # (!\PC|DOUT[26]~_Duplicate_1_q\ & (!\add4toPC|X[25]~47\ & VCC))
-- \add4toPC|X[26]~49\ = CARRY((\PC|DOUT[26]~_Duplicate_1_q\ & !\add4toPC|X[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[26]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[25]~47\,
	combout => \add4toPC|X[26]~48_combout\,
	cout => \add4toPC|X[26]~49\);

-- Location: LCCOMB_X74_Y69_N10
\MuxProxPC|X[26]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[26]~80_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & (\Registrador_pipeline3|DOUT\(96))) # (!\Registrador_pipeline3|DOUT\(104) & ((\add4toPC|X[26]~48_combout\))))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (((\add4toPC|X[26]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(69),
	datab => \Registrador_pipeline3|DOUT\(96),
	datac => \Registrador_pipeline3|DOUT\(104),
	datad => \add4toPC|X[26]~48_combout\,
	combout => \MuxProxPC|X[26]~80_combout\);

-- Location: LCCOMB_X74_Y69_N22
\PC|DOUT[26]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[26]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[26]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a24\,
	datad => \MuxProxPC|X[26]~80_combout\,
	combout => \PC|DOUT[26]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X74_Y73_N18
\PC|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[26]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(26));

-- Location: LCCOMB_X80_Y70_N20
\Registrador_pipeline3|DOUT[97]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[97]~80_combout\ = (\Registrador_pipeline2|DOUT\(59) & ((\Registrador_pipeline2|DOUT\(41) & (\Registrador_pipeline3|DOUT[96]~79\ & VCC)) # (!\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline3|DOUT[96]~79\)))) # 
-- (!\Registrador_pipeline2|DOUT\(59) & ((\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline3|DOUT[96]~79\)) # (!\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline3|DOUT[96]~79\) # (GND)))))
-- \Registrador_pipeline3|DOUT[97]~81\ = CARRY((\Registrador_pipeline2|DOUT\(59) & (!\Registrador_pipeline2|DOUT\(41) & !\Registrador_pipeline3|DOUT[96]~79\)) # (!\Registrador_pipeline2|DOUT\(59) & ((!\Registrador_pipeline3|DOUT[96]~79\) # 
-- (!\Registrador_pipeline2|DOUT\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(59),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[96]~79\,
	combout => \Registrador_pipeline3|DOUT[97]~80_combout\,
	cout => \Registrador_pipeline3|DOUT[97]~81\);

-- Location: FF_X80_Y70_N21
\Registrador_pipeline3|DOUT[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[97]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(97));

-- Location: LCCOMB_X79_Y69_N28
\PC|DOUT[27]~_Duplicate_1feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[27]~_Duplicate_1feeder_combout\ = \MuxProxPC|X[27]~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MuxProxPC|X[27]~81_combout\,
	combout => \PC|DOUT[27]~_Duplicate_1feeder_combout\);

-- Location: FF_X79_Y69_N29
\PC|DOUT[27]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[27]~_Duplicate_1feeder_combout\,
	asdata => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => \mux_PC~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[27]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y69_N20
\add4toPC|X[27]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[27]~50_combout\ = (\PC|DOUT[27]~_Duplicate_1_q\ & (!\add4toPC|X[26]~49\)) # (!\PC|DOUT[27]~_Duplicate_1_q\ & ((\add4toPC|X[26]~49\) # (GND)))
-- \add4toPC|X[27]~51\ = CARRY((!\add4toPC|X[26]~49\) # (!\PC|DOUT[27]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[27]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[26]~49\,
	combout => \add4toPC|X[27]~50_combout\,
	cout => \add4toPC|X[27]~51\);

-- Location: LCCOMB_X79_Y69_N6
\MuxProxPC|X[27]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[27]~81_combout\ = (\Registrador_pipeline3|DOUT\(69) & ((\Registrador_pipeline3|DOUT\(104) & (\Registrador_pipeline3|DOUT\(97))) # (!\Registrador_pipeline3|DOUT\(104) & ((\add4toPC|X[27]~50_combout\))))) # (!\Registrador_pipeline3|DOUT\(69) & 
-- (((\add4toPC|X[27]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline3|DOUT\(69),
	datab => \Registrador_pipeline3|DOUT\(97),
	datac => \add4toPC|X[27]~50_combout\,
	datad => \Registrador_pipeline3|DOUT\(104),
	combout => \MuxProxPC|X[27]~81_combout\);

-- Location: LCCOMB_X79_Y69_N14
\PC|DOUT[27]~SLOAD_MUX\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[27]~SLOAD_MUX_combout\ = (\mux_PC~input_o\ & (\Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\)) # (!\mux_PC~input_o\ & ((\MuxProxPC|X[27]~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_PC~input_o\,
	datac => \Mem_Inst|MemoriaDeInstrucao_rtl_0|auto_generated|ram_block1a25\,
	datad => \MuxProxPC|X[27]~81_combout\,
	combout => \PC|DOUT[27]~SLOAD_MUX_combout\);

-- Location: DDIOOUTCELL_X79_Y73_N4
\PC|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \PC|DOUT[27]~SLOAD_MUX_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(27));

-- Location: LCCOMB_X74_Y70_N20
AndBEQ : cycloneive_lcell_comb
-- Equation(s):
-- \AndBEQ~combout\ = (\Registrador_pipeline3|DOUT\(104) & \Registrador_pipeline3|DOUT\(69))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registrador_pipeline3|DOUT\(104),
	datac => \Registrador_pipeline3|DOUT\(69),
	combout => \AndBEQ~combout\);

-- Location: FF_X75_Y69_N23
\PC|DOUT[28]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[28]~52_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[28]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y69_N22
\add4toPC|X[28]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[28]~52_combout\ = (\PC|DOUT[28]~_Duplicate_1_q\ & (\add4toPC|X[27]~51\ $ (GND))) # (!\PC|DOUT[28]~_Duplicate_1_q\ & (!\add4toPC|X[27]~51\ & VCC))
-- \add4toPC|X[28]~53\ = CARRY((\PC|DOUT[28]~_Duplicate_1_q\ & !\add4toPC|X[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT[28]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[27]~51\,
	combout => \add4toPC|X[28]~52_combout\,
	cout => \add4toPC|X[28]~53\);

-- Location: LCCOMB_X80_Y70_N22
\Registrador_pipeline3|DOUT[98]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[98]~82_combout\ = ((\Registrador_pipeline2|DOUT\(60) $ (\Registrador_pipeline2|DOUT\(41) $ (!\Registrador_pipeline3|DOUT[97]~81\)))) # (GND)
-- \Registrador_pipeline3|DOUT[98]~83\ = CARRY((\Registrador_pipeline2|DOUT\(60) & ((\Registrador_pipeline2|DOUT\(41)) # (!\Registrador_pipeline3|DOUT[97]~81\))) # (!\Registrador_pipeline2|DOUT\(60) & (\Registrador_pipeline2|DOUT\(41) & 
-- !\Registrador_pipeline3|DOUT[97]~81\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(60),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[97]~81\,
	combout => \Registrador_pipeline3|DOUT[98]~82_combout\,
	cout => \Registrador_pipeline3|DOUT[98]~83\);

-- Location: FF_X80_Y70_N23
\Registrador_pipeline3|DOUT[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[98]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(98));

-- Location: LCCOMB_X74_Y70_N22
\MuxProxPC|X[28]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[28]~52_combout\ = (\mux_PC~input_o\ & (((\add4toPC|X[28]~52_combout\)))) # (!\mux_PC~input_o\ & ((\AndBEQ~combout\ & ((\Registrador_pipeline3|DOUT\(98)))) # (!\AndBEQ~combout\ & (\add4toPC|X[28]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datab => \AndBEQ~combout\,
	datac => \add4toPC|X[28]~52_combout\,
	datad => \Registrador_pipeline3|DOUT\(98),
	combout => \MuxProxPC|X[28]~52_combout\);

-- Location: DDIOOUTCELL_X62_Y73_N18
\PC|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[28]~52_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(28));

-- Location: LCCOMB_X80_Y70_N24
\Registrador_pipeline3|DOUT[99]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[99]~84_combout\ = (\Registrador_pipeline2|DOUT\(61) & ((\Registrador_pipeline2|DOUT\(41) & (\Registrador_pipeline3|DOUT[98]~83\ & VCC)) # (!\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline3|DOUT[98]~83\)))) # 
-- (!\Registrador_pipeline2|DOUT\(61) & ((\Registrador_pipeline2|DOUT\(41) & (!\Registrador_pipeline3|DOUT[98]~83\)) # (!\Registrador_pipeline2|DOUT\(41) & ((\Registrador_pipeline3|DOUT[98]~83\) # (GND)))))
-- \Registrador_pipeline3|DOUT[99]~85\ = CARRY((\Registrador_pipeline2|DOUT\(61) & (!\Registrador_pipeline2|DOUT\(41) & !\Registrador_pipeline3|DOUT[98]~83\)) # (!\Registrador_pipeline2|DOUT\(61) & ((!\Registrador_pipeline3|DOUT[98]~83\) # 
-- (!\Registrador_pipeline2|DOUT\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(61),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[98]~83\,
	combout => \Registrador_pipeline3|DOUT[99]~84_combout\,
	cout => \Registrador_pipeline3|DOUT[99]~85\);

-- Location: FF_X80_Y70_N25
\Registrador_pipeline3|DOUT[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[99]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(99));

-- Location: FF_X75_Y69_N25
\PC|DOUT[29]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[29]~53_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[29]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y69_N24
\add4toPC|X[29]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[29]~54_combout\ = (\PC|DOUT[29]~_Duplicate_1_q\ & (!\add4toPC|X[28]~53\)) # (!\PC|DOUT[29]~_Duplicate_1_q\ & ((\add4toPC|X[28]~53\) # (GND)))
-- \add4toPC|X[29]~55\ = CARRY((!\add4toPC|X[28]~53\) # (!\PC|DOUT[29]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[29]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[28]~53\,
	combout => \add4toPC|X[29]~54_combout\,
	cout => \add4toPC|X[29]~55\);

-- Location: LCCOMB_X74_Y70_N8
\MuxProxPC|X[29]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[29]~53_combout\ = (\mux_PC~input_o\ & (((\add4toPC|X[29]~54_combout\)))) # (!\mux_PC~input_o\ & ((\AndBEQ~combout\ & (\Registrador_pipeline3|DOUT\(99))) # (!\AndBEQ~combout\ & ((\add4toPC|X[29]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datab => \Registrador_pipeline3|DOUT\(99),
	datac => \add4toPC|X[29]~54_combout\,
	datad => \AndBEQ~combout\,
	combout => \MuxProxPC|X[29]~53_combout\);

-- Location: DDIOOUTCELL_X67_Y73_N18
\PC|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[29]~53_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(29));

-- Location: LCCOMB_X80_Y70_N26
\Registrador_pipeline3|DOUT[100]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[100]~86_combout\ = ((\Registrador_pipeline2|DOUT\(62) $ (\Registrador_pipeline2|DOUT\(41) $ (!\Registrador_pipeline3|DOUT[99]~85\)))) # (GND)
-- \Registrador_pipeline3|DOUT[100]~87\ = CARRY((\Registrador_pipeline2|DOUT\(62) & ((\Registrador_pipeline2|DOUT\(41)) # (!\Registrador_pipeline3|DOUT[99]~85\))) # (!\Registrador_pipeline2|DOUT\(62) & (\Registrador_pipeline2|DOUT\(41) & 
-- !\Registrador_pipeline3|DOUT[99]~85\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(62),
	datab => \Registrador_pipeline2|DOUT\(41),
	datad => VCC,
	cin => \Registrador_pipeline3|DOUT[99]~85\,
	combout => \Registrador_pipeline3|DOUT[100]~86_combout\,
	cout => \Registrador_pipeline3|DOUT[100]~87\);

-- Location: FF_X80_Y70_N27
\Registrador_pipeline3|DOUT[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[100]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(100));

-- Location: FF_X75_Y69_N27
\PC|DOUT[30]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[30]~54_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[30]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y69_N26
\add4toPC|X[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[30]~56_combout\ = (\PC|DOUT[30]~_Duplicate_1_q\ & (\add4toPC|X[29]~55\ $ (GND))) # (!\PC|DOUT[30]~_Duplicate_1_q\ & (!\add4toPC|X[29]~55\ & VCC))
-- \add4toPC|X[30]~57\ = CARRY((\PC|DOUT[30]~_Duplicate_1_q\ & !\add4toPC|X[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT[30]~_Duplicate_1_q\,
	datad => VCC,
	cin => \add4toPC|X[29]~55\,
	combout => \add4toPC|X[30]~56_combout\,
	cout => \add4toPC|X[30]~57\);

-- Location: LCCOMB_X75_Y69_N30
\MuxProxPC|X[30]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[30]~54_combout\ = (\mux_PC~input_o\ & (((\add4toPC|X[30]~56_combout\)))) # (!\mux_PC~input_o\ & ((\AndBEQ~combout\ & (\Registrador_pipeline3|DOUT\(100))) # (!\AndBEQ~combout\ & ((\add4toPC|X[30]~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datab => \Registrador_pipeline3|DOUT\(100),
	datac => \add4toPC|X[30]~56_combout\,
	datad => \AndBEQ~combout\,
	combout => \MuxProxPC|X[30]~54_combout\);

-- Location: DDIOOUTCELL_X60_Y73_N25
\PC|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[30]~54_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(30));

-- Location: LCCOMB_X80_Y70_N28
\Registrador_pipeline3|DOUT[101]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Registrador_pipeline3|DOUT[101]~88_combout\ = \Registrador_pipeline2|DOUT\(63) $ (\Registrador_pipeline3|DOUT[100]~87\ $ (\Registrador_pipeline2|DOUT\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Registrador_pipeline2|DOUT\(63),
	datad => \Registrador_pipeline2|DOUT\(41),
	cin => \Registrador_pipeline3|DOUT[100]~87\,
	combout => \Registrador_pipeline3|DOUT[101]~88_combout\);

-- Location: FF_X80_Y70_N29
\Registrador_pipeline3|DOUT[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Registrador_pipeline3|DOUT[101]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Registrador_pipeline3|DOUT\(101));

-- Location: FF_X75_Y69_N29
\PC|DOUT[31]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \MuxProxPC|X[31]~55_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT[31]~_Duplicate_1_q\);

-- Location: LCCOMB_X75_Y69_N28
\add4toPC|X[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \add4toPC|X[31]~58_combout\ = \add4toPC|X[30]~57\ $ (\PC|DOUT[31]~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PC|DOUT[31]~_Duplicate_1_q\,
	cin => \add4toPC|X[30]~57\,
	combout => \add4toPC|X[31]~58_combout\);

-- Location: LCCOMB_X74_Y70_N26
\MuxProxPC|X[31]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \MuxProxPC|X[31]~55_combout\ = (\mux_PC~input_o\ & (((\add4toPC|X[31]~58_combout\)))) # (!\mux_PC~input_o\ & ((\AndBEQ~combout\ & (\Registrador_pipeline3|DOUT\(101))) # (!\AndBEQ~combout\ & ((\add4toPC|X[31]~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_PC~input_o\,
	datab => \Registrador_pipeline3|DOUT\(101),
	datac => \add4toPC|X[31]~58_combout\,
	datad => \AndBEQ~combout\,
	combout => \MuxProxPC|X[31]~55_combout\);

-- Location: DDIOOUTCELL_X74_Y73_N25
\PC|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \MuxProxPC|X[31]~55_combout\,
	clrn => \ALT_INV_RST_PC~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(31));

ww_habEscritaDisplay <= \habEscritaDisplay~output_o\;

ww_PCdisplay(0) <= \PCdisplay[0]~output_o\;

ww_PCdisplay(1) <= \PCdisplay[1]~output_o\;

ww_PCdisplay(2) <= \PCdisplay[2]~output_o\;

ww_PCdisplay(3) <= \PCdisplay[3]~output_o\;

ww_PCdisplay(4) <= \PCdisplay[4]~output_o\;

ww_PCdisplay(5) <= \PCdisplay[5]~output_o\;

ww_PCdisplay(6) <= \PCdisplay[6]~output_o\;

ww_PCdisplay(7) <= \PCdisplay[7]~output_o\;

ww_PCdisplay(8) <= \PCdisplay[8]~output_o\;

ww_PCdisplay(9) <= \PCdisplay[9]~output_o\;

ww_PCdisplay(10) <= \PCdisplay[10]~output_o\;

ww_PCdisplay(11) <= \PCdisplay[11]~output_o\;

ww_PCdisplay(12) <= \PCdisplay[12]~output_o\;

ww_PCdisplay(13) <= \PCdisplay[13]~output_o\;

ww_PCdisplay(14) <= \PCdisplay[14]~output_o\;

ww_PCdisplay(15) <= \PCdisplay[15]~output_o\;

ww_PCdisplay(16) <= \PCdisplay[16]~output_o\;

ww_PCdisplay(17) <= \PCdisplay[17]~output_o\;

ww_PCdisplay(18) <= \PCdisplay[18]~output_o\;

ww_PCdisplay(19) <= \PCdisplay[19]~output_o\;

ww_PCdisplay(20) <= \PCdisplay[20]~output_o\;

ww_PCdisplay(21) <= \PCdisplay[21]~output_o\;

ww_PCdisplay(22) <= \PCdisplay[22]~output_o\;

ww_PCdisplay(23) <= \PCdisplay[23]~output_o\;

ww_PCdisplay(24) <= \PCdisplay[24]~output_o\;

ww_PCdisplay(25) <= \PCdisplay[25]~output_o\;

ww_PCdisplay(26) <= \PCdisplay[26]~output_o\;

ww_PCdisplay(27) <= \PCdisplay[27]~output_o\;

ww_PCdisplay(28) <= \PCdisplay[28]~output_o\;

ww_PCdisplay(29) <= \PCdisplay[29]~output_o\;

ww_PCdisplay(30) <= \PCdisplay[30]~output_o\;

ww_PCdisplay(31) <= \PCdisplay[31]~output_o\;

ww_OpCode(0) <= \OpCode[0]~output_o\;

ww_OpCode(1) <= \OpCode[1]~output_o\;

ww_OpCode(2) <= \OpCode[2]~output_o\;

ww_OpCode(3) <= \OpCode[3]~output_o\;

ww_OpCode(4) <= \OpCode[4]~output_o\;

ww_OpCode(5) <= \OpCode[5]~output_o\;
END structure;


